 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fpga_module
Version: W-2024.09-SP2
Date   : Sun Mar 23 09:08:07 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p7v125c   Library: saed32hvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_5__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2696/Y (AND2X1_HVT)                                                                     0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[2] (net)     3      1.404               0.000      1.358 r
  U1609/Y (NAND2X0_HVT)                                                                    0.173     0.217      1.576 f
  n1255 (net)                                                           1        0.553               0.000      1.576 f
  U1610/Y (NAND3X0_HVT)                                                                    0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[3] (net)     3      1.213               0.000      1.773 r
  U1614/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.993 f
  n1258 (net)                                                           1        0.498               0.000      1.993 f
  U1616/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[10] (net)     3     1.213               0.000      5.224 r
  U1600/Y (NAND2X0_HVT)                                                                    0.152     0.259      5.483 f
  n1249 (net)                                                           1        0.553               0.000      5.483 f
  U1601/Y (NAND3X0_HVT)                                                                    0.161     0.183      5.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[11] (net)     3     1.194               0.000      5.666 r
  U1604/Y (NAND2X0_HVT)                                                                    0.151     0.222      5.888 f
  n1252 (net)                                                           1        0.553               0.000      5.888 f
  U1605/Y (NAND3X0_HVT)                                                                    0.171     0.187      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[18] (net)     1     0.831               0.000      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1470 (net)                         1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U701/Y (AO22X1_HVT)                                    0.145     0.356      9.768 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n749 (net)                          1        0.503               0.000      9.768 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.768 r
  data arrival time                                                                                             9.768

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.768
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_3__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2678/Y (AND2X1_HVT)                                                                     0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[2] (net)     3      1.404               0.000      1.358 r
  U1528/Y (NAND2X0_HVT)                                                                    0.173     0.217      1.576 f
  n1200 (net)                                                           1        0.553               0.000      1.576 f
  U1529/Y (NAND3X0_HVT)                                                                    0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[3] (net)     3      1.213               0.000      1.773 r
  U1533/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.993 f
  n1203 (net)                                                           1        0.498               0.000      1.993 f
  U1535/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[10] (net)     3     1.213               0.000      5.224 r
  U1519/Y (NAND2X0_HVT)                                                                    0.152     0.259      5.483 f
  n1194 (net)                                                           1        0.553               0.000      5.483 f
  U1520/Y (NAND3X0_HVT)                                                                    0.161     0.183      5.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[11] (net)     3     1.194               0.000      5.666 r
  U1523/Y (NAND2X0_HVT)                                                                    0.151     0.222      5.888 f
  n1197 (net)                                                           1        0.553               0.000      5.888 f
  U1524/Y (NAND3X0_HVT)                                                                    0.171     0.187      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[18] (net)     1     0.831               0.000      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N948 (net)                          1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1287/Y (AO22X1_HVT)                                   0.145     0.356      9.768 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1319 (net)                         1        0.503               0.000      9.768 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.768 r
  data arrival time                                                                                             9.768

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.768
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_1__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2661/Y (AND2X1_HVT)                                                                     0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[2] (net)     3      1.404               0.000      1.358 r
  U1447/Y (NAND2X0_HVT)                                                                    0.173     0.217      1.576 f
  n1145 (net)                                                           1        0.553               0.000      1.576 f
  U1448/Y (NAND3X0_HVT)                                                                    0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[3] (net)     3      1.213               0.000      1.773 r
  U1452/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.993 f
  n1148 (net)                                                           1        0.498               0.000      1.993 f
  U1454/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[10] (net)     3     1.213               0.000      5.224 r
  U1438/Y (NAND2X0_HVT)                                                                    0.152     0.259      5.483 f
  n1139 (net)                                                           1        0.553               0.000      5.483 f
  U1439/Y (NAND3X0_HVT)                                                                    0.161     0.183      5.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[11] (net)     3     1.194               0.000      5.666 r
  U1442/Y (NAND2X0_HVT)                                                                    0.151     0.222      5.888 f
  n1142 (net)                                                           1        0.553               0.000      5.888 f
  U1443/Y (NAND3X0_HVT)                                                                    0.171     0.187      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[18] (net)     1     0.831               0.000      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N426 (net)                          1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1873/Y (AO22X1_HVT)                                   0.145     0.356      9.768 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1889 (net)                         1        0.503               0.000      9.768 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.768 r
  data arrival time                                                                                             9.768

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.768
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__0__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_7__1__0__0_ (net)           1        0.475               0.000      0.609 r
  U2715/Y (AND2X1_HVT)                                                                  0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[2] (net)     3      1.404               0.000      1.358 r
  U1940/Y (NAND2X0_HVT)                                                                 0.173     0.217      1.576 f
  n1476 (net)                                                        1        0.553               0.000      1.576 f
  U1941/Y (NAND3X0_HVT)                                                                 0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[3] (net)     3      1.213               0.000      1.773 r
  U1945/Y (NAND2X0_HVT)                                                                 0.146     0.220      1.993 f
  n1479 (net)                                                        1        0.498               0.000      1.993 f
  U1947/Y (NAND3X0_HVT)                                                                 0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[10] (net)     3     1.213               0.000      5.224 r
  U1931/Y (NAND2X0_HVT)                                                                 0.152     0.259      5.483 f
  n1470 (net)                                                        1        0.553               0.000      5.483 f
  U1932/Y (NAND3X0_HVT)                                                                 0.161     0.183      5.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[11] (net)     3     1.194               0.000      5.666 r
  U1935/Y (NAND2X0_HVT)                                                                 0.151     0.222      5.888 f
  n1473 (net)                                                        1        0.553               0.000      5.888 f
  U1936/Y (NAND3X0_HVT)                                                                 0.171     0.187      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[18] (net)     1     0.831               0.000      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N2049 (net)                      1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U58/Y (AO22X1_HVT)                                  0.145     0.356      9.768 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n122 (net)                       1        0.503               0.000      9.768 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.768 r
  data arrival time                                                                                          9.768

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.768
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_4__1__2__0_ (net)              1        0.475               0.000      0.609 r
  U2692/Y (AND2X1_HVT)                                                                     0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[2] (net)     3      1.404               0.000      1.358 r
  U1857/Y (NAND2X0_HVT)                                                                    0.173     0.217      1.576 f
  n1421 (net)                                                           1        0.553               0.000      1.576 f
  U1858/Y (NAND3X0_HVT)                                                                    0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[3] (net)     3      1.213               0.000      1.773 r
  U1862/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.993 f
  n1424 (net)                                                           1        0.498               0.000      1.993 f
  U1864/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[10] (net)     3     1.213               0.000      5.224 r
  U1848/Y (NAND2X0_HVT)                                                                    0.152     0.259      5.483 f
  n1415 (net)                                                           1        0.553               0.000      5.483 f
  U1849/Y (NAND3X0_HVT)                                                                    0.161     0.183      5.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[11] (net)     3     1.194               0.000      5.666 r
  U1852/Y (NAND2X0_HVT)                                                                    0.151     0.222      5.888 f
  n1418 (net)                                                           1        0.553               0.000      5.888 f
  U1853/Y (NAND3X0_HVT)                                                                    0.171     0.187      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[18] (net)     1     0.831               0.000      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1285 (net)                         1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U918/Y (AO22X1_HVT)                                    0.145     0.356      9.768 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n958 (net)                          1        0.503               0.000      9.768 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.768 r
  data arrival time                                                                                             9.768

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.768
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__0__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_1__2__0__0_ (net)           1        0.475               0.000      0.609 r
  U2667/Y (AND2X1_HVT)                                                                  0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[2] (net)     3      1.404               0.000      1.358 r
  U1774/Y (NAND2X0_HVT)                                                                 0.173     0.217      1.576 f
  n1366 (net)                                                        1        0.553               0.000      1.576 f
  U1775/Y (NAND3X0_HVT)                                                                 0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[3] (net)     3      1.213               0.000      1.773 r
  U1779/Y (NAND2X0_HVT)                                                                 0.146     0.220      1.993 f
  n1369 (net)                                                        1        0.498               0.000      1.993 f
  U1781/Y (NAND3X0_HVT)                                                                 0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[10] (net)     3     1.213               0.000      5.224 r
  U1765/Y (NAND2X0_HVT)                                                                 0.152     0.259      5.483 f
  n1360 (net)                                                        1        0.553               0.000      5.483 f
  U1766/Y (NAND3X0_HVT)                                                                 0.161     0.183      5.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[11] (net)     3     1.194               0.000      5.666 r
  U1769/Y (NAND2X0_HVT)                                                                 0.151     0.222      5.888 f
  n1363 (net)                                                        1        0.553               0.000      5.888 f
  U1770/Y (NAND3X0_HVT)                                                                 0.171     0.187      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[18] (net)     1     0.831               0.000      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N521 (net)                       1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1778/Y (AO22X1_HVT)                                0.145     0.356      9.768 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1794 (net)                      1        0.503               0.000      9.768 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.768 r
  data arrival time                                                                                          9.768

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.768
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n355 (net)                                                         1        0.541               0.000      0.449 f
  U490/Y (NOR2X0_HVT)                                                                   0.137     0.445      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[1] (net)     2      2.680               0.000      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[2] (net)     2      0.836               0.000      1.339 r
  U1962/Y (NAND2X0_HVT)                                                                 0.154     0.249      1.588 f
  n1490 (net)                                                        1        0.553               0.000      1.588 f
  U1963/Y (NAND3X0_HVT)                                                                 0.163     0.184      1.772 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[3] (net)     3      1.213               0.000      1.772 r
  U1967/Y (NAND2X0_HVT)                                                                 0.146     0.220      1.992 f
  n1493 (net)                                                        1        0.498               0.000      1.992 f
  U1969/Y (NAND3X0_HVT)                                                                 0.171     0.189      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[4] (net)     1      1.339               0.000      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[5] (net)     1      1.339               0.000      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[6] (net)     1      1.339               0.000      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[7] (net)     1      1.339               0.000      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[8] (net)     1      1.339               0.000      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[9] (net)     1      1.339               0.000      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[10] (net)     3     1.213               0.000      5.223 r
  U1950/Y (NAND2X0_HVT)                                                                 0.147     0.255      5.478 f
  n1482 (net)                                                        1        0.498               0.000      5.478 f
  U1952/Y (NAND3X0_HVT)                                                                 0.164     0.186      5.664 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[11] (net)     3     1.213               0.000      5.664 r
  U1957/Y (NAND2X0_HVT)                                                                 0.152     0.224      5.887 f
  n1487 (net)                                                        1        0.553               0.000      5.887 f
  U1958/Y (NAND3X0_HVT)                                                                 0.171     0.188      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[18] (net)     1     0.831               0.000      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N2087 (net)                      1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U20/Y (AO22X1_HVT)                                  0.145     0.356      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n84 (net)                        1        0.503               0.000      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.767 r
  data arrival time                                                                                          9.767

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.767
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__2__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n354 (net)                                                            1        0.541               0.000      0.449 f
  U489/Y (NOR2X0_HVT)                                                                      0.137     0.445      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[1] (net)     2      2.680               0.000      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[2] (net)     2      0.836               0.000      1.339 r
  U1921/Y (NAND2X0_HVT)                                                                    0.154     0.249      1.588 f
  n1463 (net)                                                           1        0.553               0.000      1.588 f
  U1922/Y (NAND3X0_HVT)                                                                    0.163     0.184      1.772 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[3] (net)     3      1.213               0.000      1.772 r
  U1926/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.992 f
  n1466 (net)                                                           1        0.498               0.000      1.992 f
  U1928/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[4] (net)     1      1.339               0.000      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[5] (net)     1      1.339               0.000      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[6] (net)     1      1.339               0.000      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[7] (net)     1      1.339               0.000      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[8] (net)     1      1.339               0.000      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[9] (net)     1      1.339               0.000      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[10] (net)     3     1.213               0.000      5.223 r
  U1909/Y (NAND2X0_HVT)                                                                    0.147     0.255      5.478 f
  n1455 (net)                                                           1        0.498               0.000      5.478 f
  U1911/Y (NAND3X0_HVT)                                                                    0.164     0.186      5.664 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[11] (net)     3     1.213               0.000      5.664 r
  U1916/Y (NAND2X0_HVT)                                                                    0.152     0.224      5.887 f
  n1460 (net)                                                           1        0.553               0.000      5.887 f
  U1917/Y (NAND3X0_HVT)                                                                    0.171     0.188      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[18] (net)     1     0.831               0.000      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1807 (net)                         1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U332/Y (AO22X1_HVT)                                    0.145     0.356      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n388 (net)                          1        0.503               0.000      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                                             9.767

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.767
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n353 (net)                                                         1        0.541               0.000      0.449 f
  U488/Y (NOR2X0_HVT)                                                                   0.137     0.445      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[1] (net)     2      2.680               0.000      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[2] (net)     2      0.836               0.000      1.339 r
  U1879/Y (NAND2X0_HVT)                                                                 0.154     0.249      1.588 f
  n1435 (net)                                                        1        0.553               0.000      1.588 f
  U1880/Y (NAND3X0_HVT)                                                                 0.163     0.184      1.772 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[3] (net)     3      1.213               0.000      1.772 r
  U1884/Y (NAND2X0_HVT)                                                                 0.146     0.220      1.992 f
  n1438 (net)                                                        1        0.498               0.000      1.992 f
  U1886/Y (NAND3X0_HVT)                                                                 0.171     0.189      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[4] (net)     1      1.339               0.000      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[5] (net)     1      1.339               0.000      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[6] (net)     1      1.339               0.000      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[7] (net)     1      1.339               0.000      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[8] (net)     1      1.339               0.000      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[9] (net)     1      1.339               0.000      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[10] (net)     3     1.213               0.000      5.223 r
  U1867/Y (NAND2X0_HVT)                                                                 0.147     0.255      5.478 f
  n1427 (net)                                                        1        0.498               0.000      5.478 f
  U1869/Y (NAND3X0_HVT)                                                                 0.164     0.186      5.664 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[11] (net)     3     1.213               0.000      5.664 r
  U1874/Y (NAND2X0_HVT)                                                                 0.152     0.224      5.887 f
  n1432 (net)                                                        1        0.553               0.000      5.887 f
  U1875/Y (NAND3X0_HVT)                                                                 0.171     0.188      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[18] (net)     1     0.831               0.000      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1527 (net)                      1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U644/Y (AO22X1_HVT)                                 0.145     0.356      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n692 (net)                       1        0.503               0.000      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.767 r
  data arrival time                                                                                          9.767

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.767
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n352 (net)                                                         1        0.541               0.000      0.449 f
  U487/Y (NOR2X0_HVT)                                                                   0.137     0.445      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[1] (net)     2      2.680               0.000      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[2] (net)     2      0.836               0.000      1.339 r
  U1838/Y (NAND2X0_HVT)                                                                 0.154     0.249      1.588 f
  n1408 (net)                                                        1        0.553               0.000      1.588 f
  U1839/Y (NAND3X0_HVT)                                                                 0.163     0.184      1.772 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[3] (net)     3      1.213               0.000      1.772 r
  U1843/Y (NAND2X0_HVT)                                                                 0.146     0.220      1.992 f
  n1411 (net)                                                        1        0.498               0.000      1.992 f
  U1845/Y (NAND3X0_HVT)                                                                 0.171     0.189      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[4] (net)     1      1.339               0.000      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[5] (net)     1      1.339               0.000      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[6] (net)     1      1.339               0.000      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[7] (net)     1      1.339               0.000      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[8] (net)     1      1.339               0.000      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[9] (net)     1      1.339               0.000      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[10] (net)     3     1.213               0.000      5.223 r
  U1826/Y (NAND2X0_HVT)                                                                 0.147     0.255      5.478 f
  n1400 (net)                                                        1        0.498               0.000      5.478 f
  U1828/Y (NAND3X0_HVT)                                                                 0.164     0.186      5.664 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[11] (net)     3     1.213               0.000      5.664 r
  U1833/Y (NAND2X0_HVT)                                                                 0.152     0.224      5.887 f
  n1405 (net)                                                        1        0.553               0.000      5.887 f
  U1834/Y (NAND3X0_HVT)                                                                 0.171     0.188      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[18] (net)     1     0.831               0.000      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1043 (net)                      1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1192/Y (AO22X1_HVT)                                0.145     0.356      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1224 (net)                      1        0.503               0.000      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.767 r
  data arrival time                                                                                          9.767

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.767
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__2__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n351 (net)                                                            1        0.541               0.000      0.449 f
  U486/Y (NOR2X0_HVT)                                                                      0.137     0.445      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[1] (net)     2      2.680               0.000      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[2] (net)     2      0.836               0.000      1.339 r
  U1796/Y (NAND2X0_HVT)                                                                    0.154     0.249      1.588 f
  n1380 (net)                                                           1        0.553               0.000      1.588 f
  U1797/Y (NAND3X0_HVT)                                                                    0.163     0.184      1.772 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[3] (net)     3      1.213               0.000      1.772 r
  U1801/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.992 f
  n1383 (net)                                                           1        0.498               0.000      1.992 f
  U1803/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[4] (net)     1      1.339               0.000      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[5] (net)     1      1.339               0.000      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[6] (net)     1      1.339               0.000      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[7] (net)     1      1.339               0.000      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[8] (net)     1      1.339               0.000      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[9] (net)     1      1.339               0.000      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[10] (net)     3     1.213               0.000      5.223 r
  U1784/Y (NAND2X0_HVT)                                                                    0.147     0.255      5.478 f
  n1372 (net)                                                           1        0.498               0.000      5.478 f
  U1786/Y (NAND3X0_HVT)                                                                    0.164     0.186      5.664 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[11] (net)     3     1.213               0.000      5.664 r
  U1791/Y (NAND2X0_HVT)                                                                    0.152     0.224      5.887 f
  n1377 (net)                                                           1        0.553               0.000      5.887 f
  U1792/Y (NAND3X0_HVT)                                                                    0.171     0.188      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[18] (net)     1     0.831               0.000      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N763 (net)                          1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1504/Y (AO22X1_HVT)                                   0.145     0.356      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1528 (net)                         1        0.503               0.000      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                                             9.767

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.767
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n350 (net)                                                         1        0.541               0.000      0.449 f
  U485/Y (NOR2X0_HVT)                                                                   0.137     0.445      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[1] (net)     2      2.680               0.000      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[2] (net)     2      0.836               0.000      1.339 r
  U1755/Y (NAND2X0_HVT)                                                                 0.154     0.249      1.588 f
  n1353 (net)                                                        1        0.553               0.000      1.588 f
  U1756/Y (NAND3X0_HVT)                                                                 0.163     0.184      1.772 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[3] (net)     3      1.213               0.000      1.772 r
  U1760/Y (NAND2X0_HVT)                                                                 0.146     0.220      1.992 f
  n1356 (net)                                                        1        0.498               0.000      1.992 f
  U1762/Y (NAND3X0_HVT)                                                                 0.171     0.189      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[4] (net)     1      1.339               0.000      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[5] (net)     1      1.339               0.000      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[6] (net)     1      1.339               0.000      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[7] (net)     1      1.339               0.000      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[8] (net)     1      1.339               0.000      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[9] (net)     1      1.339               0.000      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[10] (net)     3     1.213               0.000      5.223 r
  U1743/Y (NAND2X0_HVT)                                                                 0.147     0.255      5.478 f
  n1345 (net)                                                        1        0.498               0.000      5.478 f
  U1745/Y (NAND3X0_HVT)                                                                 0.164     0.186      5.664 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[11] (net)     3     1.213               0.000      5.664 r
  U1750/Y (NAND2X0_HVT)                                                                 0.152     0.224      5.887 f
  n1350 (net)                                                        1        0.553               0.000      5.887 f
  U1751/Y (NAND3X0_HVT)                                                                 0.171     0.188      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[18] (net)     1     0.831               0.000      9.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N483 (net)                       1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1816/Y (AO22X1_HVT)                                0.145     0.356      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1832 (net)                      1        0.503               0.000      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.767 r
  data arrival time                                                                                          9.767

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.767
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__4__0_/QN (DFFX1_HVT)                    0.197     0.484      0.484 f
  n314 (net)                                                            2        1.292               0.000      0.484 f
  U269/Y (NOR2X0_HVT)                                                                      0.110     0.443      0.926 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[1] (net)     2      1.715               0.000      0.926 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_1/CO (FADDX1_HVT)                0.201     0.432      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[2] (net)     2      0.836               0.000      1.358 r
  U1204/Y (NAND2X0_HVT)                                                                    0.147     0.245      1.603 f
  n977 (net)                                                            1        0.498               0.000      1.603 f
  U1206/Y (NAND3X0_HVT)                                                                    0.175     0.193      1.796 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[3] (net)     3      1.404               0.000      1.796 r
  U1211/Y (NAND2X0_HVT)                                                                    0.160     0.194      1.990 f
  n982 (net)                                                            1        0.553               0.000      1.990 f
  U1212/Y (NAND3X0_HVT)                                                                    0.170     0.194      2.183 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[4] (net)     1      1.339               0.000      2.183 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.670 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[5] (net)     1      1.339               0.000      2.670 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.176 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[6] (net)     3      1.213               0.000      3.176 r
  U1193/Y (NAND2X0_HVT)                                                                    0.147     0.255      3.431 f
  n970 (net)                                                            1        0.498               0.000      3.431 f
  U1195/Y (NAND3X0_HVT)                                                                    0.164     0.186      3.617 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[7] (net)     3      1.213               0.000      3.617 r
  U1199/Y (NAND2X0_HVT)                                                                    0.146     0.220      3.837 f
  n974 (net)                                                            1        0.498               0.000      3.837 f
  U1201/Y (NAND3X0_HVT)                                                                    0.171     0.189      4.026 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[8] (net)     1      1.339               0.000      4.026 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.513 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[9] (net)     1      1.339               0.000      4.513 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[10] (net)     1     1.339               0.000      5.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.537 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[11] (net)     1     1.339               0.000      5.537 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.049 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[12] (net)     1     1.339               0.000      6.049 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[13] (net)     1     1.339               0.000      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[14] (net)     1     1.339               0.000      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[18] (net)     1     0.831               0.000      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N967 (net)                          1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1268/Y (AO22X1_HVT)                                   0.145     0.356      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1300 (net)                         1        0.503               0.000      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                                             9.767

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.767
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__4__0_/QN (DFFX1_HVT)                    0.197     0.484      0.484 f
  n311 (net)                                                            2        1.292               0.000      0.484 f
  U268/Y (NOR2X0_HVT)                                                                      0.110     0.443      0.926 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[1] (net)     2      1.715               0.000      0.926 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_1/CO (FADDX1_HVT)                0.201     0.432      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[2] (net)     2      0.836               0.000      1.358 r
  U1116/Y (NAND2X0_HVT)                                                                    0.147     0.245      1.603 f
  n921 (net)                                                            1        0.498               0.000      1.603 f
  U1118/Y (NAND3X0_HVT)                                                                    0.175     0.193      1.796 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[3] (net)     3      1.404               0.000      1.796 r
  U1123/Y (NAND2X0_HVT)                                                                    0.160     0.194      1.990 f
  n926 (net)                                                            1        0.553               0.000      1.990 f
  U1124/Y (NAND3X0_HVT)                                                                    0.170     0.194      2.183 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[4] (net)     1      1.339               0.000      2.183 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.670 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[5] (net)     1      1.339               0.000      2.670 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.176 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[6] (net)     3      1.213               0.000      3.176 r
  U1105/Y (NAND2X0_HVT)                                                                    0.147     0.255      3.431 f
  n914 (net)                                                            1        0.498               0.000      3.431 f
  U1107/Y (NAND3X0_HVT)                                                                    0.164     0.186      3.617 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[7] (net)     3      1.213               0.000      3.617 r
  U1111/Y (NAND2X0_HVT)                                                                    0.146     0.220      3.837 f
  n918 (net)                                                            1        0.498               0.000      3.837 f
  U1113/Y (NAND3X0_HVT)                                                                    0.171     0.189      4.026 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[8] (net)     1      1.339               0.000      4.026 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.513 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[9] (net)     1      1.339               0.000      4.513 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[10] (net)     1     1.339               0.000      5.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.537 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[11] (net)     1     1.339               0.000      5.537 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.049 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[12] (net)     1     1.339               0.000      6.049 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[13] (net)     1     1.339               0.000      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[14] (net)     1     1.339               0.000      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[18] (net)     1     0.831               0.000      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N445 (net)                          1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1854/Y (AO22X1_HVT)                                   0.145     0.356      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1870 (net)                         1        0.503               0.000      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                                             9.767

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.767
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__2__0_/QN (DFFX1_HVT)                    0.197     0.484      0.484 f
  n308 (net)                                                            2        1.292               0.000      0.484 f
  U267/Y (NOR2X0_HVT)                                                                      0.110     0.443      0.926 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[1] (net)     2      1.715               0.000      0.926 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_1/CO (FADDX1_HVT)                0.201     0.432      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[2] (net)     2      0.836               0.000      1.358 r
  U1028/Y (NAND2X0_HVT)                                                                    0.147     0.245      1.603 f
  n865 (net)                                                            1        0.498               0.000      1.603 f
  U1030/Y (NAND3X0_HVT)                                                                    0.175     0.193      1.796 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[3] (net)     3      1.404               0.000      1.796 r
  U1035/Y (NAND2X0_HVT)                                                                    0.160     0.194      1.990 f
  n870 (net)                                                            1        0.553               0.000      1.990 f
  U1036/Y (NAND3X0_HVT)                                                                    0.170     0.194      2.183 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[4] (net)     1      1.339               0.000      2.183 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.670 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[5] (net)     1      1.339               0.000      2.670 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.176 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[6] (net)     3      1.213               0.000      3.176 r
  U1017/Y (NAND2X0_HVT)                                                                    0.147     0.255      3.431 f
  n858 (net)                                                            1        0.498               0.000      3.431 f
  U1019/Y (NAND3X0_HVT)                                                                    0.164     0.186      3.617 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[7] (net)     3      1.213               0.000      3.617 r
  U1023/Y (NAND2X0_HVT)                                                                    0.146     0.220      3.837 f
  n862 (net)                                                            1        0.498               0.000      3.837 f
  U1025/Y (NAND3X0_HVT)                                                                    0.171     0.189      4.026 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[8] (net)     1      1.339               0.000      4.026 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.513 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[9] (net)     1      1.339               0.000      4.513 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[10] (net)     1     1.339               0.000      5.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.537 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[11] (net)     1     1.339               0.000      5.537 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.049 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[12] (net)     1     1.339               0.000      6.049 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[13] (net)     1     1.339               0.000      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[14] (net)     1     1.339               0.000      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[18] (net)     1     0.831               0.000      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N2068 (net)                         1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U39/Y (AO22X1_HVT)                                     0.145     0.356      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n103 (net)                          1        0.503               0.000      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                                             9.767

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.767
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__0__0_/QN (DFFX1_HVT)                 0.197     0.484      0.484 f
  n303 (net)                                                         2        1.292               0.000      0.484 f
  U266/Y (NOR2X0_HVT)                                                                   0.110     0.443      0.926 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[1] (net)     2      1.715               0.000      0.926 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_1/CO (FADDX1_HVT)                0.201     0.432      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[2] (net)     2      0.836               0.000      1.358 r
  U852/Y (NAND2X0_HVT)                                                                  0.147     0.245      1.603 f
  n753 (net)                                                         1        0.498               0.000      1.603 f
  U854/Y (NAND3X0_HVT)                                                                  0.175     0.193      1.796 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[3] (net)     3      1.404               0.000      1.796 r
  U859/Y (NAND2X0_HVT)                                                                  0.160     0.194      1.990 f
  n758 (net)                                                         1        0.553               0.000      1.990 f
  U860/Y (NAND3X0_HVT)                                                                  0.170     0.194      2.183 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[4] (net)     1      1.339               0.000      2.183 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.670 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[5] (net)     1      1.339               0.000      2.670 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.176 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[6] (net)     3      1.213               0.000      3.176 r
  U841/Y (NAND2X0_HVT)                                                                  0.147     0.255      3.431 f
  n746 (net)                                                         1        0.498               0.000      3.431 f
  U843/Y (NAND3X0_HVT)                                                                  0.164     0.186      3.617 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[7] (net)     3      1.213               0.000      3.617 r
  U847/Y (NAND2X0_HVT)                                                                  0.146     0.220      3.837 f
  n750 (net)                                                         1        0.498               0.000      3.837 f
  U849/Y (NAND3X0_HVT)                                                                  0.171     0.189      4.026 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[8] (net)     1      1.339               0.000      4.026 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.513 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[9] (net)     1      1.339               0.000      4.513 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[10] (net)     1     1.339               0.000      5.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.537 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[11] (net)     1     1.339               0.000      5.537 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.049 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[12] (net)     1     1.339               0.000      6.049 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[13] (net)     1     1.339               0.000      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[14] (net)     1     1.339               0.000      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[18] (net)     1     0.831               0.000      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N744 (net)                       1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1523/Y (AO22X1_HVT)                                0.145     0.356      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1547 (net)                      1        0.503               0.000      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.767 r
  data arrival time                                                                                          9.767

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.767
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__4__0_/QN (DFFX1_HVT)                    0.197     0.484      0.484 f
  n317 (net)                                                            2        1.292               0.000      0.484 f
  U265/Y (NOR2X0_HVT)                                                                      0.110     0.443      0.926 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[1] (net)     2      1.715               0.000      0.926 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_1/CO (FADDX1_HVT)                0.201     0.432      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[2] (net)     2      0.836               0.000      1.358 r
  U1292/Y (NAND2X0_HVT)                                                                    0.147     0.245      1.603 f
  n1033 (net)                                                           1        0.498               0.000      1.603 f
  U1294/Y (NAND3X0_HVT)                                                                    0.175     0.193      1.796 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[3] (net)     3      1.404               0.000      1.796 r
  U1299/Y (NAND2X0_HVT)                                                                    0.160     0.194      1.990 f
  n1038 (net)                                                           1        0.553               0.000      1.990 f
  U1300/Y (NAND3X0_HVT)                                                                    0.170     0.194      2.183 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[4] (net)     1      1.339               0.000      2.183 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.670 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[5] (net)     1      1.339               0.000      2.670 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.176 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[6] (net)     3      1.213               0.000      3.176 r
  U1281/Y (NAND2X0_HVT)                                                                    0.147     0.255      3.431 f
  n1026 (net)                                                           1        0.498               0.000      3.431 f
  U1283/Y (NAND3X0_HVT)                                                                    0.164     0.186      3.617 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[7] (net)     3      1.213               0.000      3.617 r
  U1288/Y (NAND2X0_HVT)                                                                    0.146     0.220      3.837 f
  n1031 (net)                                                           1        0.498               0.000      3.837 f
  U1289/Y (NAND3X0_HVT)                                                                    0.171     0.189      4.026 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[8] (net)     1      1.339               0.000      4.026 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.513 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[9] (net)     1      1.339               0.000      4.513 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[10] (net)     1     1.339               0.000      5.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.537 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[11] (net)     1     1.339               0.000      5.537 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.049 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[12] (net)     1     1.339               0.000      6.049 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[13] (net)     1     1.339               0.000      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[14] (net)     1     1.339               0.000      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[15] (net)     1     1.339               0.000      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[18] (net)     1     0.831               0.000      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1489 (net)                         1        0.485               0.000      9.411 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U682/Y (AO22X1_HVT)                                    0.145     0.356      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n730 (net)                          1        0.503               0.000      9.767 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                                             9.767

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.767
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.770


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n362 (net)                                                            1        0.541               0.000      0.449 f
  U484/Y (NOR2X0_HVT)                                                                      0.137     0.445      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[1] (net)     2      2.680               0.000      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[2] (net)     2      0.836               0.000      1.339 r
  U1713/Y (NAND2X0_HVT)                                                                    0.154     0.249      1.588 f
  n1325 (net)                                                           1        0.553               0.000      1.588 f
  U1714/Y (NAND3X0_HVT)                                                                    0.163     0.184      1.772 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[3] (net)     3      1.213               0.000      1.772 r
  U1718/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.992 f
  n1328 (net)                                                           1        0.498               0.000      1.992 f
  U1720/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[4] (net)     1      1.339               0.000      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[5] (net)     1      1.339               0.000      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[6] (net)     1      1.339               0.000      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[7] (net)     1      1.339               0.000      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[8] (net)     1      1.339               0.000      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[9] (net)     1      1.339               0.000      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[10] (net)     3     1.213               0.000      5.223 r
  U1701/Y (NAND2X0_HVT)                                                                    0.146     0.255      5.478 f
  n1317 (net)                                                           1        0.498               0.000      5.478 f
  U1703/Y (NAND3X0_HVT)                                                                    0.163     0.185      5.663 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[11] (net)     3     1.213               0.000      5.663 r
  U1708/Y (NAND2X0_HVT)                                                                    0.152     0.224      5.886 f
  n1322 (net)                                                           1        0.553               0.000      5.886 f
  U1709/Y (NAND3X0_HVT)                                                                    0.171     0.188      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[12] (net)     1     1.339               0.000      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[13] (net)     1     1.339               0.000      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[14] (net)     1     1.339               0.000      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[15] (net)     1     1.339               0.000      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[16] (net)     1     1.339               0.000      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[17] (net)     1     1.339               0.000      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[18] (net)     1     0.831               0.000      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N2030 (net)                         1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U77/Y (AO22X1_HVT)                                     0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n141 (net)                          1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n335 (net)                                                            1        0.541               0.000      0.449 f
  U470/Y (NOR2X0_HVT)                                                                      0.137     0.445      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[1] (net)     2      2.680               0.000      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[2] (net)     2      0.836               0.000      1.339 r
  U1671/Y (NAND2X0_HVT)                                                                    0.154     0.249      1.588 f
  n1297 (net)                                                           1        0.553               0.000      1.588 f
  U1672/Y (NAND3X0_HVT)                                                                    0.163     0.184      1.772 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[3] (net)     3      1.213               0.000      1.772 r
  U1676/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.992 f
  n1300 (net)                                                           1        0.498               0.000      1.992 f
  U1678/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[4] (net)     1      1.339               0.000      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[5] (net)     1      1.339               0.000      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[6] (net)     1      1.339               0.000      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[7] (net)     1      1.339               0.000      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[8] (net)     1      1.339               0.000      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[9] (net)     1      1.339               0.000      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[10] (net)     3     1.213               0.000      5.223 r
  U1659/Y (NAND2X0_HVT)                                                                    0.146     0.255      5.478 f
  n1289 (net)                                                           1        0.498               0.000      5.478 f
  U1661/Y (NAND3X0_HVT)                                                                    0.163     0.185      5.663 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[11] (net)     3     1.213               0.000      5.663 r
  U1666/Y (NAND2X0_HVT)                                                                    0.152     0.224      5.886 f
  n1294 (net)                                                           1        0.553               0.000      5.886 f
  U1667/Y (NAND3X0_HVT)                                                                    0.171     0.188      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[12] (net)     1     1.339               0.000      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[13] (net)     1     1.339               0.000      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[14] (net)     1     1.339               0.000      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[15] (net)     1     1.339               0.000      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[16] (net)     1     1.339               0.000      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[17] (net)     1     1.339               0.000      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[18] (net)     1     0.831               0.000      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1769 (net)                         1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U370/Y (AO22X1_HVT)                                    0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n426 (net)                          1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n361 (net)                                                            1        0.541               0.000      0.449 f
  U496/Y (NOR2X0_HVT)                                                                      0.137     0.445      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[1] (net)     2      2.680               0.000      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[2] (net)     2      0.836               0.000      1.339 r
  U1630/Y (NAND2X0_HVT)                                                                    0.154     0.249      1.588 f
  n1269 (net)                                                           1        0.553               0.000      1.588 f
  U1631/Y (NAND3X0_HVT)                                                                    0.163     0.184      1.772 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[3] (net)     3      1.213               0.000      1.772 r
  U1635/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.992 f
  n1272 (net)                                                           1        0.498               0.000      1.992 f
  U1637/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[4] (net)     1      1.339               0.000      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[5] (net)     1      1.339               0.000      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[6] (net)     1      1.339               0.000      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[7] (net)     1      1.339               0.000      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[8] (net)     1      1.339               0.000      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[9] (net)     1      1.339               0.000      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[10] (net)     3     1.213               0.000      5.223 r
  U1618/Y (NAND2X0_HVT)                                                                    0.146     0.255      5.478 f
  n1261 (net)                                                           1        0.498               0.000      5.478 f
  U1620/Y (NAND3X0_HVT)                                                                    0.163     0.185      5.663 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[11] (net)     3     1.213               0.000      5.663 r
  U1625/Y (NAND2X0_HVT)                                                                    0.152     0.224      5.886 f
  n1266 (net)                                                           1        0.553               0.000      5.886 f
  U1626/Y (NAND3X0_HVT)                                                                    0.171     0.188      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[12] (net)     1     1.339               0.000      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[13] (net)     1     1.339               0.000      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[14] (net)     1     1.339               0.000      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[15] (net)     1     1.339               0.000      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[16] (net)     1     1.339               0.000      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[17] (net)     1     1.339               0.000      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[18] (net)     1     0.831               0.000      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1508 (net)                         1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U663/Y (AO22X1_HVT)                                    0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n711 (net)                          1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n360 (net)                                                            1        0.541               0.000      0.449 f
  U495/Y (NOR2X0_HVT)                                                                      0.137     0.445      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[1] (net)     2      2.680               0.000      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[2] (net)     2      0.836               0.000      1.339 r
  U1590/Y (NAND2X0_HVT)                                                                    0.154     0.249      1.588 f
  n1242 (net)                                                           1        0.553               0.000      1.588 f
  U1591/Y (NAND3X0_HVT)                                                                    0.163     0.184      1.772 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[3] (net)     3      1.213               0.000      1.772 r
  U1595/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.992 f
  n1245 (net)                                                           1        0.498               0.000      1.992 f
  U1597/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[4] (net)     1      1.339               0.000      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[5] (net)     1      1.339               0.000      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[6] (net)     1      1.339               0.000      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[7] (net)     1      1.339               0.000      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[8] (net)     1      1.339               0.000      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[9] (net)     1      1.339               0.000      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[10] (net)     3     1.213               0.000      5.223 r
  U1578/Y (NAND2X0_HVT)                                                                    0.146     0.255      5.478 f
  n1234 (net)                                                           1        0.498               0.000      5.478 f
  U1580/Y (NAND3X0_HVT)                                                                    0.163     0.185      5.663 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[11] (net)     3     1.213               0.000      5.663 r
  U1585/Y (NAND2X0_HVT)                                                                    0.152     0.224      5.886 f
  n1239 (net)                                                           1        0.553               0.000      5.886 f
  U1586/Y (NAND3X0_HVT)                                                                    0.171     0.188      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[12] (net)     1     1.339               0.000      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[13] (net)     1     1.339               0.000      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[14] (net)     1     1.339               0.000      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[15] (net)     1     1.339               0.000      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[16] (net)     1     1.339               0.000      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[17] (net)     1     1.339               0.000      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[18] (net)     1     0.831               0.000      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1247 (net)                         1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U956/Y (AO22X1_HVT)                                    0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n996 (net)                          1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n359 (net)                                                            1        0.541               0.000      0.449 f
  U494/Y (NOR2X0_HVT)                                                                      0.137     0.445      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[1] (net)     2      2.680               0.000      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[2] (net)     2      0.836               0.000      1.339 r
  U1549/Y (NAND2X0_HVT)                                                                    0.154     0.249      1.588 f
  n1214 (net)                                                           1        0.553               0.000      1.588 f
  U1550/Y (NAND3X0_HVT)                                                                    0.163     0.184      1.772 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[3] (net)     3      1.213               0.000      1.772 r
  U1554/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.992 f
  n1217 (net)                                                           1        0.498               0.000      1.992 f
  U1556/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[4] (net)     1      1.339               0.000      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[5] (net)     1      1.339               0.000      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[6] (net)     1      1.339               0.000      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[7] (net)     1      1.339               0.000      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[8] (net)     1      1.339               0.000      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[9] (net)     1      1.339               0.000      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[10] (net)     3     1.213               0.000      5.223 r
  U1537/Y (NAND2X0_HVT)                                                                    0.146     0.255      5.478 f
  n1206 (net)                                                           1        0.498               0.000      5.478 f
  U1539/Y (NAND3X0_HVT)                                                                    0.163     0.185      5.663 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[11] (net)     3     1.213               0.000      5.663 r
  U1544/Y (NAND2X0_HVT)                                                                    0.152     0.224      5.886 f
  n1211 (net)                                                           1        0.553               0.000      5.886 f
  U1545/Y (NAND3X0_HVT)                                                                    0.171     0.188      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[12] (net)     1     1.339               0.000      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[13] (net)     1     1.339               0.000      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[14] (net)     1     1.339               0.000      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[15] (net)     1     1.339               0.000      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[16] (net)     1     1.339               0.000      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[17] (net)     1     1.339               0.000      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[18] (net)     1     0.831               0.000      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N986 (net)                          1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1249/Y (AO22X1_HVT)                                   0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1281 (net)                         1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n358 (net)                                                            1        0.541               0.000      0.449 f
  U493/Y (NOR2X0_HVT)                                                                      0.137     0.445      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[1] (net)     2      2.680               0.000      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[2] (net)     2      0.836               0.000      1.339 r
  U1509/Y (NAND2X0_HVT)                                                                    0.154     0.249      1.588 f
  n1187 (net)                                                           1        0.553               0.000      1.588 f
  U1510/Y (NAND3X0_HVT)                                                                    0.163     0.184      1.772 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[3] (net)     3      1.213               0.000      1.772 r
  U1514/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.992 f
  n1190 (net)                                                           1        0.498               0.000      1.992 f
  U1516/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[4] (net)     1      1.339               0.000      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[5] (net)     1      1.339               0.000      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[6] (net)     1      1.339               0.000      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[7] (net)     1      1.339               0.000      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[8] (net)     1      1.339               0.000      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[9] (net)     1      1.339               0.000      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[10] (net)     3     1.213               0.000      5.223 r
  U1497/Y (NAND2X0_HVT)                                                                    0.146     0.255      5.478 f
  n1179 (net)                                                           1        0.498               0.000      5.478 f
  U1499/Y (NAND3X0_HVT)                                                                    0.163     0.185      5.663 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[11] (net)     3     1.213               0.000      5.663 r
  U1504/Y (NAND2X0_HVT)                                                                    0.152     0.224      5.886 f
  n1184 (net)                                                           1        0.553               0.000      5.886 f
  U1505/Y (NAND3X0_HVT)                                                                    0.171     0.188      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[12] (net)     1     1.339               0.000      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[13] (net)     1     1.339               0.000      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[14] (net)     1     1.339               0.000      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[15] (net)     1     1.339               0.000      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[16] (net)     1     1.339               0.000      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[17] (net)     1     1.339               0.000      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[18] (net)     1     0.831               0.000      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N725 (net)                          1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1542/Y (AO22X1_HVT)                                   0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1566 (net)                         1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n357 (net)                                                            1        0.541               0.000      0.449 f
  U492/Y (NOR2X0_HVT)                                                                      0.137     0.445      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[1] (net)     2      2.680               0.000      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[2] (net)     2      0.836               0.000      1.339 r
  U1468/Y (NAND2X0_HVT)                                                                    0.154     0.249      1.588 f
  n1159 (net)                                                           1        0.553               0.000      1.588 f
  U1469/Y (NAND3X0_HVT)                                                                    0.163     0.184      1.772 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[3] (net)     3      1.213               0.000      1.772 r
  U1473/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.992 f
  n1162 (net)                                                           1        0.498               0.000      1.992 f
  U1475/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[4] (net)     1      1.339               0.000      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[5] (net)     1      1.339               0.000      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[6] (net)     1      1.339               0.000      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[7] (net)     1      1.339               0.000      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[8] (net)     1      1.339               0.000      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[9] (net)     1      1.339               0.000      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[10] (net)     3     1.213               0.000      5.223 r
  U1456/Y (NAND2X0_HVT)                                                                    0.146     0.255      5.478 f
  n1151 (net)                                                           1        0.498               0.000      5.478 f
  U1458/Y (NAND3X0_HVT)                                                                    0.163     0.185      5.663 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[11] (net)     3     1.213               0.000      5.663 r
  U1463/Y (NAND2X0_HVT)                                                                    0.152     0.224      5.886 f
  n1156 (net)                                                           1        0.553               0.000      5.886 f
  U1464/Y (NAND3X0_HVT)                                                                    0.171     0.188      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[12] (net)     1     1.339               0.000      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[13] (net)     1     1.339               0.000      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[14] (net)     1     1.339               0.000      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[15] (net)     1     1.339               0.000      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[16] (net)     1     1.339               0.000      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[17] (net)     1     1.339               0.000      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[18] (net)     1     0.831               0.000      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N464 (net)                          1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1835/Y (AO22X1_HVT)                                   0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1851 (net)                         1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n356 (net)                                                            1        0.541               0.000      0.449 f
  U491/Y (NOR2X0_HVT)                                                                      0.137     0.445      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[1] (net)     2      2.680               0.000      0.894 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[2] (net)     2      0.836               0.000      1.339 r
  U1428/Y (NAND2X0_HVT)                                                                    0.154     0.249      1.588 f
  n1132 (net)                                                           1        0.553               0.000      1.588 f
  U1429/Y (NAND3X0_HVT)                                                                    0.163     0.184      1.772 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[3] (net)     3      1.213               0.000      1.772 r
  U1433/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.992 f
  n1135 (net)                                                           1        0.498               0.000      1.992 f
  U1435/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[4] (net)     1      1.339               0.000      2.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[5] (net)     1      1.339               0.000      2.668 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[6] (net)     1      1.339               0.000      3.180 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[7] (net)     1      1.339               0.000      3.692 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[8] (net)     1      1.339               0.000      4.204 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[9] (net)     1      1.339               0.000      4.716 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[10] (net)     3     1.213               0.000      5.223 r
  U1416/Y (NAND2X0_HVT)                                                                    0.146     0.255      5.478 f
  n1124 (net)                                                           1        0.498               0.000      5.478 f
  U1418/Y (NAND3X0_HVT)                                                                    0.163     0.185      5.663 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[11] (net)     3     1.213               0.000      5.663 r
  U1423/Y (NAND2X0_HVT)                                                                    0.152     0.224      5.886 f
  n1129 (net)                                                           1        0.553               0.000      5.886 f
  U1424/Y (NAND3X0_HVT)                                                                    0.171     0.188      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[12] (net)     1     1.339               0.000      6.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[13] (net)     1     1.339               0.000      6.561 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[14] (net)     1     1.339               0.000      7.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[15] (net)     1     1.339               0.000      7.585 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[16] (net)     1     1.339               0.000      8.097 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[17] (net)     1     1.339               0.000      8.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[18] (net)     1     0.831               0.000      9.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N203 (net)                          1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U2128/Y (AO22X1_HVT)                                   0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n2136 (net)                         1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_7__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2712/Y (AND2X1_HVT)                                                                     0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[2] (net)     3      1.404               0.000      1.358 r
  U1692/Y (NAND2X0_HVT)                                                                    0.173     0.217      1.576 f
  n1311 (net)                                                           1        0.553               0.000      1.576 f
  U1693/Y (NAND3X0_HVT)                                                                    0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[3] (net)     3      1.213               0.000      1.773 r
  U1697/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.993 f
  n1314 (net)                                                           1        0.498               0.000      1.993 f
  U1699/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[10] (net)     3     1.213               0.000      5.224 r
  U1681/Y (NAND2X0_HVT)                                                                    0.152     0.259      5.483 f
  n1304 (net)                                                           1        0.553               0.000      5.483 f
  U1682/Y (NAND3X0_HVT)                                                                    0.161     0.183      5.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[11] (net)     3     1.201               0.000      5.666 r
  U1686/Y (NAND2X0_HVT)                                                                    0.146     0.218      5.884 f
  n1307 (net)                                                           1        0.498               0.000      5.884 f
  U1688/Y (NAND3X0_HVT)                                                                    0.171     0.189      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[12] (net)     1     1.339               0.000      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1992 (net)                         1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U115/Y (AO22X1_HVT)                                    0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n179 (net)                          1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_6__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2705/Y (AND2X1_HVT)                                                                     0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[2] (net)     3      1.404               0.000      1.358 r
  U1650/Y (NAND2X0_HVT)                                                                    0.173     0.217      1.576 f
  n1283 (net)                                                           1        0.553               0.000      1.576 f
  U1651/Y (NAND3X0_HVT)                                                                    0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[3] (net)     3      1.213               0.000      1.773 r
  U1655/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.993 f
  n1286 (net)                                                           1        0.498               0.000      1.993 f
  U1657/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[10] (net)     3     1.213               0.000      5.224 r
  U1640/Y (NAND2X0_HVT)                                                                    0.152     0.259      5.483 f
  n1276 (net)                                                           1        0.553               0.000      5.483 f
  U410/Y (NAND3X0_HVT)                                                                     0.161     0.183      5.666 r
  n246 (net)                                                            3        1.201               0.000      5.666 r
  U1644/Y (NAND2X0_HVT)                                                                    0.146     0.218      5.884 f
  n1279 (net)                                                           1        0.498               0.000      5.884 f
  U1646/Y (NAND3X0_HVT)                                                                    0.171     0.189      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[12] (net)     1     1.339               0.000      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1731 (net)                         1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U408/Y (AO22X1_HVT)                                    0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n464 (net)                          1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_4__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2687/Y (AND2X1_HVT)                                                                     0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[2] (net)     3      1.404               0.000      1.358 r
  U1569/Y (NAND2X0_HVT)                                                                    0.173     0.217      1.576 f
  n1228 (net)                                                           1        0.553               0.000      1.576 f
  U1570/Y (NAND3X0_HVT)                                                                    0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[3] (net)     3      1.213               0.000      1.773 r
  U1574/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.993 f
  n1231 (net)                                                           1        0.498               0.000      1.993 f
  U1576/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[10] (net)     3     1.213               0.000      5.224 r
  U1559/Y (NAND2X0_HVT)                                                                    0.152     0.259      5.483 f
  n1221 (net)                                                           1        0.553               0.000      5.483 f
  U407/Y (NAND3X0_HVT)                                                                     0.161     0.183      5.666 r
  n242 (net)                                                            3        1.201               0.000      5.666 r
  U1563/Y (NAND2X0_HVT)                                                                    0.146     0.218      5.884 f
  n1224 (net)                                                           1        0.498               0.000      5.884 f
  U1565/Y (NAND3X0_HVT)                                                                    0.171     0.189      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[12] (net)     1     1.339               0.000      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1209 (net)                         1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U994/Y (AO22X1_HVT)                                    0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1034 (net)                         1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_2__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2670/Y (AND2X1_HVT)                                                                     0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[2] (net)     3      1.404               0.000      1.358 r
  U1488/Y (NAND2X0_HVT)                                                                    0.173     0.217      1.576 f
  n1173 (net)                                                           1        0.553               0.000      1.576 f
  U1489/Y (NAND3X0_HVT)                                                                    0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[3] (net)     3      1.213               0.000      1.773 r
  U1493/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.993 f
  n1176 (net)                                                           1        0.498               0.000      1.993 f
  U1495/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[10] (net)     3     1.213               0.000      5.224 r
  U1478/Y (NAND2X0_HVT)                                                                    0.152     0.259      5.483 f
  n1166 (net)                                                           1        0.553               0.000      5.483 f
  U404/Y (NAND3X0_HVT)                                                                     0.161     0.183      5.666 r
  n238 (net)                                                            3        1.201               0.000      5.666 r
  U1482/Y (NAND2X0_HVT)                                                                    0.146     0.218      5.884 f
  n1169 (net)                                                           1        0.498               0.000      5.884 f
  U1484/Y (NAND3X0_HVT)                                                                    0.171     0.189      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[12] (net)     1     1.339               0.000      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N687 (net)                          1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1580/Y (AO22X1_HVT)                                   0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1604 (net)                         1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_0__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2652/Y (AND2X1_HVT)                                                                     0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[2] (net)     3      1.404               0.000      1.358 r
  U1407/Y (NAND2X0_HVT)                                                                    0.173     0.217      1.576 f
  n1118 (net)                                                           1        0.553               0.000      1.576 f
  U1408/Y (NAND3X0_HVT)                                                                    0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[3] (net)     3      1.213               0.000      1.773 r
  U1412/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.993 f
  n1121 (net)                                                           1        0.498               0.000      1.993 f
  U1414/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[10] (net)     3     1.213               0.000      5.224 r
  U1397/Y (NAND2X0_HVT)                                                                    0.152     0.259      5.483 f
  n1111 (net)                                                           1        0.553               0.000      5.483 f
  U401/Y (NAND3X0_HVT)                                                                     0.161     0.183      5.666 r
  n234 (net)                                                            3        1.201               0.000      5.666 r
  U1401/Y (NAND2X0_HVT)                                                                    0.146     0.218      5.884 f
  n1114 (net)                                                           1        0.498               0.000      5.884 f
  U1403/Y (NAND3X0_HVT)                                                                    0.171     0.189      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[12] (net)     1     1.339               0.000      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N165 (net)                          1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U2166/Y (AO22X1_HVT)                                   0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n2174 (net)                         1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__0__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_5__2__0__0_ (net)           1        0.475               0.000      0.609 r
  U2702/Y (AND2X1_HVT)                                                                  0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[2] (net)     3      1.404               0.000      1.358 r
  U1899/Y (NAND2X0_HVT)                                                                 0.173     0.217      1.576 f
  n1449 (net)                                                        1        0.553               0.000      1.576 f
  U1900/Y (NAND3X0_HVT)                                                                 0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[3] (net)     3      1.213               0.000      1.773 r
  U1904/Y (NAND2X0_HVT)                                                                 0.146     0.220      1.993 f
  n1452 (net)                                                        1        0.498               0.000      1.993 f
  U1906/Y (NAND3X0_HVT)                                                                 0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[10] (net)     3     1.213               0.000      5.224 r
  U1889/Y (NAND2X0_HVT)                                                                 0.152     0.259      5.483 f
  n1442 (net)                                                        1        0.553               0.000      5.483 f
  U398/Y (NAND3X0_HVT)                                                                  0.161     0.183      5.666 r
  n230 (net)                                                         3        1.201               0.000      5.666 r
  U1893/Y (NAND2X0_HVT)                                                                 0.146     0.218      5.884 f
  n1445 (net)                                                        1        0.498               0.000      5.884 f
  U1895/Y (NAND3X0_HVT)                                                                 0.171     0.189      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[12] (net)     1     1.339               0.000      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1565 (net)                      1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U606/Y (AO22X1_HVT)                                 0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n654 (net)                       1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.766 r
  data arrival time                                                                                          9.766

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.766
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__0__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_3__1__0__0_ (net)           1        0.475               0.000      0.609 r
  U2682/Y (AND2X1_HVT)                                                                  0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[2] (net)     3      1.404               0.000      1.358 r
  U1816/Y (NAND2X0_HVT)                                                                 0.173     0.217      1.576 f
  n1394 (net)                                                        1        0.553               0.000      1.576 f
  U1817/Y (NAND3X0_HVT)                                                                 0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[3] (net)     3      1.213               0.000      1.773 r
  U1821/Y (NAND2X0_HVT)                                                                 0.146     0.220      1.993 f
  n1397 (net)                                                        1        0.498               0.000      1.993 f
  U1823/Y (NAND3X0_HVT)                                                                 0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[10] (net)     3     1.213               0.000      5.224 r
  U1806/Y (NAND2X0_HVT)                                                                 0.152     0.259      5.483 f
  n1387 (net)                                                        1        0.553               0.000      5.483 f
  U395/Y (NAND3X0_HVT)                                                                  0.161     0.183      5.666 r
  n226 (net)                                                         3        1.201               0.000      5.666 r
  U1810/Y (NAND2X0_HVT)                                                                 0.146     0.218      5.884 f
  n1390 (net)                                                        1        0.498               0.000      5.884 f
  U1812/Y (NAND3X0_HVT)                                                                 0.171     0.189      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[12] (net)     1     1.339               0.000      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1005 (net)                      1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1230/Y (AO22X1_HVT)                                0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1262 (net)                      1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.766 r
  data arrival time                                                                                          9.766

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.766
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_0__1__2__0_ (net)              1        0.475               0.000      0.609 r
  U2657/Y (AND2X1_HVT)                                                                     0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[2] (net)     3      1.404               0.000      1.358 r
  U1733/Y (NAND2X0_HVT)                                                                    0.173     0.217      1.576 f
  n1339 (net)                                                           1        0.553               0.000      1.576 f
  U1734/Y (NAND3X0_HVT)                                                                    0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[3] (net)     3      1.213               0.000      1.773 r
  U1738/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.993 f
  n1342 (net)                                                           1        0.498               0.000      1.993 f
  U1740/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[10] (net)     3     1.213               0.000      5.224 r
  U1723/Y (NAND2X0_HVT)                                                                    0.152     0.259      5.483 f
  n1332 (net)                                                           1        0.553               0.000      5.483 f
  U392/Y (NAND3X0_HVT)                                                                     0.161     0.183      5.666 r
  n222 (net)                                                            3        1.201               0.000      5.666 r
  U1727/Y (NAND2X0_HVT)                                                                    0.146     0.218      5.884 f
  n1335 (net)                                                           1        0.498               0.000      5.884 f
  U1729/Y (NAND3X0_HVT)                                                                    0.171     0.189      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[12] (net)     1     1.339               0.000      6.073 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N241 (net)                          1        0.485               0.000      9.410 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U2090/Y (AO22X1_HVT)                                   0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n2098 (net)                         1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.769


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__0__0_/QN (DFFX1_HVT)                0.173     0.449      0.449 f
  n333 (net)                                                        1        0.541               0.000      0.449 f
  U450/Y (NOR2X0_HVT)                                                                  0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[1] (net)     1        1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_1/CO (FADDX1_HVT)                  0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[2] (net)     3        1.861               0.000      1.344 r
  U1359/Y (NAND2X0_HVT)                                                                0.178     0.225      1.569 f
  n1076 (net)                                                       1        0.553               0.000      1.569 f
  U1360/Y (NAND3X0_HVT)                                                                0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[3] (net)     3        1.213               0.000      1.769 r
  U1365/Y (NAND2X0_HVT)                                                                0.146     0.220      1.990 f
  n1080 (net)                                                       1        0.498               0.000      1.990 f
  U1366/Y (NAND3X0_HVT)                                                                0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[4] (net)     1        1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_4/CO (FADDX1_HVT)                  0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[5] (net)     1        1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_5/CO (FADDX1_HVT)                  0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[6] (net)     3        1.213               0.000      3.172 r
  U1348/Y (NAND2X0_HVT)                                                                0.154     0.259      3.431 f
  n1069 (net)                                                       1        0.553               0.000      3.431 f
  U1349/Y (NAND3X0_HVT)                                                                0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[7] (net)     3        1.213               0.000      3.616 r
  U1353/Y (NAND2X0_HVT)                                                                0.146     0.220      3.835 f
  n1072 (net)                                                       1        0.498               0.000      3.835 f
  U1355/Y (NAND3X0_HVT)                                                                0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[8] (net)     1        1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_8/CO (FADDX1_HVT)                  0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[9] (net)     1        1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[10] (net)     1       1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_10/CO (FADDX1_HVT)                 0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[11] (net)     1       1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[12] (net)     1       1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_12/CO (FADDX1_HVT)                 0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[13] (net)     1       1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[14] (net)     1       1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_14/CO (FADDX1_HVT)                 0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[15] (net)     1       1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[16] (net)     1       1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_16/CO (FADDX1_HVT)                 0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[17] (net)     1       1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_17/CO (FADDX1_HVT)                 0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[18] (net)     1       0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_18/Y (XOR3X2_HVT)                  0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1973 (net)                     1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U134/Y (AO22X1_HVT)                                0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n198 (net)                      1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.766 r
  data arrival time                                                                                         9.766

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.766
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n307 (net)                                                         1        0.541               0.000      0.449 f
  U431/Y (NOR2X0_HVT)                                                                   0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[1] (net)     1      1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_1/CO (FADDX1_HVT)                0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[2] (net)     3      1.861               0.000      1.344 r
  U985/Y (NAND2X0_HVT)                                                                  0.178     0.225      1.569 f
  n838 (net)                                                         1        0.553               0.000      1.569 f
  U986/Y (NAND3X0_HVT)                                                                  0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[3] (net)     3      1.213               0.000      1.769 r
  U990/Y (NAND2X0_HVT)                                                                  0.146     0.220      1.990 f
  n841 (net)                                                         1        0.498               0.000      1.990 f
  U992/Y (NAND3X0_HVT)                                                                  0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[4] (net)     1      1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[5] (net)     1      1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[6] (net)     3      1.213               0.000      3.172 r
  U974/Y (NAND2X0_HVT)                                                                  0.154     0.259      3.431 f
  n831 (net)                                                         1        0.553               0.000      3.431 f
  U975/Y (NAND3X0_HVT)                                                                  0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[7] (net)     3      1.213               0.000      3.616 r
  U980/Y (NAND2X0_HVT)                                                                  0.146     0.220      3.836 f
  n835 (net)                                                         1        0.498               0.000      3.836 f
  U981/Y (NAND3X0_HVT)                                                                  0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[8] (net)     1      1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[9] (net)     1      1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[10] (net)     1     1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[11] (net)     1     1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[12] (net)     1     1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1788 (net)                      1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U351/Y (AO22X1_HVT)                                 0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n407 (net)                       1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.766 r
  data arrival time                                                                                          9.766

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.766
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__2__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n324 (net)                                                            1        0.541               0.000      0.449 f
  U430/Y (NOR2X0_HVT)                                                                      0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[1] (net)     1      1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_1/CO (FADDX1_HVT)                0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[2] (net)     3      1.861               0.000      1.344 r
  U963/Y (NAND2X0_HVT)                                                                     0.178     0.225      1.569 f
  n824 (net)                                                            1        0.553               0.000      1.569 f
  U964/Y (NAND3X0_HVT)                                                                     0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[3] (net)     3      1.213               0.000      1.769 r
  U968/Y (NAND2X0_HVT)                                                                     0.146     0.220      1.990 f
  n827 (net)                                                            1        0.498               0.000      1.990 f
  U970/Y (NAND3X0_HVT)                                                                     0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[4] (net)     1      1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[5] (net)     1      1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[6] (net)     3      1.213               0.000      3.172 r
  U952/Y (NAND2X0_HVT)                                                                     0.154     0.259      3.431 f
  n817 (net)                                                            1        0.553               0.000      3.431 f
  U953/Y (NAND3X0_HVT)                                                                     0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[7] (net)     3      1.213               0.000      3.616 r
  U958/Y (NAND2X0_HVT)                                                                     0.146     0.220      3.836 f
  n821 (net)                                                            1        0.498               0.000      3.836 f
  U959/Y (NAND3X0_HVT)                                                                     0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[8] (net)     1      1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[9] (net)     1      1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[10] (net)     1     1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[11] (net)     1     1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[12] (net)     1     1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1546 (net)                         1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U625/Y (AO22X1_HVT)                                    0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n673 (net)                          1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__2__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n305 (net)                                                            1        0.541               0.000      0.449 f
  U428/Y (NOR2X0_HVT)                                                                      0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[1] (net)     1      1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_1/CO (FADDX1_HVT)                0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[2] (net)     3      1.861               0.000      1.344 r
  U897/Y (NAND2X0_HVT)                                                                     0.178     0.225      1.569 f
  n782 (net)                                                            1        0.553               0.000      1.569 f
  U898/Y (NAND3X0_HVT)                                                                     0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[3] (net)     3      1.213               0.000      1.769 r
  U902/Y (NAND2X0_HVT)                                                                     0.146     0.220      1.990 f
  n785 (net)                                                            1        0.498               0.000      1.990 f
  U904/Y (NAND3X0_HVT)                                                                     0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[4] (net)     1      1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[5] (net)     1      1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[6] (net)     3      1.213               0.000      3.172 r
  U886/Y (NAND2X0_HVT)                                                                     0.154     0.259      3.431 f
  n775 (net)                                                            1        0.553               0.000      3.431 f
  U887/Y (NAND3X0_HVT)                                                                     0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[7] (net)     3      1.213               0.000      3.616 r
  U892/Y (NAND2X0_HVT)                                                                     0.146     0.220      3.836 f
  n779 (net)                                                            1        0.498               0.000      3.836 f
  U893/Y (NAND3X0_HVT)                                                                     0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[8] (net)     1      1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[9] (net)     1      1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[10] (net)     1     1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[11] (net)     1     1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[12] (net)     1     1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1024 (net)                         1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1211/Y (AO22X1_HVT)                                   0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1243 (net)                         1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n322 (net)                                                         1        0.541               0.000      0.449 f
  U427/Y (NOR2X0_HVT)                                                                   0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[1] (net)     1      1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_1/CO (FADDX1_HVT)                0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[2] (net)     3      1.861               0.000      1.344 r
  U875/Y (NAND2X0_HVT)                                                                  0.178     0.225      1.569 f
  n768 (net)                                                         1        0.553               0.000      1.569 f
  U876/Y (NAND3X0_HVT)                                                                  0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[3] (net)     3      1.213               0.000      1.769 r
  U880/Y (NAND2X0_HVT)                                                                  0.146     0.220      1.990 f
  n771 (net)                                                         1        0.498               0.000      1.990 f
  U882/Y (NAND3X0_HVT)                                                                  0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[4] (net)     1      1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[5] (net)     1      1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[6] (net)     3      1.213               0.000      3.172 r
  U864/Y (NAND2X0_HVT)                                                                  0.154     0.259      3.431 f
  n761 (net)                                                         1        0.553               0.000      3.431 f
  U865/Y (NAND3X0_HVT)                                                                  0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[7] (net)     3      1.213               0.000      3.616 r
  U870/Y (NAND2X0_HVT)                                                                  0.146     0.220      3.836 f
  n765 (net)                                                         1        0.498               0.000      3.836 f
  U871/Y (NAND3X0_HVT)                                                                  0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[8] (net)     1      1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[9] (net)     1      1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[10] (net)     1     1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[11] (net)     1     1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[12] (net)     1     1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N782 (net)                       1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1485/Y (AO22X1_HVT)                                0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1509 (net)                      1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.766 r
  data arrival time                                                                                          9.766

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.766
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n302 (net)                                                         1        0.541               0.000      0.449 f
  U425/Y (NOR2X0_HVT)                                                                   0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[1] (net)     1      1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_1/CO (FADDX1_HVT)                0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[2] (net)     3      1.861               0.000      1.344 r
  U809/Y (NAND2X0_HVT)                                                                  0.178     0.225      1.569 f
  n726 (net)                                                         1        0.553               0.000      1.569 f
  U810/Y (NAND3X0_HVT)                                                                  0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[3] (net)     3      1.213               0.000      1.769 r
  U814/Y (NAND2X0_HVT)                                                                  0.146     0.220      1.990 f
  n729 (net)                                                         1        0.498               0.000      1.990 f
  U816/Y (NAND3X0_HVT)                                                                  0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[4] (net)     1      1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[5] (net)     1      1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[6] (net)     3      1.213               0.000      3.172 r
  U798/Y (NAND2X0_HVT)                                                                  0.154     0.259      3.431 f
  n719 (net)                                                         1        0.553               0.000      3.431 f
  U799/Y (NAND3X0_HVT)                                                                  0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[7] (net)     3      1.213               0.000      3.616 r
  U804/Y (NAND2X0_HVT)                                                                  0.146     0.220      3.836 f
  n723 (net)                                                         1        0.498               0.000      3.836 f
  U805/Y (NAND3X0_HVT)                                                                  0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[8] (net)     1      1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[9] (net)     1      1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[10] (net)     1     1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[11] (net)     1     1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[12] (net)     1     1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N260 (net)                       1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U2071/Y (AO22X1_HVT)                                0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n2079 (net)                      1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.766 r
  data arrival time                                                                                          9.766

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.766
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n320 (net)                                                         1        0.541               0.000      0.449 f
  U424/Y (NOR2X0_HVT)                                                                   0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[1] (net)     1      1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_1/CO (FADDX1_HVT)                0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[2] (net)     3      1.861               0.000      1.344 r
  U787/Y (NAND2X0_HVT)                                                                  0.178     0.225      1.569 f
  n712 (net)                                                         1        0.553               0.000      1.569 f
  U788/Y (NAND3X0_HVT)                                                                  0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[3] (net)     3      1.213               0.000      1.769 r
  U792/Y (NAND2X0_HVT)                                                                  0.146     0.220      1.990 f
  n715 (net)                                                         1        0.498               0.000      1.990 f
  U794/Y (NAND3X0_HVT)                                                                  0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[4] (net)     1      1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[5] (net)     1      1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[6] (net)     3      1.213               0.000      3.172 r
  U776/Y (NAND2X0_HVT)                                                                  0.154     0.259      3.431 f
  n705 (net)                                                         1        0.553               0.000      3.431 f
  U777/Y (NAND3X0_HVT)                                                                  0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[7] (net)     3      1.213               0.000      3.616 r
  U782/Y (NAND2X0_HVT)                                                                  0.146     0.220      3.836 f
  n709 (net)                                                         1        0.498               0.000      3.836 f
  U783/Y (NAND3X0_HVT)                                                                  0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[8] (net)     1      1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[9] (net)     1      1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[10] (net)     1     1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[11] (net)     1     1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[12] (net)     1     1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N222 (net)                       1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U2109/Y (AO22X1_HVT)                                0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n2117 (net)                      1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.766 r
  data arrival time                                                                                          9.766

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.766
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__4__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n319 (net)                                                            1        0.541               0.000      0.449 f
  U443/Y (NOR2X0_HVT)                                                                      0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[1] (net)     1      1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_1/CO (FADDX1_HVT)                0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[2] (net)     3      1.861               0.000      1.344 r
  U1337/Y (NAND2X0_HVT)                                                                    0.178     0.225      1.569 f
  n1062 (net)                                                           1        0.553               0.000      1.569 f
  U1338/Y (NAND3X0_HVT)                                                                    0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[3] (net)     3      1.213               0.000      1.769 r
  U1343/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.990 f
  n1066 (net)                                                           1        0.498               0.000      1.990 f
  U1344/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[4] (net)     1      1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[5] (net)     1      1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[6] (net)     3      1.213               0.000      3.172 r
  U1326/Y (NAND2X0_HVT)                                                                    0.154     0.259      3.431 f
  n1055 (net)                                                           1        0.553               0.000      3.431 f
  U1327/Y (NAND3X0_HVT)                                                                    0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[7] (net)     3      1.213               0.000      3.616 r
  U1332/Y (NAND2X0_HVT)                                                                    0.146     0.220      3.835 f
  n1059 (net)                                                           1        0.498               0.000      3.835 f
  U1333/Y (NAND3X0_HVT)                                                                    0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[8] (net)     1      1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[9] (net)     1      1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[10] (net)     1     1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[11] (net)     1     1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[12] (net)     1     1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1750 (net)                         1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U389/Y (AO22X1_HVT)                                    0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n445 (net)                          1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__0__0_/QN (DFFX1_HVT)                0.173     0.449      0.449 f
  n332 (net)                                                        1        0.541               0.000      0.449 f
  U442/Y (NOR2X0_HVT)                                                                  0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[1] (net)     1        1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_1/CO (FADDX1_HVT)                  0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[2] (net)     3        1.861               0.000      1.344 r
  U1315/Y (NAND2X0_HVT)                                                                0.178     0.225      1.569 f
  n1048 (net)                                                       1        0.553               0.000      1.569 f
  U1316/Y (NAND3X0_HVT)                                                                0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[3] (net)     3        1.213               0.000      1.769 r
  U1321/Y (NAND2X0_HVT)                                                                0.146     0.220      1.990 f
  n1052 (net)                                                       1        0.498               0.000      1.990 f
  U1322/Y (NAND3X0_HVT)                                                                0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[4] (net)     1        1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_4/CO (FADDX1_HVT)                  0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[5] (net)     1        1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_5/CO (FADDX1_HVT)                  0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[6] (net)     3        1.213               0.000      3.172 r
  U1304/Y (NAND2X0_HVT)                                                                0.154     0.259      3.431 f
  n1041 (net)                                                       1        0.553               0.000      3.431 f
  U1305/Y (NAND3X0_HVT)                                                                0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[7] (net)     3        1.213               0.000      3.616 r
  U1310/Y (NAND2X0_HVT)                                                                0.146     0.220      3.835 f
  n1045 (net)                                                       1        0.498               0.000      3.835 f
  U1311/Y (NAND3X0_HVT)                                                                0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[8] (net)     1        1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_8/CO (FADDX1_HVT)                  0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[9] (net)     1        1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[10] (net)     1       1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_10/CO (FADDX1_HVT)                 0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[11] (net)     1       1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[12] (net)     1       1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_12/CO (FADDX1_HVT)                 0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[13] (net)     1       1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[14] (net)     1       1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_14/CO (FADDX1_HVT)                 0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[15] (net)     1       1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[16] (net)     1       1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_16/CO (FADDX1_HVT)                 0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[17] (net)     1       1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_17/CO (FADDX1_HVT)                 0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[18] (net)     1       0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_18/Y (XOR3X2_HVT)                  0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1712 (net)                     1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U427/Y (AO22X1_HVT)                                0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n483 (net)                      1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.766 r
  data arrival time                                                                                         9.766

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.766
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__0__0_/QN (DFFX1_HVT)                0.173     0.449      0.449 f
  n331 (net)                                                        1        0.541               0.000      0.449 f
  U449/Y (NOR2X0_HVT)                                                                  0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[1] (net)     1        1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_1/CO (FADDX1_HVT)                  0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[2] (net)     3        1.861               0.000      1.344 r
  U1271/Y (NAND2X0_HVT)                                                                0.178     0.225      1.569 f
  n1020 (net)                                                       1        0.553               0.000      1.569 f
  U1272/Y (NAND3X0_HVT)                                                                0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[3] (net)     3        1.213               0.000      1.769 r
  U1277/Y (NAND2X0_HVT)                                                                0.146     0.220      1.990 f
  n1024 (net)                                                       1        0.498               0.000      1.990 f
  U1278/Y (NAND3X0_HVT)                                                                0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[4] (net)     1        1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_4/CO (FADDX1_HVT)                  0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[5] (net)     1        1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_5/CO (FADDX1_HVT)                  0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[6] (net)     3        1.213               0.000      3.172 r
  U1260/Y (NAND2X0_HVT)                                                                0.154     0.259      3.431 f
  n1013 (net)                                                       1        0.553               0.000      3.431 f
  U1261/Y (NAND3X0_HVT)                                                                0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[7] (net)     3        1.213               0.000      3.616 r
  U1266/Y (NAND2X0_HVT)                                                                0.146     0.220      3.835 f
  n1017 (net)                                                       1        0.498               0.000      3.835 f
  U1267/Y (NAND3X0_HVT)                                                                0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[8] (net)     1        1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_8/CO (FADDX1_HVT)                  0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[9] (net)     1        1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[10] (net)     1       1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_10/CO (FADDX1_HVT)                 0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[11] (net)     1       1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[12] (net)     1       1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_12/CO (FADDX1_HVT)                 0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[13] (net)     1       1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[14] (net)     1       1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_14/CO (FADDX1_HVT)                 0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[15] (net)     1       1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[16] (net)     1       1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_16/CO (FADDX1_HVT)                 0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[17] (net)     1       1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_17/CO (FADDX1_HVT)                 0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[18] (net)     1       0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_18/Y (XOR3X2_HVT)                  0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1451 (net)                     1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U720/Y (AO22X1_HVT)                                0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n768 (net)                      1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.766 r
  data arrival time                                                                                         9.766

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.766
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__4__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n316 (net)                                                            1        0.541               0.000      0.449 f
  U440/Y (NOR2X0_HVT)                                                                      0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[1] (net)     1      1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_1/CO (FADDX1_HVT)                0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[2] (net)     3      1.861               0.000      1.344 r
  U1249/Y (NAND2X0_HVT)                                                                    0.178     0.225      1.569 f
  n1006 (net)                                                           1        0.553               0.000      1.569 f
  U1250/Y (NAND3X0_HVT)                                                                    0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[3] (net)     3      1.213               0.000      1.769 r
  U1255/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.990 f
  n1010 (net)                                                           1        0.498               0.000      1.990 f
  U1256/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[4] (net)     1      1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[5] (net)     1      1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[6] (net)     3      1.213               0.000      3.172 r
  U1238/Y (NAND2X0_HVT)                                                                    0.154     0.259      3.431 f
  n999 (net)                                                            1        0.553               0.000      3.431 f
  U1239/Y (NAND3X0_HVT)                                                                    0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[7] (net)     3      1.213               0.000      3.616 r
  U1244/Y (NAND2X0_HVT)                                                                    0.146     0.220      3.835 f
  n1003 (net)                                                           1        0.498               0.000      3.835 f
  U1245/Y (NAND3X0_HVT)                                                                    0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[8] (net)     1      1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[9] (net)     1      1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[10] (net)     1     1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[11] (net)     1     1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[12] (net)     1     1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1228 (net)                         1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U975/Y (AO22X1_HVT)                                    0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1015 (net)                         1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__0__0_/QN (DFFX1_HVT)                0.173     0.449      0.449 f
  n330 (net)                                                        1        0.541               0.000      0.449 f
  U439/Y (NOR2X0_HVT)                                                                  0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[1] (net)     1        1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_1/CO (FADDX1_HVT)                  0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[2] (net)     3        1.861               0.000      1.344 r
  U1227/Y (NAND2X0_HVT)                                                                0.178     0.225      1.569 f
  n992 (net)                                                        1        0.553               0.000      1.569 f
  U1228/Y (NAND3X0_HVT)                                                                0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[3] (net)     3        1.213               0.000      1.769 r
  U1233/Y (NAND2X0_HVT)                                                                0.146     0.220      1.990 f
  n996 (net)                                                        1        0.498               0.000      1.990 f
  U1234/Y (NAND3X0_HVT)                                                                0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[4] (net)     1        1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_4/CO (FADDX1_HVT)                  0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[5] (net)     1        1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_5/CO (FADDX1_HVT)                  0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[6] (net)     3        1.213               0.000      3.172 r
  U1216/Y (NAND2X0_HVT)                                                                0.154     0.259      3.431 f
  n985 (net)                                                        1        0.553               0.000      3.431 f
  U1217/Y (NAND3X0_HVT)                                                                0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[7] (net)     3        1.213               0.000      3.616 r
  U1222/Y (NAND2X0_HVT)                                                                0.146     0.220      3.835 f
  n989 (net)                                                        1        0.498               0.000      3.835 f
  U1223/Y (NAND3X0_HVT)                                                                0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[8] (net)     1        1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_8/CO (FADDX1_HVT)                  0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[9] (net)     1        1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[10] (net)     1       1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_10/CO (FADDX1_HVT)                 0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[11] (net)     1       1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[12] (net)     1       1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_12/CO (FADDX1_HVT)                 0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[13] (net)     1       1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[14] (net)     1       1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_14/CO (FADDX1_HVT)                 0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[15] (net)     1       1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[16] (net)     1       1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_16/CO (FADDX1_HVT)                 0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[17] (net)     1       1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_17/CO (FADDX1_HVT)                 0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[18] (net)     1       0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_18/Y (XOR3X2_HVT)                  0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1190 (net)                     1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1013/Y (AO22X1_HVT)                               0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1053 (net)                     1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.766 r
  data arrival time                                                                                         9.766

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.766
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__0__0_/QN (DFFX1_HVT)                0.173     0.449      0.449 f
  n329 (net)                                                        1        0.541               0.000      0.449 f
  U448/Y (NOR2X0_HVT)                                                                  0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[1] (net)     1        1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_1/CO (FADDX1_HVT)                  0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[2] (net)     3        1.861               0.000      1.344 r
  U1183/Y (NAND2X0_HVT)                                                                0.178     0.225      1.569 f
  n964 (net)                                                        1        0.553               0.000      1.569 f
  U1184/Y (NAND3X0_HVT)                                                                0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[3] (net)     3        1.213               0.000      1.769 r
  U1189/Y (NAND2X0_HVT)                                                                0.146     0.220      1.990 f
  n968 (net)                                                        1        0.498               0.000      1.990 f
  U1190/Y (NAND3X0_HVT)                                                                0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[4] (net)     1        1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_4/CO (FADDX1_HVT)                  0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[5] (net)     1        1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_5/CO (FADDX1_HVT)                  0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[6] (net)     3        1.213               0.000      3.172 r
  U1172/Y (NAND2X0_HVT)                                                                0.154     0.259      3.431 f
  n957 (net)                                                        1        0.553               0.000      3.431 f
  U1173/Y (NAND3X0_HVT)                                                                0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[7] (net)     3        1.213               0.000      3.616 r
  U1178/Y (NAND2X0_HVT)                                                                0.146     0.220      3.835 f
  n961 (net)                                                        1        0.498               0.000      3.835 f
  U1179/Y (NAND3X0_HVT)                                                                0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[8] (net)     1        1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_8/CO (FADDX1_HVT)                  0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[9] (net)     1        1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[10] (net)     1       1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_10/CO (FADDX1_HVT)                 0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[11] (net)     1       1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[12] (net)     1       1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_12/CO (FADDX1_HVT)                 0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[13] (net)     1       1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[14] (net)     1       1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_14/CO (FADDX1_HVT)                 0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[15] (net)     1       1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[16] (net)     1       1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_16/CO (FADDX1_HVT)                 0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[17] (net)     1       1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_17/CO (FADDX1_HVT)                 0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[18] (net)     1       0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_18/Y (XOR3X2_HVT)                  0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N929 (net)                      1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1306/Y (AO22X1_HVT)                               0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1338 (net)                     1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.766 r
  data arrival time                                                                                         9.766

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.766
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__4__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n313 (net)                                                            1        0.541               0.000      0.449 f
  U437/Y (NOR2X0_HVT)                                                                      0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[1] (net)     1      1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_1/CO (FADDX1_HVT)                0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[2] (net)     3      1.861               0.000      1.344 r
  U1161/Y (NAND2X0_HVT)                                                                    0.178     0.225      1.569 f
  n950 (net)                                                            1        0.553               0.000      1.569 f
  U1162/Y (NAND3X0_HVT)                                                                    0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[3] (net)     3      1.213               0.000      1.769 r
  U1167/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.990 f
  n954 (net)                                                            1        0.498               0.000      1.990 f
  U1168/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[4] (net)     1      1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[5] (net)     1      1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[6] (net)     3      1.213               0.000      3.172 r
  U1150/Y (NAND2X0_HVT)                                                                    0.154     0.259      3.431 f
  n943 (net)                                                            1        0.553               0.000      3.431 f
  U1151/Y (NAND3X0_HVT)                                                                    0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[7] (net)     3      1.213               0.000      3.616 r
  U1156/Y (NAND2X0_HVT)                                                                    0.146     0.220      3.835 f
  n947 (net)                                                            1        0.498               0.000      3.835 f
  U1157/Y (NAND3X0_HVT)                                                                    0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[8] (net)     1      1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[9] (net)     1      1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[10] (net)     1     1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[11] (net)     1     1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[12] (net)     1     1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N706 (net)                          1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1561/Y (AO22X1_HVT)                                   0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1585 (net)                         1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__0__0_/QN (DFFX1_HVT)                0.173     0.449      0.449 f
  n328 (net)                                                        1        0.541               0.000      0.449 f
  U436/Y (NOR2X0_HVT)                                                                  0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[1] (net)     1        1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_1/CO (FADDX1_HVT)                  0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[2] (net)     3        1.861               0.000      1.344 r
  U1139/Y (NAND2X0_HVT)                                                                0.178     0.225      1.569 f
  n936 (net)                                                        1        0.553               0.000      1.569 f
  U1140/Y (NAND3X0_HVT)                                                                0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[3] (net)     3        1.213               0.000      1.769 r
  U1145/Y (NAND2X0_HVT)                                                                0.146     0.220      1.990 f
  n940 (net)                                                        1        0.498               0.000      1.990 f
  U1146/Y (NAND3X0_HVT)                                                                0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[4] (net)     1        1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_4/CO (FADDX1_HVT)                  0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[5] (net)     1        1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_5/CO (FADDX1_HVT)                  0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[6] (net)     3        1.213               0.000      3.172 r
  U1128/Y (NAND2X0_HVT)                                                                0.154     0.259      3.431 f
  n929 (net)                                                        1        0.553               0.000      3.431 f
  U1129/Y (NAND3X0_HVT)                                                                0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[7] (net)     3        1.213               0.000      3.616 r
  U1134/Y (NAND2X0_HVT)                                                                0.146     0.220      3.835 f
  n933 (net)                                                        1        0.498               0.000      3.835 f
  U1135/Y (NAND3X0_HVT)                                                                0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[8] (net)     1        1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_8/CO (FADDX1_HVT)                  0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[9] (net)     1        1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[10] (net)     1       1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_10/CO (FADDX1_HVT)                 0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[11] (net)     1       1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[12] (net)     1       1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_12/CO (FADDX1_HVT)                 0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[13] (net)     1       1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[14] (net)     1       1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_14/CO (FADDX1_HVT)                 0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[15] (net)     1       1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[16] (net)     1       1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_16/CO (FADDX1_HVT)                 0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[17] (net)     1       1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_17/CO (FADDX1_HVT)                 0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[18] (net)     1       0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_18/Y (XOR3X2_HVT)                  0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N668 (net)                      1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1599/Y (AO22X1_HVT)                               0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1623 (net)                     1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.766 r
  data arrival time                                                                                         9.766

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.766
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__0__0_/QN (DFFX1_HVT)                0.173     0.449      0.449 f
  n327 (net)                                                        1        0.541               0.000      0.449 f
  U447/Y (NOR2X0_HVT)                                                                  0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[1] (net)     1        1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_1/CO (FADDX1_HVT)                  0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[2] (net)     3        1.861               0.000      1.344 r
  U1095/Y (NAND2X0_HVT)                                                                0.178     0.225      1.569 f
  n908 (net)                                                        1        0.553               0.000      1.569 f
  U1096/Y (NAND3X0_HVT)                                                                0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[3] (net)     3        1.213               0.000      1.769 r
  U1101/Y (NAND2X0_HVT)                                                                0.146     0.220      1.990 f
  n912 (net)                                                        1        0.498               0.000      1.990 f
  U1102/Y (NAND3X0_HVT)                                                                0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[4] (net)     1        1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_4/CO (FADDX1_HVT)                  0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[5] (net)     1        1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_5/CO (FADDX1_HVT)                  0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[6] (net)     3        1.213               0.000      3.172 r
  U1084/Y (NAND2X0_HVT)                                                                0.154     0.259      3.431 f
  n901 (net)                                                        1        0.553               0.000      3.431 f
  U1085/Y (NAND3X0_HVT)                                                                0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[7] (net)     3        1.213               0.000      3.616 r
  U1090/Y (NAND2X0_HVT)                                                                0.146     0.220      3.835 f
  n905 (net)                                                        1        0.498               0.000      3.835 f
  U1091/Y (NAND3X0_HVT)                                                                0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[8] (net)     1        1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_8/CO (FADDX1_HVT)                  0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[9] (net)     1        1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[10] (net)     1       1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_10/CO (FADDX1_HVT)                 0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[11] (net)     1       1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[12] (net)     1       1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_12/CO (FADDX1_HVT)                 0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[13] (net)     1       1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[14] (net)     1       1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_14/CO (FADDX1_HVT)                 0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[15] (net)     1       1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[16] (net)     1       1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_16/CO (FADDX1_HVT)                 0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[17] (net)     1       1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_17/CO (FADDX1_HVT)                 0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[18] (net)     1       0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_18/Y (XOR3X2_HVT)                  0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N407 (net)                      1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1892/Y (AO22X1_HVT)                               0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1908 (net)                     1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.766 r
  data arrival time                                                                                         9.766

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.766
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__4__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n310 (net)                                                            1        0.541               0.000      0.449 f
  U434/Y (NOR2X0_HVT)                                                                      0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[1] (net)     1      1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_1/CO (FADDX1_HVT)                0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[2] (net)     3      1.861               0.000      1.344 r
  U1073/Y (NAND2X0_HVT)                                                                    0.178     0.225      1.569 f
  n894 (net)                                                            1        0.553               0.000      1.569 f
  U1074/Y (NAND3X0_HVT)                                                                    0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[3] (net)     3      1.213               0.000      1.769 r
  U1079/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.990 f
  n898 (net)                                                            1        0.498               0.000      1.990 f
  U1080/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[4] (net)     1      1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[5] (net)     1      1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[6] (net)     3      1.213               0.000      3.172 r
  U1062/Y (NAND2X0_HVT)                                                                    0.154     0.259      3.431 f
  n887 (net)                                                            1        0.553               0.000      3.431 f
  U1063/Y (NAND3X0_HVT)                                                                    0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[7] (net)     3      1.213               0.000      3.616 r
  U1068/Y (NAND2X0_HVT)                                                                    0.146     0.220      3.835 f
  n891 (net)                                                            1        0.498               0.000      3.835 f
  U1069/Y (NAND3X0_HVT)                                                                    0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[8] (net)     1      1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[9] (net)     1      1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[10] (net)     1     1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[11] (net)     1     1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[12] (net)     1     1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N184 (net)                          1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U2147/Y (AO22X1_HVT)                                   0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n2155 (net)                         1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__0__0_/QN (DFFX1_HVT)                0.173     0.449      0.449 f
  n326 (net)                                                        1        0.541               0.000      0.449 f
  U433/Y (NOR2X0_HVT)                                                                  0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[1] (net)        1        1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_1/CO (FADDX1_HVT)                     0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[2] (net)        3        1.861               0.000      1.344 r
  U1051/Y (NAND2X0_HVT)                                                                0.178     0.225      1.569 f
  n880 (net)                                                        1        0.553               0.000      1.569 f
  U1052/Y (NAND3X0_HVT)                                                                0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[3] (net)        3        1.213               0.000      1.769 r
  U1057/Y (NAND2X0_HVT)                                                                0.146     0.220      1.990 f
  n884 (net)                                                        1        0.498               0.000      1.990 f
  U1058/Y (NAND3X0_HVT)                                                                0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[4] (net)        1        1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_4/CO (FADDX1_HVT)                     0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[5] (net)        1        1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_5/CO (FADDX1_HVT)                     0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[6] (net)        3        1.213               0.000      3.172 r
  U1040/Y (NAND2X0_HVT)                                                                0.154     0.259      3.431 f
  n873 (net)                                                        1        0.553               0.000      3.431 f
  U1041/Y (NAND3X0_HVT)                                                                0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[7] (net)        3        1.213               0.000      3.616 r
  U1046/Y (NAND2X0_HVT)                                                                0.146     0.220      3.835 f
  n877 (net)                                                        1        0.498               0.000      3.835 f
  U1047/Y (NAND3X0_HVT)                                                                0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[8] (net)        1        1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_8/CO (FADDX1_HVT)                     0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[9] (net)        1        1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_9/CO (FADDX1_HVT)                     0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[10] (net)       1        1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_10/CO (FADDX1_HVT)                    0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[11] (net)       1        1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_11/CO (FADDX1_HVT)                    0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[12] (net)       1        1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_12/CO (FADDX1_HVT)                    0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[13] (net)       1        1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_13/CO (FADDX1_HVT)                    0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[14] (net)       1        1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_14/CO (FADDX1_HVT)                    0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[15] (net)       1        1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_15/CO (FADDX1_HVT)                    0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[16] (net)       1        1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_16/CO (FADDX1_HVT)                    0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[17] (net)       1        1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_17/CO (FADDX1_HVT)                    0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[18] (net)       1        0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_18/Y (XOR3X2_HVT)                     0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N146 (net)                      1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U2185/Y (AO22X1_HVT)                               0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n2193 (net)                     1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.766 r
  data arrival time                                                                                         9.766

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.766
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n325 (net)                                                         1        0.541               0.000      0.449 f
  U446/Y (NOR2X0_HVT)                                                                   0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[1] (net)     1      1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_1/CO (FADDX1_HVT)                0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[2] (net)     3      1.861               0.000      1.344 r
  U1007/Y (NAND2X0_HVT)                                                                 0.178     0.225      1.569 f
  n852 (net)                                                         1        0.553               0.000      1.569 f
  U1008/Y (NAND3X0_HVT)                                                                 0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[3] (net)     3      1.213               0.000      1.769 r
  U1013/Y (NAND2X0_HVT)                                                                 0.146     0.220      1.990 f
  n856 (net)                                                         1        0.498               0.000      1.990 f
  U1014/Y (NAND3X0_HVT)                                                                 0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[4] (net)     1      1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[5] (net)     1      1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[6] (net)     3      1.213               0.000      3.172 r
  U996/Y (NAND2X0_HVT)                                                                  0.154     0.259      3.431 f
  n845 (net)                                                         1        0.553               0.000      3.431 f
  U997/Y (NAND3X0_HVT)                                                                  0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[7] (net)     3      1.213               0.000      3.616 r
  U1002/Y (NAND2X0_HVT)                                                                 0.146     0.220      3.835 f
  n849 (net)                                                         1        0.498               0.000      3.835 f
  U1003/Y (NAND3X0_HVT)                                                                 0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[8] (net)     1      1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[9] (net)     1      1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[10] (net)     1     1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[11] (net)     1     1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[12] (net)     1     1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1826 (net)                      1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U313/Y (AO22X1_HVT)                                 0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n369 (net)                       1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.766 r
  data arrival time                                                                                          9.766

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.766
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n323 (net)                                                         1        0.541               0.000      0.449 f
  U445/Y (NOR2X0_HVT)                                                                   0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[1] (net)     1      1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_1/CO (FADDX1_HVT)                0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[2] (net)     3      1.861               0.000      1.344 r
  U919/Y (NAND2X0_HVT)                                                                  0.178     0.225      1.569 f
  n796 (net)                                                         1        0.553               0.000      1.569 f
  U920/Y (NAND3X0_HVT)                                                                  0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[3] (net)     3      1.213               0.000      1.769 r
  U925/Y (NAND2X0_HVT)                                                                  0.146     0.220      1.990 f
  n800 (net)                                                         1        0.498               0.000      1.990 f
  U926/Y (NAND3X0_HVT)                                                                  0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[4] (net)     1      1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[5] (net)     1      1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[6] (net)     3      1.213               0.000      3.172 r
  U908/Y (NAND2X0_HVT)                                                                  0.154     0.259      3.431 f
  n789 (net)                                                         1        0.553               0.000      3.431 f
  U909/Y (NAND3X0_HVT)                                                                  0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[7] (net)     3      1.213               0.000      3.616 r
  U914/Y (NAND2X0_HVT)                                                                  0.146     0.220      3.835 f
  n793 (net)                                                         1        0.498               0.000      3.835 f
  U915/Y (NAND3X0_HVT)                                                                  0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[8] (net)     1      1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[9] (net)     1      1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[10] (net)     1     1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[11] (net)     1     1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[12] (net)     1     1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1266 (net)                      1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U937/Y (AO22X1_HVT)                                 0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n977 (net)                       1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.766 r
  data arrival time                                                                                          9.766

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.766
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__2__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n321 (net)                                                            1        0.541               0.000      0.449 f
  U444/Y (NOR2X0_HVT)                                                                      0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[1] (net)     1      1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_1/CO (FADDX1_HVT)                0.238     0.475      1.344 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[2] (net)     3      1.861               0.000      1.344 r
  U831/Y (NAND2X0_HVT)                                                                     0.178     0.225      1.569 f
  n740 (net)                                                            1        0.553               0.000      1.569 f
  U832/Y (NAND3X0_HVT)                                                                     0.164     0.201      1.769 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[3] (net)     3      1.213               0.000      1.769 r
  U837/Y (NAND2X0_HVT)                                                                     0.146     0.220      1.990 f
  n744 (net)                                                            1        0.498               0.000      1.990 f
  U838/Y (NAND3X0_HVT)                                                                     0.171     0.189      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[4] (net)     1      1.339               0.000      2.179 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[5] (net)     1      1.339               0.000      2.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[6] (net)     3      1.213               0.000      3.172 r
  U820/Y (NAND2X0_HVT)                                                                     0.154     0.259      3.431 f
  n733 (net)                                                            1        0.553               0.000      3.431 f
  U821/Y (NAND3X0_HVT)                                                                     0.163     0.184      3.616 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[7] (net)     3      1.213               0.000      3.616 r
  U826/Y (NAND2X0_HVT)                                                                     0.146     0.220      3.835 f
  n737 (net)                                                            1        0.498               0.000      3.835 f
  U827/Y (NAND3X0_HVT)                                                                     0.171     0.189      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[8] (net)     1      1.339               0.000      4.025 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[9] (net)     1      1.339               0.000      4.512 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[10] (net)     1     1.339               0.000      5.024 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[11] (net)     1     1.339               0.000      5.536 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[12] (net)     1     1.339               0.000      6.048 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[13] (net)     1     1.339               0.000      6.560 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[14] (net)     1     1.339               0.000      7.072 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[15] (net)     1     1.339               0.000      7.584 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[16] (net)     1     1.339               0.000      8.096 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[17] (net)     1     1.339               0.000      8.608 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[18] (net)     1     0.831               0.000      9.095 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N502 (net)                          1        0.485               0.000      9.409 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1797/Y (AO22X1_HVT)                                   0.145     0.356      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1813 (net)                         1        0.503               0.000      9.766 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.766 r
  data arrival time                                                                                             9.766

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.766
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.768


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__4__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n287 (net)                                                            1        0.541               0.000      0.449 f
  U375/Y (NOR2X0_HVT)                                                                      0.100     0.419      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[1] (net)     1      1.339               0.000      0.868 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_1/CO (FADDX1_HVT)                0.220     0.452      1.320 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[2] (net)     1      1.339               0.000      1.320 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.832 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[3] (net)     1      1.339               0.000      1.832 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_3/CO (FADDX1_HVT)                0.216     0.506      2.338 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[4] (net)     3      1.213               0.000      2.338 r
  U751/Y (NAND2X0_HVT)                                                                     0.147     0.255      2.593 f
  n688 (net)                                                            1        0.498               0.000      2.593 f
  U754/Y (NAND3X0_HVT)                                                                     0.164     0.185      2.779 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[5] (net)     3      1.213               0.000      2.779 r
  U756/Y (NAND2X0_HVT)                                                                     0.147     0.220      2.998 f
  n691 (net)                                                            1        0.498               0.000      2.998 f
  U759/Y (NAND3X0_HVT)                                                                     0.171     0.190      3.188 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[6] (net)     1      1.339               0.000      3.188 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_6/CO (FADDX1_HVT)                0.220     0.487      3.675 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[7] (net)     1      1.339               0.000      3.675 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.187 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[8] (net)     1      1.339               0.000      4.187 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.700 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[9] (net)     1      1.339               0.000      4.700 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.212 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[10] (net)     1     1.339               0.000      5.212 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.724 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[11] (net)     1     1.339               0.000      5.724 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.236 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[12] (net)     1     1.339               0.000      6.236 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.748 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[13] (net)     1     1.339               0.000      6.748 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.260 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[14] (net)     1     1.339               0.000      7.260 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_14/CO (FADDX1_HVT)               0.219     0.511      7.771 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[15] (net)     3     1.311               0.000      7.771 r
  U764/Y (NAND2X0_HVT)                                                                     0.147     0.257      8.028 f
  n697 (net)                                                            1        0.498               0.000      8.028 f
  U766/Y (NAND3X0_HVT)                                                                     0.169     0.189      8.218 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[16] (net)     3     1.311               0.000      8.218 r
  U770/Y (NAND2X0_HVT)                                                                     0.146     0.224      8.441 f
  n701 (net)                                                            1        0.498               0.000      8.441 f
  U772/Y (NAND3X0_HVT)                                                                     0.171     0.189      8.631 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[17] (net)     1     1.339               0.000      8.631 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_17/CO (FADDX1_HVT)               0.201     0.462      9.092 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[18] (net)     1     0.831               0.000      9.092 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.407 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N2011 (net)                         1        0.485               0.000      9.407 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U96/Y (AO22X1_HVT)                                     0.145     0.356      9.763 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n160 (net)                          1        0.503               0.000      9.763 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.763 r
  data arrival time                                                                                             9.763

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.763
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.766


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__2__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n306 (net)                                                         1        0.541               0.000      0.449 f
  U343/Y (NOR2X0_HVT)                                                                   0.110     0.427      0.876 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[1] (net)     2      1.715               0.000      0.876 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_1/CO (FADDX1_HVT)                0.201     0.432      1.308 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[2] (net)     2      0.836               0.000      1.308 r
  U940/Y (NAND2X0_HVT)                                                                  0.147     0.245      1.553 f
  n809 (net)                                                         1        0.498               0.000      1.553 f
  U942/Y (NAND3X0_HVT)                                                                  0.169     0.189      1.742 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[3] (net)     3      1.308               0.000      1.742 r
  U947/Y (NAND2X0_HVT)                                                                  0.152     0.228      1.969 f
  n814 (net)                                                         1        0.553               0.000      1.969 f
  U948/Y (NAND3X0_HVT)                                                                  0.170     0.188      2.157 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[4] (net)     1      1.339               0.000      2.157 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.644 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[5] (net)     1      1.339               0.000      2.644 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.150 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[6] (net)     3      1.213               0.000      3.150 r
  U929/Y (NAND2X0_HVT)                                                                  0.147     0.255      3.405 f
  n802 (net)                                                         1        0.498               0.000      3.405 f
  U931/Y (NAND3X0_HVT)                                                                  0.164     0.186      3.591 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[7] (net)     3      1.213               0.000      3.591 r
  U935/Y (NAND2X0_HVT)                                                                  0.146     0.220      3.811 f
  n806 (net)                                                         1        0.498               0.000      3.811 f
  U937/Y (NAND3X0_HVT)                                                                  0.171     0.189      4.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[8] (net)     1      1.339               0.000      4.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.487 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[9] (net)     1      1.339               0.000      4.487 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      4.999 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[10] (net)     1     1.339               0.000      4.999 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.511 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[11] (net)     1     1.339               0.000      5.511 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.023 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[12] (net)     1     1.339               0.000      6.023 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.535 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[13] (net)     1     1.339               0.000      6.535 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.047 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[14] (net)     1     1.339               0.000      7.047 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.559 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[15] (net)     1     1.339               0.000      7.559 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.071 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[16] (net)     1     1.339               0.000      8.071 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.583 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[17] (net)     1     1.339               0.000      8.583 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.070 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[18] (net)     1     0.831               0.000      9.070 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.385 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1304 (net)                      1        0.485               0.000      9.385 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U899/Y (AO22X1_HVT)                                 0.145     0.356      9.741 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n939 (net)                       1        0.503               0.000      9.741 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.741 r
  data arrival time                                                                                          9.741

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.741
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.744


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__5__0_/QN (DFFX1_HVT)                    0.232     0.576      0.576 r
  n561 (net)                                                            2        1.815               0.000      0.576 r
  U265/Y (NOR2X0_HVT)                                                                      0.109     0.427      1.003 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[1] (net)     2      1.738               0.000      1.003 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_1/CO (FADDX1_HVT)                0.138     0.364      1.366 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[2] (net)     2      0.824               0.000      1.366 f
  U1293/Y (NAND2X0_HVT)                                                                    0.128     0.169      1.536 r
  n1034 (net)                                                           1        0.452               0.000      1.536 r
  U1294/Y (NAND3X0_HVT)                                                                    0.360     0.383      1.919 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[3] (net)     3      1.327               0.000      1.919 f
  U1298/Y (NAND2X0_HVT)                                                                    0.201     0.297      2.216 r
  n1037 (net)                                                           1        0.478               0.000      2.216 r
  U1300/Y (NAND3X0_HVT)                                                                    0.371     0.413      2.629 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[4] (net)     1      1.382               0.000      2.629 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_4/CO (FADDX1_HVT)                0.161     0.509      3.138 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[5] (net)     1      1.382               0.000      3.138 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.538 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[6] (net)     3      1.180               0.000      3.538 f
  U1282/Y (NAND2X0_HVT)                                                                    0.131     0.176      3.715 r
  n1027 (net)                                                           1        0.452               0.000      3.715 r
  U1283/Y (NAND3X0_HVT)                                                                    0.337     0.369      4.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[7] (net)     3      1.180               0.000      4.084 f
  U1287/Y (NAND2X0_HVT)                                                                    0.195     0.292      4.376 r
  n1030 (net)                                                           1        0.452               0.000      4.376 r
  U1289/Y (NAND3X0_HVT)                                                                    0.368     0.430      4.807 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[8] (net)     1      1.382               0.000      4.807 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.314 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[9] (net)     1      1.382               0.000      5.314 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.721 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[10] (net)     1     1.382               0.000      5.721 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.124 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[11] (net)     1     1.382               0.000      6.124 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.528 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[12] (net)     1     1.382               0.000      6.528 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.931 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[13] (net)     1     1.382               0.000      6.931 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.335 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[14] (net)     1     1.382               0.000      7.335 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.739 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[15] (net)     1     1.382               0.000      7.739 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.142 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[16] (net)     1     1.382               0.000      8.142 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.546 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[17] (net)     1     1.382               0.000      8.546 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_17/S (FADDX1_HVT)                0.166     0.691      9.237 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1488 (net)                         1        0.485               0.000      9.237 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U681/Y (AO22X1_HVT)                                    0.145     0.342      9.578 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n729 (net)                          1        0.503               0.000      9.578 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__2__17_/D (DFFX1_HVT)                    0.145     0.000      9.578 r
  data arrival time                                                                                             9.578

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__2__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.578
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.581


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__5__0_/QN (DFFX1_HVT)                    0.232     0.576      0.576 r
  n557 (net)                                                            2        1.815               0.000      0.576 r
  U269/Y (NOR2X0_HVT)                                                                      0.109     0.427      1.003 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[1] (net)     2      1.738               0.000      1.003 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_1/CO (FADDX1_HVT)                0.138     0.364      1.366 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[2] (net)     2      0.824               0.000      1.366 f
  U1205/Y (NAND2X0_HVT)                                                                    0.128     0.169      1.536 r
  n978 (net)                                                            1        0.452               0.000      1.536 r
  U1206/Y (NAND3X0_HVT)                                                                    0.360     0.383      1.919 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[3] (net)     3      1.327               0.000      1.919 f
  U1210/Y (NAND2X0_HVT)                                                                    0.201     0.297      2.216 r
  n981 (net)                                                            1        0.478               0.000      2.216 r
  U1212/Y (NAND3X0_HVT)                                                                    0.371     0.413      2.629 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[4] (net)     1      1.382               0.000      2.629 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_4/CO (FADDX1_HVT)                0.161     0.509      3.138 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[5] (net)     1      1.382               0.000      3.138 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.538 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[6] (net)     3      1.180               0.000      3.538 f
  U1194/Y (NAND2X0_HVT)                                                                    0.131     0.176      3.715 r
  n971 (net)                                                            1        0.452               0.000      3.715 r
  U1195/Y (NAND3X0_HVT)                                                                    0.337     0.369      4.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[7] (net)     3      1.180               0.000      4.084 f
  U1200/Y (NAND2X0_HVT)                                                                    0.195     0.292      4.376 r
  n975 (net)                                                            1        0.452               0.000      4.376 r
  U1201/Y (NAND3X0_HVT)                                                                    0.368     0.430      4.807 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[8] (net)     1      1.382               0.000      4.807 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.314 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[9] (net)     1      1.382               0.000      5.314 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.721 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[10] (net)     1     1.382               0.000      5.721 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.124 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[11] (net)     1     1.382               0.000      6.124 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.528 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[12] (net)     1     1.382               0.000      6.528 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.931 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[13] (net)     1     1.382               0.000      6.931 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.335 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[14] (net)     1     1.382               0.000      7.335 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.739 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[15] (net)     1     1.382               0.000      7.739 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.142 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[16] (net)     1     1.382               0.000      8.142 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.546 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[17] (net)     1     1.382               0.000      8.546 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_17/S (FADDX1_HVT)                0.166     0.691      9.237 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N966 (net)                          1        0.485               0.000      9.237 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1267/Y (AO22X1_HVT)                                   0.145     0.342      9.578 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1299 (net)                         1        0.503               0.000      9.578 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__2__17_/D (DFFX1_HVT)                    0.145     0.000      9.578 r
  data arrival time                                                                                             9.578

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__2__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.578
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.581


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__5__0_/QN (DFFX1_HVT)                    0.232     0.576      0.576 r
  n553 (net)                                                            2        1.815               0.000      0.576 r
  U268/Y (NOR2X0_HVT)                                                                      0.109     0.427      1.003 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[1] (net)     2      1.738               0.000      1.003 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_1/CO (FADDX1_HVT)                0.138     0.364      1.366 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[2] (net)     2      0.824               0.000      1.366 f
  U1117/Y (NAND2X0_HVT)                                                                    0.128     0.169      1.536 r
  n922 (net)                                                            1        0.452               0.000      1.536 r
  U1118/Y (NAND3X0_HVT)                                                                    0.360     0.383      1.919 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[3] (net)     3      1.327               0.000      1.919 f
  U1122/Y (NAND2X0_HVT)                                                                    0.201     0.297      2.216 r
  n925 (net)                                                            1        0.478               0.000      2.216 r
  U1124/Y (NAND3X0_HVT)                                                                    0.371     0.413      2.629 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[4] (net)     1      1.382               0.000      2.629 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_4/CO (FADDX1_HVT)                0.161     0.509      3.138 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[5] (net)     1      1.382               0.000      3.138 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.538 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[6] (net)     3      1.180               0.000      3.538 f
  U1106/Y (NAND2X0_HVT)                                                                    0.131     0.176      3.715 r
  n915 (net)                                                            1        0.452               0.000      3.715 r
  U1107/Y (NAND3X0_HVT)                                                                    0.337     0.369      4.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[7] (net)     3      1.180               0.000      4.084 f
  U1112/Y (NAND2X0_HVT)                                                                    0.195     0.292      4.376 r
  n919 (net)                                                            1        0.452               0.000      4.376 r
  U1113/Y (NAND3X0_HVT)                                                                    0.368     0.430      4.807 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[8] (net)     1      1.382               0.000      4.807 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.314 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[9] (net)     1      1.382               0.000      5.314 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.721 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[10] (net)     1     1.382               0.000      5.721 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.124 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[11] (net)     1     1.382               0.000      6.124 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.528 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[12] (net)     1     1.382               0.000      6.528 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.931 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[13] (net)     1     1.382               0.000      6.931 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.335 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[14] (net)     1     1.382               0.000      7.335 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.739 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[15] (net)     1     1.382               0.000      7.739 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.142 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[16] (net)     1     1.382               0.000      8.142 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.546 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[17] (net)     1     1.382               0.000      8.546 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_17/S (FADDX1_HVT)                0.166     0.691      9.237 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N444 (net)                          1        0.485               0.000      9.237 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1853/Y (AO22X1_HVT)                                   0.145     0.342      9.578 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1869 (net)                         1        0.503               0.000      9.578 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__2__17_/D (DFFX1_HVT)                    0.145     0.000      9.578 r
  data arrival time                                                                                             9.578

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__2__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.578
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.581


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__3__0_/QN (DFFX1_HVT)                    0.232     0.576      0.576 r
  n549 (net)                                                            2        1.815               0.000      0.576 r
  U267/Y (NOR2X0_HVT)                                                                      0.109     0.427      1.003 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[1] (net)     2      1.738               0.000      1.003 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_1/CO (FADDX1_HVT)                0.138     0.364      1.366 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[2] (net)     2      0.824               0.000      1.366 f
  U1029/Y (NAND2X0_HVT)                                                                    0.128     0.169      1.536 r
  n866 (net)                                                            1        0.452               0.000      1.536 r
  U1030/Y (NAND3X0_HVT)                                                                    0.360     0.383      1.919 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[3] (net)     3      1.327               0.000      1.919 f
  U1034/Y (NAND2X0_HVT)                                                                    0.201     0.297      2.216 r
  n869 (net)                                                            1        0.478               0.000      2.216 r
  U1036/Y (NAND3X0_HVT)                                                                    0.371     0.413      2.629 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[4] (net)     1      1.382               0.000      2.629 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_4/CO (FADDX1_HVT)                0.161     0.509      3.138 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[5] (net)     1      1.382               0.000      3.138 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.538 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[6] (net)     3      1.180               0.000      3.538 f
  U1018/Y (NAND2X0_HVT)                                                                    0.131     0.176      3.715 r
  n859 (net)                                                            1        0.452               0.000      3.715 r
  U1019/Y (NAND3X0_HVT)                                                                    0.337     0.369      4.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[7] (net)     3      1.180               0.000      4.084 f
  U1024/Y (NAND2X0_HVT)                                                                    0.195     0.292      4.376 r
  n863 (net)                                                            1        0.452               0.000      4.376 r
  U1025/Y (NAND3X0_HVT)                                                                    0.368     0.430      4.807 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[8] (net)     1      1.382               0.000      4.807 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.314 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[9] (net)     1      1.382               0.000      5.314 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.721 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[10] (net)     1     1.382               0.000      5.721 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.124 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[11] (net)     1     1.382               0.000      6.124 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.528 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[12] (net)     1     1.382               0.000      6.528 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.931 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[13] (net)     1     1.382               0.000      6.931 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.335 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[14] (net)     1     1.382               0.000      7.335 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.739 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[15] (net)     1     1.382               0.000      7.739 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.142 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[16] (net)     1     1.382               0.000      8.142 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.546 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[17] (net)     1     1.382               0.000      8.546 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_17/S (FADDX1_HVT)                0.166     0.691      9.237 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N2067 (net)                         1        0.485               0.000      9.237 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U38/Y (AO22X1_HVT)                                     0.145     0.342      9.578 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n102 (net)                          1        0.503               0.000      9.578 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__1__17_/D (DFFX1_HVT)                    0.145     0.000      9.578 r
  data arrival time                                                                                             9.578

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.578
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.581


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__1__0_/QN (DFFX1_HVT)                 0.232     0.576      0.576 r
  n541 (net)                                                         2        1.815               0.000      0.576 r
  U266/Y (NOR2X0_HVT)                                                                   0.109     0.427      1.003 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[1] (net)     2      1.738               0.000      1.003 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_1/CO (FADDX1_HVT)                0.138     0.364      1.366 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[2] (net)     2      0.824               0.000      1.366 f
  U853/Y (NAND2X0_HVT)                                                                  0.128     0.169      1.536 r
  n754 (net)                                                         1        0.452               0.000      1.536 r
  U854/Y (NAND3X0_HVT)                                                                  0.360     0.383      1.919 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[3] (net)     3      1.327               0.000      1.919 f
  U858/Y (NAND2X0_HVT)                                                                  0.201     0.297      2.216 r
  n757 (net)                                                         1        0.478               0.000      2.216 r
  U860/Y (NAND3X0_HVT)                                                                  0.371     0.413      2.629 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[4] (net)     1      1.382               0.000      2.629 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_4/CO (FADDX1_HVT)                0.161     0.509      3.138 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[5] (net)     1      1.382               0.000      3.138 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.538 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[6] (net)     3      1.180               0.000      3.538 f
  U842/Y (NAND2X0_HVT)                                                                  0.131     0.176      3.715 r
  n747 (net)                                                         1        0.452               0.000      3.715 r
  U843/Y (NAND3X0_HVT)                                                                  0.337     0.369      4.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[7] (net)     3      1.180               0.000      4.084 f
  U848/Y (NAND2X0_HVT)                                                                  0.195     0.292      4.376 r
  n751 (net)                                                         1        0.452               0.000      4.376 r
  U849/Y (NAND3X0_HVT)                                                                  0.368     0.430      4.807 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[8] (net)     1      1.382               0.000      4.807 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.314 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[9] (net)     1      1.382               0.000      5.314 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.721 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[10] (net)     1     1.382               0.000      5.721 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.124 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[11] (net)     1     1.382               0.000      6.124 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.528 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[12] (net)     1     1.382               0.000      6.528 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.931 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[13] (net)     1     1.382               0.000      6.931 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.335 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[14] (net)     1     1.382               0.000      7.335 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.739 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[15] (net)     1     1.382               0.000      7.739 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.142 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[16] (net)     1     1.382               0.000      8.142 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.546 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[17] (net)     1     1.382               0.000      8.546 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_17/S (FADDX1_HVT)                0.166     0.691      9.237 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N743 (net)                       1        0.485               0.000      9.237 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1522/Y (AO22X1_HVT)                                0.145     0.342      9.578 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1546 (net)                      1        0.503               0.000      9.578 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.578 r
  data arrival time                                                                                          9.578

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.578
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.581


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__4__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n287 (net)                                                            1        0.527               0.000      0.515 r
  U375/Y (NOR2X0_HVT)                                                                      0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[1] (net)     1      1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_1/CO (FADDX1_HVT)                0.155     0.379      1.308 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[2] (net)     1      1.382               0.000      1.308 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_2/CO (FADDX1_HVT)                0.155     0.404      1.712 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[3] (net)     1      1.382               0.000      1.712 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_3/CO (FADDX1_HVT)                0.149     0.397      2.109 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[4] (net)     3      1.180               0.000      2.109 f
  U752/Y (NAND2X0_HVT)                                                                     0.131     0.176      2.285 r
  n689 (net)                                                            1        0.452               0.000      2.285 r
  U754/Y (NAND3X0_HVT)                                                                     0.337     0.369      2.655 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[5] (net)     3      1.180               0.000      2.655 f
  U757/Y (NAND2X0_HVT)                                                                     0.195     0.292      2.947 r
  n692 (net)                                                            1        0.452               0.000      2.947 r
  U759/Y (NAND3X0_HVT)                                                                     0.368     0.430      3.377 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[6] (net)     1      1.382               0.000      3.377 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_6/CO (FADDX1_HVT)                0.161     0.508      3.885 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[7] (net)     1      1.382               0.000      3.885 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_7/CO (FADDX1_HVT)                0.155     0.407      4.291 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[8] (net)     1      1.382               0.000      4.291 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.695 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[9] (net)     1      1.382               0.000      4.695 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_9/CO (FADDX1_HVT)                0.155     0.404      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[10] (net)     1     1.382               0.000      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_10/CO (FADDX1_HVT)               0.155     0.404      5.502 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[11] (net)     1     1.382               0.000      5.502 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_11/CO (FADDX1_HVT)               0.155     0.404      5.906 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[12] (net)     1     1.382               0.000      5.906 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.309 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[13] (net)     1     1.382               0.000      6.309 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_13/CO (FADDX1_HVT)               0.155     0.404      6.713 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[14] (net)     1     1.382               0.000      6.713 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_14/CO (FADDX1_HVT)               0.152     0.401      7.114 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[15] (net)     3     1.305               0.000      7.114 f
  U765/Y (NAND2X0_HVT)                                                                     0.132     0.179      7.293 r
  n698 (net)                                                            1        0.452               0.000      7.293 r
  U766/Y (NAND3X0_HVT)                                                                     0.356     0.383      7.676 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[16] (net)     3     1.305               0.000      7.676 f
  U771/Y (NAND2X0_HVT)                                                                     0.203     0.303      7.979 r
  n702 (net)                                                            1        0.452               0.000      7.979 r
  U772/Y (NAND3X0_HVT)                                                                     0.368     0.435      8.414 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[17] (net)     1     1.382               0.000      8.414 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_17/S (FADDX1_HVT)                0.166     0.791      9.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N2010 (net)                         1        0.485               0.000      9.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U95/Y (AO22X1_HVT)                                     0.145     0.342      9.546 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n159 (net)                          1        0.503               0.000      9.546 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__2__17_/D (DFFX1_HVT)                    0.145     0.000      9.546 r
  data arrival time                                                                                             9.546

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__2__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.546
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.549


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__0__0_/QN (DFFX1_HVT)                0.189     0.515      0.515 r
  n333 (net)                                                        1        0.527               0.000      0.515 r
  U450/Y (NOR2X0_HVT)                                                                  0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[1] (net)     1        1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_1/CO (FADDX1_HVT)                  0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[2] (net)     3        1.847               0.000      1.323 f
  U1358/Y (NAND2X0_HVT)                                                                0.133     0.185      1.508 r
  n1075 (net)                                                       1        0.478               0.000      1.508 r
  U1360/Y (NAND3X0_HVT)                                                                0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[3] (net)     3        1.180               0.000      1.860 f
  U1364/Y (NAND2X0_HVT)                                                                0.195     0.292      2.153 r
  n1079 (net)                                                       1        0.452               0.000      2.153 r
  U1366/Y (NAND3X0_HVT)                                                                0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[4] (net)     1        1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_4/CO (FADDX1_HVT)                  0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[5] (net)     1        1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_5/CO (FADDX1_HVT)                  0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[6] (net)     3        1.180               0.000      3.490 f
  U1347/Y (NAND2X0_HVT)                                                                0.133     0.178      3.668 r
  n1068 (net)                                                       1        0.478               0.000      3.668 r
  U1349/Y (NAND3X0_HVT)                                                                0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[7] (net)     3        1.180               0.000      4.020 f
  U1354/Y (NAND2X0_HVT)                                                                0.195     0.292      4.312 r
  n1073 (net)                                                       1        0.452               0.000      4.312 r
  U1355/Y (NAND3X0_HVT)                                                                0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[8] (net)     1        1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_8/CO (FADDX1_HVT)                  0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[9] (net)     1        1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_9/CO (FADDX1_HVT)                  0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[10] (net)     1       1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_10/CO (FADDX1_HVT)                 0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[11] (net)     1       1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_11/CO (FADDX1_HVT)                 0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[12] (net)     1       1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_12/CO (FADDX1_HVT)                 0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[13] (net)     1       1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_13/CO (FADDX1_HVT)                 0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[14] (net)     1       1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_14/CO (FADDX1_HVT)                 0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[15] (net)     1       1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_15/CO (FADDX1_HVT)                 0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[16] (net)     1       1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_16/CO (FADDX1_HVT)                 0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_carry[17] (net)     1       1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G8_U1_17/S (FADDX1_HVT)                  0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1972 (net)                     1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U133/Y (AO22X1_HVT)                                0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n197 (net)                      1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__0__17_/D (DFFX1_HVT)                0.145     0.000      9.514 r
  data arrival time                                                                                         9.514

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__0__17_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.514
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__4__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n319 (net)                                                            1        0.527               0.000      0.515 r
  U443/Y (NOR2X0_HVT)                                                                      0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[1] (net)     1      1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_1/CO (FADDX1_HVT)                0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[2] (net)     3      1.847               0.000      1.323 f
  U1336/Y (NAND2X0_HVT)                                                                    0.133     0.185      1.508 r
  n1061 (net)                                                           1        0.478               0.000      1.508 r
  U1338/Y (NAND3X0_HVT)                                                                    0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[3] (net)     3      1.180               0.000      1.860 f
  U1342/Y (NAND2X0_HVT)                                                                    0.195     0.292      2.153 r
  n1065 (net)                                                           1        0.452               0.000      2.153 r
  U1344/Y (NAND3X0_HVT)                                                                    0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[4] (net)     1      1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[5] (net)     1      1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[6] (net)     3      1.180               0.000      3.490 f
  U1325/Y (NAND2X0_HVT)                                                                    0.133     0.178      3.668 r
  n1054 (net)                                                           1        0.478               0.000      3.668 r
  U1327/Y (NAND3X0_HVT)                                                                    0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[7] (net)     3      1.180               0.000      4.020 f
  U1331/Y (NAND2X0_HVT)                                                                    0.195     0.292      4.312 r
  n1058 (net)                                                           1        0.452               0.000      4.312 r
  U1333/Y (NAND3X0_HVT)                                                                    0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[8] (net)     1      1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[9] (net)     1      1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[10] (net)     1     1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[11] (net)     1     1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[12] (net)     1     1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[13] (net)     1     1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[14] (net)     1     1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[15] (net)     1     1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[16] (net)     1     1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[17] (net)     1     1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_17/S (FADDX1_HVT)                0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1749 (net)                         1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U388/Y (AO22X1_HVT)                                    0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n444 (net)                          1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__2__17_/D (DFFX1_HVT)                    0.145     0.000      9.514 r
  data arrival time                                                                                             9.514

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__2__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.514
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__0__0_/QN (DFFX1_HVT)                0.189     0.515      0.515 r
  n332 (net)                                                        1        0.527               0.000      0.515 r
  U442/Y (NOR2X0_HVT)                                                                  0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[1] (net)     1        1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_1/CO (FADDX1_HVT)                  0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[2] (net)     3        1.847               0.000      1.323 f
  U1314/Y (NAND2X0_HVT)                                                                0.133     0.185      1.508 r
  n1047 (net)                                                       1        0.478               0.000      1.508 r
  U1316/Y (NAND3X0_HVT)                                                                0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[3] (net)     3        1.180               0.000      1.860 f
  U1320/Y (NAND2X0_HVT)                                                                0.195     0.292      2.153 r
  n1051 (net)                                                       1        0.452               0.000      2.153 r
  U1322/Y (NAND3X0_HVT)                                                                0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[4] (net)     1        1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_4/CO (FADDX1_HVT)                  0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[5] (net)     1        1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_5/CO (FADDX1_HVT)                  0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[6] (net)     3        1.180               0.000      3.490 f
  U1303/Y (NAND2X0_HVT)                                                                0.133     0.178      3.668 r
  n1040 (net)                                                       1        0.478               0.000      3.668 r
  U1305/Y (NAND3X0_HVT)                                                                0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[7] (net)     3        1.180               0.000      4.020 f
  U1309/Y (NAND2X0_HVT)                                                                0.195     0.292      4.312 r
  n1044 (net)                                                       1        0.452               0.000      4.312 r
  U1311/Y (NAND3X0_HVT)                                                                0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[8] (net)     1        1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_8/CO (FADDX1_HVT)                  0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[9] (net)     1        1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_9/CO (FADDX1_HVT)                  0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[10] (net)     1       1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_10/CO (FADDX1_HVT)                 0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[11] (net)     1       1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_11/CO (FADDX1_HVT)                 0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[12] (net)     1       1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_12/CO (FADDX1_HVT)                 0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[13] (net)     1       1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_13/CO (FADDX1_HVT)                 0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[14] (net)     1       1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_14/CO (FADDX1_HVT)                 0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[15] (net)     1       1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_15/CO (FADDX1_HVT)                 0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[16] (net)     1       1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_16/CO (FADDX1_HVT)                 0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_carry[17] (net)     1       1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G7_U1_17/S (FADDX1_HVT)                  0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1711 (net)                     1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U426/Y (AO22X1_HVT)                                0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n482 (net)                      1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__0__17_/D (DFFX1_HVT)                0.145     0.000      9.514 r
  data arrival time                                                                                         9.514

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__0__17_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.514
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__0__0_/QN (DFFX1_HVT)                0.189     0.515      0.515 r
  n331 (net)                                                        1        0.527               0.000      0.515 r
  U449/Y (NOR2X0_HVT)                                                                  0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[1] (net)     1        1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_1/CO (FADDX1_HVT)                  0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[2] (net)     3        1.847               0.000      1.323 f
  U1270/Y (NAND2X0_HVT)                                                                0.133     0.185      1.508 r
  n1019 (net)                                                       1        0.478               0.000      1.508 r
  U1272/Y (NAND3X0_HVT)                                                                0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[3] (net)     3        1.180               0.000      1.860 f
  U1276/Y (NAND2X0_HVT)                                                                0.195     0.292      2.153 r
  n1023 (net)                                                       1        0.452               0.000      2.153 r
  U1278/Y (NAND3X0_HVT)                                                                0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[4] (net)     1        1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_4/CO (FADDX1_HVT)                  0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[5] (net)     1        1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_5/CO (FADDX1_HVT)                  0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[6] (net)     3        1.180               0.000      3.490 f
  U1259/Y (NAND2X0_HVT)                                                                0.133     0.178      3.668 r
  n1012 (net)                                                       1        0.478               0.000      3.668 r
  U1261/Y (NAND3X0_HVT)                                                                0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[7] (net)     3        1.180               0.000      4.020 f
  U1265/Y (NAND2X0_HVT)                                                                0.195     0.292      4.312 r
  n1016 (net)                                                       1        0.452               0.000      4.312 r
  U1267/Y (NAND3X0_HVT)                                                                0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[8] (net)     1        1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_8/CO (FADDX1_HVT)                  0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[9] (net)     1        1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_9/CO (FADDX1_HVT)                  0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[10] (net)     1       1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_10/CO (FADDX1_HVT)                 0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[11] (net)     1       1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_11/CO (FADDX1_HVT)                 0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[12] (net)     1       1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_12/CO (FADDX1_HVT)                 0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[13] (net)     1       1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_13/CO (FADDX1_HVT)                 0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[14] (net)     1       1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_14/CO (FADDX1_HVT)                 0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[15] (net)     1       1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_15/CO (FADDX1_HVT)                 0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[16] (net)     1       1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_16/CO (FADDX1_HVT)                 0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_carry[17] (net)     1       1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G6_U1_17/S (FADDX1_HVT)                  0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1450 (net)                     1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U719/Y (AO22X1_HVT)                                0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n767 (net)                      1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__0__17_/D (DFFX1_HVT)                0.145     0.000      9.514 r
  data arrival time                                                                                         9.514

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__0__17_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.514
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__4__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n316 (net)                                                            1        0.527               0.000      0.515 r
  U440/Y (NOR2X0_HVT)                                                                      0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[1] (net)     1      1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_1/CO (FADDX1_HVT)                0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[2] (net)     3      1.847               0.000      1.323 f
  U1248/Y (NAND2X0_HVT)                                                                    0.133     0.185      1.508 r
  n1005 (net)                                                           1        0.478               0.000      1.508 r
  U1250/Y (NAND3X0_HVT)                                                                    0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[3] (net)     3      1.180               0.000      1.860 f
  U1254/Y (NAND2X0_HVT)                                                                    0.195     0.292      2.153 r
  n1009 (net)                                                           1        0.452               0.000      2.153 r
  U1256/Y (NAND3X0_HVT)                                                                    0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[4] (net)     1      1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[5] (net)     1      1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[6] (net)     3      1.180               0.000      3.490 f
  U1237/Y (NAND2X0_HVT)                                                                    0.133     0.178      3.668 r
  n998 (net)                                                            1        0.478               0.000      3.668 r
  U1239/Y (NAND3X0_HVT)                                                                    0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[7] (net)     3      1.180               0.000      4.020 f
  U1243/Y (NAND2X0_HVT)                                                                    0.195     0.292      4.312 r
  n1002 (net)                                                           1        0.452               0.000      4.312 r
  U1245/Y (NAND3X0_HVT)                                                                    0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[8] (net)     1      1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[9] (net)     1      1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[10] (net)     1     1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[11] (net)     1     1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[12] (net)     1     1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[13] (net)     1     1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[14] (net)     1     1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[15] (net)     1     1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[16] (net)     1     1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[17] (net)     1     1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_17/S (FADDX1_HVT)                0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1227 (net)                         1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U974/Y (AO22X1_HVT)                                    0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1014 (net)                         1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__2__17_/D (DFFX1_HVT)                    0.145     0.000      9.514 r
  data arrival time                                                                                             9.514

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__2__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.514
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__0__0_/QN (DFFX1_HVT)                0.189     0.515      0.515 r
  n330 (net)                                                        1        0.527               0.000      0.515 r
  U439/Y (NOR2X0_HVT)                                                                  0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[1] (net)     1        1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_1/CO (FADDX1_HVT)                  0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[2] (net)     3        1.847               0.000      1.323 f
  U1226/Y (NAND2X0_HVT)                                                                0.133     0.185      1.508 r
  n991 (net)                                                        1        0.478               0.000      1.508 r
  U1228/Y (NAND3X0_HVT)                                                                0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[3] (net)     3        1.180               0.000      1.860 f
  U1232/Y (NAND2X0_HVT)                                                                0.195     0.292      2.153 r
  n995 (net)                                                        1        0.452               0.000      2.153 r
  U1234/Y (NAND3X0_HVT)                                                                0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[4] (net)     1        1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_4/CO (FADDX1_HVT)                  0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[5] (net)     1        1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_5/CO (FADDX1_HVT)                  0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[6] (net)     3        1.180               0.000      3.490 f
  U1215/Y (NAND2X0_HVT)                                                                0.133     0.178      3.668 r
  n984 (net)                                                        1        0.478               0.000      3.668 r
  U1217/Y (NAND3X0_HVT)                                                                0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[7] (net)     3        1.180               0.000      4.020 f
  U1221/Y (NAND2X0_HVT)                                                                0.195     0.292      4.312 r
  n988 (net)                                                        1        0.452               0.000      4.312 r
  U1223/Y (NAND3X0_HVT)                                                                0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[8] (net)     1        1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_8/CO (FADDX1_HVT)                  0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[9] (net)     1        1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_9/CO (FADDX1_HVT)                  0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[10] (net)     1       1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_10/CO (FADDX1_HVT)                 0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[11] (net)     1       1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_11/CO (FADDX1_HVT)                 0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[12] (net)     1       1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_12/CO (FADDX1_HVT)                 0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[13] (net)     1       1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_13/CO (FADDX1_HVT)                 0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[14] (net)     1       1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_14/CO (FADDX1_HVT)                 0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[15] (net)     1       1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_15/CO (FADDX1_HVT)                 0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[16] (net)     1       1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_16/CO (FADDX1_HVT)                 0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_carry[17] (net)     1       1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G5_U1_17/S (FADDX1_HVT)                  0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1189 (net)                     1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1012/Y (AO22X1_HVT)                               0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1052 (net)                     1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__0__17_/D (DFFX1_HVT)                0.145     0.000      9.514 r
  data arrival time                                                                                         9.514

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__0__17_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.514
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__0__0_/QN (DFFX1_HVT)                0.189     0.515      0.515 r
  n329 (net)                                                        1        0.527               0.000      0.515 r
  U448/Y (NOR2X0_HVT)                                                                  0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[1] (net)     1        1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_1/CO (FADDX1_HVT)                  0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[2] (net)     3        1.847               0.000      1.323 f
  U1182/Y (NAND2X0_HVT)                                                                0.133     0.185      1.508 r
  n963 (net)                                                        1        0.478               0.000      1.508 r
  U1184/Y (NAND3X0_HVT)                                                                0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[3] (net)     3        1.180               0.000      1.860 f
  U1188/Y (NAND2X0_HVT)                                                                0.195     0.292      2.153 r
  n967 (net)                                                        1        0.452               0.000      2.153 r
  U1190/Y (NAND3X0_HVT)                                                                0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[4] (net)     1        1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_4/CO (FADDX1_HVT)                  0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[5] (net)     1        1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_5/CO (FADDX1_HVT)                  0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[6] (net)     3        1.180               0.000      3.490 f
  U1171/Y (NAND2X0_HVT)                                                                0.133     0.178      3.668 r
  n956 (net)                                                        1        0.478               0.000      3.668 r
  U1173/Y (NAND3X0_HVT)                                                                0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[7] (net)     3        1.180               0.000      4.020 f
  U1177/Y (NAND2X0_HVT)                                                                0.195     0.292      4.312 r
  n960 (net)                                                        1        0.452               0.000      4.312 r
  U1179/Y (NAND3X0_HVT)                                                                0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[8] (net)     1        1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_8/CO (FADDX1_HVT)                  0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[9] (net)     1        1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_9/CO (FADDX1_HVT)                  0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[10] (net)     1       1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_10/CO (FADDX1_HVT)                 0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[11] (net)     1       1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_11/CO (FADDX1_HVT)                 0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[12] (net)     1       1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_12/CO (FADDX1_HVT)                 0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[13] (net)     1       1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_13/CO (FADDX1_HVT)                 0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[14] (net)     1       1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_14/CO (FADDX1_HVT)                 0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[15] (net)     1       1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_15/CO (FADDX1_HVT)                 0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[16] (net)     1       1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_16/CO (FADDX1_HVT)                 0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_carry[17] (net)     1       1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_U1_17/S (FADDX1_HVT)                  0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N928 (net)                      1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1305/Y (AO22X1_HVT)                               0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1337 (net)                     1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__0__17_/D (DFFX1_HVT)                0.145     0.000      9.514 r
  data arrival time                                                                                         9.514

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__0__17_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.514
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__4__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n313 (net)                                                            1        0.527               0.000      0.515 r
  U437/Y (NOR2X0_HVT)                                                                      0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[1] (net)     1      1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_1/CO (FADDX1_HVT)                0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[2] (net)     3      1.847               0.000      1.323 f
  U1160/Y (NAND2X0_HVT)                                                                    0.133     0.185      1.508 r
  n949 (net)                                                            1        0.478               0.000      1.508 r
  U1162/Y (NAND3X0_HVT)                                                                    0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[3] (net)     3      1.180               0.000      1.860 f
  U1166/Y (NAND2X0_HVT)                                                                    0.195     0.292      2.153 r
  n953 (net)                                                            1        0.452               0.000      2.153 r
  U1168/Y (NAND3X0_HVT)                                                                    0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[4] (net)     1      1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[5] (net)     1      1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[6] (net)     3      1.180               0.000      3.490 f
  U1149/Y (NAND2X0_HVT)                                                                    0.133     0.178      3.668 r
  n942 (net)                                                            1        0.478               0.000      3.668 r
  U1151/Y (NAND3X0_HVT)                                                                    0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[7] (net)     3      1.180               0.000      4.020 f
  U1155/Y (NAND2X0_HVT)                                                                    0.195     0.292      4.312 r
  n946 (net)                                                            1        0.452               0.000      4.312 r
  U1157/Y (NAND3X0_HVT)                                                                    0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[8] (net)     1      1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[9] (net)     1      1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[10] (net)     1     1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[11] (net)     1     1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[12] (net)     1     1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[13] (net)     1     1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[14] (net)     1     1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[15] (net)     1     1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[16] (net)     1     1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[17] (net)     1     1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_17/S (FADDX1_HVT)                0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N705 (net)                          1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1560/Y (AO22X1_HVT)                                   0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1584 (net)                         1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__2__17_/D (DFFX1_HVT)                    0.145     0.000      9.514 r
  data arrival time                                                                                             9.514

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__2__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.514
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__0__0_/QN (DFFX1_HVT)                0.189     0.515      0.515 r
  n328 (net)                                                        1        0.527               0.000      0.515 r
  U436/Y (NOR2X0_HVT)                                                                  0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[1] (net)     1        1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_1/CO (FADDX1_HVT)                  0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[2] (net)     3        1.847               0.000      1.323 f
  U1138/Y (NAND2X0_HVT)                                                                0.133     0.185      1.508 r
  n935 (net)                                                        1        0.478               0.000      1.508 r
  U1140/Y (NAND3X0_HVT)                                                                0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[3] (net)     3        1.180               0.000      1.860 f
  U1144/Y (NAND2X0_HVT)                                                                0.195     0.292      2.153 r
  n939 (net)                                                        1        0.452               0.000      2.153 r
  U1146/Y (NAND3X0_HVT)                                                                0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[4] (net)     1        1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_4/CO (FADDX1_HVT)                  0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[5] (net)     1        1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_5/CO (FADDX1_HVT)                  0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[6] (net)     3        1.180               0.000      3.490 f
  U1127/Y (NAND2X0_HVT)                                                                0.133     0.178      3.668 r
  n928 (net)                                                        1        0.478               0.000      3.668 r
  U1129/Y (NAND3X0_HVT)                                                                0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[7] (net)     3        1.180               0.000      4.020 f
  U1133/Y (NAND2X0_HVT)                                                                0.195     0.292      4.312 r
  n932 (net)                                                        1        0.452               0.000      4.312 r
  U1135/Y (NAND3X0_HVT)                                                                0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[8] (net)     1        1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_8/CO (FADDX1_HVT)                  0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[9] (net)     1        1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_9/CO (FADDX1_HVT)                  0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[10] (net)     1       1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_10/CO (FADDX1_HVT)                 0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[11] (net)     1       1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_11/CO (FADDX1_HVT)                 0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[12] (net)     1       1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_12/CO (FADDX1_HVT)                 0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[13] (net)     1       1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_13/CO (FADDX1_HVT)                 0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[14] (net)     1       1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_14/CO (FADDX1_HVT)                 0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[15] (net)     1       1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_15/CO (FADDX1_HVT)                 0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[16] (net)     1       1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_16/CO (FADDX1_HVT)                 0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_carry[17] (net)     1       1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_U1_17/S (FADDX1_HVT)                  0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N667 (net)                      1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1598/Y (AO22X1_HVT)                               0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1622 (net)                     1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__0__17_/D (DFFX1_HVT)                0.145     0.000      9.514 r
  data arrival time                                                                                         9.514

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__0__17_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.514
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__0__0_/QN (DFFX1_HVT)                0.189     0.515      0.515 r
  n327 (net)                                                        1        0.527               0.000      0.515 r
  U447/Y (NOR2X0_HVT)                                                                  0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[1] (net)     1        1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_1/CO (FADDX1_HVT)                  0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[2] (net)     3        1.847               0.000      1.323 f
  U1094/Y (NAND2X0_HVT)                                                                0.133     0.185      1.508 r
  n907 (net)                                                        1        0.478               0.000      1.508 r
  U1096/Y (NAND3X0_HVT)                                                                0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[3] (net)     3        1.180               0.000      1.860 f
  U1100/Y (NAND2X0_HVT)                                                                0.195     0.292      2.153 r
  n911 (net)                                                        1        0.452               0.000      2.153 r
  U1102/Y (NAND3X0_HVT)                                                                0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[4] (net)     1        1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_4/CO (FADDX1_HVT)                  0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[5] (net)     1        1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_5/CO (FADDX1_HVT)                  0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[6] (net)     3        1.180               0.000      3.490 f
  U1083/Y (NAND2X0_HVT)                                                                0.133     0.178      3.668 r
  n900 (net)                                                        1        0.478               0.000      3.668 r
  U1085/Y (NAND3X0_HVT)                                                                0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[7] (net)     3        1.180               0.000      4.020 f
  U1089/Y (NAND2X0_HVT)                                                                0.195     0.292      4.312 r
  n904 (net)                                                        1        0.452               0.000      4.312 r
  U1091/Y (NAND3X0_HVT)                                                                0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[8] (net)     1        1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_8/CO (FADDX1_HVT)                  0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[9] (net)     1        1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_9/CO (FADDX1_HVT)                  0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[10] (net)     1       1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_10/CO (FADDX1_HVT)                 0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[11] (net)     1       1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_11/CO (FADDX1_HVT)                 0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[12] (net)     1       1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_12/CO (FADDX1_HVT)                 0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[13] (net)     1       1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_13/CO (FADDX1_HVT)                 0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[14] (net)     1       1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_14/CO (FADDX1_HVT)                 0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[15] (net)     1       1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_15/CO (FADDX1_HVT)                 0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[16] (net)     1       1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_16/CO (FADDX1_HVT)                 0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_carry[17] (net)     1       1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_U1_17/S (FADDX1_HVT)                  0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N406 (net)                      1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1891/Y (AO22X1_HVT)                               0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1907 (net)                     1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__0__17_/D (DFFX1_HVT)                0.145     0.000      9.514 r
  data arrival time                                                                                         9.514

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__0__17_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.514
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__4__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n310 (net)                                                            1        0.527               0.000      0.515 r
  U434/Y (NOR2X0_HVT)                                                                      0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[1] (net)     1      1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_1/CO (FADDX1_HVT)                0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[2] (net)     3      1.847               0.000      1.323 f
  U1072/Y (NAND2X0_HVT)                                                                    0.133     0.185      1.508 r
  n893 (net)                                                            1        0.478               0.000      1.508 r
  U1074/Y (NAND3X0_HVT)                                                                    0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[3] (net)     3      1.180               0.000      1.860 f
  U1078/Y (NAND2X0_HVT)                                                                    0.195     0.292      2.153 r
  n897 (net)                                                            1        0.452               0.000      2.153 r
  U1080/Y (NAND3X0_HVT)                                                                    0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[4] (net)     1      1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[5] (net)     1      1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[6] (net)     3      1.180               0.000      3.490 f
  U1061/Y (NAND2X0_HVT)                                                                    0.133     0.178      3.668 r
  n886 (net)                                                            1        0.478               0.000      3.668 r
  U1063/Y (NAND3X0_HVT)                                                                    0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[7] (net)     3      1.180               0.000      4.020 f
  U1067/Y (NAND2X0_HVT)                                                                    0.195     0.292      4.312 r
  n890 (net)                                                            1        0.452               0.000      4.312 r
  U1069/Y (NAND3X0_HVT)                                                                    0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[8] (net)     1      1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[9] (net)     1      1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[10] (net)     1     1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[11] (net)     1     1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[12] (net)     1     1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[13] (net)     1     1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[14] (net)     1     1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[15] (net)     1     1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[16] (net)     1     1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[17] (net)     1     1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_17/S (FADDX1_HVT)                0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N183 (net)                          1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U2146/Y (AO22X1_HVT)                                   0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n2154 (net)                         1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__2__17_/D (DFFX1_HVT)                    0.145     0.000      9.514 r
  data arrival time                                                                                             9.514

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__2__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.514
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                           Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.000      0.000
  clock network delay (ideal)                                                                    0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__0__0_/QN (DFFX1_HVT)                0.189     0.515      0.515 r
  n326 (net)                                                        1        0.527               0.000      0.515 r
  U433/Y (NOR2X0_HVT)                                                                  0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[1] (net)        1        1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_1/CO (FADDX1_HVT)                     0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[2] (net)        3        1.847               0.000      1.323 f
  U1050/Y (NAND2X0_HVT)                                                                0.133     0.185      1.508 r
  n879 (net)                                                        1        0.478               0.000      1.508 r
  U1052/Y (NAND3X0_HVT)                                                                0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[3] (net)        3        1.180               0.000      1.860 f
  U1056/Y (NAND2X0_HVT)                                                                0.195     0.292      2.153 r
  n883 (net)                                                        1        0.452               0.000      2.153 r
  U1058/Y (NAND3X0_HVT)                                                                0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[4] (net)        1        1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_4/CO (FADDX1_HVT)                     0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[5] (net)        1        1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_5/CO (FADDX1_HVT)                     0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[6] (net)        3        1.180               0.000      3.490 f
  U1039/Y (NAND2X0_HVT)                                                                0.133     0.178      3.668 r
  n872 (net)                                                        1        0.478               0.000      3.668 r
  U1041/Y (NAND3X0_HVT)                                                                0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[7] (net)        3        1.180               0.000      4.020 f
  U1045/Y (NAND2X0_HVT)                                                                0.195     0.292      4.312 r
  n876 (net)                                                        1        0.452               0.000      4.312 r
  U1047/Y (NAND3X0_HVT)                                                                0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[8] (net)        1        1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_8/CO (FADDX1_HVT)                     0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[9] (net)        1        1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_9/CO (FADDX1_HVT)                     0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[10] (net)       1        1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_10/CO (FADDX1_HVT)                    0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[11] (net)       1        1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_11/CO (FADDX1_HVT)                    0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[12] (net)       1        1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_12/CO (FADDX1_HVT)                    0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[13] (net)       1        1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_13/CO (FADDX1_HVT)                    0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[14] (net)       1        1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_14/CO (FADDX1_HVT)                    0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[15] (net)       1        1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_15/CO (FADDX1_HVT)                    0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[16] (net)       1        1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_16/CO (FADDX1_HVT)                    0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_carry[17] (net)       1        1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_U1_17/S (FADDX1_HVT)                     0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N145 (net)                      1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U2184/Y (AO22X1_HVT)                               0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n2192 (net)                     1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__0__17_/D (DFFX1_HVT)                0.145     0.000      9.514 r
  data arrival time                                                                                         9.514

  clock clk (rise edge)                                                                          1.400      1.400
  clock network delay (ideal)                                                                    0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__0__17_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                                            -0.403      0.997
  data required time                                                                                        0.997
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.997
  data arrival time                                                                                        -9.514
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n325 (net)                                                         1        0.527               0.000      0.515 r
  U446/Y (NOR2X0_HVT)                                                                   0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[1] (net)     1      1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_1/CO (FADDX1_HVT)                0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[2] (net)     3      1.847               0.000      1.323 f
  U1006/Y (NAND2X0_HVT)                                                                 0.133     0.185      1.508 r
  n851 (net)                                                         1        0.478               0.000      1.508 r
  U1008/Y (NAND3X0_HVT)                                                                 0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[3] (net)     3      1.180               0.000      1.860 f
  U1012/Y (NAND2X0_HVT)                                                                 0.195     0.292      2.153 r
  n855 (net)                                                         1        0.452               0.000      2.153 r
  U1014/Y (NAND3X0_HVT)                                                                 0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[4] (net)     1      1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[5] (net)     1      1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[6] (net)     3      1.180               0.000      3.490 f
  U995/Y (NAND2X0_HVT)                                                                  0.133     0.178      3.668 r
  n844 (net)                                                         1        0.478               0.000      3.668 r
  U997/Y (NAND3X0_HVT)                                                                  0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[7] (net)     3      1.180               0.000      4.020 f
  U1001/Y (NAND2X0_HVT)                                                                 0.195     0.292      4.312 r
  n848 (net)                                                         1        0.452               0.000      4.312 r
  U1003/Y (NAND3X0_HVT)                                                                 0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[8] (net)     1      1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[9] (net)     1      1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[10] (net)     1     1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[11] (net)     1     1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[12] (net)     1     1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[13] (net)     1     1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[14] (net)     1     1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[15] (net)     1     1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[16] (net)     1     1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[17] (net)     1     1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_17/S (FADDX1_HVT)                0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1825 (net)                      1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U312/Y (AO22X1_HVT)                                 0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n368 (net)                       1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__3__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.514 r
  data arrival time                                                                                          9.514

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__3__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.514
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n307 (net)                                                         1        0.527               0.000      0.515 r
  U431/Y (NOR2X0_HVT)                                                                   0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[1] (net)     1      1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_1/CO (FADDX1_HVT)                0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[2] (net)     3      1.847               0.000      1.323 f
  U984/Y (NAND2X0_HVT)                                                                  0.133     0.185      1.508 r
  n837 (net)                                                         1        0.478               0.000      1.508 r
  U986/Y (NAND3X0_HVT)                                                                  0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[3] (net)     3      1.180               0.000      1.860 f
  U991/Y (NAND2X0_HVT)                                                                  0.195     0.292      2.153 r
  n842 (net)                                                         1        0.452               0.000      2.153 r
  U992/Y (NAND3X0_HVT)                                                                  0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[4] (net)     1      1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[5] (net)     1      1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[6] (net)     3      1.180               0.000      3.490 f
  U973/Y (NAND2X0_HVT)                                                                  0.133     0.178      3.668 r
  n830 (net)                                                         1        0.478               0.000      3.668 r
  U975/Y (NAND3X0_HVT)                                                                  0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[7] (net)     3      1.180               0.000      4.020 f
  U979/Y (NAND2X0_HVT)                                                                  0.195     0.292      4.312 r
  n834 (net)                                                         1        0.452               0.000      4.312 r
  U981/Y (NAND3X0_HVT)                                                                  0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[8] (net)     1      1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[9] (net)     1      1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[10] (net)     1     1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[11] (net)     1     1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[12] (net)     1     1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[13] (net)     1     1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[14] (net)     1     1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[15] (net)     1     1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[16] (net)     1     1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[17] (net)     1     1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_17/S (FADDX1_HVT)                0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1787 (net)                      1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U350/Y (AO22X1_HVT)                                 0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n406 (net)                       1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.514 r
  data arrival time                                                                                          9.514

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.514
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__2__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n324 (net)                                                            1        0.527               0.000      0.515 r
  U430/Y (NOR2X0_HVT)                                                                      0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[1] (net)     1      1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_1/CO (FADDX1_HVT)                0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[2] (net)     3      1.847               0.000      1.323 f
  U962/Y (NAND2X0_HVT)                                                                     0.133     0.185      1.508 r
  n823 (net)                                                            1        0.478               0.000      1.508 r
  U964/Y (NAND3X0_HVT)                                                                     0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[3] (net)     3      1.180               0.000      1.860 f
  U969/Y (NAND2X0_HVT)                                                                     0.195     0.292      2.153 r
  n828 (net)                                                            1        0.452               0.000      2.153 r
  U970/Y (NAND3X0_HVT)                                                                     0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[4] (net)     1      1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[5] (net)     1      1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[6] (net)     3      1.180               0.000      3.490 f
  U951/Y (NAND2X0_HVT)                                                                     0.133     0.178      3.668 r
  n816 (net)                                                            1        0.478               0.000      3.668 r
  U953/Y (NAND3X0_HVT)                                                                     0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[7] (net)     3      1.180               0.000      4.020 f
  U957/Y (NAND2X0_HVT)                                                                     0.195     0.292      4.312 r
  n820 (net)                                                            1        0.452               0.000      4.312 r
  U959/Y (NAND3X0_HVT)                                                                     0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[8] (net)     1      1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[9] (net)     1      1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[10] (net)     1     1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[11] (net)     1     1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[12] (net)     1     1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[13] (net)     1     1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[14] (net)     1     1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[15] (net)     1     1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[16] (net)     1     1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[17] (net)     1     1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_17/S (FADDX1_HVT)                0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1545 (net)                         1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U624/Y (AO22X1_HVT)                                    0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n672 (net)                          1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__1__17_/D (DFFX1_HVT)                    0.145     0.000      9.514 r
  data arrival time                                                                                             9.514

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.514
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n323 (net)                                                         1        0.527               0.000      0.515 r
  U445/Y (NOR2X0_HVT)                                                                   0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[1] (net)     1      1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_1/CO (FADDX1_HVT)                0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[2] (net)     3      1.847               0.000      1.323 f
  U918/Y (NAND2X0_HVT)                                                                  0.133     0.185      1.508 r
  n795 (net)                                                         1        0.478               0.000      1.508 r
  U920/Y (NAND3X0_HVT)                                                                  0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[3] (net)     3      1.180               0.000      1.860 f
  U924/Y (NAND2X0_HVT)                                                                  0.195     0.292      2.153 r
  n799 (net)                                                         1        0.452               0.000      2.153 r
  U926/Y (NAND3X0_HVT)                                                                  0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[4] (net)     1      1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[5] (net)     1      1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[6] (net)     3      1.180               0.000      3.490 f
  U907/Y (NAND2X0_HVT)                                                                  0.133     0.178      3.668 r
  n788 (net)                                                         1        0.478               0.000      3.668 r
  U909/Y (NAND3X0_HVT)                                                                  0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[7] (net)     3      1.180               0.000      4.020 f
  U913/Y (NAND2X0_HVT)                                                                  0.195     0.292      4.312 r
  n792 (net)                                                         1        0.452               0.000      4.312 r
  U915/Y (NAND3X0_HVT)                                                                  0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[8] (net)     1      1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[9] (net)     1      1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[10] (net)     1     1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[11] (net)     1     1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[12] (net)     1     1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[13] (net)     1     1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[14] (net)     1     1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[15] (net)     1     1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[16] (net)     1     1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[17] (net)     1     1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_17/S (FADDX1_HVT)                0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1265 (net)                      1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U936/Y (AO22X1_HVT)                                 0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n976 (net)                       1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__2__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.514 r
  data arrival time                                                                                          9.514

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__2__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.514
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__2__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n305 (net)                                                            1        0.527               0.000      0.515 r
  U428/Y (NOR2X0_HVT)                                                                      0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[1] (net)     1      1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_1/CO (FADDX1_HVT)                0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[2] (net)     3      1.847               0.000      1.323 f
  U896/Y (NAND2X0_HVT)                                                                     0.133     0.185      1.508 r
  n781 (net)                                                            1        0.478               0.000      1.508 r
  U898/Y (NAND3X0_HVT)                                                                     0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[3] (net)     3      1.180               0.000      1.860 f
  U903/Y (NAND2X0_HVT)                                                                     0.195     0.292      2.153 r
  n786 (net)                                                            1        0.452               0.000      2.153 r
  U904/Y (NAND3X0_HVT)                                                                     0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[4] (net)     1      1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[5] (net)     1      1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[6] (net)     3      1.180               0.000      3.490 f
  U885/Y (NAND2X0_HVT)                                                                     0.133     0.178      3.668 r
  n774 (net)                                                            1        0.478               0.000      3.668 r
  U887/Y (NAND3X0_HVT)                                                                     0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[7] (net)     3      1.180               0.000      4.020 f
  U891/Y (NAND2X0_HVT)                                                                     0.195     0.292      4.312 r
  n778 (net)                                                            1        0.452               0.000      4.312 r
  U893/Y (NAND3X0_HVT)                                                                     0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[8] (net)     1      1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[9] (net)     1      1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[10] (net)     1     1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[11] (net)     1     1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[12] (net)     1     1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[13] (net)     1     1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[14] (net)     1     1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[15] (net)     1     1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[16] (net)     1     1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[17] (net)     1     1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_17/S (FADDX1_HVT)                0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1023 (net)                         1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1210/Y (AO22X1_HVT)                                   0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1242 (net)                         1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__1__17_/D (DFFX1_HVT)                    0.145     0.000      9.514 r
  data arrival time                                                                                             9.514

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.514
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n322 (net)                                                         1        0.527               0.000      0.515 r
  U427/Y (NOR2X0_HVT)                                                                   0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[1] (net)     1      1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_1/CO (FADDX1_HVT)                0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[2] (net)     3      1.847               0.000      1.323 f
  U874/Y (NAND2X0_HVT)                                                                  0.133     0.185      1.508 r
  n767 (net)                                                         1        0.478               0.000      1.508 r
  U876/Y (NAND3X0_HVT)                                                                  0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[3] (net)     3      1.180               0.000      1.860 f
  U881/Y (NAND2X0_HVT)                                                                  0.195     0.292      2.153 r
  n772 (net)                                                         1        0.452               0.000      2.153 r
  U882/Y (NAND3X0_HVT)                                                                  0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[4] (net)     1      1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[5] (net)     1      1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[6] (net)     3      1.180               0.000      3.490 f
  U863/Y (NAND2X0_HVT)                                                                  0.133     0.178      3.668 r
  n760 (net)                                                         1        0.478               0.000      3.668 r
  U865/Y (NAND3X0_HVT)                                                                  0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[7] (net)     3      1.180               0.000      4.020 f
  U869/Y (NAND2X0_HVT)                                                                  0.195     0.292      4.312 r
  n764 (net)                                                         1        0.452               0.000      4.312 r
  U871/Y (NAND3X0_HVT)                                                                  0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[8] (net)     1      1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[9] (net)     1      1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[10] (net)     1     1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[11] (net)     1     1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[12] (net)     1     1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[13] (net)     1     1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[14] (net)     1     1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[15] (net)     1     1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[16] (net)     1     1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[17] (net)     1     1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_17/S (FADDX1_HVT)                0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N781 (net)                       1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1484/Y (AO22X1_HVT)                                0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1508 (net)                      1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__3__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.514 r
  data arrival time                                                                                          9.514

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__3__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.514
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__2__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n321 (net)                                                            1        0.527               0.000      0.515 r
  U444/Y (NOR2X0_HVT)                                                                      0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[1] (net)     1      1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_1/CO (FADDX1_HVT)                0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[2] (net)     3      1.847               0.000      1.323 f
  U830/Y (NAND2X0_HVT)                                                                     0.133     0.185      1.508 r
  n739 (net)                                                            1        0.478               0.000      1.508 r
  U832/Y (NAND3X0_HVT)                                                                     0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[3] (net)     3      1.180               0.000      1.860 f
  U836/Y (NAND2X0_HVT)                                                                     0.195     0.292      2.153 r
  n743 (net)                                                            1        0.452               0.000      2.153 r
  U838/Y (NAND3X0_HVT)                                                                     0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[4] (net)     1      1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[5] (net)     1      1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[6] (net)     3      1.180               0.000      3.490 f
  U819/Y (NAND2X0_HVT)                                                                     0.133     0.178      3.668 r
  n732 (net)                                                            1        0.478               0.000      3.668 r
  U821/Y (NAND3X0_HVT)                                                                     0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[7] (net)     3      1.180               0.000      4.020 f
  U825/Y (NAND2X0_HVT)                                                                     0.195     0.292      4.312 r
  n736 (net)                                                            1        0.452               0.000      4.312 r
  U827/Y (NAND3X0_HVT)                                                                     0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[8] (net)     1      1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[9] (net)     1      1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[10] (net)     1     1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[11] (net)     1     1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[12] (net)     1     1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[13] (net)     1     1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[14] (net)     1     1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[15] (net)     1     1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[16] (net)     1     1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[17] (net)     1     1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_17/S (FADDX1_HVT)                0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N501 (net)                          1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1796/Y (AO22X1_HVT)                                   0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1812 (net)                         1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__1__17_/D (DFFX1_HVT)                    0.145     0.000      9.514 r
  data arrival time                                                                                             9.514

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.514
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n302 (net)                                                         1        0.527               0.000      0.515 r
  U425/Y (NOR2X0_HVT)                                                                   0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[1] (net)     1      1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_1/CO (FADDX1_HVT)                0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[2] (net)     3      1.847               0.000      1.323 f
  U808/Y (NAND2X0_HVT)                                                                  0.133     0.185      1.508 r
  n725 (net)                                                         1        0.478               0.000      1.508 r
  U810/Y (NAND3X0_HVT)                                                                  0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[3] (net)     3      1.180               0.000      1.860 f
  U815/Y (NAND2X0_HVT)                                                                  0.195     0.292      2.153 r
  n730 (net)                                                         1        0.452               0.000      2.153 r
  U816/Y (NAND3X0_HVT)                                                                  0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[4] (net)     1      1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[5] (net)     1      1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[6] (net)     3      1.180               0.000      3.490 f
  U797/Y (NAND2X0_HVT)                                                                  0.133     0.178      3.668 r
  n718 (net)                                                         1        0.478               0.000      3.668 r
  U799/Y (NAND3X0_HVT)                                                                  0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[7] (net)     3      1.180               0.000      4.020 f
  U803/Y (NAND2X0_HVT)                                                                  0.195     0.292      4.312 r
  n722 (net)                                                         1        0.452               0.000      4.312 r
  U805/Y (NAND3X0_HVT)                                                                  0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[8] (net)     1      1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[9] (net)     1      1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[10] (net)     1     1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[11] (net)     1     1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[12] (net)     1     1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[13] (net)     1     1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[14] (net)     1     1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[15] (net)     1     1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[16] (net)     1     1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[17] (net)     1     1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_17/S (FADDX1_HVT)                0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N259 (net)                       1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U2070/Y (AO22X1_HVT)                                0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n2078 (net)                      1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__3__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.514 r
  data arrival time                                                                                          9.514

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__3__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.514
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n320 (net)                                                         1        0.527               0.000      0.515 r
  U424/Y (NOR2X0_HVT)                                                                   0.100     0.414      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[1] (net)     1      1.382               0.000      0.929 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_1/CO (FADDX1_HVT)                0.168     0.395      1.323 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[2] (net)     3      1.847               0.000      1.323 f
  U786/Y (NAND2X0_HVT)                                                                  0.133     0.185      1.508 r
  n711 (net)                                                         1        0.478               0.000      1.508 r
  U788/Y (NAND3X0_HVT)                                                                  0.337     0.352      1.860 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[3] (net)     3      1.180               0.000      1.860 f
  U793/Y (NAND2X0_HVT)                                                                  0.195     0.292      2.153 r
  n716 (net)                                                         1        0.452               0.000      2.153 r
  U794/Y (NAND3X0_HVT)                                                                  0.368     0.430      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[4] (net)     1      1.382               0.000      2.583 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[5] (net)     1      1.382               0.000      3.090 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[6] (net)     3      1.180               0.000      3.490 f
  U775/Y (NAND2X0_HVT)                                                                  0.133     0.178      3.668 r
  n704 (net)                                                         1        0.478               0.000      3.668 r
  U777/Y (NAND3X0_HVT)                                                                  0.337     0.352      4.020 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[7] (net)     3      1.180               0.000      4.020 f
  U781/Y (NAND2X0_HVT)                                                                  0.195     0.292      4.312 r
  n708 (net)                                                         1        0.452               0.000      4.312 r
  U783/Y (NAND3X0_HVT)                                                                  0.368     0.430      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[8] (net)     1      1.382               0.000      4.742 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[9] (net)     1      1.382               0.000      5.250 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[10] (net)     1     1.382               0.000      5.657 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[11] (net)     1     1.382               0.000      6.060 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[12] (net)     1     1.382               0.000      6.464 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[13] (net)     1     1.382               0.000      6.867 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[14] (net)     1     1.382               0.000      7.271 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[15] (net)     1     1.382               0.000      7.674 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[16] (net)     1     1.382               0.000      8.078 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[17] (net)     1     1.382               0.000      8.482 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_17/S (FADDX1_HVT)                0.166     0.691      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N221 (net)                       1        0.485               0.000      9.172 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U2108/Y (AO22X1_HVT)                                0.145     0.342      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n2116 (net)                      1        0.503               0.000      9.514 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.514 r
  data arrival time                                                                                          9.514

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__2__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.514
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.517


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n362 (net)                                                            1        0.527               0.000      0.515 r
  U484/Y (NOR2X0_HVT)                                                                      0.139     0.442      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[1] (net)     2      2.764               0.000      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[2] (net)     2      0.824               0.000      1.333 f
  U1712/Y (NAND2X0_HVT)                                                                    0.130     0.170      1.504 r
  n1324 (net)                                                           1        0.478               0.000      1.504 r
  U1714/Y (NAND3X0_HVT)                                                                    0.337     0.350      1.854 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[3] (net)     3      1.180               0.000      1.854 f
  U1719/Y (NAND2X0_HVT)                                                                    0.195     0.292      2.146 r
  n1329 (net)                                                           1        0.452               0.000      2.146 r
  U1720/Y (NAND3X0_HVT)                                                                    0.368     0.430      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[4] (net)     1      1.382               0.000      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[5] (net)     1      1.382               0.000      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[6] (net)     1      1.382               0.000      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[7] (net)     1      1.382               0.000      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[8] (net)     1      1.382               0.000      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[9] (net)     1      1.382               0.000      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[10] (net)     3     1.180               0.000      5.098 f
  U1702/Y (NAND2X0_HVT)                                                                    0.131     0.176      5.274 r
  n1318 (net)                                                           1        0.452               0.000      5.274 r
  U1703/Y (NAND3X0_HVT)                                                                    0.337     0.369      5.644 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[11] (net)     3     1.180               0.000      5.644 f
  U1707/Y (NAND2X0_HVT)                                                                    0.196     0.294      5.938 r
  n1321 (net)                                                           1        0.478               0.000      5.938 r
  U1709/Y (NAND3X0_HVT)                                                                    0.370     0.411      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[12] (net)     1     1.382               0.000      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[13] (net)     1     1.382               0.000      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[14] (net)     1     1.382               0.000      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[15] (net)     1     1.382               0.000      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[16] (net)     1     1.382               0.000      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[17] (net)     1     1.382               0.000      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N2029 (net)                         1        0.485               0.000      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U76/Y (AO22X1_HVT)                                     0.145     0.342      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n140 (net)                          1        0.503               0.000      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                                             9.507

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.507
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.510


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n335 (net)                                                            1        0.527               0.000      0.515 r
  U470/Y (NOR2X0_HVT)                                                                      0.139     0.442      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[1] (net)     2      2.764               0.000      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[2] (net)     2      0.824               0.000      1.333 f
  U1670/Y (NAND2X0_HVT)                                                                    0.130     0.170      1.504 r
  n1296 (net)                                                           1        0.478               0.000      1.504 r
  U1672/Y (NAND3X0_HVT)                                                                    0.337     0.350      1.854 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[3] (net)     3      1.180               0.000      1.854 f
  U1677/Y (NAND2X0_HVT)                                                                    0.195     0.292      2.146 r
  n1301 (net)                                                           1        0.452               0.000      2.146 r
  U1678/Y (NAND3X0_HVT)                                                                    0.368     0.430      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[4] (net)     1      1.382               0.000      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[5] (net)     1      1.382               0.000      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[6] (net)     1      1.382               0.000      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[7] (net)     1      1.382               0.000      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[8] (net)     1      1.382               0.000      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[9] (net)     1      1.382               0.000      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[10] (net)     3     1.180               0.000      5.098 f
  U1660/Y (NAND2X0_HVT)                                                                    0.131     0.176      5.274 r
  n1290 (net)                                                           1        0.452               0.000      5.274 r
  U1661/Y (NAND3X0_HVT)                                                                    0.337     0.369      5.644 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[11] (net)     3     1.180               0.000      5.644 f
  U1665/Y (NAND2X0_HVT)                                                                    0.196     0.294      5.938 r
  n1293 (net)                                                           1        0.478               0.000      5.938 r
  U1667/Y (NAND3X0_HVT)                                                                    0.370     0.411      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[12] (net)     1     1.382               0.000      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[13] (net)     1     1.382               0.000      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[14] (net)     1     1.382               0.000      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[15] (net)     1     1.382               0.000      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[16] (net)     1     1.382               0.000      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[17] (net)     1     1.382               0.000      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1768 (net)                         1        0.485               0.000      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U369/Y (AO22X1_HVT)                                    0.145     0.342      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n425 (net)                          1        0.503               0.000      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                                             9.507

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.507
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.510


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n361 (net)                                                            1        0.527               0.000      0.515 r
  U496/Y (NOR2X0_HVT)                                                                      0.139     0.442      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[1] (net)     2      2.764               0.000      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[2] (net)     2      0.824               0.000      1.333 f
  U1629/Y (NAND2X0_HVT)                                                                    0.130     0.170      1.504 r
  n1268 (net)                                                           1        0.478               0.000      1.504 r
  U1631/Y (NAND3X0_HVT)                                                                    0.337     0.350      1.854 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[3] (net)     3      1.180               0.000      1.854 f
  U1636/Y (NAND2X0_HVT)                                                                    0.195     0.292      2.146 r
  n1273 (net)                                                           1        0.452               0.000      2.146 r
  U1637/Y (NAND3X0_HVT)                                                                    0.368     0.430      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[4] (net)     1      1.382               0.000      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[5] (net)     1      1.382               0.000      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[6] (net)     1      1.382               0.000      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[7] (net)     1      1.382               0.000      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[8] (net)     1      1.382               0.000      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[9] (net)     1      1.382               0.000      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[10] (net)     3     1.180               0.000      5.098 f
  U1619/Y (NAND2X0_HVT)                                                                    0.131     0.176      5.274 r
  n1262 (net)                                                           1        0.452               0.000      5.274 r
  U1620/Y (NAND3X0_HVT)                                                                    0.337     0.369      5.644 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[11] (net)     3     1.180               0.000      5.644 f
  U1624/Y (NAND2X0_HVT)                                                                    0.196     0.294      5.938 r
  n1265 (net)                                                           1        0.478               0.000      5.938 r
  U1626/Y (NAND3X0_HVT)                                                                    0.370     0.411      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[12] (net)     1     1.382               0.000      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[13] (net)     1     1.382               0.000      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[14] (net)     1     1.382               0.000      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[15] (net)     1     1.382               0.000      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[16] (net)     1     1.382               0.000      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[17] (net)     1     1.382               0.000      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1507 (net)                         1        0.485               0.000      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U662/Y (AO22X1_HVT)                                    0.145     0.342      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n710 (net)                          1        0.503               0.000      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                                             9.507

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.507
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.510


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n360 (net)                                                            1        0.527               0.000      0.515 r
  U495/Y (NOR2X0_HVT)                                                                      0.139     0.442      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[1] (net)     2      2.764               0.000      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[2] (net)     2      0.824               0.000      1.333 f
  U1589/Y (NAND2X0_HVT)                                                                    0.130     0.170      1.504 r
  n1241 (net)                                                           1        0.478               0.000      1.504 r
  U1591/Y (NAND3X0_HVT)                                                                    0.337     0.350      1.854 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[3] (net)     3      1.180               0.000      1.854 f
  U1596/Y (NAND2X0_HVT)                                                                    0.195     0.292      2.146 r
  n1246 (net)                                                           1        0.452               0.000      2.146 r
  U1597/Y (NAND3X0_HVT)                                                                    0.368     0.430      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[4] (net)     1      1.382               0.000      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[5] (net)     1      1.382               0.000      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[6] (net)     1      1.382               0.000      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[7] (net)     1      1.382               0.000      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[8] (net)     1      1.382               0.000      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[9] (net)     1      1.382               0.000      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[10] (net)     3     1.180               0.000      5.098 f
  U1579/Y (NAND2X0_HVT)                                                                    0.131     0.176      5.274 r
  n1235 (net)                                                           1        0.452               0.000      5.274 r
  U1580/Y (NAND3X0_HVT)                                                                    0.337     0.369      5.644 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[11] (net)     3     1.180               0.000      5.644 f
  U1584/Y (NAND2X0_HVT)                                                                    0.196     0.294      5.938 r
  n1238 (net)                                                           1        0.478               0.000      5.938 r
  U1586/Y (NAND3X0_HVT)                                                                    0.370     0.411      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[12] (net)     1     1.382               0.000      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[13] (net)     1     1.382               0.000      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[14] (net)     1     1.382               0.000      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[15] (net)     1     1.382               0.000      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[16] (net)     1     1.382               0.000      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[17] (net)     1     1.382               0.000      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1246 (net)                         1        0.485               0.000      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U955/Y (AO22X1_HVT)                                    0.145     0.342      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n995 (net)                          1        0.503               0.000      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                                             9.507

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_4__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.507
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.510


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n359 (net)                                                            1        0.527               0.000      0.515 r
  U494/Y (NOR2X0_HVT)                                                                      0.139     0.442      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[1] (net)     2      2.764               0.000      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[2] (net)     2      0.824               0.000      1.333 f
  U1548/Y (NAND2X0_HVT)                                                                    0.130     0.170      1.504 r
  n1213 (net)                                                           1        0.478               0.000      1.504 r
  U1550/Y (NAND3X0_HVT)                                                                    0.337     0.350      1.854 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[3] (net)     3      1.180               0.000      1.854 f
  U1555/Y (NAND2X0_HVT)                                                                    0.195     0.292      2.146 r
  n1218 (net)                                                           1        0.452               0.000      2.146 r
  U1556/Y (NAND3X0_HVT)                                                                    0.368     0.430      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[4] (net)     1      1.382               0.000      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[5] (net)     1      1.382               0.000      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[6] (net)     1      1.382               0.000      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[7] (net)     1      1.382               0.000      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[8] (net)     1      1.382               0.000      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[9] (net)     1      1.382               0.000      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[10] (net)     3     1.180               0.000      5.098 f
  U1538/Y (NAND2X0_HVT)                                                                    0.131     0.176      5.274 r
  n1207 (net)                                                           1        0.452               0.000      5.274 r
  U1539/Y (NAND3X0_HVT)                                                                    0.337     0.369      5.644 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[11] (net)     3     1.180               0.000      5.644 f
  U1543/Y (NAND2X0_HVT)                                                                    0.196     0.294      5.938 r
  n1210 (net)                                                           1        0.478               0.000      5.938 r
  U1545/Y (NAND3X0_HVT)                                                                    0.370     0.411      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[12] (net)     1     1.382               0.000      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[13] (net)     1     1.382               0.000      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[14] (net)     1     1.382               0.000      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[15] (net)     1     1.382               0.000      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[16] (net)     1     1.382               0.000      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[17] (net)     1     1.382               0.000      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N985 (net)                          1        0.485               0.000      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1248/Y (AO22X1_HVT)                                   0.145     0.342      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1280 (net)                         1        0.503               0.000      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                                             9.507

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.507
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.510


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n358 (net)                                                            1        0.527               0.000      0.515 r
  U493/Y (NOR2X0_HVT)                                                                      0.139     0.442      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[1] (net)     2      2.764               0.000      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[2] (net)     2      0.824               0.000      1.333 f
  U1508/Y (NAND2X0_HVT)                                                                    0.130     0.170      1.504 r
  n1186 (net)                                                           1        0.478               0.000      1.504 r
  U1510/Y (NAND3X0_HVT)                                                                    0.337     0.350      1.854 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[3] (net)     3      1.180               0.000      1.854 f
  U1515/Y (NAND2X0_HVT)                                                                    0.195     0.292      2.146 r
  n1191 (net)                                                           1        0.452               0.000      2.146 r
  U1516/Y (NAND3X0_HVT)                                                                    0.368     0.430      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[4] (net)     1      1.382               0.000      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[5] (net)     1      1.382               0.000      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[6] (net)     1      1.382               0.000      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[7] (net)     1      1.382               0.000      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[8] (net)     1      1.382               0.000      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[9] (net)     1      1.382               0.000      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[10] (net)     3     1.180               0.000      5.098 f
  U1498/Y (NAND2X0_HVT)                                                                    0.131     0.176      5.274 r
  n1180 (net)                                                           1        0.452               0.000      5.274 r
  U1499/Y (NAND3X0_HVT)                                                                    0.337     0.369      5.644 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[11] (net)     3     1.180               0.000      5.644 f
  U1503/Y (NAND2X0_HVT)                                                                    0.196     0.294      5.938 r
  n1183 (net)                                                           1        0.478               0.000      5.938 r
  U1505/Y (NAND3X0_HVT)                                                                    0.370     0.411      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[12] (net)     1     1.382               0.000      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[13] (net)     1     1.382               0.000      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[14] (net)     1     1.382               0.000      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[15] (net)     1     1.382               0.000      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[16] (net)     1     1.382               0.000      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[17] (net)     1     1.382               0.000      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N724 (net)                          1        0.485               0.000      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1541/Y (AO22X1_HVT)                                   0.145     0.342      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1565 (net)                         1        0.503               0.000      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                                             9.507

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.507
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.510


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n357 (net)                                                            1        0.527               0.000      0.515 r
  U492/Y (NOR2X0_HVT)                                                                      0.139     0.442      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[1] (net)     2      2.764               0.000      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[2] (net)     2      0.824               0.000      1.333 f
  U1467/Y (NAND2X0_HVT)                                                                    0.130     0.170      1.504 r
  n1158 (net)                                                           1        0.478               0.000      1.504 r
  U1469/Y (NAND3X0_HVT)                                                                    0.337     0.350      1.854 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[3] (net)     3      1.180               0.000      1.854 f
  U1474/Y (NAND2X0_HVT)                                                                    0.195     0.292      2.146 r
  n1163 (net)                                                           1        0.452               0.000      2.146 r
  U1475/Y (NAND3X0_HVT)                                                                    0.368     0.430      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[4] (net)     1      1.382               0.000      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[5] (net)     1      1.382               0.000      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[6] (net)     1      1.382               0.000      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[7] (net)     1      1.382               0.000      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[8] (net)     1      1.382               0.000      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[9] (net)     1      1.382               0.000      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[10] (net)     3     1.180               0.000      5.098 f
  U1457/Y (NAND2X0_HVT)                                                                    0.131     0.176      5.274 r
  n1152 (net)                                                           1        0.452               0.000      5.274 r
  U1458/Y (NAND3X0_HVT)                                                                    0.337     0.369      5.644 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[11] (net)     3     1.180               0.000      5.644 f
  U1462/Y (NAND2X0_HVT)                                                                    0.196     0.294      5.938 r
  n1155 (net)                                                           1        0.478               0.000      5.938 r
  U1464/Y (NAND3X0_HVT)                                                                    0.370     0.411      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[12] (net)     1     1.382               0.000      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[13] (net)     1     1.382               0.000      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[14] (net)     1     1.382               0.000      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[15] (net)     1     1.382               0.000      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[16] (net)     1     1.382               0.000      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[17] (net)     1     1.382               0.000      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N463 (net)                          1        0.485               0.000      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1834/Y (AO22X1_HVT)                                   0.145     0.342      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1850 (net)                         1        0.503               0.000      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                                             9.507

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.507
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.510


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n356 (net)                                                            1        0.527               0.000      0.515 r
  U491/Y (NOR2X0_HVT)                                                                      0.139     0.442      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[1] (net)     2      2.764               0.000      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[2] (net)     2      0.824               0.000      1.333 f
  U1427/Y (NAND2X0_HVT)                                                                    0.130     0.170      1.504 r
  n1131 (net)                                                           1        0.478               0.000      1.504 r
  U1429/Y (NAND3X0_HVT)                                                                    0.337     0.350      1.854 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[3] (net)     3      1.180               0.000      1.854 f
  U1434/Y (NAND2X0_HVT)                                                                    0.195     0.292      2.146 r
  n1136 (net)                                                           1        0.452               0.000      2.146 r
  U1435/Y (NAND3X0_HVT)                                                                    0.368     0.430      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[4] (net)     1      1.382               0.000      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[5] (net)     1      1.382               0.000      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[6] (net)     1      1.382               0.000      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[7] (net)     1      1.382               0.000      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[8] (net)     1      1.382               0.000      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[9] (net)     1      1.382               0.000      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[10] (net)     3     1.180               0.000      5.098 f
  U1417/Y (NAND2X0_HVT)                                                                    0.131     0.176      5.274 r
  n1125 (net)                                                           1        0.452               0.000      5.274 r
  U1418/Y (NAND3X0_HVT)                                                                    0.337     0.369      5.644 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[11] (net)     3     1.180               0.000      5.644 f
  U1422/Y (NAND2X0_HVT)                                                                    0.196     0.294      5.938 r
  n1128 (net)                                                           1        0.478               0.000      5.938 r
  U1424/Y (NAND3X0_HVT)                                                                    0.370     0.411      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[12] (net)     1     1.382               0.000      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[13] (net)     1     1.382               0.000      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[14] (net)     1     1.382               0.000      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[15] (net)     1     1.382               0.000      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[16] (net)     1     1.382               0.000      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[17] (net)     1     1.382               0.000      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N202 (net)                          1        0.485               0.000      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U2127/Y (AO22X1_HVT)                                   0.145     0.342      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n2135 (net)                         1        0.503               0.000      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                                             9.507

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_0__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.507
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.510


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n355 (net)                                                         1        0.527               0.000      0.515 r
  U490/Y (NOR2X0_HVT)                                                                   0.139     0.442      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[1] (net)     2      2.764               0.000      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[2] (net)     2      0.824               0.000      1.333 f
  U1961/Y (NAND2X0_HVT)                                                                 0.130     0.170      1.504 r
  n1489 (net)                                                        1        0.478               0.000      1.504 r
  U1963/Y (NAND3X0_HVT)                                                                 0.337     0.350      1.854 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[3] (net)     3      1.180               0.000      1.854 f
  U1968/Y (NAND2X0_HVT)                                                                 0.195     0.292      2.146 r
  n1494 (net)                                                        1        0.452               0.000      2.146 r
  U1969/Y (NAND3X0_HVT)                                                                 0.368     0.430      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[4] (net)     1      1.382               0.000      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[5] (net)     1      1.382               0.000      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[6] (net)     1      1.382               0.000      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[7] (net)     1      1.382               0.000      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[8] (net)     1      1.382               0.000      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[9] (net)     1      1.382               0.000      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[10] (net)     3     1.180               0.000      5.098 f
  U1951/Y (NAND2X0_HVT)                                                                 0.131     0.176      5.274 r
  n1483 (net)                                                        1        0.452               0.000      5.274 r
  U1952/Y (NAND3X0_HVT)                                                                 0.337     0.369      5.644 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[11] (net)     3     1.180               0.000      5.644 f
  U1956/Y (NAND2X0_HVT)                                                                 0.196     0.294      5.938 r
  n1486 (net)                                                        1        0.478               0.000      5.938 r
  U1958/Y (NAND3X0_HVT)                                                                 0.370     0.411      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[12] (net)     1     1.382               0.000      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[13] (net)     1     1.382               0.000      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[14] (net)     1     1.382               0.000      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[15] (net)     1     1.382               0.000      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[16] (net)     1     1.382               0.000      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[17] (net)     1     1.382               0.000      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N2086 (net)                      1        0.485               0.000      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U19/Y (AO22X1_HVT)                                  0.145     0.342      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n83 (net)                        1        0.503               0.000      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__3__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.507 r
  data arrival time                                                                                          9.507

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__3__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.507
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.510


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__1__2__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n354 (net)                                                            1        0.527               0.000      0.515 r
  U489/Y (NOR2X0_HVT)                                                                      0.139     0.442      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[1] (net)     2      2.764               0.000      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[2] (net)     2      0.824               0.000      1.333 f
  U1920/Y (NAND2X0_HVT)                                                                    0.130     0.170      1.504 r
  n1462 (net)                                                           1        0.478               0.000      1.504 r
  U1922/Y (NAND3X0_HVT)                                                                    0.337     0.350      1.854 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[3] (net)     3      1.180               0.000      1.854 f
  U1927/Y (NAND2X0_HVT)                                                                    0.195     0.292      2.146 r
  n1467 (net)                                                           1        0.452               0.000      2.146 r
  U1928/Y (NAND3X0_HVT)                                                                    0.368     0.430      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[4] (net)     1      1.382               0.000      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[5] (net)     1      1.382               0.000      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[6] (net)     1      1.382               0.000      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[7] (net)     1      1.382               0.000      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[8] (net)     1      1.382               0.000      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[9] (net)     1      1.382               0.000      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[10] (net)     3     1.180               0.000      5.098 f
  U1910/Y (NAND2X0_HVT)                                                                    0.131     0.176      5.274 r
  n1456 (net)                                                           1        0.452               0.000      5.274 r
  U1911/Y (NAND3X0_HVT)                                                                    0.337     0.369      5.644 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[11] (net)     3     1.180               0.000      5.644 f
  U1915/Y (NAND2X0_HVT)                                                                    0.196     0.294      5.938 r
  n1459 (net)                                                           1        0.478               0.000      5.938 r
  U1917/Y (NAND3X0_HVT)                                                                    0.370     0.411      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[12] (net)     1     1.382               0.000      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[13] (net)     1     1.382               0.000      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[14] (net)     1     1.382               0.000      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[15] (net)     1     1.382               0.000      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[16] (net)     1     1.382               0.000      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[17] (net)     1     1.382               0.000      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1806 (net)                         1        0.485               0.000      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U331/Y (AO22X1_HVT)                                    0.145     0.342      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n387 (net)                          1        0.503               0.000      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__1__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                                             9.507

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_6__2__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.507
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.510


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__1__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n353 (net)                                                         1        0.527               0.000      0.515 r
  U488/Y (NOR2X0_HVT)                                                                   0.139     0.442      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[1] (net)     2      2.764               0.000      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[2] (net)     2      0.824               0.000      1.333 f
  U1878/Y (NAND2X0_HVT)                                                                 0.130     0.170      1.504 r
  n1434 (net)                                                        1        0.478               0.000      1.504 r
  U1880/Y (NAND3X0_HVT)                                                                 0.337     0.350      1.854 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[3] (net)     3      1.180               0.000      1.854 f
  U1885/Y (NAND2X0_HVT)                                                                 0.195     0.292      2.146 r
  n1439 (net)                                                        1        0.452               0.000      2.146 r
  U1886/Y (NAND3X0_HVT)                                                                 0.368     0.430      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[4] (net)     1      1.382               0.000      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[5] (net)     1      1.382               0.000      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[6] (net)     1      1.382               0.000      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[7] (net)     1      1.382               0.000      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[8] (net)     1      1.382               0.000      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[9] (net)     1      1.382               0.000      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[10] (net)     3     1.180               0.000      5.098 f
  U1868/Y (NAND2X0_HVT)                                                                 0.131     0.176      5.274 r
  n1428 (net)                                                        1        0.452               0.000      5.274 r
  U1869/Y (NAND3X0_HVT)                                                                 0.337     0.369      5.644 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[11] (net)     3     1.180               0.000      5.644 f
  U1873/Y (NAND2X0_HVT)                                                                 0.196     0.294      5.938 r
  n1431 (net)                                                        1        0.478               0.000      5.938 r
  U1875/Y (NAND3X0_HVT)                                                                 0.370     0.411      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[12] (net)     1     1.382               0.000      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[13] (net)     1     1.382               0.000      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[14] (net)     1     1.382               0.000      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[15] (net)     1     1.382               0.000      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[16] (net)     1     1.382               0.000      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[17] (net)     1     1.382               0.000      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1526 (net)                      1        0.485               0.000      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U643/Y (AO22X1_HVT)                                 0.145     0.342      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n691 (net)                       1        0.503               0.000      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.507 r
  data arrival time                                                                                          9.507

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_5__2__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.507
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.510


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__2__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n352 (net)                                                         1        0.527               0.000      0.515 r
  U487/Y (NOR2X0_HVT)                                                                   0.139     0.442      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[1] (net)     2      2.764               0.000      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[2] (net)     2      0.824               0.000      1.333 f
  U1837/Y (NAND2X0_HVT)                                                                 0.130     0.170      1.504 r
  n1407 (net)                                                        1        0.478               0.000      1.504 r
  U1839/Y (NAND3X0_HVT)                                                                 0.337     0.350      1.854 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[3] (net)     3      1.180               0.000      1.854 f
  U1844/Y (NAND2X0_HVT)                                                                 0.195     0.292      2.146 r
  n1412 (net)                                                        1        0.452               0.000      2.146 r
  U1845/Y (NAND3X0_HVT)                                                                 0.368     0.430      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[4] (net)     1      1.382               0.000      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[5] (net)     1      1.382               0.000      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[6] (net)     1      1.382               0.000      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[7] (net)     1      1.382               0.000      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[8] (net)     1      1.382               0.000      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[9] (net)     1      1.382               0.000      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[10] (net)     3     1.180               0.000      5.098 f
  U1827/Y (NAND2X0_HVT)                                                                 0.131     0.176      5.274 r
  n1401 (net)                                                        1        0.452               0.000      5.274 r
  U1828/Y (NAND3X0_HVT)                                                                 0.337     0.369      5.644 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[11] (net)     3     1.180               0.000      5.644 f
  U1832/Y (NAND2X0_HVT)                                                                 0.196     0.294      5.938 r
  n1404 (net)                                                        1        0.478               0.000      5.938 r
  U1834/Y (NAND3X0_HVT)                                                                 0.370     0.411      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[12] (net)     1     1.382               0.000      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[13] (net)     1     1.382               0.000      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[14] (net)     1     1.382               0.000      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[15] (net)     1     1.382               0.000      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[16] (net)     1     1.382               0.000      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[17] (net)     1     1.382               0.000      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N1042 (net)                      1        0.485               0.000      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1191/Y (AO22X1_HVT)                                0.145     0.342      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1223 (net)                      1        0.503               0.000      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__3__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.507 r
  data arrival time                                                                                          9.507

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_3__3__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.507
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.510


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__1__2__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n351 (net)                                                            1        0.527               0.000      0.515 r
  U486/Y (NOR2X0_HVT)                                                                      0.139     0.442      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[1] (net)     2      2.764               0.000      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[2] (net)     2      0.824               0.000      1.333 f
  U1795/Y (NAND2X0_HVT)                                                                    0.130     0.170      1.504 r
  n1379 (net)                                                           1        0.478               0.000      1.504 r
  U1797/Y (NAND3X0_HVT)                                                                    0.337     0.350      1.854 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[3] (net)     3      1.180               0.000      1.854 f
  U1802/Y (NAND2X0_HVT)                                                                    0.195     0.292      2.146 r
  n1384 (net)                                                           1        0.452               0.000      2.146 r
  U1803/Y (NAND3X0_HVT)                                                                    0.368     0.430      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[4] (net)     1      1.382               0.000      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[5] (net)     1      1.382               0.000      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[6] (net)     1      1.382               0.000      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[7] (net)     1      1.382               0.000      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[8] (net)     1      1.382               0.000      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[9] (net)     1      1.382               0.000      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[10] (net)     3     1.180               0.000      5.098 f
  U1785/Y (NAND2X0_HVT)                                                                    0.131     0.176      5.274 r
  n1373 (net)                                                           1        0.452               0.000      5.274 r
  U1786/Y (NAND3X0_HVT)                                                                    0.337     0.369      5.644 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[11] (net)     3     1.180               0.000      5.644 f
  U1790/Y (NAND2X0_HVT)                                                                    0.196     0.294      5.938 r
  n1376 (net)                                                           1        0.478               0.000      5.938 r
  U1792/Y (NAND3X0_HVT)                                                                    0.370     0.411      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[12] (net)     1     1.382               0.000      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[13] (net)     1     1.382               0.000      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[14] (net)     1     1.382               0.000      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[15] (net)     1     1.382               0.000      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[16] (net)     1     1.382               0.000      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[17] (net)     1     1.382               0.000      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N762 (net)                          1        0.485               0.000      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1503/Y (AO22X1_HVT)                                   0.145     0.342      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1527 (net)                         1        0.503               0.000      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__1__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                                             9.507

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_2__2__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.403      0.997
  data required time                                                                                            0.997
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.997
  data arrival time                                                                                            -9.507
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.510


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n350 (net)                                                         1        0.527               0.000      0.515 r
  U485/Y (NOR2X0_HVT)                                                                   0.139     0.442      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[1] (net)     2      2.764               0.000      0.956 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[2] (net)     2      0.824               0.000      1.333 f
  U1754/Y (NAND2X0_HVT)                                                                 0.130     0.170      1.504 r
  n1352 (net)                                                        1        0.478               0.000      1.504 r
  U1756/Y (NAND3X0_HVT)                                                                 0.337     0.350      1.854 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[3] (net)     3      1.180               0.000      1.854 f
  U1761/Y (NAND2X0_HVT)                                                                 0.195     0.292      2.146 r
  n1357 (net)                                                        1        0.452               0.000      2.146 r
  U1762/Y (NAND3X0_HVT)                                                                 0.368     0.430      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[4] (net)     1      1.382               0.000      2.576 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[5] (net)     1      1.382               0.000      3.084 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[6] (net)     1      1.382               0.000      3.490 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[7] (net)     1      1.382               0.000      3.894 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[8] (net)     1      1.382               0.000      4.297 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[9] (net)     1      1.382               0.000      4.701 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[10] (net)     3     1.180               0.000      5.098 f
  U1744/Y (NAND2X0_HVT)                                                                 0.131     0.176      5.274 r
  n1346 (net)                                                        1        0.452               0.000      5.274 r
  U1745/Y (NAND3X0_HVT)                                                                 0.337     0.369      5.644 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[11] (net)     3     1.180               0.000      5.644 f
  U1749/Y (NAND2X0_HVT)                                                                 0.196     0.294      5.938 r
  n1349 (net)                                                        1        0.478               0.000      5.938 r
  U1751/Y (NAND3X0_HVT)                                                                 0.370     0.411      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[12] (net)     1     1.382               0.000      6.349 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[13] (net)     1     1.382               0.000      6.857 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[14] (net)     1     1.382               0.000      7.264 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[15] (net)     1     1.382               0.000      7.668 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[16] (net)     1     1.382               0.000      8.071 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[17] (net)     1     1.382               0.000      8.475 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_N482 (net)                       1        0.485               0.000      9.166 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1815/Y (AO22X1_HVT)                                0.145     0.342      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1831 (net)                      1        0.503               0.000      9.507 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.507 r
  data arrival time                                                                                          9.507

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.403      0.997
  data required time                                                                                         0.997
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.997
  data arrival time                                                                                         -9.507
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.510


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__1__0__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_7__1__0__0_ (net)           1        0.475               0.000      0.609 r
  U2715/Y (AND2X1_HVT)                                                                  0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[2] (net)     3      1.404               0.000      1.358 r
  U1940/Y (NAND2X0_HVT)                                                                 0.173     0.217      1.576 f
  n1476 (net)                                                        1        0.553               0.000      1.576 f
  U1941/Y (NAND3X0_HVT)                                                                 0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[3] (net)     3      1.213               0.000      1.773 r
  U1945/Y (NAND2X0_HVT)                                                                 0.146     0.220      1.993 f
  n1479 (net)                                                        1        0.498               0.000      1.993 f
  U1947/Y (NAND3X0_HVT)                                                                 0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[10] (net)     3     1.213               0.000      5.224 r
  U1931/Y (NAND2X0_HVT)                                                                 0.152     0.259      5.483 f
  n1470 (net)                                                        1        0.553               0.000      5.483 f
  U1932/Y (NAND3X0_HVT)                                                                 0.161     0.183      5.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[11] (net)     3     1.194               0.000      5.666 r
  U1935/Y (NAND2X0_HVT)                                                                 0.151     0.222      5.888 f
  n1473 (net)                                                        1        0.553               0.000      5.888 f
  U1936/Y (NAND3X0_HVT)                                                                 0.171     0.187      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_N2048 (net)                      1        0.501               0.000      9.354 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_U57/Y (AO22X1_HVT)                                  0.097     0.259      9.613 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_n121 (net)                       1        0.508               0.000      9.613 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__0__17_/D (DFFX1_HVT)                 0.097     0.000      9.613 f
  data arrival time                                                                                          9.613

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_7__2__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.294      1.106
  data required time                                                                                         1.106
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         1.106
  data arrival time                                                                                         -9.613
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.506


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                            Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                     0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__2__0__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_1__2__0__0_ (net)           1        0.475               0.000      0.609 r
  U2667/Y (AND2X1_HVT)                                                                  0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[2] (net)     3      1.404               0.000      1.358 r
  U1774/Y (NAND2X0_HVT)                                                                 0.173     0.217      1.576 f
  n1366 (net)                                                        1        0.553               0.000      1.576 f
  U1775/Y (NAND3X0_HVT)                                                                 0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[3] (net)     3      1.213               0.000      1.773 r
  U1779/Y (NAND2X0_HVT)                                                                 0.146     0.220      1.993 f
  n1369 (net)                                                        1        0.498               0.000      1.993 f
  U1781/Y (NAND3X0_HVT)                                                                 0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[10] (net)     3     1.213               0.000      5.224 r
  U1765/Y (NAND2X0_HVT)                                                                 0.152     0.259      5.483 f
  n1360 (net)                                                        1        0.553               0.000      5.483 f
  U1766/Y (NAND3X0_HVT)                                                                 0.161     0.183      5.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[11] (net)     3     1.194               0.000      5.666 r
  U1769/Y (NAND2X0_HVT)                                                                 0.151     0.222      5.888 f
  n1363 (net)                                                        1        0.553               0.000      5.888 f
  U1770/Y (NAND3X0_HVT)                                                                 0.171     0.187      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_N520 (net)                       1        0.501               0.000      9.354 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1777/Y (AO22X1_HVT)                                0.097     0.259      9.613 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1793 (net)                      1        0.508               0.000      9.613 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__3__0__17_/D (DFFX1_HVT)                 0.097     0.000      9.613 f
  data arrival time                                                                                          9.613

  clock clk (rise edge)                                                                           1.400      1.400
  clock network delay (ideal)                                                                     0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__3__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                                             -0.294      1.106
  data required time                                                                                         1.106
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         1.106
  data arrival time                                                                                         -9.613
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.506


  Startpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpga_module        140000                saed32hvt_ss0p7v125c

  Point                                                               Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.000      0.000
  clock network delay (ideal)                                                                        0.000      0.000
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_1__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2661/Y (AND2X1_HVT)                                                                     0.117     0.287      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[1] (net)     1      1.339               0.000      0.896 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[2] (net)     3      1.404               0.000      1.358 r
  U1447/Y (NAND2X0_HVT)                                                                    0.173     0.217      1.576 f
  n1145 (net)                                                           1        0.553               0.000      1.576 f
  U1448/Y (NAND3X0_HVT)                                                                    0.163     0.198      1.773 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[3] (net)     3      1.213               0.000      1.773 r
  U1452/Y (NAND2X0_HVT)                                                                    0.146     0.220      1.993 f
  n1148 (net)                                                           1        0.498               0.000      1.993 f
  U1454/Y (NAND3X0_HVT)                                                                    0.171     0.189      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[4] (net)     1      1.339               0.000      2.182 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[5] (net)     1      1.339               0.000      2.669 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[6] (net)     1      1.339               0.000      3.181 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[7] (net)     1      1.339               0.000      3.693 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[8] (net)     1      1.339               0.000      4.205 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[9] (net)     1      1.339               0.000      4.717 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[10] (net)     3     1.213               0.000      5.224 r
  U1438/Y (NAND2X0_HVT)                                                                    0.152     0.259      5.483 f
  n1139 (net)                                                           1        0.553               0.000      5.483 f
  U1439/Y (NAND3X0_HVT)                                                                    0.161     0.183      5.666 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[11] (net)     3     1.194               0.000      5.666 r
  U1442/Y (NAND2X0_HVT)                                                                    0.151     0.222      5.888 f
  n1142 (net)                                                           1        0.553               0.000      5.888 f
  U1443/Y (NAND3X0_HVT)                                                                    0.171     0.187      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[12] (net)     1     1.339               0.000      6.075 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[13] (net)     1     1.339               0.000      6.562 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[14] (net)     1     1.339               0.000      7.074 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[15] (net)     1     1.339               0.000      7.586 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[16] (net)     1     1.339               0.000      8.098 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[17] (net)     1     1.339               0.000      8.610 r
  mvm_uart_system_0_AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_N425 (net)                          1        0.501               0.000      9.354 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_U1872/Y (AO22X1_HVT)                                   0.097     0.259      9.613 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_n1888 (net)                         1        0.508               0.000      9.613 f
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__1__17_/D (DFFX1_HVT)                    0.097     0.000      9.613 f
  data arrival time                                                                                             9.613

  clock clk (rise edge)                                                                              1.400      1.400
  clock network delay (ideal)                                                                        0.000      1.400
  mvm_uart_system_0_AXIS_MVM_MATVEC_tree_reg_1__1__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                                                -0.294      1.106
  data required time                                                                                            1.106
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            1.106
  data arrival time                                                                                            -9.613
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.506


1
