
lab1_33.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000448  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08000584  08000584  00001584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080005a0  080005a0  000015a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080005a4  080005a4  000015a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  080005a8  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000004  080005ac  00002004  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000020  080005ac  00002020  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000809  00000000  00000000  0000202d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00000289  00000000  00000000  00002836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000088  00000000  00000000  00002ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000059  00000000  00000000  00002b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0000dcf7  00000000  00000000  00002ba1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00000c5a  00000000  00000000  00010898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0004c54d  00000000  00000000  000114f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0005da3f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000128  00000000  00000000  0005da84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000003d  00000000  00000000  0005dbac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000004 	.word	0x20000004
 8000158:	00000000 	.word	0x00000000
 800015c:	0800056c 	.word	0x0800056c

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000008 	.word	0x20000008
 8000178:	0800056c 	.word	0x0800056c

0800017c <SetSysClock>:
void SetSysClock(void)
{
 800017c:	b480      	push	{r7}
 800017e:	b083      	sub	sp, #12
 8000180:	af00      	add	r7, sp, #0
	uint32_t status = 0;
 8000182:	2300      	movs	r3, #0
 8000184:	607b      	str	r3, [r7, #4]

  /* Enable HSI */
  RCC->CR |= (uint32_t)1;
 8000186:	4b3e      	ldr	r3, [pc, #248]	@ (8000280 <SetSysClock+0x104>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	4a3d      	ldr	r2, [pc, #244]	@ (8000280 <SetSysClock+0x104>)
 800018c:	f043 0301 	orr.w	r3, r3, #1
 8000190:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready and if Time out is reached exit */
 while(!(RCC->CR & (uint32_t)2)){} //CR bit 1 HSIRDY sets when HSI oscillator is stable. p141
 8000192:	bf00      	nop
 8000194:	4b3a      	ldr	r3, [pc, #232]	@ (8000280 <SetSysClock+0x104>)
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	f003 0302 	and.w	r3, r3, #2
 800019c:	2b00      	cmp	r3, #0
 800019e:	d0f9      	beq.n	8000194 <SetSysClock+0x18>

  if ((RCC->CR & (uint32_t)2) != 0) //if CR bit 1 HSIDRY high when oscillator is stable.
 80001a0:	4b37      	ldr	r3, [pc, #220]	@ (8000280 <SetSysClock+0x104>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	f003 0302 	and.w	r3, r3, #2
 80001a8:	2b00      	cmp	r3, #0
 80001aa:	d002      	beq.n	80001b2 <SetSysClock+0x36>
  {
    status = 1;
 80001ac:	2301      	movs	r3, #1
 80001ae:	607b      	str	r3, [r7, #4]
 80001b0:	e001      	b.n	80001b6 <SetSysClock+0x3a>
  }
  else
  {
    status = 0;
 80001b2:	2300      	movs	r3, #0
 80001b4:	607b      	str	r3, [r7, #4]
  }

  if (status == 1)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	2b01      	cmp	r3, #1
 80001ba:	d10b      	bne.n	80001d4 <SetSysClock+0x58>
  {
    /*  PLL configuration: PLLCLK = (HSI * 4)/2 = 32 MHz */
	  //PLLSCR bit 16, PLLMUL bits 18-21, PLLDIV bits 22,23.
	  //0000 0000 1111 1101 0000 0000 0000 0000 corresponding bits
	  //these bits PLLSRC, PLLMUL and PLLDIV cleared
	  RCC->CFGR &= ~(0x00FD0000);
 80001bc:	4b30      	ldr	r3, [pc, #192]	@ (8000280 <SetSysClock+0x104>)
 80001be:	689b      	ldr	r3, [r3, #8]
 80001c0:	4a2f      	ldr	r2, [pc, #188]	@ (8000280 <SetSysClock+0x104>)
 80001c2:	f423 037d 	bic.w	r3, r3, #16580608	@ 0xfd0000
 80001c6:	6093      	str	r3, [r2, #8]
	  //PLLMUL must be 0001 when multiplication=4 and PLLDIV must be 01 when division=2
	  //PLLSCR bit 16 must be 1 --> HSE oscillator clock selected as PLL input clock (done in previous line)
	  //0000 0000 0100 0100 0000 0000 0000 0000
	  RCC->CFGR |= 0x00440000;
 80001c8:	4b2d      	ldr	r3, [pc, #180]	@ (8000280 <SetSysClock+0x104>)
 80001ca:	689b      	ldr	r3, [r3, #8]
 80001cc:	4a2c      	ldr	r2, [pc, #176]	@ (8000280 <SetSysClock+0x104>)
 80001ce:	f443 0388 	orr.w	r3, r3, #4456448	@ 0x440000
 80001d2:	6093      	str	r3, [r2, #8]
    configuration. User can add here some code to deal with this error */
  }
  
  /*64-bit access is configured by setting the ACC64 bit in the Flash access control register (FLASH_ACR).
   *This access mode accelerates the execution of program operations.*/
  FLASH->ACR |= (uint32_t)4; //ACC64 bit 2, 64-bit access. 64-bit access is used to improve the performance. p84
 80001d4:	4b2b      	ldr	r3, [pc, #172]	@ (8000284 <SetSysClock+0x108>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	4a2a      	ldr	r2, [pc, #168]	@ (8000284 <SetSysClock+0x108>)
 80001da:	f043 0304 	orr.w	r3, r3, #4
 80001de:	6013      	str	r3, [r2, #0]
    /*Prefetch is enabled by setting the PRFTEN bit in the FLASH_ACR register.
    *This feature is useful if at least one wait state is needed to access the Flash memory.
	*Figure 5 shows the execution of sequential 32-bit instructions*/
  FLASH->ACR |= (uint32_t)2; //PRFTEN bit 1, prefetch enable. p84
 80001e0:	4b28      	ldr	r3, [pc, #160]	@ (8000284 <SetSysClock+0x108>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	4a27      	ldr	r2, [pc, #156]	@ (8000284 <SetSysClock+0x108>)
 80001e6:	f043 0302 	orr.w	r3, r3, #2
 80001ea:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= (uint32_t)1; //LATENCY one wait state bit 0. One wait state enabled. p84. p59
 80001ec:	4b25      	ldr	r3, [pc, #148]	@ (8000284 <SetSysClock+0x108>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	4a24      	ldr	r2, [pc, #144]	@ (8000284 <SetSysClock+0x108>)
 80001f2:	f043 0301 	orr.w	r3, r3, #1
 80001f6:	6013      	str	r3, [r2, #0]

  RCC->APB1ENR |= 0x10000000; //bit 28 PWREN: Power interface clock enable. p158. p101
 80001f8:	4b21      	ldr	r3, [pc, #132]	@ (8000280 <SetSysClock+0x104>)
 80001fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80001fc:	4a20      	ldr	r2, [pc, #128]	@ (8000280 <SetSysClock+0x104>)
 80001fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000202:	6253      	str	r3, [r2, #36]	@ 0x24
  PWR->CR = (uint32_t)(1<<11); //Bits 12:11 VOS[1:0]: Voltage scaling range selection, 01: 1.8 V (range 1). p121
 8000204:	4b20      	ldr	r3, [pc, #128]	@ (8000288 <SetSysClock+0x10c>)
 8000206:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800020a:	601a      	str	r2, [r3, #0]
	of PWR_CR register. p102 1.8V needed for 32 MHz clock and lower voltages to save power.

	0: Regulator is ready in the selected voltage range
	1: Regulator voltage output is changing to the required VOS level.
	*/
  while((PWR->CSR & (uint32_t)(1<<4)) != 0){} //bit 4 VOSF: Voltage Scaling select flag. p125
 800020c:	bf00      	nop
 800020e:	4b1e      	ldr	r3, [pc, #120]	@ (8000288 <SetSysClock+0x10c>)
 8000210:	685b      	ldr	r3, [r3, #4]
 8000212:	f003 0310 	and.w	r3, r3, #16
 8000216:	2b00      	cmp	r3, #0
 8000218:	d1f9      	bne.n	800020e <SetSysClock+0x92>
    
  RCC->CFGR &=(uint32_t)~(1<<7); //Bits 7:4 HPRE[3:0]: AHB prescaler. 0xxx: SYSCLK not divided. p144
 800021a:	4b19      	ldr	r3, [pc, #100]	@ (8000280 <SetSysClock+0x104>)
 800021c:	689b      	ldr	r3, [r3, #8]
 800021e:	4a18      	ldr	r2, [pc, #96]	@ (8000280 <SetSysClock+0x104>)
 8000220:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000224:	6093      	str	r3, [r2, #8]
  RCC->CFGR &=(uint32_t)~(1<<13); //Bits 13:11 PPRE2[2:0]: APB high-speed prescaler (APB2). p144
 8000226:	4b16      	ldr	r3, [pc, #88]	@ (8000280 <SetSysClock+0x104>)
 8000228:	689b      	ldr	r3, [r3, #8]
 800022a:	4a15      	ldr	r2, [pc, #84]	@ (8000280 <SetSysClock+0x104>)
 800022c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000230:	6093      	str	r3, [r2, #8]
  RCC->CFGR &=(uint32_t)~(1<<10); //Bits 10:8 PPRE1[2:0]: APB low-speed prescaler (APB1)p. 144
 8000232:	4b13      	ldr	r3, [pc, #76]	@ (8000280 <SetSysClock+0x104>)
 8000234:	689b      	ldr	r3, [r3, #8]
 8000236:	4a12      	ldr	r2, [pc, #72]	@ (8000280 <SetSysClock+0x104>)
 8000238:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800023c:	6093      	str	r3, [r2, #8]

  RCC->CR |= (1<<24); //Bit 24 PLLON: PLL enable. p140
 800023e:	4b10      	ldr	r3, [pc, #64]	@ (8000280 <SetSysClock+0x104>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	4a0f      	ldr	r2, [pc, #60]	@ (8000280 <SetSysClock+0x104>)
 8000244:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000248:	6013      	str	r3, [r2, #0]
  while((RCC->CR & (uint32_t)(1<<25)) == 0){} //Bit 25 PLLRDY: PLL clock ready flag. p140
 800024a:	bf00      	nop
 800024c:	4b0c      	ldr	r3, [pc, #48]	@ (8000280 <SetSysClock+0x104>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000254:	2b00      	cmp	r3, #0
 8000256:	d0f9      	beq.n	800024c <SetSysClock+0xd0>
    
  /* Select PLL as system clock source */
  RCC->CFGR |= (uint32_t)3; //Bits 1:0 SW[1:0]: System clock switch, 11: PLL used as system clock
 8000258:	4b09      	ldr	r3, [pc, #36]	@ (8000280 <SetSysClock+0x104>)
 800025a:	689b      	ldr	r3, [r3, #8]
 800025c:	4a08      	ldr	r2, [pc, #32]	@ (8000280 <SetSysClock+0x104>)
 800025e:	f043 0303 	orr.w	r3, r3, #3
 8000262:	6093      	str	r3, [r2, #8]
    
  /*Bits 3:2 SWS[1:0]: System clock switch status, 11: PLL used as system clock.
   * These bits are set and cleared by hardware to indicate which clock source is used as
	system clock. 11: PLL used as system clock. p145.
   */
  while ((RCC->CFGR & (uint32_t)(3<<2))==0){}
 8000264:	bf00      	nop
 8000266:	4b06      	ldr	r3, [pc, #24]	@ (8000280 <SetSysClock+0x104>)
 8000268:	689b      	ldr	r3, [r3, #8]
 800026a:	f003 030c 	and.w	r3, r3, #12
 800026e:	2b00      	cmp	r3, #0
 8000270:	d0f9      	beq.n	8000266 <SetSysClock+0xea>
 8000272:	bf00      	nop
 8000274:	bf00      	nop
 8000276:	370c      	adds	r7, #12
 8000278:	46bd      	mov	sp, r7
 800027a:	bc80      	pop	{r7}
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	40023800 	.word	0x40023800
 8000284:	40023c00 	.word	0x40023c00
 8000288:	40007000 	.word	0x40007000

0800028c <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	af00      	add	r7, sp, #0

  /* Configure the system clock to 32 MHz and update SystemCoreClock */
  SetSysClock();
 8000290:	f7ff ff74 	bl	800017c <SetSysClock>
  SystemCoreClockUpdate();
 8000294:	f000 f89e 	bl	80003d4 <SystemCoreClockUpdate>

  /* TODO - Add your application code here */

  RCC->AHBENR|=1; //GPIOA ABH bus clock ON. p154
 8000298:	4b10      	ldr	r3, [pc, #64]	@ (80002dc <main+0x50>)
 800029a:	69db      	ldr	r3, [r3, #28]
 800029c:	4a0f      	ldr	r2, [pc, #60]	@ (80002dc <main+0x50>)
 800029e:	f043 0301 	orr.w	r3, r3, #1
 80002a2:	61d3      	str	r3, [r2, #28]
  GPIOA->MODER|=1<<12; //GPIOA pin 6 to output. p184
 80002a4:	4b0e      	ldr	r3, [pc, #56]	@ (80002e0 <main+0x54>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	4a0d      	ldr	r2, [pc, #52]	@ (80002e0 <main+0x54>)
 80002aa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80002ae:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  while (1)
  {
	  GPIOA->ODR|=1<<6; //0010 0000 set bit 5. p186
 80002b0:	4b0b      	ldr	r3, [pc, #44]	@ (80002e0 <main+0x54>)
 80002b2:	695b      	ldr	r3, [r3, #20]
 80002b4:	4a0a      	ldr	r2, [pc, #40]	@ (80002e0 <main+0x54>)
 80002b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80002ba:	6153      	str	r3, [r2, #20]
	  delay_Ms(500);
 80002bc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80002c0:	f000 f810 	bl	80002e4 <delay_Ms>
	  GPIOA->ODR&=~(1<<6); //0000 0000 clear bit 5. p186
 80002c4:	4b06      	ldr	r3, [pc, #24]	@ (80002e0 <main+0x54>)
 80002c6:	695b      	ldr	r3, [r3, #20]
 80002c8:	4a05      	ldr	r2, [pc, #20]	@ (80002e0 <main+0x54>)
 80002ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80002ce:	6153      	str	r3, [r2, #20]
	  delay_Ms(500);
 80002d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80002d4:	f000 f806 	bl	80002e4 <delay_Ms>
	  GPIOA->ODR|=1<<6; //0010 0000 set bit 5. p186
 80002d8:	bf00      	nop
 80002da:	e7e9      	b.n	80002b0 <main+0x24>
 80002dc:	40023800 	.word	0x40023800
 80002e0:	40020000 	.word	0x40020000

080002e4 <delay_Ms>:
  }
  return 0;
}

void delay_Ms(int delay)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b085      	sub	sp, #20
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
	int i=0;
 80002ec:	2300      	movs	r3, #0
 80002ee:	60fb      	str	r3, [r7, #12]
	for(; delay>0;delay--)
 80002f0:	e00d      	b.n	800030e <delay_Ms+0x2a>
		for(i=0;i<2460;i++); //measured with oscilloscope
 80002f2:	2300      	movs	r3, #0
 80002f4:	60fb      	str	r3, [r7, #12]
 80002f6:	e002      	b.n	80002fe <delay_Ms+0x1a>
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	3301      	adds	r3, #1
 80002fc:	60fb      	str	r3, [r7, #12]
 80002fe:	68fb      	ldr	r3, [r7, #12]
 8000300:	f640 129b 	movw	r2, #2459	@ 0x99b
 8000304:	4293      	cmp	r3, r2
 8000306:	ddf7      	ble.n	80002f8 <delay_Ms+0x14>
	for(; delay>0;delay--)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	3b01      	subs	r3, #1
 800030c:	607b      	str	r3, [r7, #4]
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	2b00      	cmp	r3, #0
 8000312:	dcee      	bgt.n	80002f2 <delay_Ms+0xe>
}
 8000314:	bf00      	nop
 8000316:	bf00      	nop
 8000318:	3714      	adds	r7, #20
 800031a:	46bd      	mov	sp, r7
 800031c:	bc80      	pop	{r7}
 800031e:	4770      	bx	lr

08000320 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000320:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000322:	e003      	b.n	800032c <LoopCopyDataInit>

08000324 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000324:	4b0b      	ldr	r3, [pc, #44]	@ (8000354 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000326:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000328:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800032a:	3104      	adds	r1, #4

0800032c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800032c:	480a      	ldr	r0, [pc, #40]	@ (8000358 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800032e:	4b0b      	ldr	r3, [pc, #44]	@ (800035c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000330:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000332:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000334:	d3f6      	bcc.n	8000324 <CopyDataInit>
  ldr r2, =_sbss
 8000336:	4a0a      	ldr	r2, [pc, #40]	@ (8000360 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000338:	e002      	b.n	8000340 <LoopFillZerobss>

0800033a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800033a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800033c:	f842 3b04 	str.w	r3, [r2], #4

08000340 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000340:	4b08      	ldr	r3, [pc, #32]	@ (8000364 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000342:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000344:	d3f9      	bcc.n	800033a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000346:	f000 f811 	bl	800036c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800034a:	f000 f8eb 	bl	8000524 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800034e:	f7ff ff9d 	bl	800028c <main>
  bx lr
 8000352:	4770      	bx	lr
  ldr r3, =_sidata
 8000354:	080005a8 	.word	0x080005a8
  ldr r0, =_sdata
 8000358:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800035c:	20000004 	.word	0x20000004
  ldr r2, =_sbss
 8000360:	20000004 	.word	0x20000004
  ldr r3, = _ebss
 8000364:	20000020 	.word	0x20000020

08000368 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000368:	e7fe      	b.n	8000368 <ADC1_IRQHandler>
	...

0800036c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8000370:	4b15      	ldr	r3, [pc, #84]	@ (80003c8 <SystemInit+0x5c>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	4a14      	ldr	r2, [pc, #80]	@ (80003c8 <SystemInit+0x5c>)
 8000376:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800037a:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 800037c:	4b12      	ldr	r3, [pc, #72]	@ (80003c8 <SystemInit+0x5c>)
 800037e:	689a      	ldr	r2, [r3, #8]
 8000380:	4911      	ldr	r1, [pc, #68]	@ (80003c8 <SystemInit+0x5c>)
 8000382:	4b12      	ldr	r3, [pc, #72]	@ (80003cc <SystemInit+0x60>)
 8000384:	4013      	ands	r3, r2
 8000386:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8000388:	4b0f      	ldr	r3, [pc, #60]	@ (80003c8 <SystemInit+0x5c>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	4a0e      	ldr	r2, [pc, #56]	@ (80003c8 <SystemInit+0x5c>)
 800038e:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 8000392:	f023 1301 	bic.w	r3, r3, #65537	@ 0x10001
 8000396:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000398:	4b0b      	ldr	r3, [pc, #44]	@ (80003c8 <SystemInit+0x5c>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4a0a      	ldr	r2, [pc, #40]	@ (80003c8 <SystemInit+0x5c>)
 800039e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80003a2:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80003a4:	4b08      	ldr	r3, [pc, #32]	@ (80003c8 <SystemInit+0x5c>)
 80003a6:	689b      	ldr	r3, [r3, #8]
 80003a8:	4a07      	ldr	r2, [pc, #28]	@ (80003c8 <SystemInit+0x5c>)
 80003aa:	f423 037d 	bic.w	r3, r3, #16580608	@ 0xfd0000
 80003ae:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80003b0:	4b05      	ldr	r3, [pc, #20]	@ (80003c8 <SystemInit+0x5c>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80003b6:	4b06      	ldr	r3, [pc, #24]	@ (80003d0 <SystemInit+0x64>)
 80003b8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80003bc:	609a      	str	r2, [r3, #8]
#endif
}
 80003be:	bf00      	nop
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bc80      	pop	{r7}
 80003c4:	4770      	bx	lr
 80003c6:	bf00      	nop
 80003c8:	40023800 	.word	0x40023800
 80003cc:	88ffc00c 	.word	0x88ffc00c
 80003d0:	e000ed00 	.word	0xe000ed00

080003d4 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	b087      	sub	sp, #28
 80003d8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
 80003da:	2300      	movs	r3, #0
 80003dc:	617b      	str	r3, [r7, #20]
 80003de:	2300      	movs	r3, #0
 80003e0:	613b      	str	r3, [r7, #16]
 80003e2:	2300      	movs	r3, #0
 80003e4:	60fb      	str	r3, [r7, #12]
 80003e6:	2300      	movs	r3, #0
 80003e8:	60bb      	str	r3, [r7, #8]
 80003ea:	2300      	movs	r3, #0
 80003ec:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80003ee:	4b48      	ldr	r3, [pc, #288]	@ (8000510 <SystemCoreClockUpdate+0x13c>)
 80003f0:	689b      	ldr	r3, [r3, #8]
 80003f2:	f003 030c 	and.w	r3, r3, #12
 80003f6:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80003f8:	697b      	ldr	r3, [r7, #20]
 80003fa:	2b0c      	cmp	r3, #12
 80003fc:	d863      	bhi.n	80004c6 <SystemCoreClockUpdate+0xf2>
 80003fe:	a201      	add	r2, pc, #4	@ (adr r2, 8000404 <SystemCoreClockUpdate+0x30>)
 8000400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000404:	08000439 	.word	0x08000439
 8000408:	080004c7 	.word	0x080004c7
 800040c:	080004c7 	.word	0x080004c7
 8000410:	080004c7 	.word	0x080004c7
 8000414:	08000459 	.word	0x08000459
 8000418:	080004c7 	.word	0x080004c7
 800041c:	080004c7 	.word	0x080004c7
 8000420:	080004c7 	.word	0x080004c7
 8000424:	08000461 	.word	0x08000461
 8000428:	080004c7 	.word	0x080004c7
 800042c:	080004c7 	.word	0x080004c7
 8000430:	080004c7 	.word	0x080004c7
 8000434:	08000469 	.word	0x08000469
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8000438:	4b35      	ldr	r3, [pc, #212]	@ (8000510 <SystemCoreClockUpdate+0x13c>)
 800043a:	685b      	ldr	r3, [r3, #4]
 800043c:	0b5b      	lsrs	r3, r3, #13
 800043e:	f003 0307 	and.w	r3, r3, #7
 8000442:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	3301      	adds	r3, #1
 8000448:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800044c:	fa02 f303 	lsl.w	r3, r2, r3
 8000450:	461a      	mov	r2, r3
 8000452:	4b30      	ldr	r3, [pc, #192]	@ (8000514 <SystemCoreClockUpdate+0x140>)
 8000454:	601a      	str	r2, [r3, #0]
      break;
 8000456:	e046      	b.n	80004e6 <SystemCoreClockUpdate+0x112>
    case 0x04:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8000458:	4b2e      	ldr	r3, [pc, #184]	@ (8000514 <SystemCoreClockUpdate+0x140>)
 800045a:	4a2f      	ldr	r2, [pc, #188]	@ (8000518 <SystemCoreClockUpdate+0x144>)
 800045c:	601a      	str	r2, [r3, #0]
      break;
 800045e:	e042      	b.n	80004e6 <SystemCoreClockUpdate+0x112>
    case 0x08:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8000460:	4b2c      	ldr	r3, [pc, #176]	@ (8000514 <SystemCoreClockUpdate+0x140>)
 8000462:	4a2d      	ldr	r2, [pc, #180]	@ (8000518 <SystemCoreClockUpdate+0x144>)
 8000464:	601a      	str	r2, [r3, #0]
      break;
 8000466:	e03e      	b.n	80004e6 <SystemCoreClockUpdate+0x112>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8000468:	4b29      	ldr	r3, [pc, #164]	@ (8000510 <SystemCoreClockUpdate+0x13c>)
 800046a:	689b      	ldr	r3, [r3, #8]
 800046c:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8000470:	613b      	str	r3, [r7, #16]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8000472:	4b27      	ldr	r3, [pc, #156]	@ (8000510 <SystemCoreClockUpdate+0x13c>)
 8000474:	689b      	ldr	r3, [r3, #8]
 8000476:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800047a:	60fb      	str	r3, [r7, #12]
      pllmul = PLLMulTable[(pllmul >> 18)];
 800047c:	693b      	ldr	r3, [r7, #16]
 800047e:	0c9b      	lsrs	r3, r3, #18
 8000480:	4a26      	ldr	r2, [pc, #152]	@ (800051c <SystemCoreClockUpdate+0x148>)
 8000482:	5cd3      	ldrb	r3, [r2, r3]
 8000484:	613b      	str	r3, [r7, #16]
      plldiv = (plldiv >> 22) + 1;
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	0d9b      	lsrs	r3, r3, #22
 800048a:	3301      	adds	r3, #1
 800048c:	60fb      	str	r3, [r7, #12]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800048e:	4b20      	ldr	r3, [pc, #128]	@ (8000510 <SystemCoreClockUpdate+0x13c>)
 8000490:	689b      	ldr	r3, [r3, #8]
 8000492:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000496:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
 8000498:	68bb      	ldr	r3, [r7, #8]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d109      	bne.n	80004b2 <SystemCoreClockUpdate+0xde>
      {
        /* HSI oscillator clock selected as PLL clock entry */
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 800049e:	693b      	ldr	r3, [r7, #16]
 80004a0:	4a1d      	ldr	r2, [pc, #116]	@ (8000518 <SystemCoreClockUpdate+0x144>)
 80004a2:	fb03 f202 	mul.w	r2, r3, r2
 80004a6:	68fb      	ldr	r3, [r7, #12]
 80004a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80004ac:	4a19      	ldr	r2, [pc, #100]	@ (8000514 <SystemCoreClockUpdate+0x140>)
 80004ae:	6013      	str	r3, [r2, #0]
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 80004b0:	e019      	b.n	80004e6 <SystemCoreClockUpdate+0x112>
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 80004b2:	693b      	ldr	r3, [r7, #16]
 80004b4:	4a18      	ldr	r2, [pc, #96]	@ (8000518 <SystemCoreClockUpdate+0x144>)
 80004b6:	fb03 f202 	mul.w	r2, r3, r2
 80004ba:	68fb      	ldr	r3, [r7, #12]
 80004bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80004c0:	4a14      	ldr	r2, [pc, #80]	@ (8000514 <SystemCoreClockUpdate+0x140>)
 80004c2:	6013      	str	r3, [r2, #0]
      break;
 80004c4:	e00f      	b.n	80004e6 <SystemCoreClockUpdate+0x112>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 80004c6:	4b12      	ldr	r3, [pc, #72]	@ (8000510 <SystemCoreClockUpdate+0x13c>)
 80004c8:	685b      	ldr	r3, [r3, #4]
 80004ca:	0b5b      	lsrs	r3, r3, #13
 80004cc:	f003 0307 	and.w	r3, r3, #7
 80004d0:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	3301      	adds	r3, #1
 80004d6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80004da:	fa02 f303 	lsl.w	r3, r2, r3
 80004de:	461a      	mov	r2, r3
 80004e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000514 <SystemCoreClockUpdate+0x140>)
 80004e2:	601a      	str	r2, [r3, #0]
      break;
 80004e4:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80004e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000510 <SystemCoreClockUpdate+0x13c>)
 80004e8:	689b      	ldr	r3, [r3, #8]
 80004ea:	091b      	lsrs	r3, r3, #4
 80004ec:	f003 030f 	and.w	r3, r3, #15
 80004f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000520 <SystemCoreClockUpdate+0x14c>)
 80004f2:	5cd3      	ldrb	r3, [r2, r3]
 80004f4:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80004f6:	4b07      	ldr	r3, [pc, #28]	@ (8000514 <SystemCoreClockUpdate+0x140>)
 80004f8:	681a      	ldr	r2, [r3, #0]
 80004fa:	697b      	ldr	r3, [r7, #20]
 80004fc:	fa22 f303 	lsr.w	r3, r2, r3
 8000500:	4a04      	ldr	r2, [pc, #16]	@ (8000514 <SystemCoreClockUpdate+0x140>)
 8000502:	6013      	str	r3, [r2, #0]
}
 8000504:	bf00      	nop
 8000506:	371c      	adds	r7, #28
 8000508:	46bd      	mov	sp, r7
 800050a:	bc80      	pop	{r7}
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	40023800 	.word	0x40023800
 8000514:	20000000 	.word	0x20000000
 8000518:	007a1200 	.word	0x007a1200
 800051c:	08000584 	.word	0x08000584
 8000520:	08000590 	.word	0x08000590

08000524 <__libc_init_array>:
 8000524:	b570      	push	{r4, r5, r6, lr}
 8000526:	2600      	movs	r6, #0
 8000528:	4d0c      	ldr	r5, [pc, #48]	@ (800055c <__libc_init_array+0x38>)
 800052a:	4c0d      	ldr	r4, [pc, #52]	@ (8000560 <__libc_init_array+0x3c>)
 800052c:	1b64      	subs	r4, r4, r5
 800052e:	10a4      	asrs	r4, r4, #2
 8000530:	42a6      	cmp	r6, r4
 8000532:	d109      	bne.n	8000548 <__libc_init_array+0x24>
 8000534:	f000 f81a 	bl	800056c <_init>
 8000538:	2600      	movs	r6, #0
 800053a:	4d0a      	ldr	r5, [pc, #40]	@ (8000564 <__libc_init_array+0x40>)
 800053c:	4c0a      	ldr	r4, [pc, #40]	@ (8000568 <__libc_init_array+0x44>)
 800053e:	1b64      	subs	r4, r4, r5
 8000540:	10a4      	asrs	r4, r4, #2
 8000542:	42a6      	cmp	r6, r4
 8000544:	d105      	bne.n	8000552 <__libc_init_array+0x2e>
 8000546:	bd70      	pop	{r4, r5, r6, pc}
 8000548:	f855 3b04 	ldr.w	r3, [r5], #4
 800054c:	4798      	blx	r3
 800054e:	3601      	adds	r6, #1
 8000550:	e7ee      	b.n	8000530 <__libc_init_array+0xc>
 8000552:	f855 3b04 	ldr.w	r3, [r5], #4
 8000556:	4798      	blx	r3
 8000558:	3601      	adds	r6, #1
 800055a:	e7f2      	b.n	8000542 <__libc_init_array+0x1e>
 800055c:	080005a0 	.word	0x080005a0
 8000560:	080005a0 	.word	0x080005a0
 8000564:	080005a0 	.word	0x080005a0
 8000568:	080005a4 	.word	0x080005a4

0800056c <_init>:
 800056c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800056e:	bf00      	nop
 8000570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000572:	bc08      	pop	{r3}
 8000574:	469e      	mov	lr, r3
 8000576:	4770      	bx	lr

08000578 <_fini>:
 8000578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800057a:	bf00      	nop
 800057c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800057e:	bc08      	pop	{r3}
 8000580:	469e      	mov	lr, r3
 8000582:	4770      	bx	lr
