;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2C
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SCL
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL__0__MASK EQU 0x01
SCL__0__PC EQU CYREG_PRT12_PC0
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 0
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x01
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 0
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

; SDA
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA__0__MASK EQU 0x02
SDA__0__PC EQU CYREG_PRT12_PC1
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 1
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x02
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 1
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

; accel_mag_rst
accel_mag_rst__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
accel_mag_rst__0__MASK EQU 0x04
accel_mag_rst__0__PC EQU CYREG_PRT12_PC2
accel_mag_rst__0__PORT EQU 12
accel_mag_rst__0__SHIFT EQU 2
accel_mag_rst__AG EQU CYREG_PRT12_AG
accel_mag_rst__BIE EQU CYREG_PRT12_BIE
accel_mag_rst__BIT_MASK EQU CYREG_PRT12_BIT_MASK
accel_mag_rst__BYP EQU CYREG_PRT12_BYP
accel_mag_rst__DM0 EQU CYREG_PRT12_DM0
accel_mag_rst__DM1 EQU CYREG_PRT12_DM1
accel_mag_rst__DM2 EQU CYREG_PRT12_DM2
accel_mag_rst__DR EQU CYREG_PRT12_DR
accel_mag_rst__INP_DIS EQU CYREG_PRT12_INP_DIS
accel_mag_rst__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
accel_mag_rst__MASK EQU 0x04
accel_mag_rst__PORT EQU 12
accel_mag_rst__PRT EQU CYREG_PRT12_PRT
accel_mag_rst__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
accel_mag_rst__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
accel_mag_rst__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
accel_mag_rst__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
accel_mag_rst__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
accel_mag_rst__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
accel_mag_rst__PS EQU CYREG_PRT12_PS
accel_mag_rst__SHIFT EQU 2
accel_mag_rst__SIO_CFG EQU CYREG_PRT12_SIO_CFG
accel_mag_rst__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
accel_mag_rst__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
accel_mag_rst__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
accel_mag_rst__SLW EQU CYREG_PRT12_SLW

; debugSerial_BUART
<<<<<<< HEAD
debugSerial_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
debugSerial_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
debugSerial_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
debugSerial_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
debugSerial_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
debugSerial_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
debugSerial_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
debugSerial_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
debugSerial_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
debugSerial_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
debugSerial_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
debugSerial_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
debugSerial_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
debugSerial_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
debugSerial_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
debugSerial_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
debugSerial_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
debugSerial_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
debugSerial_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
debugSerial_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
debugSerial_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
debugSerial_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
debugSerial_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
debugSerial_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
debugSerial_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
debugSerial_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
debugSerial_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
debugSerial_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
debugSerial_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
debugSerial_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
debugSerial_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
debugSerial_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
debugSerial_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
debugSerial_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
debugSerial_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
debugSerial_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
debugSerial_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
debugSerial_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
debugSerial_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
debugSerial_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
debugSerial_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
debugSerial_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
debugSerial_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
debugSerial_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
debugSerial_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
=======
debugSerial_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
debugSerial_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
debugSerial_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
debugSerial_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
debugSerial_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
debugSerial_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
debugSerial_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
debugSerial_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
debugSerial_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
debugSerial_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
debugSerial_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
debugSerial_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
debugSerial_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
debugSerial_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
debugSerial_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
debugSerial_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
debugSerial_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
debugSerial_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
debugSerial_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
debugSerial_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
debugSerial_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
debugSerial_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
debugSerial_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
debugSerial_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
debugSerial_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
debugSerial_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
debugSerial_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
debugSerial_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
debugSerial_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
debugSerial_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
debugSerial_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
debugSerial_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
debugSerial_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
debugSerial_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
debugSerial_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
debugSerial_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
debugSerial_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
debugSerial_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
debugSerial_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
debugSerial_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
debugSerial_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
debugSerial_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
debugSerial_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
debugSerial_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
debugSerial_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
debugSerial_BUART_sRX_RxSts__3__MASK EQU 0x08
debugSerial_BUART_sRX_RxSts__3__POS EQU 3
debugSerial_BUART_sRX_RxSts__4__MASK EQU 0x10
debugSerial_BUART_sRX_RxSts__4__POS EQU 4
debugSerial_BUART_sRX_RxSts__5__MASK EQU 0x20
debugSerial_BUART_sRX_RxSts__5__POS EQU 5
debugSerial_BUART_sRX_RxSts__MASK EQU 0x38
<<<<<<< HEAD
debugSerial_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
debugSerial_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
debugSerial_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
debugSerial_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
debugSerial_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
debugSerial_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
debugSerial_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
debugSerial_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
debugSerial_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
debugSerial_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
debugSerial_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
debugSerial_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
debugSerial_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
debugSerial_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
debugSerial_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
debugSerial_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
debugSerial_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
debugSerial_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
debugSerial_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
debugSerial_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
=======
debugSerial_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
debugSerial_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
debugSerial_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
debugSerial_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
debugSerial_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
debugSerial_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
debugSerial_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
debugSerial_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
debugSerial_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
debugSerial_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
debugSerial_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
debugSerial_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
debugSerial_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
debugSerial_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
debugSerial_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
debugSerial_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
debugSerial_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
debugSerial_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
debugSerial_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
debugSerial_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
debugSerial_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
debugSerial_BUART_sTX_TxSts__0__MASK EQU 0x01
debugSerial_BUART_sTX_TxSts__0__POS EQU 0
debugSerial_BUART_sTX_TxSts__1__MASK EQU 0x02
debugSerial_BUART_sTX_TxSts__1__POS EQU 1
<<<<<<< HEAD
debugSerial_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
debugSerial_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
=======
debugSerial_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
debugSerial_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
debugSerial_BUART_sTX_TxSts__2__MASK EQU 0x04
debugSerial_BUART_sTX_TxSts__2__POS EQU 2
debugSerial_BUART_sTX_TxSts__3__MASK EQU 0x08
debugSerial_BUART_sTX_TxSts__3__POS EQU 3
debugSerial_BUART_sTX_TxSts__MASK EQU 0x0F
<<<<<<< HEAD
debugSerial_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
debugSerial_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
debugSerial_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
=======
debugSerial_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
debugSerial_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
debugSerial_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB03_ST
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

; debugSerial_IntClock
debugSerial_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
debugSerial_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
debugSerial_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
debugSerial_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
debugSerial_IntClock__INDEX EQU 0x01
debugSerial_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
debugSerial_IntClock__PM_ACT_MSK EQU 0x02
debugSerial_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
debugSerial_IntClock__PM_STBY_MSK EQU 0x02

; deltTime
deltTime__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
deltTime__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
deltTime__INTC_MASK EQU 0x04
deltTime__INTC_NUMBER EQU 2
deltTime__INTC_PRIOR_NUM EQU 7
deltTime__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
deltTime__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
deltTime__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; deltaTimer
deltaTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
deltaTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
<<<<<<< HEAD
deltaTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
deltaTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
=======
deltaTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
deltaTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
deltaTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
deltaTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
deltaTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
deltaTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
deltaTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
<<<<<<< HEAD
deltaTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
deltaTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
deltaTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
deltaTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
deltaTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
deltaTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
deltaTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
deltaTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
deltaTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
deltaTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
deltaTimer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
deltaTimer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
deltaTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
deltaTimer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
deltaTimer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
deltaTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
deltaTimer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
deltaTimer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
deltaTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
deltaTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
deltaTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
deltaTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
deltaTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
deltaTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
deltaTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
deltaTimer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
deltaTimer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
deltaTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
deltaTimer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
deltaTimer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
deltaTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
deltaTimer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
deltaTimer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
deltaTimer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
deltaTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
deltaTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
deltaTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
deltaTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
deltaTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
deltaTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
deltaTimer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB10_A0
deltaTimer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB10_A1
deltaTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
deltaTimer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB10_D0
deltaTimer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB10_D1
deltaTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
deltaTimer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB10_F0
deltaTimer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB10_F1
deltaTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
deltaTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
deltaTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
deltaTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
deltaTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
deltaTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
deltaTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
deltaTimer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB11_A0
deltaTimer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB11_A1
deltaTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
deltaTimer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB11_D0
deltaTimer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB11_D1
deltaTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
deltaTimer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB11_F0
deltaTimer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB11_F1
=======
deltaTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
deltaTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
deltaTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
deltaTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
deltaTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
deltaTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
deltaTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
deltaTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
deltaTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
deltaTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
deltaTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
deltaTimer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
deltaTimer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
deltaTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
deltaTimer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
deltaTimer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
deltaTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
deltaTimer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
deltaTimer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
deltaTimer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
deltaTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
deltaTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
deltaTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
deltaTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
deltaTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
deltaTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
deltaTimer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
deltaTimer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
deltaTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
deltaTimer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
deltaTimer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
deltaTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
deltaTimer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
deltaTimer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
deltaTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
deltaTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
deltaTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
deltaTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
deltaTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
deltaTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
deltaTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
deltaTimer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB04_A0
deltaTimer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB04_A1
deltaTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
deltaTimer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB04_D0
deltaTimer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB04_D1
deltaTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
deltaTimer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB04_F0
deltaTimer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB04_F1
deltaTimer_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
deltaTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
deltaTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
deltaTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
deltaTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
deltaTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
deltaTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
deltaTimer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB05_A0
deltaTimer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB05_A1
deltaTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
deltaTimer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB05_D0
deltaTimer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB05_D1
deltaTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
deltaTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
deltaTimer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB05_F0
deltaTimer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB05_F1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

; gpsSerial_BUART
gpsSerial_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
gpsSerial_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
gpsSerial_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
gpsSerial_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
gpsSerial_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
gpsSerial_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
gpsSerial_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
gpsSerial_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
gpsSerial_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
gpsSerial_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
gpsSerial_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
gpsSerial_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
gpsSerial_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
gpsSerial_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
gpsSerial_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
gpsSerial_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
gpsSerial_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
gpsSerial_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
gpsSerial_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
gpsSerial_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
gpsSerial_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
gpsSerial_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
gpsSerial_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
gpsSerial_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
gpsSerial_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
gpsSerial_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
gpsSerial_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
gpsSerial_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
gpsSerial_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
gpsSerial_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
gpsSerial_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
gpsSerial_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
gpsSerial_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
gpsSerial_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
gpsSerial_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB01_A0
gpsSerial_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB01_A1
gpsSerial_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
gpsSerial_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB01_D0
gpsSerial_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB01_D1
gpsSerial_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
gpsSerial_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
gpsSerial_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB01_F0
gpsSerial_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB01_F1
gpsSerial_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
gpsSerial_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
gpsSerial_BUART_sRX_RxSts__3__MASK EQU 0x08
gpsSerial_BUART_sRX_RxSts__3__POS EQU 3
gpsSerial_BUART_sRX_RxSts__4__MASK EQU 0x10
gpsSerial_BUART_sRX_RxSts__4__POS EQU 4
gpsSerial_BUART_sRX_RxSts__5__MASK EQU 0x20
gpsSerial_BUART_sRX_RxSts__5__POS EQU 5
gpsSerial_BUART_sRX_RxSts__MASK EQU 0x38
gpsSerial_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
gpsSerial_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
gpsSerial_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB03_A0
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB03_A1
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB03_D0
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB03_D1
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB03_F0
gpsSerial_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB03_F1
gpsSerial_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
gpsSerial_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
gpsSerial_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
gpsSerial_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
gpsSerial_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
gpsSerial_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
gpsSerial_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
gpsSerial_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
gpsSerial_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
gpsSerial_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
gpsSerial_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
gpsSerial_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
gpsSerial_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
gpsSerial_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
gpsSerial_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
gpsSerial_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
gpsSerial_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
gpsSerial_BUART_sTX_TxSts__0__MASK EQU 0x01
gpsSerial_BUART_sTX_TxSts__0__POS EQU 0
gpsSerial_BUART_sTX_TxSts__1__MASK EQU 0x02
gpsSerial_BUART_sTX_TxSts__1__POS EQU 1
gpsSerial_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
gpsSerial_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
gpsSerial_BUART_sTX_TxSts__2__MASK EQU 0x04
gpsSerial_BUART_sTX_TxSts__2__POS EQU 2
gpsSerial_BUART_sTX_TxSts__3__MASK EQU 0x08
gpsSerial_BUART_sTX_TxSts__3__POS EQU 3
gpsSerial_BUART_sTX_TxSts__MASK EQU 0x0F
gpsSerial_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
gpsSerial_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
gpsSerial_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB00_ST

; gpsSerial_IntClock
gpsSerial_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
gpsSerial_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
gpsSerial_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
gpsSerial_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
gpsSerial_IntClock__INDEX EQU 0x02
gpsSerial_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
gpsSerial_IntClock__PM_ACT_MSK EQU 0x04
gpsSerial_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
gpsSerial_IntClock__PM_STBY_MSK EQU 0x04

<<<<<<< HEAD
; gpsSerial_RXInternalInterrupt
gpsSerial_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
gpsSerial_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
gpsSerial_RXInternalInterrupt__INTC_MASK EQU 0x01
gpsSerial_RXInternalInterrupt__INTC_NUMBER EQU 0
gpsSerial_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
gpsSerial_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
gpsSerial_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
gpsSerial_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; gpsSerial_TXInternalInterrupt
gpsSerial_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
gpsSerial_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
gpsSerial_TXInternalInterrupt__INTC_MASK EQU 0x02
gpsSerial_TXInternalInterrupt__INTC_NUMBER EQU 1
gpsSerial_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
gpsSerial_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
gpsSerial_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
gpsSerial_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

=======
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
; left_arm_led
left_arm_led__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
left_arm_led__0__MASK EQU 0x80
left_arm_led__0__PC EQU CYREG_PRT2_PC7
left_arm_led__0__PORT EQU 2
left_arm_led__0__SHIFT EQU 7
left_arm_led__AG EQU CYREG_PRT2_AG
left_arm_led__AMUX EQU CYREG_PRT2_AMUX
left_arm_led__BIE EQU CYREG_PRT2_BIE
left_arm_led__BIT_MASK EQU CYREG_PRT2_BIT_MASK
left_arm_led__BYP EQU CYREG_PRT2_BYP
left_arm_led__CTL EQU CYREG_PRT2_CTL
left_arm_led__DM0 EQU CYREG_PRT2_DM0
left_arm_led__DM1 EQU CYREG_PRT2_DM1
left_arm_led__DM2 EQU CYREG_PRT2_DM2
left_arm_led__DR EQU CYREG_PRT2_DR
left_arm_led__INP_DIS EQU CYREG_PRT2_INP_DIS
left_arm_led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
left_arm_led__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
left_arm_led__LCD_EN EQU CYREG_PRT2_LCD_EN
left_arm_led__MASK EQU 0x80
left_arm_led__PORT EQU 2
left_arm_led__PRT EQU CYREG_PRT2_PRT
left_arm_led__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
left_arm_led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
left_arm_led__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
left_arm_led__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
left_arm_led__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
left_arm_led__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
left_arm_led__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
left_arm_led__PS EQU CYREG_PRT2_PS
left_arm_led__SHIFT EQU 7
left_arm_led__SLW EQU CYREG_PRT2_SLW

; right_arm_led
right_arm_led__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
right_arm_led__0__MASK EQU 0x40
right_arm_led__0__PC EQU CYREG_PRT2_PC6
right_arm_led__0__PORT EQU 2
right_arm_led__0__SHIFT EQU 6
right_arm_led__AG EQU CYREG_PRT2_AG
right_arm_led__AMUX EQU CYREG_PRT2_AMUX
right_arm_led__BIE EQU CYREG_PRT2_BIE
right_arm_led__BIT_MASK EQU CYREG_PRT2_BIT_MASK
right_arm_led__BYP EQU CYREG_PRT2_BYP
right_arm_led__CTL EQU CYREG_PRT2_CTL
right_arm_led__DM0 EQU CYREG_PRT2_DM0
right_arm_led__DM1 EQU CYREG_PRT2_DM1
right_arm_led__DM2 EQU CYREG_PRT2_DM2
right_arm_led__DR EQU CYREG_PRT2_DR
right_arm_led__INP_DIS EQU CYREG_PRT2_INP_DIS
right_arm_led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
right_arm_led__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
right_arm_led__LCD_EN EQU CYREG_PRT2_LCD_EN
right_arm_led__MASK EQU 0x40
right_arm_led__PORT EQU 2
right_arm_led__PRT EQU CYREG_PRT2_PRT
right_arm_led__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
right_arm_led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
right_arm_led__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
right_arm_led__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
right_arm_led__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
right_arm_led__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
right_arm_led__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
right_arm_led__PS EQU CYREG_PRT2_PS
right_arm_led__SHIFT EQU 6
right_arm_led__SLW EQU CYREG_PRT2_SLW

; to_debug_rx
to_debug_rx__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
to_debug_rx__0__MASK EQU 0x02
to_debug_rx__0__PC EQU CYREG_IO_PC_PRT15_PC1
to_debug_rx__0__PORT EQU 15
to_debug_rx__0__SHIFT EQU 1
to_debug_rx__AG EQU CYREG_PRT15_AG
to_debug_rx__AMUX EQU CYREG_PRT15_AMUX
to_debug_rx__BIE EQU CYREG_PRT15_BIE
to_debug_rx__BIT_MASK EQU CYREG_PRT15_BIT_MASK
to_debug_rx__BYP EQU CYREG_PRT15_BYP
to_debug_rx__CTL EQU CYREG_PRT15_CTL
to_debug_rx__DM0 EQU CYREG_PRT15_DM0
to_debug_rx__DM1 EQU CYREG_PRT15_DM1
to_debug_rx__DM2 EQU CYREG_PRT15_DM2
to_debug_rx__DR EQU CYREG_PRT15_DR
to_debug_rx__INP_DIS EQU CYREG_PRT15_INP_DIS
to_debug_rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
to_debug_rx__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
to_debug_rx__LCD_EN EQU CYREG_PRT15_LCD_EN
to_debug_rx__MASK EQU 0x02
to_debug_rx__PORT EQU 15
to_debug_rx__PRT EQU CYREG_PRT15_PRT
to_debug_rx__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
to_debug_rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
to_debug_rx__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
to_debug_rx__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
to_debug_rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
to_debug_rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
to_debug_rx__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
to_debug_rx__PS EQU CYREG_PRT15_PS
to_debug_rx__SHIFT EQU 1
to_debug_rx__SLW EQU CYREG_PRT15_SLW

; to_debug_tx
to_debug_tx__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
to_debug_tx__0__MASK EQU 0x01
to_debug_tx__0__PC EQU CYREG_IO_PC_PRT15_PC0
to_debug_tx__0__PORT EQU 15
to_debug_tx__0__SHIFT EQU 0
to_debug_tx__AG EQU CYREG_PRT15_AG
to_debug_tx__AMUX EQU CYREG_PRT15_AMUX
to_debug_tx__BIE EQU CYREG_PRT15_BIE
to_debug_tx__BIT_MASK EQU CYREG_PRT15_BIT_MASK
to_debug_tx__BYP EQU CYREG_PRT15_BYP
to_debug_tx__CTL EQU CYREG_PRT15_CTL
to_debug_tx__DM0 EQU CYREG_PRT15_DM0
to_debug_tx__DM1 EQU CYREG_PRT15_DM1
to_debug_tx__DM2 EQU CYREG_PRT15_DM2
to_debug_tx__DR EQU CYREG_PRT15_DR
to_debug_tx__INP_DIS EQU CYREG_PRT15_INP_DIS
to_debug_tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
to_debug_tx__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
to_debug_tx__LCD_EN EQU CYREG_PRT15_LCD_EN
to_debug_tx__MASK EQU 0x01
to_debug_tx__PORT EQU 15
to_debug_tx__PRT EQU CYREG_PRT15_PRT
to_debug_tx__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
to_debug_tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
to_debug_tx__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
to_debug_tx__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
to_debug_tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
to_debug_tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
to_debug_tx__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
to_debug_tx__PS EQU CYREG_PRT15_PS
to_debug_tx__SHIFT EQU 0
to_debug_tx__SLW EQU CYREG_PRT15_SLW

; to_gps_rx
to_gps_rx__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
to_gps_rx__0__MASK EQU 0x04
to_gps_rx__0__PC EQU CYREG_PRT0_PC2
to_gps_rx__0__PORT EQU 0
to_gps_rx__0__SHIFT EQU 2
to_gps_rx__AG EQU CYREG_PRT0_AG
to_gps_rx__AMUX EQU CYREG_PRT0_AMUX
to_gps_rx__BIE EQU CYREG_PRT0_BIE
to_gps_rx__BIT_MASK EQU CYREG_PRT0_BIT_MASK
to_gps_rx__BYP EQU CYREG_PRT0_BYP
to_gps_rx__CTL EQU CYREG_PRT0_CTL
to_gps_rx__DM0 EQU CYREG_PRT0_DM0
to_gps_rx__DM1 EQU CYREG_PRT0_DM1
to_gps_rx__DM2 EQU CYREG_PRT0_DM2
to_gps_rx__DR EQU CYREG_PRT0_DR
to_gps_rx__INP_DIS EQU CYREG_PRT0_INP_DIS
to_gps_rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
to_gps_rx__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
to_gps_rx__LCD_EN EQU CYREG_PRT0_LCD_EN
to_gps_rx__MASK EQU 0x04
to_gps_rx__PORT EQU 0
to_gps_rx__PRT EQU CYREG_PRT0_PRT
to_gps_rx__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
to_gps_rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
to_gps_rx__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
to_gps_rx__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
to_gps_rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
to_gps_rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
to_gps_rx__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
to_gps_rx__PS EQU CYREG_PRT0_PS
to_gps_rx__SHIFT EQU 2
to_gps_rx__SLW EQU CYREG_PRT0_SLW

; to_gps_tx
to_gps_tx__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
to_gps_tx__0__MASK EQU 0x08
to_gps_tx__0__PC EQU CYREG_PRT0_PC3
to_gps_tx__0__PORT EQU 0
to_gps_tx__0__SHIFT EQU 3
to_gps_tx__AG EQU CYREG_PRT0_AG
to_gps_tx__AMUX EQU CYREG_PRT0_AMUX
to_gps_tx__BIE EQU CYREG_PRT0_BIE
to_gps_tx__BIT_MASK EQU CYREG_PRT0_BIT_MASK
to_gps_tx__BYP EQU CYREG_PRT0_BYP
to_gps_tx__CTL EQU CYREG_PRT0_CTL
to_gps_tx__DM0 EQU CYREG_PRT0_DM0
to_gps_tx__DM1 EQU CYREG_PRT0_DM1
to_gps_tx__DM2 EQU CYREG_PRT0_DM2
to_gps_tx__DR EQU CYREG_PRT0_DR
to_gps_tx__INP_DIS EQU CYREG_PRT0_INP_DIS
to_gps_tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
to_gps_tx__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
to_gps_tx__LCD_EN EQU CYREG_PRT0_LCD_EN
to_gps_tx__MASK EQU 0x08
to_gps_tx__PORT EQU 0
to_gps_tx__PRT EQU CYREG_PRT0_PRT
to_gps_tx__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
to_gps_tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
to_gps_tx__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
to_gps_tx__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
to_gps_tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
to_gps_tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
to_gps_tx__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
to_gps_tx__PS EQU CYREG_PRT0_PS
to_gps_tx__SHIFT EQU 3
to_gps_tx__SLW EQU CYREG_PRT0_SLW

; to_xbee_rx
to_xbee_rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
to_xbee_rx__0__MASK EQU 0x80
to_xbee_rx__0__PC EQU CYREG_PRT12_PC7
to_xbee_rx__0__PORT EQU 12
to_xbee_rx__0__SHIFT EQU 7
to_xbee_rx__AG EQU CYREG_PRT12_AG
to_xbee_rx__BIE EQU CYREG_PRT12_BIE
to_xbee_rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
to_xbee_rx__BYP EQU CYREG_PRT12_BYP
to_xbee_rx__DM0 EQU CYREG_PRT12_DM0
to_xbee_rx__DM1 EQU CYREG_PRT12_DM1
to_xbee_rx__DM2 EQU CYREG_PRT12_DM2
to_xbee_rx__DR EQU CYREG_PRT12_DR
to_xbee_rx__INP_DIS EQU CYREG_PRT12_INP_DIS
to_xbee_rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
to_xbee_rx__MASK EQU 0x80
to_xbee_rx__PORT EQU 12
to_xbee_rx__PRT EQU CYREG_PRT12_PRT
to_xbee_rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
to_xbee_rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
to_xbee_rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
to_xbee_rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
to_xbee_rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
to_xbee_rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
to_xbee_rx__PS EQU CYREG_PRT12_PS
to_xbee_rx__SHIFT EQU 7
to_xbee_rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
to_xbee_rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
to_xbee_rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
to_xbee_rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
to_xbee_rx__SLW EQU CYREG_PRT12_SLW

; to_xbee_tx
to_xbee_tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
to_xbee_tx__0__MASK EQU 0x40
to_xbee_tx__0__PC EQU CYREG_PRT12_PC6
to_xbee_tx__0__PORT EQU 12
to_xbee_tx__0__SHIFT EQU 6
to_xbee_tx__AG EQU CYREG_PRT12_AG
to_xbee_tx__BIE EQU CYREG_PRT12_BIE
to_xbee_tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
to_xbee_tx__BYP EQU CYREG_PRT12_BYP
to_xbee_tx__DM0 EQU CYREG_PRT12_DM0
to_xbee_tx__DM1 EQU CYREG_PRT12_DM1
to_xbee_tx__DM2 EQU CYREG_PRT12_DM2
to_xbee_tx__DR EQU CYREG_PRT12_DR
to_xbee_tx__INP_DIS EQU CYREG_PRT12_INP_DIS
to_xbee_tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
to_xbee_tx__MASK EQU 0x40
to_xbee_tx__PORT EQU 12
to_xbee_tx__PRT EQU CYREG_PRT12_PRT
to_xbee_tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
to_xbee_tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
to_xbee_tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
to_xbee_tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
to_xbee_tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
to_xbee_tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
to_xbee_tx__PS EQU CYREG_PRT12_PS
to_xbee_tx__SHIFT EQU 6
to_xbee_tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
to_xbee_tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
to_xbee_tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
to_xbee_tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
to_xbee_tx__SLW EQU CYREG_PRT12_SLW

; xbeeSerial_BUART
xbeeSerial_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
xbeeSerial_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
xbeeSerial_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
xbeeSerial_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
xbeeSerial_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
xbeeSerial_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
xbeeSerial_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
xbeeSerial_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
xbeeSerial_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
xbeeSerial_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
xbeeSerial_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
xbeeSerial_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
xbeeSerial_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
xbeeSerial_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
xbeeSerial_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
xbeeSerial_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
xbeeSerial_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
xbeeSerial_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
xbeeSerial_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
xbeeSerial_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
xbeeSerial_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
xbeeSerial_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
xbeeSerial_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
xbeeSerial_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
xbeeSerial_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
xbeeSerial_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
xbeeSerial_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
xbeeSerial_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
xbeeSerial_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
xbeeSerial_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
xbeeSerial_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
xbeeSerial_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
xbeeSerial_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
xbeeSerial_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
xbeeSerial_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
xbeeSerial_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
xbeeSerial_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
xbeeSerial_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
xbeeSerial_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
xbeeSerial_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
xbeeSerial_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
xbeeSerial_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
xbeeSerial_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
xbeeSerial_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
xbeeSerial_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
xbeeSerial_BUART_sRX_RxSts__3__MASK EQU 0x08
xbeeSerial_BUART_sRX_RxSts__3__POS EQU 3
xbeeSerial_BUART_sRX_RxSts__4__MASK EQU 0x10
xbeeSerial_BUART_sRX_RxSts__4__POS EQU 4
xbeeSerial_BUART_sRX_RxSts__5__MASK EQU 0x20
xbeeSerial_BUART_sRX_RxSts__5__POS EQU 5
xbeeSerial_BUART_sRX_RxSts__MASK EQU 0x38
xbeeSerial_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
xbeeSerial_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
xbeeSerial_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
xbeeSerial_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
xbeeSerial_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
xbeeSerial_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
xbeeSerial_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
xbeeSerial_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
xbeeSerial_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
xbeeSerial_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
xbeeSerial_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
xbeeSerial_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
xbeeSerial_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
xbeeSerial_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
xbeeSerial_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
xbeeSerial_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
xbeeSerial_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
xbeeSerial_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
xbeeSerial_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
xbeeSerial_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
xbeeSerial_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
xbeeSerial_BUART_sTX_TxSts__0__MASK EQU 0x01
xbeeSerial_BUART_sTX_TxSts__0__POS EQU 0
xbeeSerial_BUART_sTX_TxSts__1__MASK EQU 0x02
xbeeSerial_BUART_sTX_TxSts__1__POS EQU 1
xbeeSerial_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
xbeeSerial_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
xbeeSerial_BUART_sTX_TxSts__2__MASK EQU 0x04
xbeeSerial_BUART_sTX_TxSts__2__POS EQU 2
xbeeSerial_BUART_sTX_TxSts__3__MASK EQU 0x08
xbeeSerial_BUART_sTX_TxSts__3__POS EQU 3
xbeeSerial_BUART_sTX_TxSts__MASK EQU 0x0F
xbeeSerial_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
xbeeSerial_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
xbeeSerial_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST

; xbeeSerial_IntClock
xbeeSerial_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
xbeeSerial_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
xbeeSerial_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
xbeeSerial_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
xbeeSerial_IntClock__INDEX EQU 0x00
xbeeSerial_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
xbeeSerial_IntClock__PM_ACT_MSK EQU 0x01
xbeeSerial_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
xbeeSerial_IntClock__PM_STBY_MSK EQU 0x01

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
