/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [6:0] _01_;
  reg [7:0] _02_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [42:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [11:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [3:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z ^ celloutsig_0_1z;
  assign celloutsig_0_47z = celloutsig_0_15z[4] ^ celloutsig_0_24z[25];
  assign celloutsig_1_2z = celloutsig_1_1z[7] ^ in_data[166];
  assign celloutsig_1_4z = in_data[111] ^ celloutsig_1_2z;
  assign celloutsig_1_12z = celloutsig_1_8z ^ celloutsig_1_5z[1];
  assign celloutsig_1_17z = celloutsig_1_8z ^ celloutsig_1_13z;
  assign celloutsig_0_13z = celloutsig_0_12z ^ celloutsig_0_21z;
  assign celloutsig_0_27z = celloutsig_0_4z ^ celloutsig_0_11z[0];
  assign celloutsig_0_32z = celloutsig_0_13z ^ celloutsig_0_9z;
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z } + in_data[143:121];
  assign celloutsig_0_11z = { in_data[89:86], celloutsig_0_4z, celloutsig_0_8z } + in_data[56:51];
  assign celloutsig_0_15z[4:1] = { celloutsig_0_11z[5:3], celloutsig_0_9z } + { celloutsig_0_11z[5:3], celloutsig_0_13z };
  assign celloutsig_0_25z = { celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_21z } + { celloutsig_0_10z[5:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_4z };
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_24z[32:28], celloutsig_0_21z, celloutsig_0_14z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 7'h00;
    else _01_ <= celloutsig_1_1z[10:4];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 8'h00;
    else _02_ <= { celloutsig_0_25z[3:0], celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_27z };
  assign celloutsig_0_35z = { celloutsig_0_6z, celloutsig_0_23z, 1'h0, celloutsig_0_27z } === _02_[4:1];
  assign celloutsig_1_10z = { celloutsig_1_1z[2:0], celloutsig_1_1z } === { in_data[121:112], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_4z } === { _01_[1], celloutsig_1_10z };
  assign celloutsig_0_23z = in_data[64:60] === celloutsig_0_10z[5:1];
  assign celloutsig_0_26z = { celloutsig_0_24z[30:2], celloutsig_0_4z, celloutsig_0_21z } === { in_data[83:63], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_42z = ! { celloutsig_0_3z, celloutsig_0_32z, celloutsig_0_41z, celloutsig_0_15z[4], celloutsig_0_35z, celloutsig_0_22z };
  assign celloutsig_0_6z = ! { in_data[13:11], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_8z = ! { in_data[89:88], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_9z = ! { in_data[89:83], celloutsig_0_8z };
  assign celloutsig_0_14z = ! { in_data[71:60], celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[35:33] || in_data[47:45];
  assign celloutsig_0_50z = { celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_47z, celloutsig_0_16z } || { celloutsig_0_25z[2:0], celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[34:18], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z } || { in_data[86:81], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_15z = { celloutsig_1_6z[13:1], celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_4z } || { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_1_8z = celloutsig_1_6z[16] & ~(celloutsig_1_0z);
  assign celloutsig_0_21z = celloutsig_0_0z & ~(celloutsig_0_4z);
  assign celloutsig_1_1z = in_data[150:139] * in_data[164:153];
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_4z } * celloutsig_1_1z[8:6];
  assign celloutsig_0_17z = { celloutsig_0_10z[4:0], celloutsig_0_7z } * in_data[65:60];
  assign celloutsig_0_4z = in_data[82:69] != { in_data[35:34], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, 1'h0, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, 1'h0, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_9z = { _01_[5:1], celloutsig_1_8z, celloutsig_1_4z } != celloutsig_1_1z[10:4];
  assign celloutsig_1_14z = { in_data[149:128], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_9z } != { celloutsig_1_6z[19:5], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_6z[8], celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_17z } != { _01_[2:1], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_12z = in_data[78:73] != { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z, 1'h0 };
  assign celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_21z } != { celloutsig_0_11z[2:0], celloutsig_0_10z };
  assign celloutsig_0_22z = { celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_19z } != { celloutsig_0_17z[2:0], celloutsig_0_14z };
  assign celloutsig_1_11z = - { _01_[5:1], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_24z = - { in_data[83:70], celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_20z, 1'h0, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_15z[4:1], celloutsig_0_12z, 1'h0, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[131] & in_data[164];
  assign celloutsig_0_20z = celloutsig_0_6z & celloutsig_0_16z;
  assign celloutsig_0_41z = | { celloutsig_0_23z, celloutsig_0_4z };
  assign celloutsig_0_71z = | { celloutsig_0_60z[3:1], celloutsig_0_16z };
  assign celloutsig_0_39z = ^ { celloutsig_0_38z[0], celloutsig_0_20z, celloutsig_0_16z };
  assign celloutsig_0_72z = ^ { celloutsig_0_24z[32:21], celloutsig_0_39z, _00_ };
  assign celloutsig_1_7z = ^ in_data[156:130];
  assign celloutsig_0_19z = ^ { celloutsig_0_11z[4:1], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_60z = { celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_42z, celloutsig_0_35z } >> { celloutsig_0_3z, celloutsig_0_35z, celloutsig_0_22z, celloutsig_0_50z };
  assign celloutsig_1_5z = _01_[6:4] >> celloutsig_1_1z[10:8];
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_7z } >> { in_data[86:83], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_38z = in_data[55:44] - { celloutsig_0_25z[4:0], celloutsig_0_32z, celloutsig_0_35z, celloutsig_0_15z[4:1], celloutsig_0_12z };
  assign celloutsig_0_1z = ~((in_data[81] & in_data[70]) | celloutsig_0_0z);
  assign celloutsig_0_15z[0] = celloutsig_0_12z;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
