<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>T.H.-Y. Meng | Genetic Logic Lab</title><link>/author/t.h.-y.-meng/</link><atom:link href="/author/t.h.-y.-meng/index.xml" rel="self" type="application/rss+xml"/><description>T.H.-Y. Meng</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Tue, 01 Jun 1999 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>T.H.-Y. Meng</title><link>/author/t.h.-y.-meng/</link></image><item><title>POSET timing and its application to the synthesis and verification of gate-level timed circuits</title><link>/publication/myers-poset-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/myers-poset-1999/</guid><description/></item><item><title>Technology mapping of timed circuits</title><link>/publication/myers-technology-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>/publication/myers-technology-1995/</guid><description/></item><item><title>Automatic synthesis of gate-level timed circuits with choice</title><link>/publication/myers-automatic-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>/publication/myers-automatic-1995/</guid><description/></item><item><title>Synthesis of timed asynchronous circuits</title><link>/publication/myers-synthesis-1993/</link><pubDate>Tue, 01 Jun 1993 00:00:00 +0000</pubDate><guid>/publication/myers-synthesis-1993/</guid><description/></item><item><title>Synthesis of timed asynchronous circuits</title><link>/publication/myers-synthesis-1992/</link><pubDate>Thu, 01 Oct 1992 00:00:00 +0000</pubDate><guid>/publication/myers-synthesis-1992/</guid><description/></item></channel></rss>