Timing Analyzer report for uk101_16K
Sun Apr 28 11:50:44 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'clk'
 19. Slow 1200mV 85C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'clk'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'clk'
 31. Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'clk'
 34. Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Recovery: 'clk'
 36. Slow 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Removal: 'clk'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'clk'
 47. Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Hold: 'clk'
 50. Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'clk'
 52. Fast 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Removal: 'clk'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uk101_16K                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.062   ; 25.6 MHz  ; 0.000 ; 19.531  ; 50.00      ; 125       ; 64          ;       ;        ;           ;            ; false    ; clk    ; PLL|altpll_component|auto_generated|pll1|inclk[0] ; { PLL|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; PLL|altpll_component|auto_generated|pll1|inclk[0] ; { PLL|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 31.57 MHz ; 31.57 MHz       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 80.3 MHz  ; 80.3 MHz        ; PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 156.4 MHz ; 156.4 MHz       ; clk                                             ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -10.570 ; -10.570       ;
; clk                                             ; -4.461  ; -8.883        ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 3.387   ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[1] ; -0.222 ; -0.432        ;
; clk                                             ; 0.452  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.687  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 17.388 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 17.865 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.897 ; 0.000         ;
; clk                                             ; 1.131 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk                                             ; 9.594   ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 19.249  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 499.589 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                             ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -10.570 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -3.054     ; 7.769      ;
; -10.476 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -3.054     ; 7.675      ;
; -10.433 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -3.054     ; 7.632      ;
; -10.426 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -3.054     ; 7.625      ;
; -10.286 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -3.052     ; 7.487      ;
; -10.108 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -3.052     ; 7.309      ;
; -6.989  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -3.052     ; 4.190      ;
; -6.661  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -3.052     ; 3.862      ;
; 26.608  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.056     ; 12.399     ;
; 26.921  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.056     ; 12.086     ;
; 27.275  ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.054     ; 11.734     ;
; 27.613  ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.054     ; 11.396     ;
; 28.022  ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.054     ; 10.987     ;
; 28.025  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.056     ; 10.982     ;
; 35.319  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.665      ;
; 35.319  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.665      ;
; 35.319  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.665      ;
; 35.319  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.665      ;
; 35.319  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.665      ;
; 35.319  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.665      ;
; 35.319  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.665      ;
; 35.319  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.665      ;
; 35.319  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.665      ;
; 35.319  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.665      ;
; 35.373  ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.611      ;
; 35.373  ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.611      ;
; 35.373  ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.611      ;
; 35.373  ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.611      ;
; 35.373  ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.611      ;
; 35.373  ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.611      ;
; 35.373  ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.611      ;
; 35.373  ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.611      ;
; 35.373  ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.611      ;
; 35.373  ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.611      ;
; 35.514  ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.470      ;
; 35.514  ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.470      ;
; 35.514  ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.470      ;
; 35.514  ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.470      ;
; 35.514  ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.470      ;
; 35.514  ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.470      ;
; 35.514  ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.470      ;
; 35.514  ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.470      ;
; 35.514  ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.470      ;
; 35.514  ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.470      ;
; 35.539  ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.445      ;
; 35.539  ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.445      ;
; 35.539  ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.445      ;
; 35.539  ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.445      ;
; 35.539  ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.445      ;
; 35.539  ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.445      ;
; 35.539  ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.445      ;
; 35.539  ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.445      ;
; 35.539  ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.445      ;
; 35.539  ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.445      ;
; 35.664  ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.320      ;
; 35.664  ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.320      ;
; 35.664  ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.320      ;
; 35.664  ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.320      ;
; 35.664  ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.320      ;
; 35.664  ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.320      ;
; 35.664  ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.320      ;
; 35.664  ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.320      ;
; 35.664  ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.320      ;
; 35.664  ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.320      ;
; 35.709  ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.275      ;
; 35.709  ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.275      ;
; 35.709  ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.275      ;
; 35.709  ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.275      ;
; 35.709  ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.275      ;
; 35.709  ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.275      ;
; 35.709  ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.275      ;
; 35.709  ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.275      ;
; 35.709  ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.275      ;
; 35.709  ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.275      ;
; 35.718  ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.266      ;
; 35.718  ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.266      ;
; 35.718  ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.266      ;
; 35.718  ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.266      ;
; 35.718  ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.266      ;
; 35.718  ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.266      ;
; 35.718  ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.266      ;
; 35.718  ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.266      ;
; 35.718  ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.266      ;
; 35.718  ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.079     ; 3.266      ;
; 35.906  ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.080     ; 3.077      ;
; 35.939  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 3.043      ;
; 35.939  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 3.043      ;
; 35.939  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 3.043      ;
; 35.939  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 3.043      ;
; 35.939  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 3.043      ;
; 35.939  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 3.043      ;
; 35.939  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 3.043      ;
; 35.939  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 3.043      ;
; 35.939  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 3.043      ;
; 35.939  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 3.043      ;
; 36.011  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.080     ; 2.972      ;
; 36.011  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.080     ; 2.972      ;
; 36.011  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.080     ; 2.972      ;
; 36.011  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.080     ; 2.972      ;
; 36.011  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.080     ; 2.972      ;
+---------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -4.461 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.604      ; 7.367      ;
; -4.422 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.602      ; 7.326      ;
; -4.419 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.602      ; 7.323      ;
; -4.403 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.602      ; 7.307      ;
; -4.389 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.604      ; 7.295      ;
; -4.371 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.600      ; 7.273      ;
; -4.368 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.602      ; 7.272      ;
; -4.326 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.604      ; 7.232      ;
; -4.310 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.604      ; 7.216      ;
; -4.288 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.604      ; 7.194      ;
; -4.281 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.602      ; 7.185      ;
; -4.266 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.602      ; 7.170      ;
; -4.262 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.600      ; 7.164      ;
; -4.192 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.602      ; 7.096      ;
; -4.171 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.602      ; 7.075      ;
; -4.170 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.602      ; 7.074      ;
; -4.155 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.604      ; 7.061      ;
; -4.107 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.600      ; 7.009      ;
; -4.048 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.602      ; 6.952      ;
; -4.023 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.600      ; 6.925      ;
; -4.022 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.600      ; 6.924      ;
; -4.015 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.602      ; 6.919      ;
; 7.875  ; T65:u1|DL[0]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.182      ; 14.228     ;
; 8.049  ; T65:u1|MCycle[0]                                  ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.181      ; 14.053     ;
; 8.059  ; T65:u1|MCycle[1]                                  ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.181      ; 14.043     ;
; 8.073  ; T65:u1|DL[1]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.182      ; 14.030     ;
; 8.080  ; T65:u1|DL[2]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.182      ; 14.023     ;
; 8.139  ; T65:u1|PC[0]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.182      ; 13.964     ;
; 8.154  ; T65:u1|MCycle[2]                                  ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.181      ; 13.948     ;
; 8.163  ; T65:u1|DL[4]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.182      ; 13.940     ;
; 8.181  ; T65:u1|PC[3]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.183      ; 13.923     ;
; 8.194  ; T65:u1|PC[4]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.183      ; 13.910     ;
; 8.195  ; T65:u1|DL[3]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.182      ; 13.908     ;
; 8.234  ; T65:u1|PC[1]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.182      ; 13.869     ;
; 8.273  ; T65:u1|PC[2]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.182      ; 13.830     ;
; 8.302  ; T65:u1|DL[6]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.182      ; 13.801     ;
; 8.326  ; T65:u1|PC[5]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.183      ; 13.778     ;
; 8.373  ; T65:u1|DL[5]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.182      ; 13.730     ;
; 8.396  ; T65:u1|IR[1]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.181      ; 13.706     ;
; 8.563  ; T65:u1|PC[6]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.182      ; 13.540     ;
; 8.596  ; T65:u1|IR[3]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.181      ; 13.506     ;
; 8.793  ; T65:u1|IR[2]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.181      ; 13.309     ;
; 8.946  ; T65:u1|DL[7]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.182      ; 13.157     ;
; 8.951  ; T65:u1|IR[0]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.181      ; 13.151     ;
; 8.970  ; T65:u1|PC[7]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.183      ; 13.134     ;
; 9.797  ; T65:u1|DL[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.600      ; 12.771     ;
; 9.814  ; T65:u1|DL[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.601      ; 12.755     ;
; 9.815  ; T65:u1|IR[4]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.184      ; 12.290     ;
; 9.903  ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.599      ; 12.664     ;
; 9.913  ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.599      ; 12.654     ;
; 9.920  ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.600      ; 12.648     ;
; 9.930  ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.600      ; 12.638     ;
; 9.960  ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.601      ; 12.609     ;
; 9.970  ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.601      ; 12.599     ;
; 9.995  ; T65:u1|DL[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.600      ; 12.573     ;
; 10.002 ; T65:u1|DL[2]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.600      ; 12.566     ;
; 10.009 ; T65:u1|MCycle[2]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.599      ; 12.558     ;
; 10.012 ; T65:u1|DL[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.601      ; 12.557     ;
; 10.019 ; T65:u1|DL[2]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.601      ; 12.550     ;
; 10.026 ; T65:u1|MCycle[2]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.600      ; 12.542     ;
; 10.033 ; T65:u1|DL[0]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.582      ; 12.517     ;
; 10.061 ; T65:u1|PC[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.600      ; 12.507     ;
; 10.078 ; T65:u1|PC[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.601      ; 12.491     ;
; 10.085 ; T65:u1|DL[4]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.600      ; 12.483     ;
; 10.102 ; T65:u1|DL[4]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.601      ; 12.467     ;
; 10.103 ; T65:u1|PC[3]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.601      ; 12.466     ;
; 10.116 ; T65:u1|PC[4]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.601      ; 12.453     ;
; 10.117 ; T65:u1|DL[3]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.600      ; 12.451     ;
; 10.120 ; T65:u1|PC[3]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.602      ; 12.450     ;
; 10.133 ; T65:u1|PC[4]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.602      ; 12.437     ;
; 10.134 ; T65:u1|DL[3]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.601      ; 12.435     ;
; 10.143 ; T65:u1|DL[0]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.584      ; 12.409     ;
; 10.156 ; T65:u1|PC[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.600      ; 12.412     ;
; 10.165 ; T65:u1|DL[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.602      ; 12.405     ;
; 10.173 ; T65:u1|PC[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.601      ; 12.396     ;
; 10.181 ; T65:u1|DL[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.602      ; 12.389     ;
; 10.191 ; T65:u1|DL[0]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.602      ; 12.379     ;
; 10.194 ; T65:u1|DL[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.583      ; 12.357     ;
; 10.194 ; T65:u1|MCycle[2]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.601      ; 12.375     ;
; 10.195 ; T65:u1|PC[2]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.600      ; 12.373     ;
; 10.196 ; T65:u1|MCycle[0]                                  ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.593      ; 12.365     ;
; 10.201 ; T65:u1|DL[0]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.584      ; 12.351     ;
; 10.201 ; T65:u1|DL[0]                                      ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.600      ; 12.367     ;
; 10.206 ; T65:u1|MCycle[1]                                  ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.593      ; 12.355     ;
; 10.207 ; T65:u1|DL[0]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.596      ; 12.357     ;
; 10.207 ; T65:u1|MCycle[0]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.581      ; 12.342     ;
; 10.209 ; T65:u1|DL[0]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.594      ; 12.353     ;
; 10.212 ; T65:u1|PC[2]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.601      ; 12.357     ;
; 10.217 ; T65:u1|MCycle[1]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.581      ; 12.332     ;
; 10.224 ; T65:u1|MCycle[0]                                  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.599      ; 12.343     ;
; 10.228 ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.611      ; 12.351     ;
; 10.230 ; T65:u1|DL[0]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.594      ; 12.332     ;
; 10.231 ; T65:u1|DL[1]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.582      ; 12.319     ;
; 10.234 ; T65:u1|MCycle[1]                                  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.599      ; 12.333     ;
; 10.238 ; T65:u1|DL[2]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.582      ; 12.312     ;
; 10.238 ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.611      ; 12.341     ;
; 10.248 ; T65:u1|DL[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.609      ; 12.329     ;
; 10.251 ; T65:u1|IR[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.599      ; 12.316     ;
; 10.266 ; T65:u1|MCycle[0]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.606      ; 12.308     ;
; 10.268 ; T65:u1|IR[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.600      ; 12.300     ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node       ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 3.387 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.128     ; 13.436     ;
; 3.658 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.110     ; 13.183     ;
; 3.823 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.110     ; 13.018     ;
; 3.860 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 12.989     ;
; 3.915 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.110     ; 12.926     ;
; 3.995 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.126     ; 12.830     ;
; 4.032 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.114     ; 12.805     ;
; 4.045 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 12.804     ;
; 4.225 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.111     ; 12.615     ;
; 4.228 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.122     ; 12.601     ;
; 4.250 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.104     ; 12.597     ;
; 4.271 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.122     ; 12.558     ;
; 4.316 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.109     ; 12.526     ;
; 4.368 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.128     ; 12.455     ;
; 4.407 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.114     ; 12.430     ;
; 4.427 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.128     ; 12.396     ;
; 4.434 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.125     ; 12.392     ;
; 4.494 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.125     ; 12.332     ;
; 4.506 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.110     ; 12.335     ;
; 4.512 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.126     ; 12.313     ;
; 4.522 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.128     ; 12.301     ;
; 4.532 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.109     ; 12.310     ;
; 4.545 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.114     ; 12.292     ;
; 4.575 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.115     ; 12.261     ;
; 4.594 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.107     ; 12.250     ;
; 4.600 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.116     ; 12.235     ;
; 4.601 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.110     ; 12.240     ;
; 4.607 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.111     ; 12.233     ;
; 4.622 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.105     ; 12.224     ;
; 4.660 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.128     ; 12.163     ;
; 4.702 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.110     ; 12.139     ;
; 4.708 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 12.141     ;
; 4.728 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.107     ; 12.116     ;
; 4.796 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.099     ; 12.056     ;
; 4.817 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.105     ; 12.029     ;
; 4.843 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.126     ; 11.982     ;
; 4.857 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.110     ; 11.984     ;
; 4.870 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.107     ; 11.974     ;
; 4.880 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.114     ; 11.957     ;
; 4.893 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 11.956     ;
; 4.930 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.099     ; 11.922     ;
; 4.931 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.123     ; 11.897     ;
; 4.938 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.126     ; 11.887     ;
; 4.949 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.110     ; 11.892     ;
; 4.962 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.107     ; 11.882     ;
; 4.968 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.111     ; 11.872     ;
; 4.981 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.099     ; 11.871     ;
; 5.007 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.129     ; 11.815     ;
; 5.016 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.110     ; 11.825     ;
; 5.039 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.126     ; 11.786     ;
; 5.065 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.123     ; 11.763     ;
; 5.098 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.104     ; 11.749     ;
; 5.102 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.111     ; 11.738     ;
; 5.112 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.115     ; 11.724     ;
; 5.115 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.099     ; 11.737     ;
; 5.119 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.122     ; 11.710     ;
; 5.186 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.101     ; 11.664     ;
; 5.193 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.104     ; 11.654     ;
; 5.199 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.105     ; 11.647     ;
; 5.207 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.119     ; 11.625     ;
; 5.209 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.122     ; 11.620     ;
; 5.214 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.122     ; 11.615     ;
; 5.268 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.122     ; 11.561     ;
; 5.275 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.119     ; 11.557     ;
; 5.294 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.104     ; 11.553     ;
; 5.315 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.122     ; 11.514     ;
; 5.320 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.101     ; 11.530     ;
; 5.335 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.119     ; 11.497     ;
; 5.341 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.119     ; 11.491     ;
; 5.350 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.109     ; 11.492     ;
; 5.360 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.126     ; 11.465     ;
; 5.363 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.106     ; 11.482     ;
; 5.364 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 11.485     ;
; 5.380 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.109     ; 11.462     ;
; 5.388 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.114     ; 11.449     ;
; 5.390 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.107     ; 11.454     ;
; 5.393 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.114     ; 11.444     ;
; 5.447 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.114     ; 11.390     ;
; 5.454 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.111     ; 11.386     ;
; 5.470 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.106     ; 11.375     ;
; 5.477 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.109     ; 11.365     ;
; 5.481 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.111     ; 11.359     ;
; 5.482 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.107     ; 11.362     ;
; 5.488 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.114     ; 11.349     ;
; 5.494 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.115     ; 11.342     ;
; 5.514 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.111     ; 11.326     ;
; 5.536 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.114     ; 11.301     ;
; 5.549 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 11.300     ;
; 5.578 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.109     ; 11.264     ;
; 5.589 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.114     ; 11.248     ;
; 5.603 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.105     ; 11.243     ;
; 5.608 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.104     ; 11.239     ;
; 5.615 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.111     ; 11.225     ;
; 5.662 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.105     ; 11.184     ;
; 5.669 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 11.180     ;
; 5.729 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 11.120     ;
; 5.757 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.105     ; 11.089     ;
; 5.771 ; UK101keyboard:u9|keys[6][4]                                                                                 ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.717     ; 11.463     ;
; 5.791 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.126     ; 11.034     ;
; 5.842 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.122     ; 10.987     ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.222 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.402      ; 1.492      ;
; -0.120 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.381      ; 1.573      ;
; -0.090 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.381      ; 1.603      ;
; 0.034  ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.402      ; 1.748      ;
; 0.069  ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.402      ; 1.783      ;
; 0.180  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.385      ; 1.877      ;
; 0.186  ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.381      ; 1.879      ;
; 0.257  ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.402      ; 1.971      ;
; 0.265  ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.402      ; 1.979      ;
; 0.327  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.305      ; 1.944      ;
; 0.333  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.388      ; 2.033      ;
; 0.333  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.388      ; 2.033      ;
; 0.333  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.388      ; 2.033      ;
; 0.398  ; T65:u1|X[5]                        ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.573      ; 4.183      ;
; 0.452  ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; T65:u1|P[1]                        ; T65:u1|P[1]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; T65:u1|P[7]                        ; T65:u1|P[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; T65:u1|MCycle[2]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; T65:u1|RstCycle                    ; T65:u1|RstCycle                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; T65:u1|BAL[8]                      ; T65:u1|BAL[8]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[0]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.680  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[4]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.973      ;
; 0.685  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[6]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.978      ;
; 0.705  ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.998      ;
; 0.706  ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.999      ;
; 0.721  ; T65:u1|DL[2]                       ; T65:u1|PC[2]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.013      ;
; 0.796  ; T65:u1|P[4]                        ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.573      ; 4.581      ;
; 0.808  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.403      ; 2.523      ;
; 0.812  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.104      ;
; 0.815  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[2]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.108      ;
; 0.818  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.385      ; 2.515      ;
; 0.820  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[5]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.113      ;
; 0.823  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[3]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.116      ;
; 0.824  ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.577      ; 4.613      ;
; 0.839  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.131      ;
; 0.840  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.403      ; 2.555      ;
; 0.845  ; T65:u1|Write_Data_r[0]             ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.572      ; 4.629      ;
; 0.868  ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.160      ;
; 0.885  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.382      ; 2.579      ;
; 0.899  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.403      ; 2.614      ;
; 0.908  ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.201      ;
; 0.910  ; T65:u1|Write_Data_r[2]             ; kbRowSel[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.343      ; 5.253      ;
; 0.917  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.382      ; 2.611      ;
; 0.932  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[3]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.409      ; 2.653      ;
; 0.932  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[2]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.409      ; 2.653      ;
; 0.932  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.409      ; 2.653      ;
; 0.932  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[4]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.409      ; 2.653      ;
; 0.932  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[5]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.409      ; 2.653      ;
; 0.968  ; T65:u1|DL[5]                       ; T65:u1|PC[5]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.259      ;
; 0.976  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.382      ; 2.670      ;
; 0.980  ; T65:u1|DL[1]                       ; T65:u1|PC[1]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.272      ;
; 0.980  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.403      ; 2.695      ;
; 0.985  ; T65:u1|Y[7]                        ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.574      ; 4.771      ;
; 0.991  ; T65:u1|DL[3]                       ; T65:u1|PC[3]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.282      ;
; 0.993  ; T65:u1|X[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.573      ; 4.778      ;
; 0.995  ; T65:u1|DL[4]                       ; T65:u1|PC[4]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.286      ;
; 1.010  ; T65:u1|Y[5]                        ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.568      ; 4.790      ;
; 1.015  ; T65:u1|DL[0]                       ; T65:u1|PC[0]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.307      ;
; 1.034  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.684      ;
; 1.045  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.787      ;
; 1.046  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.788      ;
; 1.051  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.793      ;
; 1.052  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.794      ;
; 1.053  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.795      ;
; 1.054  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.796      ;
; 1.055  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.797      ;
; 1.056  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.798      ;
; 1.057  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.382      ; 2.751      ;
; 1.071  ; T65:u1|Y[7]                        ; kbRowSel[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.340      ; 5.411      ;
; 1.093  ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.577      ; 4.882      ;
; 1.096  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.838      ;
; 1.102  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.844      ;
; 1.104  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.846      ;
; 1.106  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.848      ;
; 1.110  ; T65:u1|ABC[7]                      ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.574      ; 4.896      ;
; 1.115  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.121  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.415      ;
; 1.164  ; T65:u1|BAH[0]                      ; T65:u1|BAH[0]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.457      ;
; 1.168  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.818      ;
; 1.186  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.928      ;
; 1.187  ; T65:u1|PC[15]                      ; T65:u1|PC[15]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.479      ;
; 1.192  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.934      ;
; 1.194  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.936      ;
; 1.196  ; T65:u1|X[7]                        ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.574      ; 4.982      ;
; 1.196  ; T65:u1|ABC[7]                      ; kbRowSel[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.340      ; 5.536      ;
; 1.196  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.430      ; 2.938      ;
; 1.198  ; T65:u1|S[7]                        ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.559      ; 4.969      ;
; 1.208  ; T65:u1|X[5]                        ; T65:u1|BusA_r[5]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.501      ;
; 1.208  ; T65:u1|PC[3]                       ; T65:u1|PC[3]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.500      ;
; 1.209  ; T65:u1|X[4]                        ; T65:u1|BusA_r[4]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.502      ;
; 1.212  ; T65:u1|ABC[5]                      ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.574      ; 4.998      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                      ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[4][5]                 ; UK101keyboard:u9|keys[4][5]                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; serialClkCount[1]                           ; serialClkCount[1]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.492 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in    ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.786      ;
; 0.498 ; bufferedUART:UART|rxState.stopBit           ; bufferedUART:UART|rxState.idle                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.511      ; 1.263      ;
; 0.502 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.511      ; 1.268      ;
; 0.508 ; bufferedUART:UART|rxState.idle              ; bufferedUART:UART|rxState.dataBit                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[5]                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.804      ;
; 0.514 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.511      ; 1.279      ;
; 0.515 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.809      ;
; 0.516 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.810      ;
; 0.516 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.810      ;
; 0.517 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.811      ;
; 0.526 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|rxBuffer~14                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.531 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.825      ;
; 0.532 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.825      ;
; 0.533 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.511      ; 1.298      ;
; 0.535 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxBuffer~15                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.828      ;
; 0.535 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxBuffer~17                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.828      ;
; 0.536 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.829      ;
; 0.536 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.829      ;
; 0.537 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.511      ; 1.302      ;
; 0.537 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxBuffer~20                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.830      ;
; 0.545 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.511      ; 1.310      ;
; 0.563 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.511      ; 1.328      ;
; 0.625 ; bufferedUART:UART|txState.stopBit           ; bufferedUART:UART|txState.idle                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.918      ;
; 0.687 ; serialClkCount[15]                          ; serialClkCount[15]                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.980      ;
; 0.697 ; bufferedUART:UART|rxInPointer[3]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.505      ; 1.456      ;
; 0.697 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.991      ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.687 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.980      ;
; 0.769 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.771 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.063      ;
; 0.774 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.777 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.779 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.779 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.071      ;
; 0.780 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.072      ;
; 0.781 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.073      ;
; 0.782 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.782 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.783 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.075      ;
; 0.791 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.083      ;
; 0.796 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.821 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.113      ;
; 0.841 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.133      ;
; 0.859 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.152      ;
; 0.875 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.167      ;
; 0.942 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.235      ;
; 0.962 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.255      ;
; 0.983 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.275      ;
; 1.057 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.349      ;
; 1.063 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.355      ;
; 1.074 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.367      ;
; 1.107 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.116 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.126 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.132 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.134 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.142 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.143 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.144 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.436      ;
; 1.144 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.436      ;
; 1.151 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.152 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.152 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.444      ;
; 1.157 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.450      ;
; 1.159 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.451      ;
; 1.161 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.453      ;
; 1.166 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.459      ;
; 1.168 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.460      ;
; 1.175 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.467      ;
; 1.232 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.242 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.535      ;
; 1.247 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.256 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.263 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.556      ;
; 1.265 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.558      ;
; 1.272 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.565      ;
; 1.274 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.275 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.567      ;
; 1.282 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.283 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.284 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.576      ;
; 1.291 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.584      ;
; 1.292 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.584      ;
; 1.297 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.590      ;
; 1.299 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.591      ;
; 1.306 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.599      ;
; 1.308 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.600      ;
; 1.317 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.610      ;
; 1.323 ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.615      ;
; 1.338 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.630      ;
; 1.349 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.642      ;
; 1.387 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.680      ;
; 1.396 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.397 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.689      ;
; 1.403 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.696      ;
; 1.405 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.406 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.698      ;
; 1.406 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.406 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.698      ;
; 1.412 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.705      ;
; 1.413 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.706      ;
; 1.414 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.415 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.707      ;
; 1.416 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.709      ;
; 1.418 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.710      ;
; 1.422 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.715      ;
; 1.424 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.716      ;
; 1.427 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.719      ;
; 1.427 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.719      ;
; 1.431 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.724      ;
; 1.436 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.728      ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                           ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 17.388 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; clk          ; clk         ; 20.000       ; -0.075     ; 2.538      ;
; 17.388 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; clk          ; clk         ; 20.000       ; -0.075     ; 2.538      ;
; 17.388 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; clk          ; clk         ; 20.000       ; -0.075     ; 2.538      ;
; 17.388 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; clk          ; clk         ; 20.000       ; -0.075     ; 2.538      ;
; 17.388 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; clk          ; clk         ; 20.000       ; -0.075     ; 2.538      ;
; 17.388 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; clk          ; clk         ; 20.000       ; -0.075     ; 2.538      ;
; 17.426 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; clk          ; clk         ; 20.000       ; -0.052     ; 2.523      ;
; 17.426 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; clk          ; clk         ; 20.000       ; -0.052     ; 2.523      ;
; 17.426 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; clk          ; clk         ; 20.000       ; -0.052     ; 2.523      ;
; 17.526 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; clk          ; clk         ; 20.000       ; -0.076     ; 2.399      ;
; 17.526 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 2.399      ;
; 17.526 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; clk          ; clk         ; 20.000       ; -0.076     ; 2.399      ;
; 17.526 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; clk          ; clk         ; 20.000       ; -0.076     ; 2.399      ;
; 17.526 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; clk          ; clk         ; 20.000       ; -0.076     ; 2.399      ;
; 17.526 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; clk          ; clk         ; 20.000       ; -0.076     ; 2.399      ;
; 17.800 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; clk          ; clk         ; 20.000       ; -0.078     ; 2.123      ;
; 17.817 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.109      ;
; 17.817 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.109      ;
; 17.817 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.109      ;
; 17.817 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.109      ;
; 17.817 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; clk          ; clk         ; 20.000       ; -0.075     ; 2.109      ;
; 17.817 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; clk          ; clk         ; 20.000       ; -0.075     ; 2.109      ;
; 17.817 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; clk          ; clk         ; 20.000       ; -0.075     ; 2.109      ;
; 18.344 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; clk          ; clk         ; 20.000       ; -0.081     ; 1.576      ;
; 18.344 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; clk          ; clk         ; 20.000       ; -0.081     ; 1.576      ;
; 18.344 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; clk          ; clk         ; 20.000       ; -0.081     ; 1.576      ;
; 18.344 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; clk          ; clk         ; 20.000       ; -0.081     ; 1.576      ;
; 18.344 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; clk          ; clk         ; 20.000       ; -0.081     ; 1.576      ;
; 18.344 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; clk          ; clk         ; 20.000       ; -0.081     ; 1.576      ;
; 18.344 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; clk          ; clk         ; 20.000       ; -0.081     ; 1.576      ;
; 18.344 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; clk          ; clk         ; 20.000       ; -0.081     ; 1.576      ;
; 18.344 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; clk          ; clk         ; 20.000       ; -0.081     ; 1.576      ;
; 18.344 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 1.576      ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                    ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 17.865 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.749      ; 2.835      ;
; 17.865 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.749      ; 2.835      ;
; 17.865 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.749      ; 2.835      ;
; 17.865 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.749      ; 2.835      ;
; 17.865 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.749      ; 2.835      ;
; 17.865 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.749      ; 2.835      ;
; 17.884 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.723      ; 2.790      ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                    ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 0.897 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.409      ; 2.618      ;
; 0.938 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.436      ; 2.686      ;
; 0.938 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.436      ; 2.686      ;
; 0.938 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.436      ; 2.686      ;
; 0.938 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.436      ; 2.686      ;
; 0.938 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.436      ; 2.686      ;
; 0.938 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.436      ; 2.686      ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                           ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 1.131 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.424      ;
; 1.131 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.424      ;
; 1.131 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.424      ;
; 1.131 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.424      ;
; 1.131 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.424      ;
; 1.131 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.424      ;
; 1.131 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.424      ;
; 1.131 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.424      ;
; 1.131 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.424      ;
; 1.131 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.424      ;
; 1.705 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; clk          ; clk         ; 0.000        ; 0.087      ; 2.004      ;
; 1.705 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; clk          ; clk         ; 0.000        ; 0.087      ; 2.004      ;
; 1.705 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; clk          ; clk         ; 0.000        ; 0.087      ; 2.004      ;
; 1.705 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; clk          ; clk         ; 0.000        ; 0.087      ; 2.004      ;
; 1.705 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; clk          ; clk         ; 0.000        ; 0.087      ; 2.004      ;
; 1.705 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; clk          ; clk         ; 0.000        ; 0.087      ; 2.004      ;
; 1.705 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; clk          ; clk         ; 0.000        ; 0.087      ; 2.004      ;
; 1.729 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; clk          ; clk         ; 0.000        ; 0.084      ; 2.025      ;
; 1.979 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; clk          ; clk         ; 0.000        ; 0.086      ; 2.277      ;
; 1.979 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; clk          ; clk         ; 0.000        ; 0.086      ; 2.277      ;
; 1.979 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; clk          ; clk         ; 0.000        ; 0.086      ; 2.277      ;
; 1.979 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; clk          ; clk         ; 0.000        ; 0.086      ; 2.277      ;
; 1.979 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; clk          ; clk         ; 0.000        ; 0.086      ; 2.277      ;
; 1.979 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; clk          ; clk         ; 0.000        ; 0.086      ; 2.277      ;
; 2.081 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; clk          ; clk         ; 0.000        ; 0.111      ; 2.404      ;
; 2.081 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; clk          ; clk         ; 0.000        ; 0.111      ; 2.404      ;
; 2.081 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; clk          ; clk         ; 0.000        ; 0.111      ; 2.404      ;
; 2.118 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; clk          ; clk         ; 0.000        ; 0.087      ; 2.417      ;
; 2.118 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; clk          ; clk         ; 0.000        ; 0.087      ; 2.417      ;
; 2.118 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; clk          ; clk         ; 0.000        ; 0.087      ; 2.417      ;
; 2.118 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; clk          ; clk         ; 0.000        ; 0.087      ; 2.417      ;
; 2.118 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; clk          ; clk         ; 0.000        ; 0.087      ; 2.417      ;
; 2.118 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; clk          ; clk         ; 0.000        ; 0.087      ; 2.417      ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 33.21 MHz  ; 33.21 MHz       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 84.64 MHz  ; 84.64 MHz       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 169.84 MHz ; 169.84 MHz      ; clk                                             ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -9.792 ; -9.792        ;
; clk                                             ; -4.513 ; -8.966        ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 4.787  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[1] ; -0.351 ; -1.079        ;
; clk                                             ; 0.401  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.639  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 17.554 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 18.099 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.653 ; 0.000         ;
; clk                                             ; 1.035 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk                                             ; 9.595   ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 19.246  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 499.463 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -9.792 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.654     ; 7.392      ;
; -9.678 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.654     ; 7.278      ;
; -9.656 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.654     ; 7.256      ;
; -9.608 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.654     ; 7.208      ;
; -9.506 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.652     ; 7.108      ;
; -9.361 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.652     ; 6.963      ;
; -6.369 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.652     ; 3.971      ;
; -6.069 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.652     ; 3.671      ;
; 27.247 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.047     ; 11.770     ;
; 27.549 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.047     ; 11.468     ;
; 27.773 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.043     ; 11.248     ;
; 28.300 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.043     ; 10.721     ;
; 28.602 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.043     ; 10.419     ;
; 28.634 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.047     ; 10.383     ;
; 35.570 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.426      ;
; 35.570 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.426      ;
; 35.570 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.426      ;
; 35.570 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.426      ;
; 35.570 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.426      ;
; 35.570 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.426      ;
; 35.570 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.426      ;
; 35.570 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.426      ;
; 35.570 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.426      ;
; 35.570 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.426      ;
; 35.612 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.384      ;
; 35.612 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.384      ;
; 35.612 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.384      ;
; 35.612 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.384      ;
; 35.612 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.384      ;
; 35.612 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.384      ;
; 35.612 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.384      ;
; 35.612 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.384      ;
; 35.612 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.384      ;
; 35.612 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.384      ;
; 35.720 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.276      ;
; 35.720 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.276      ;
; 35.720 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.276      ;
; 35.720 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.276      ;
; 35.720 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.276      ;
; 35.720 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.276      ;
; 35.720 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.276      ;
; 35.720 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.276      ;
; 35.720 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.276      ;
; 35.720 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.276      ;
; 35.775 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.221      ;
; 35.775 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.221      ;
; 35.775 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.221      ;
; 35.775 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.221      ;
; 35.775 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.221      ;
; 35.775 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.221      ;
; 35.775 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.221      ;
; 35.775 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.221      ;
; 35.775 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.221      ;
; 35.775 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.221      ;
; 35.862 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.134      ;
; 35.862 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.134      ;
; 35.862 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.134      ;
; 35.862 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.134      ;
; 35.862 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.134      ;
; 35.862 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.134      ;
; 35.862 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.134      ;
; 35.862 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.134      ;
; 35.862 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.134      ;
; 35.862 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.134      ;
; 35.923 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.073      ;
; 35.923 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.073      ;
; 35.923 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.073      ;
; 35.923 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.073      ;
; 35.923 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.073      ;
; 35.923 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.073      ;
; 35.923 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.073      ;
; 35.923 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.073      ;
; 35.923 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.073      ;
; 35.923 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.073      ;
; 35.932 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.064      ;
; 35.932 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.064      ;
; 35.932 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.064      ;
; 35.932 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.064      ;
; 35.932 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.064      ;
; 35.932 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.064      ;
; 35.932 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.064      ;
; 35.932 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.064      ;
; 35.932 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.064      ;
; 35.932 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.068     ; 3.064      ;
; 36.068 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.924      ;
; 36.127 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.865      ;
; 36.127 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.865      ;
; 36.127 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.865      ;
; 36.127 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.865      ;
; 36.127 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.865      ;
; 36.127 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.865      ;
; 36.127 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.865      ;
; 36.127 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.865      ;
; 36.127 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.865      ;
; 36.127 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.865      ;
; 36.253 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.739      ;
; 36.253 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.739      ;
; 36.253 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.739      ;
; 36.253 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.739      ;
; 36.253 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 2.739      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -4.513 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.264      ; 7.070      ;
; -4.487 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.260      ; 7.040      ;
; -4.453 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.258      ; 7.004      ;
; -4.426 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.262      ; 6.981      ;
; -4.421 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.262      ; 6.976      ;
; -4.407 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.262      ; 6.962      ;
; -4.396 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.264      ; 6.953      ;
; -4.385 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.260      ; 6.938      ;
; -4.381 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.258      ; 6.932      ;
; -4.326 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.264      ; 6.883      ;
; -4.314 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.264      ; 6.871      ;
; -4.303 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.264      ; 6.860      ;
; -4.286 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.262      ; 6.841      ;
; -4.233 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.260      ; 6.786      ;
; -4.217 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.262      ; 6.772      ;
; -4.188 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.262      ; 6.743      ;
; -4.175 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.260      ; 6.728      ;
; -4.173 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.264      ; 6.730      ;
; -4.172 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.258      ; 6.723      ;
; -4.151 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.258      ; 6.702      ;
; -4.147 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.258      ; 6.698      ;
; -4.143 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.260      ; 6.696      ;
; 8.286  ; T65:u1|DL[0]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.887      ; 13.523     ;
; 8.412  ; T65:u1|MCycle[1]                                  ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.886      ; 13.396     ;
; 8.414  ; T65:u1|MCycle[0]                                  ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.886      ; 13.394     ;
; 8.474  ; T65:u1|DL[2]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.887      ; 13.335     ;
; 8.496  ; T65:u1|DL[1]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.887      ; 13.313     ;
; 8.516  ; T65:u1|MCycle[2]                                  ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.886      ; 13.292     ;
; 8.535  ; T65:u1|DL[4]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.887      ; 13.274     ;
; 8.551  ; T65:u1|PC[3]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.888      ; 13.259     ;
; 8.556  ; T65:u1|PC[0]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.887      ; 13.253     ;
; 8.571  ; T65:u1|DL[3]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.887      ; 13.238     ;
; 8.577  ; T65:u1|PC[4]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.888      ; 13.233     ;
; 8.657  ; T65:u1|DL[6]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.887      ; 13.152     ;
; 8.663  ; T65:u1|PC[1]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.887      ; 13.146     ;
; 8.669  ; T65:u1|PC[2]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.887      ; 13.140     ;
; 8.675  ; T65:u1|PC[5]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.888      ; 13.135     ;
; 8.750  ; T65:u1|DL[5]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.887      ; 13.059     ;
; 8.791  ; T65:u1|IR[1]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.886      ; 13.017     ;
; 8.920  ; T65:u1|PC[6]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.887      ; 12.889     ;
; 8.964  ; T65:u1|IR[3]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.886      ; 12.844     ;
; 9.128  ; T65:u1|IR[2]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.886      ; 12.680     ;
; 9.275  ; T65:u1|IR[0]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.886      ; 12.533     ;
; 9.290  ; T65:u1|DL[7]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.887      ; 12.519     ;
; 9.316  ; T65:u1|PC[7]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.888      ; 12.494     ;
; 10.014 ; T65:u1|DL[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.258      ; 12.203     ;
; 10.027 ; T65:u1|DL[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.259      ; 12.191     ;
; 10.105 ; T65:u1|IR[4]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.889      ; 11.706     ;
; 10.107 ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.257      ; 12.109     ;
; 10.109 ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.257      ; 12.107     ;
; 10.120 ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.258      ; 12.097     ;
; 10.122 ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.258      ; 12.095     ;
; 10.202 ; T65:u1|DL[2]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.258      ; 12.015     ;
; 10.211 ; T65:u1|MCycle[2]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.257      ; 12.005     ;
; 10.215 ; T65:u1|DL[2]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.259      ; 12.003     ;
; 10.224 ; T65:u1|DL[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.258      ; 11.993     ;
; 10.224 ; T65:u1|MCycle[2]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.258      ; 11.993     ;
; 10.237 ; T65:u1|DL[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.259      ; 11.981     ;
; 10.263 ; T65:u1|DL[4]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.258      ; 11.954     ;
; 10.274 ; T65:u1|DL[0]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.245      ; 11.930     ;
; 10.276 ; T65:u1|DL[4]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.259      ; 11.942     ;
; 10.278 ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.260      ; 11.941     ;
; 10.279 ; T65:u1|PC[3]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.259      ; 11.939     ;
; 10.284 ; T65:u1|PC[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.258      ; 11.933     ;
; 10.292 ; T65:u1|PC[3]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.260      ; 11.927     ;
; 10.292 ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.260      ; 11.927     ;
; 10.297 ; T65:u1|PC[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.259      ; 11.921     ;
; 10.299 ; T65:u1|DL[3]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.258      ; 11.918     ;
; 10.305 ; T65:u1|PC[4]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.259      ; 11.913     ;
; 10.312 ; T65:u1|DL[3]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.259      ; 11.906     ;
; 10.318 ; T65:u1|PC[4]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.260      ; 11.901     ;
; 10.356 ; T65:u1|DL[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.260      ; 11.863     ;
; 10.371 ; T65:u1|DL[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.261      ; 11.849     ;
; 10.391 ; T65:u1|PC[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.258      ; 11.826     ;
; 10.397 ; T65:u1|PC[2]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.258      ; 11.820     ;
; 10.400 ; T65:u1|MCycle[1]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.244      ; 11.803     ;
; 10.402 ; T65:u1|DL[0]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.261      ; 11.818     ;
; 10.402 ; T65:u1|MCycle[0]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.244      ; 11.801     ;
; 10.403 ; T65:u1|DL[0]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.245      ; 11.801     ;
; 10.404 ; T65:u1|PC[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.259      ; 11.814     ;
; 10.409 ; T65:u1|DL[0]                                      ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.259      ; 11.809     ;
; 10.410 ; T65:u1|PC[2]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.259      ; 11.808     ;
; 10.432 ; T65:u1|MCycle[2]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.260      ; 11.787     ;
; 10.444 ; T65:u1|DL[0]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.256      ; 11.771     ;
; 10.447 ; T65:u1|DL[0]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.256      ; 11.768     ;
; 10.449 ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.259      ; 11.769     ;
; 10.451 ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.259      ; 11.767     ;
; 10.456 ; T65:u1|DL[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.243      ; 11.746     ;
; 10.462 ; T65:u1|DL[2]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.245      ; 11.742     ;
; 10.463 ; T65:u1|DL[0]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.244      ; 11.740     ;
; 10.467 ; T65:u1|DL[0]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.254      ; 11.746     ;
; 10.479 ; T65:u1|DL[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.267      ; 11.747     ;
; 10.484 ; T65:u1|MCycle[1]                                  ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.251      ; 11.726     ;
; 10.484 ; T65:u1|DL[1]                                      ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.245      ; 11.720     ;
; 10.486 ; T65:u1|IR[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.257      ; 11.730     ;
; 10.486 ; T65:u1|MCycle[0]                                  ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.251      ; 11.724     ;
; 10.495 ; T65:u1|MCycle[1]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.260      ; 11.724     ;
; 10.497 ; T65:u1|MCycle[0]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.260      ; 11.722     ;
; 10.499 ; T65:u1|IR[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.258      ; 11.718     ;
; 10.502 ; T65:u1|MCycle[1]                                  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.258      ; 11.715     ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node       ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 4.787 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.720     ; 12.445     ;
; 4.903 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.707     ; 12.342     ;
; 5.054 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.700     ; 12.198     ;
; 5.166 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.703     ; 12.083     ;
; 5.210 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.700     ; 12.042     ;
; 5.216 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.708     ; 12.028     ;
; 5.218 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.717     ; 12.017     ;
; 5.259 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.707     ; 11.986     ;
; 5.348 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.708     ; 11.896     ;
; 5.455 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.699     ; 11.798     ;
; 5.468 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.716     ; 11.768     ;
; 5.561 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.716     ; 11.675     ;
; 5.604 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.720     ; 11.628     ;
; 5.614 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.720     ; 11.618     ;
; 5.643 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.706     ; 11.603     ;
; 5.644 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.717     ; 11.591     ;
; 5.679 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.720     ; 11.553     ;
; 5.680 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.705     ; 11.567     ;
; 5.696 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.719     ; 11.537     ;
; 5.701 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.719     ; 11.532     ;
; 5.710 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.707     ; 11.535     ;
; 5.733 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.708     ; 11.511     ;
; 5.752 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.708     ; 11.492     ;
; 5.754 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.711     ; 11.487     ;
; 5.775 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.707     ; 11.470     ;
; 5.790 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.709     ; 11.453     ;
; 5.797 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.706     ; 11.449     ;
; 5.845 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.711     ; 11.396     ;
; 5.861 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.700     ; 11.391     ;
; 5.864 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.720     ; 11.368     ;
; 5.896 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.707     ; 11.349     ;
; 5.900 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.700     ; 11.352     ;
; 5.948 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.699     ; 11.305     ;
; 5.955 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.706     ; 11.291     ;
; 5.958 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.699     ; 11.295     ;
; 5.973 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.703     ; 11.276     ;
; 6.017 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.700     ; 11.235     ;
; 6.023 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.708     ; 11.221     ;
; 6.025 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.717     ; 11.210     ;
; 6.066 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.707     ; 11.179     ;
; 6.090 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.702     ; 11.160     ;
; 6.090 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.717     ; 11.145     ;
; 6.104 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.699     ; 11.149     ;
; 6.106 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.699     ; 11.147     ;
; 6.110 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.707     ; 11.135     ;
; 6.112 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.716     ; 11.124     ;
; 6.140 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.721     ; 11.091     ;
; 6.156 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.707     ; 11.089     ;
; 6.178 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.709     ; 11.065     ;
; 6.183 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.706     ; 11.063     ;
; 6.211 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.717     ; 11.024     ;
; 6.262 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.699     ; 10.991     ;
; 6.262 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.699     ; 10.991     ;
; 6.268 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.707     ; 10.977     ;
; 6.270 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.716     ; 10.966     ;
; 6.275 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.716     ; 10.961     ;
; 6.304 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.700     ; 10.948     ;
; 6.327 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.699     ; 10.926     ;
; 6.340 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.716     ; 10.896     ;
; 6.349 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.698     ; 10.905     ;
; 6.362 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.715     ; 10.875     ;
; 6.378 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.716     ; 10.858     ;
; 6.388 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.716     ; 10.848     ;
; 6.433 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.700     ; 10.819     ;
; 6.448 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.699     ; 10.805     ;
; 6.450 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.706     ; 10.796     ;
; 6.451 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.717     ; 10.784     ;
; 6.461 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.716     ; 10.775     ;
; 6.470 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.715     ; 10.767     ;
; 6.475 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.715     ; 10.762     ;
; 6.487 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.705     ; 10.760     ;
; 6.496 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.702     ; 10.754     ;
; 6.507 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.698     ; 10.747     ;
; 6.520 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.715     ; 10.717     ;
; 6.540 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.708     ; 10.704     ;
; 6.567 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.705     ; 10.680     ;
; 6.571 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.711     ; 10.670     ;
; 6.581 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.711     ; 10.660     ;
; 6.582 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.709     ; 10.661     ;
; 6.589 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.706     ; 10.657     ;
; 6.589 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.700     ; 10.663     ;
; 6.595 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.708     ; 10.649     ;
; 6.603 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.706     ; 10.643     ;
; 6.605 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.708     ; 10.639     ;
; 6.625 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.705     ; 10.622     ;
; 6.627 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.707     ; 10.618     ;
; 6.663 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.710     ; 10.579     ;
; 6.668 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.710     ; 10.574     ;
; 6.708 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.699     ; 10.545     ;
; 6.724 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.706     ; 10.522     ;
; 6.726 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.708     ; 10.518     ;
; 6.734 ; UK101keyboard:u9|keys[6][4]                                                                                 ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.362     ; 10.856     ;
; 6.775 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.699     ; 10.478     ;
; 6.785 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.699     ; 10.468     ;
; 6.785 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.707     ; 10.460     ;
; 6.850 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.699     ; 10.403     ;
; 6.857 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.717     ; 10.378     ;
; 6.867 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.698     ; 10.387     ;
; 6.872 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.698     ; 10.382     ;
; 6.881 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.709     ; 10.362     ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.351 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.394      ; 1.338      ;
; -0.258 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.375      ; 1.412      ;
; -0.237 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.375      ; 1.433      ;
; -0.132 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.394      ; 1.557      ;
; -0.101 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.394      ; 1.588      ;
; 0.015  ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.375      ; 1.685      ;
; 0.059  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.379      ; 1.733      ;
; 0.079  ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.394      ; 1.768      ;
; 0.088  ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.394      ; 1.777      ;
; 0.096  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.362      ; 1.753      ;
; 0.167  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.383      ; 1.845      ;
; 0.167  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.383      ; 1.845      ;
; 0.167  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.383      ; 1.845      ;
; 0.205  ; T65:u1|X[5]                        ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.328      ; 3.728      ;
; 0.400  ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; T65:u1|P[7]                        ; T65:u1|P[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; T65:u1|MCycle[2]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; T65:u1|RstCycle                    ; T65:u1|RstCycle                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; T65:u1|P[1]                        ; T65:u1|P[1]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403  ; T65:u1|BAL[8]                      ; T65:u1|BAL[8]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.417  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[0]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.554  ; T65:u1|P[4]                        ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.328      ; 4.077      ;
; 0.595  ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.331      ; 4.121      ;
; 0.602  ; T65:u1|Write_Data_r[0]             ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.325      ; 4.122      ;
; 0.609  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.395      ; 2.299      ;
; 0.633  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[4]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.900      ;
; 0.639  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[6]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.906      ;
; 0.644  ; T65:u1|DL[2]                       ; T65:u1|PC[2]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.911      ;
; 0.651  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.395      ; 2.341      ;
; 0.653  ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.920      ;
; 0.654  ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.921      ;
; 0.659  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.379      ; 2.333      ;
; 0.684  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.395      ; 2.374      ;
; 0.697  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[3]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.402      ; 2.394      ;
; 0.697  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[2]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.402      ; 2.394      ;
; 0.697  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.402      ; 2.394      ;
; 0.697  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[4]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.402      ; 2.394      ;
; 0.697  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[5]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.402      ; 2.394      ;
; 0.699  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.376      ; 2.370      ;
; 0.732  ; T65:u1|Y[7]                        ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.327      ; 4.254      ;
; 0.734  ; T65:u1|X[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.328      ; 4.257      ;
; 0.741  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.376      ; 2.412      ;
; 0.752  ; T65:u1|Y[5]                        ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.323      ; 4.270      ;
; 0.763  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.030      ;
; 0.766  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[2]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.033      ;
; 0.771  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[5]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.038      ;
; 0.774  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.376      ; 2.445      ;
; 0.775  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[3]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.042      ;
; 0.778  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.395      ; 2.468      ;
; 0.781  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.048      ;
; 0.797  ; T65:u1|Write_Data_r[2]             ; kbRowSel[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.904      ; 4.701      ;
; 0.800  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.516      ;
; 0.807  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.523      ;
; 0.809  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.525      ;
; 0.811  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.527      ;
; 0.813  ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.080      ;
; 0.814  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.530      ;
; 0.821  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.537      ;
; 0.823  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.539      ;
; 0.825  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.541      ;
; 0.833  ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.331      ; 4.359      ;
; 0.843  ; T65:u1|ABC[7]                      ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.327      ; 4.365      ;
; 0.848  ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.115      ;
; 0.855  ; T65:u1|DL[5]                       ; T65:u1|PC[5]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.121      ;
; 0.868  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.376      ; 2.539      ;
; 0.873  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.589      ;
; 0.877  ; T65:u1|DL[1]                       ; T65:u1|PC[1]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.144      ;
; 0.879  ; T65:u1|DL[3]                       ; T65:u1|PC[3]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.145      ;
; 0.880  ; T65:u1|DL[4]                       ; T65:u1|PC[4]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.146      ;
; 0.880  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.596      ;
; 0.882  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.598      ;
; 0.884  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.600      ;
; 0.904  ; T65:u1|DL[0]                       ; T65:u1|PC[0]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.171      ;
; 0.917  ; T65:u1|S[7]                        ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.315      ; 4.427      ;
; 0.927  ; T65:u1|X[7]                        ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.328      ; 4.450      ;
; 0.929  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.645      ;
; 0.930  ; T65:u1|ABC[5]                      ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.327      ; 4.452      ;
; 0.934  ; T65:u1|Y[7]                        ; kbRowSel[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.900      ; 4.834      ;
; 0.936  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.652      ;
; 0.938  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.654      ;
; 0.940  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.656      ;
; 0.972  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.550      ;
; 0.974  ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.331      ; 4.500      ;
; 0.985  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.701      ;
; 0.986  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.702      ;
; 0.999  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.715      ;
; 1.000  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.716      ;
; 1.007  ; T65:u1|Write_Data_r[1]             ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.328      ; 4.530      ;
; 1.020  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.289      ;
; 1.021  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.290      ;
; 1.022  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.291      ;
; 1.027  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.296      ;
; 1.045  ; T65:u1|ABC[7]                      ; kbRowSel[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.900      ; 4.945      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                      ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][5]                 ; UK101keyboard:u9|keys[4][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; serialClkCount[1]                           ; serialClkCount[1]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in    ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.723      ;
; 0.463 ; bufferedUART:UART|rxState.stopBit           ; bufferedUART:UART|rxState.idle                                                                            ; clk          ; clk         ; 0.000        ; 0.074      ; 0.732      ;
; 0.468 ; bufferedUART:UART|rxState.idle              ; bufferedUART:UART|rxState.dataBit                                                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.735      ;
; 0.471 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.738      ;
; 0.475 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.453      ; 1.158      ;
; 0.476 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[2]                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[5]                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[3]                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.746      ;
; 0.481 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.453      ; 1.164      ;
; 0.484 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.752      ;
; 0.485 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.753      ;
; 0.487 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.755      ;
; 0.487 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.755      ;
; 0.491 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|rxBuffer~14                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.494 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.453      ; 1.177      ;
; 0.496 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.764      ;
; 0.497 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.765      ;
; 0.498 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxBuffer~15                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.766      ;
; 0.499 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.767      ;
; 0.499 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.767      ;
; 0.499 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxBuffer~17                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.767      ;
; 0.500 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxBuffer~20                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.768      ;
; 0.507 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.453      ; 1.190      ;
; 0.510 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.453      ; 1.193      ;
; 0.516 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.453      ; 1.199      ;
; 0.532 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.453      ; 1.215      ;
; 0.579 ; bufferedUART:UART|txState.stopBit           ; bufferedUART:UART|txState.idle                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.846      ;
; 0.621 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.889      ;
; 0.621 ; serialClkCount[15]                          ; serialClkCount[15]                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.888      ;
; 0.624 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[0]                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.892      ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.639 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.906      ;
; 0.716 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.720 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.723 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.723 ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.724 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.991      ;
; 0.725 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.726 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.726 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.727 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.728 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.729 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.730 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.738 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.738 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.766 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.033      ;
; 0.784 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.051      ;
; 0.805 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.072      ;
; 0.809 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.076      ;
; 0.883 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.150      ;
; 0.892 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.159      ;
; 0.903 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.170      ;
; 0.989 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.256      ;
; 0.992 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.259      ;
; 0.993 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.260      ;
; 1.016 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.031 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.035 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.302      ;
; 1.038 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.042 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.045 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.048 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.315      ;
; 1.049 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.316      ;
; 1.050 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.050 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.050 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.057 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.324      ;
; 1.057 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.324      ;
; 1.061 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.062 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.329      ;
; 1.064 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.331      ;
; 1.068 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.335      ;
; 1.072 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.339      ;
; 1.072 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.339      ;
; 1.076 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.343      ;
; 1.132 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.399      ;
; 1.135 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.402      ;
; 1.138 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.141 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.408      ;
; 1.147 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.414      ;
; 1.148 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.415      ;
; 1.150 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.153 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.155 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.422      ;
; 1.157 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.424      ;
; 1.160 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.427      ;
; 1.164 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.431      ;
; 1.167 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.434      ;
; 1.169 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.436      ;
; 1.171 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.438      ;
; 1.172 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.172 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.172 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.179 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.446      ;
; 1.179 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.446      ;
; 1.183 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.450      ;
; 1.184 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.451      ;
; 1.194 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.461      ;
; 1.198 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.465      ;
; 1.233 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.500      ;
; 1.234 ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.501      ;
; 1.235 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.502      ;
; 1.250 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.517      ;
; 1.257 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.524      ;
; 1.260 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.527      ;
; 1.263 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.530      ;
; 1.267 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.534      ;
; 1.269 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.536      ;
; 1.272 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.539      ;
; 1.273 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.540      ;
; 1.275 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.542      ;
; 1.278 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.545      ;
; 1.279 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.546      ;
; 1.282 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.549      ;
; 1.286 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.553      ;
; 1.289 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.556      ;
; 1.291 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.558      ;
; 1.294 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.561      ;
; 1.294 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.561      ;
; 1.297 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.564      ;
; 1.301 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.568      ;
; 1.305 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.572      ;
; 1.305 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.572      ;
; 1.306 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.573      ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                            ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 17.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.383      ;
; 17.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.383      ;
; 17.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.383      ;
; 17.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.383      ;
; 17.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.383      ;
; 17.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.383      ;
; 17.600 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; clk          ; clk         ; 20.000       ; -0.043     ; 2.359      ;
; 17.600 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; clk          ; clk         ; 20.000       ; -0.043     ; 2.359      ;
; 17.600 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; clk          ; clk         ; 20.000       ; -0.043     ; 2.359      ;
; 17.691 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; clk          ; clk         ; 20.000       ; -0.066     ; 2.245      ;
; 17.691 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; clk          ; clk         ; 20.000       ; -0.066     ; 2.245      ;
; 17.691 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; clk          ; clk         ; 20.000       ; -0.066     ; 2.245      ;
; 17.691 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; clk          ; clk         ; 20.000       ; -0.066     ; 2.245      ;
; 17.691 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; clk          ; clk         ; 20.000       ; -0.066     ; 2.245      ;
; 17.691 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; clk          ; clk         ; 20.000       ; -0.066     ; 2.245      ;
; 17.969 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; clk          ; clk         ; 20.000       ; -0.068     ; 1.965      ;
; 17.997 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; clk          ; clk         ; 20.000       ; -0.065     ; 1.940      ;
; 17.997 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; clk          ; clk         ; 20.000       ; -0.065     ; 1.940      ;
; 17.997 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; clk          ; clk         ; 20.000       ; -0.065     ; 1.940      ;
; 17.997 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; clk          ; clk         ; 20.000       ; -0.065     ; 1.940      ;
; 17.997 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; clk          ; clk         ; 20.000       ; -0.065     ; 1.940      ;
; 17.997 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; clk          ; clk         ; 20.000       ; -0.065     ; 1.940      ;
; 17.997 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; clk          ; clk         ; 20.000       ; -0.065     ; 1.940      ;
; 18.504 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; clk          ; clk         ; 20.000       ; -0.072     ; 1.426      ;
; 18.504 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; clk          ; clk         ; 20.000       ; -0.072     ; 1.426      ;
; 18.504 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; clk          ; clk         ; 20.000       ; -0.072     ; 1.426      ;
; 18.504 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; clk          ; clk         ; 20.000       ; -0.072     ; 1.426      ;
; 18.504 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; clk          ; clk         ; 20.000       ; -0.072     ; 1.426      ;
; 18.504 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; clk          ; clk         ; 20.000       ; -0.072     ; 1.426      ;
; 18.504 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; clk          ; clk         ; 20.000       ; -0.072     ; 1.426      ;
; 18.504 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; clk          ; clk         ; 20.000       ; -0.072     ; 1.426      ;
; 18.504 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; clk          ; clk         ; 20.000       ; -0.072     ; 1.426      ;
; 18.504 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; clk          ; clk         ; 20.000       ; -0.072     ; 1.426      ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                     ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 18.099 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.816      ; 2.669      ;
; 18.099 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.816      ; 2.669      ;
; 18.099 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.816      ; 2.669      ;
; 18.099 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.816      ; 2.669      ;
; 18.099 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.816      ; 2.669      ;
; 18.099 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.816      ; 2.669      ;
; 18.118 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.792      ; 2.626      ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                     ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 0.653 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.402      ; 2.350      ;
; 0.697 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.428      ; 2.420      ;
; 0.697 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.428      ; 2.420      ;
; 0.697 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.428      ; 2.420      ;
; 0.697 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.428      ; 2.420      ;
; 0.697 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.428      ; 2.420      ;
; 0.697 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.428      ; 2.420      ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                            ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 1.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.302      ;
; 1.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.302      ;
; 1.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.302      ;
; 1.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.302      ;
; 1.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.302      ;
; 1.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.302      ;
; 1.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.302      ;
; 1.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.302      ;
; 1.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.302      ;
; 1.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.302      ;
; 1.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; clk          ; clk         ; 0.000        ; 0.079      ; 1.824      ;
; 1.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; clk          ; clk         ; 0.000        ; 0.079      ; 1.824      ;
; 1.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; clk          ; clk         ; 0.000        ; 0.079      ; 1.824      ;
; 1.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; clk          ; clk         ; 0.000        ; 0.079      ; 1.824      ;
; 1.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; clk          ; clk         ; 0.000        ; 0.079      ; 1.824      ;
; 1.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; clk          ; clk         ; 0.000        ; 0.079      ; 1.824      ;
; 1.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; clk          ; clk         ; 0.000        ; 0.079      ; 1.824      ;
; 1.563 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; clk          ; clk         ; 0.000        ; 0.077      ; 1.835      ;
; 1.775 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; clk          ; clk         ; 0.000        ; 0.078      ; 2.048      ;
; 1.775 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; clk          ; clk         ; 0.000        ; 0.078      ; 2.048      ;
; 1.775 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; clk          ; clk         ; 0.000        ; 0.078      ; 2.048      ;
; 1.775 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; clk          ; clk         ; 0.000        ; 0.078      ; 2.048      ;
; 1.775 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; clk          ; clk         ; 0.000        ; 0.078      ; 2.048      ;
; 1.775 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; clk          ; clk         ; 0.000        ; 0.078      ; 2.048      ;
; 1.870 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; clk          ; clk         ; 0.000        ; 0.103      ; 2.168      ;
; 1.870 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; clk          ; clk         ; 0.000        ; 0.103      ; 2.168      ;
; 1.870 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; clk          ; clk         ; 0.000        ; 0.103      ; 2.168      ;
; 1.900 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; clk          ; clk         ; 0.000        ; 0.079      ; 2.174      ;
; 1.900 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; clk          ; clk         ; 0.000        ; 0.079      ; 2.174      ;
; 1.900 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; clk          ; clk         ; 0.000        ; 0.079      ; 2.174      ;
; 1.900 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; clk          ; clk         ; 0.000        ; 0.079      ; 2.174      ;
; 1.900 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; clk          ; clk         ; 0.000        ; 0.079      ; 2.174      ;
; 1.900 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; clk          ; clk         ; 0.000        ; 0.079      ; 2.174      ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -4.700 ; -4.700        ;
; clk                                             ; -2.131 ; -4.225        ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 12.709 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[1] ; -0.075 ; -0.106        ;
; clk                                             ; 0.186  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.274  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 18.792 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 18.796 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.415 ; 0.000         ;
; clk                                             ; 0.494 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk                                             ; 9.198   ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 19.328  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 499.690 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -4.700 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.524     ; 3.415      ;
; -4.691 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.524     ; 3.406      ;
; -4.690 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.524     ; 3.405      ;
; -4.637 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.524     ; 3.352      ;
; -4.616 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.523     ; 3.332      ;
; -4.499 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.523     ; 3.215      ;
; -3.138 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.523     ; 1.854      ;
; -3.031 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; UK101TextDisplay_svga_800x600:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.523     ; 1.747      ;
; 33.634 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.017     ; 5.398      ;
; 33.727 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.014     ; 5.308      ;
; 33.808 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.017     ; 5.224      ;
; 34.061 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.014     ; 4.974      ;
; 34.140 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.014     ; 4.895      ;
; 34.328 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.017     ; 4.704      ;
; 37.441 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.575      ;
; 37.441 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.575      ;
; 37.441 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.575      ;
; 37.441 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.575      ;
; 37.441 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.575      ;
; 37.441 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.575      ;
; 37.441 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.575      ;
; 37.441 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.575      ;
; 37.441 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.575      ;
; 37.441 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.575      ;
; 37.472 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.544      ;
; 37.472 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.544      ;
; 37.472 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.544      ;
; 37.472 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.544      ;
; 37.472 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.544      ;
; 37.472 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.544      ;
; 37.472 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.544      ;
; 37.472 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.544      ;
; 37.472 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.544      ;
; 37.472 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.544      ;
; 37.542 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.474      ;
; 37.542 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.474      ;
; 37.542 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.474      ;
; 37.542 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.474      ;
; 37.542 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.474      ;
; 37.542 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.474      ;
; 37.542 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.474      ;
; 37.542 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.474      ;
; 37.542 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.474      ;
; 37.542 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.474      ;
; 37.558 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.458      ;
; 37.558 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.458      ;
; 37.558 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.458      ;
; 37.558 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.458      ;
; 37.558 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.458      ;
; 37.558 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.458      ;
; 37.558 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.458      ;
; 37.558 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.458      ;
; 37.558 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.458      ;
; 37.558 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.458      ;
; 37.576 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.440      ;
; 37.576 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.440      ;
; 37.576 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.440      ;
; 37.576 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.440      ;
; 37.576 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.440      ;
; 37.576 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.440      ;
; 37.576 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.440      ;
; 37.576 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.440      ;
; 37.576 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.440      ;
; 37.576 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.440      ;
; 37.619 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.397      ;
; 37.619 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.397      ;
; 37.619 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.397      ;
; 37.619 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.397      ;
; 37.619 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.397      ;
; 37.619 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.397      ;
; 37.619 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.397      ;
; 37.619 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.397      ;
; 37.619 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.397      ;
; 37.619 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.397      ;
; 37.620 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.396      ;
; 37.620 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.396      ;
; 37.620 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.396      ;
; 37.620 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.396      ;
; 37.620 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.396      ;
; 37.620 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.396      ;
; 37.620 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.396      ;
; 37.620 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.396      ;
; 37.620 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.396      ;
; 37.620 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.396      ;
; 37.631 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.036     ; 1.382      ;
; 37.720 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.036     ; 1.293      ;
; 37.731 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.036     ; 1.282      ;
; 37.731 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.036     ; 1.282      ;
; 37.731 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.036     ; 1.282      ;
; 37.731 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.036     ; 1.282      ;
; 37.731 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.036     ; 1.282      ;
; 37.731 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.036     ; 1.282      ;
; 37.731 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.036     ; 1.282      ;
; 37.731 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.036     ; 1.282      ;
; 37.731 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.036     ; 1.282      ;
; 37.731 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.036     ; 1.282      ;
; 37.765 ; UK101TextDisplay_svga_800x600:u6|horizCount[9]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.014     ; 1.270      ;
; 37.794 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.222      ;
; 37.794 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.222      ;
; 37.794 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.033     ; 1.222      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.131 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.306      ; 3.700      ;
; -2.094 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.308      ; 3.665      ;
; -2.087 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.306      ; 3.656      ;
; -2.077 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.308      ; 3.648      ;
; -2.019 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.308      ; 3.590      ;
; -2.006 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.308      ; 3.577      ;
; -1.993 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.306      ; 3.562      ;
; -1.978 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.308      ; 3.549      ;
; -1.976 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.306      ; 3.545      ;
; -1.950 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.306      ; 3.519      ;
; -1.938 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.306      ; 3.507      ;
; -1.932 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.308      ; 3.503      ;
; -1.863 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.305      ; 3.431      ;
; -1.854 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.303      ; 3.420      ;
; -1.801 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.305      ; 3.369      ;
; -1.769 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.303      ; 3.335      ;
; -1.702 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.305      ; 3.270      ;
; -1.697 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.303      ; 3.263      ;
; -1.611 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.305      ; 3.179      ;
; -1.592 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.303      ; 3.158      ;
; -1.590 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.303      ; 3.156      ;
; -1.584 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.305      ; 3.152      ;
; 14.794 ; T65:u1|MCycle[0]                                  ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.217      ;
; 14.799 ; T65:u1|MCycle[1]                                  ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.212      ;
; 14.824 ; T65:u1|DL[1]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.187      ;
; 14.839 ; T65:u1|DL[0]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.172      ;
; 14.882 ; T65:u1|DL[3]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.129      ;
; 14.889 ; T65:u1|PC[3]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.107      ; 6.125      ;
; 14.907 ; T65:u1|PC[1]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.106      ; 6.106      ;
; 14.924 ; T65:u1|DL[2]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.087      ;
; 14.928 ; T65:u1|PC[0]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.106      ; 6.085      ;
; 14.941 ; T65:u1|MCycle[2]                                  ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.070      ;
; 14.955 ; T65:u1|PC[5]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.107      ; 6.059      ;
; 14.964 ; T65:u1|DL[5]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.047      ;
; 14.975 ; T65:u1|DL[4]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.036      ;
; 14.981 ; T65:u1|PC[4]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.107      ; 6.033      ;
; 14.990 ; T65:u1|PC[2]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.106      ; 6.023      ;
; 15.040 ; T65:u1|DL[6]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 5.971      ;
; 15.051 ; T65:u1|IR[1]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.103      ; 5.959      ;
; 15.125 ; T65:u1|PC[6]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.106      ; 5.888      ;
; 15.148 ; T65:u1|IR[3]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.103      ; 5.862      ;
; 15.247 ; T65:u1|IR[2]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.103      ; 5.763      ;
; 15.269 ; T65:u1|DL[7]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 5.742      ;
; 15.290 ; T65:u1|PC[7]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.107      ; 5.724      ;
; 15.310 ; T65:u1|IR[0]                                      ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.103      ; 5.700      ;
; 15.363 ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.295      ; 5.861      ;
; 15.368 ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.295      ; 5.856      ;
; 15.370 ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.296      ; 5.855      ;
; 15.375 ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.296      ; 5.850      ;
; 15.399 ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.298      ; 5.828      ;
; 15.404 ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.298      ; 5.823      ;
; 15.449 ; T65:u1|DL[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.295      ; 5.775      ;
; 15.456 ; T65:u1|DL[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.296      ; 5.769      ;
; 15.464 ; T65:u1|DL[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.295      ; 5.760      ;
; 15.471 ; T65:u1|DL[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.296      ; 5.754      ;
; 15.507 ; T65:u1|DL[3]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.295      ; 5.717      ;
; 15.510 ; T65:u1|MCycle[2]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.295      ; 5.714      ;
; 15.511 ; T65:u1|MCycle[0]                                  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.296      ; 5.714      ;
; 15.514 ; T65:u1|MCycle[0]                                  ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.294      ; 5.709      ;
; 15.514 ; T65:u1|PC[3]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.298      ; 5.713      ;
; 15.514 ; T65:u1|DL[3]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.296      ; 5.711      ;
; 15.516 ; T65:u1|MCycle[1]                                  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.296      ; 5.709      ;
; 15.517 ; T65:u1|MCycle[2]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.296      ; 5.708      ;
; 15.519 ; T65:u1|MCycle[1]                                  ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.294      ; 5.704      ;
; 15.521 ; T65:u1|PC[3]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.299      ; 5.707      ;
; 15.527 ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.302      ; 5.704      ;
; 15.528 ; T65:u1|MCycle[0]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.297      ; 5.698      ;
; 15.532 ; T65:u1|MCycle[0]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.298      ; 5.695      ;
; 15.532 ; T65:u1|PC[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.297      ; 5.694      ;
; 15.532 ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.302      ; 5.699      ;
; 15.533 ; T65:u1|MCycle[0]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.298      ; 5.694      ;
; 15.533 ; T65:u1|MCycle[1]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.297      ; 5.693      ;
; 15.537 ; T65:u1|MCycle[1]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.298      ; 5.690      ;
; 15.538 ; T65:u1|MCycle[1]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.298      ; 5.689      ;
; 15.539 ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.300      ; 5.690      ;
; 15.539 ; T65:u1|PC[1]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.298      ; 5.688      ;
; 15.541 ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.297      ; 5.685      ;
; 15.544 ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.300      ; 5.685      ;
; 15.546 ; T65:u1|MCycle[2]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.298      ; 5.681      ;
; 15.546 ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.297      ; 5.680      ;
; 15.549 ; T65:u1|DL[2]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.295      ; 5.675      ;
; 15.553 ; T65:u1|PC[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.297      ; 5.673      ;
; 15.556 ; T65:u1|DL[2]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.296      ; 5.669      ;
; 15.560 ; T65:u1|PC[0]                                      ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.298      ; 5.667      ;
; 15.566 ; T65:u1|MCycle[0]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.298      ; 5.661      ;
; 15.569 ; T65:u1|MCycle[0]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.288      ; 5.648      ;
; 15.571 ; T65:u1|MCycle[1]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.298      ; 5.656      ;
; 15.573 ; T65:u1|MCycle[0]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.297      ; 5.653      ;
; 15.574 ; T65:u1|MCycle[1]                                  ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.288      ; 5.643      ;
; 15.578 ; T65:u1|MCycle[0]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.296      ; 5.647      ;
; 15.578 ; T65:u1|MCycle[1]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.297      ; 5.648      ;
; 15.583 ; T65:u1|MCycle[1]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.296      ; 5.642      ;
; 15.584 ; T65:u1|MCycle[0]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.295      ; 5.640      ;
; 15.588 ; T65:u1|MCycle[0]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.291      ; 5.632      ;
; 15.588 ; T65:u1|MCycle[0]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.297      ; 5.638      ;
; 15.589 ; T65:u1|MCycle[1]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.295      ; 5.635      ;
; 15.590 ; T65:u1|MCycle[0]                                  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.298      ; 5.637      ;
; 15.593 ; T65:u1|MCycle[1]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.291      ; 5.627      ;
; 15.593 ; T65:u1|MCycle[1]                                  ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.297      ; 5.633      ;
; 15.595 ; T65:u1|MCycle[1]                                  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0    ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.298      ; 5.632      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node       ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 12.709 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.672      ;
; 12.836 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.549      ;
; 12.973 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.416      ;
; 12.989 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.549     ; 5.399      ;
; 13.007 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.378      ;
; 13.028 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.356      ;
; 13.039 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.557     ; 5.341      ;
; 13.080 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.305      ;
; 13.087 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.549     ; 5.301      ;
; 13.127 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.262      ;
; 13.130 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.251      ;
; 13.159 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.557     ; 5.221      ;
; 13.180 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.201      ;
; 13.181 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.551     ; 5.205      ;
; 13.195 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.555     ; 5.187      ;
; 13.197 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.555     ; 5.185      ;
; 13.211 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.172      ;
; 13.225 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.158      ;
; 13.237 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.555     ; 5.145      ;
; 13.242 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.555     ; 5.140      ;
; 13.273 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.110      ;
; 13.303 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.082      ;
; 13.306 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.549     ; 5.082      ;
; 13.316 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.551     ; 5.070      ;
; 13.319 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.549     ; 5.069      ;
; 13.322 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.551     ; 5.064      ;
; 13.324 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.557     ; 5.056      ;
; 13.334 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.555     ; 5.048      ;
; 13.338 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.550     ; 5.049      ;
; 13.344 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.550     ; 5.043      ;
; 13.344 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.550     ; 5.043      ;
; 13.361 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.551     ; 5.025      ;
; 13.382 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.002      ;
; 13.449 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 4.940      ;
; 13.461 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 4.929      ;
; 13.461 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.551     ; 4.925      ;
; 13.475 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 4.916      ;
; 13.477 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 4.913      ;
; 13.491 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 4.899      ;
; 13.495 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 4.889      ;
; 13.495 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.551     ; 4.891      ;
; 13.509 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.550     ; 4.878      ;
; 13.510 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.557     ; 4.870      ;
; 13.513 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 4.868      ;
; 13.525 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 4.856      ;
; 13.540 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.551     ; 4.846      ;
; 13.541 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.555     ; 4.841      ;
; 13.541 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.555     ; 4.841      ;
; 13.547 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 4.842      ;
; 13.558 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 4.823      ;
; 13.568 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.550     ; 4.819      ;
; 13.575 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 4.815      ;
; 13.582 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.550     ; 4.805      ;
; 13.589 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 4.801      ;
; 13.607 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 4.783      ;
; 13.613 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 4.777      ;
; 13.616 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.555     ; 4.766      ;
; 13.618 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.555     ; 4.764      ;
; 13.623 ; UK101keyboard:u9|keys[6][4]                                                                                 ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 4.944      ;
; 13.629 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 4.762      ;
; 13.632 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 4.751      ;
; 13.633 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 4.748      ;
; 13.635 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 4.756      ;
; 13.645 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 4.736      ;
; 13.646 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 4.737      ;
; 13.652 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 4.738      ;
; 13.657 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 4.732      ;
; 13.661 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.555     ; 4.721      ;
; 13.661 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.555     ; 4.721      ;
; 13.666 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.555     ; 4.716      ;
; 13.668 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.555     ; 4.714      ;
; 13.669 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.550     ; 4.718      ;
; 13.673 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.549     ; 4.715      ;
; 13.678 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 4.703      ;
; 13.682 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 4.701      ;
; 13.683 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.549     ; 4.705      ;
; 13.696 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 4.687      ;
; 13.734 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 4.657      ;
; 13.748 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.551     ; 4.638      ;
; 13.752 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 4.638      ;
; 13.755 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 4.634      ;
; 13.768 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.550     ; 4.619      ;
; 13.781 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.550     ; 4.606      ;
; 13.783 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.551     ; 4.603      ;
; 13.789 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.551     ; 4.597      ;
; 13.792 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 4.597      ;
; 13.792 ; UK101keyboard:u9|keys[7][4]                                                                                 ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 4.776      ;
; 13.794 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 4.595      ;
; 13.797 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.549     ; 4.591      ;
; 13.800 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 4.581      ;
; 13.805 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.550     ; 4.582      ;
; 13.808 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 4.582      ;
; 13.811 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.550     ; 4.576      ;
; 13.814 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.550     ; 4.573      ;
; 13.820 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.549     ; 4.568      ;
; 13.822 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 4.568      ;
; 13.828 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.551     ; 4.558      ;
; 13.833 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 4.551      ;
; 13.839 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 4.550      ;
; 13.846 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 4.535      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.075 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 0.604      ;
; -0.021 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 0.644      ;
; -0.010 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 0.655      ;
; 0.031  ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 0.710      ;
; 0.031  ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 0.710      ;
; 0.065  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 0.734      ;
; 0.107  ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 0.772      ;
; 0.144  ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 0.823      ;
; 0.144  ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 0.823      ;
; 0.155  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 0.827      ;
; 0.155  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 0.827      ;
; 0.155  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 0.827      ;
; 0.171  ; T65:u1|X[5]                        ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.526      ; 1.781      ;
; 0.185  ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186  ; T65:u1|P[1]                        ; T65:u1|P[1]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; T65:u1|P[7]                        ; T65:u1|P[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; T65:u1|MCycle[2]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; T65:u1|RstCycle                    ; T65:u1|RstCycle                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; T65:u1|BAL[8]                      ; T65:u1|BAL[8]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[0]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.233  ; T65:u1|Write_Data_r[2]             ; kbRowSel[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.027      ; 2.260      ;
; 0.252  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.816      ;
; 0.258  ; T65:u1|Y[7]                        ; kbRowSel[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.024      ; 2.282      ;
; 0.270  ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271  ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.273  ; T65:u1|DL[2]                       ; T65:u1|PC[2]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.391      ;
; 0.279  ; T65:u1|P[4]                        ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.526      ; 1.889      ;
; 0.280  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[4]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.401      ;
; 0.285  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[6]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.406      ;
; 0.320  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 0.989      ;
; 0.329  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.449      ;
; 0.329  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[2]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.450      ;
; 0.334  ; T65:u1|Write_Data_r[0]             ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.523      ; 1.941      ;
; 0.336  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[5]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.457      ;
; 0.337  ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.458      ;
; 0.338  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[3]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.459      ;
; 0.341  ; T65:u1|S[7]                        ; kbRowSel[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.018      ; 2.359      ;
; 0.344  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.464      ;
; 0.344  ; T65:u1|ABC[7]                      ; kbRowSel[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.024      ; 2.368      ;
; 0.353  ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.473      ;
; 0.363  ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.528      ; 1.975      ;
; 0.380  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.496      ; 1.060      ;
; 0.381  ; T65:u1|DL[1]                       ; T65:u1|PC[1]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.499      ;
; 0.383  ; T65:u1|DL[5]                       ; T65:u1|PC[5]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.500      ;
; 0.388  ; T65:u1|Y[7]                        ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.525      ; 1.997      ;
; 0.388  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.496      ; 1.068      ;
; 0.390  ; T65:u1|X[7]                        ; kbRowSel[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.025      ; 2.415      ;
; 0.390  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.496      ; 1.070      ;
; 0.392  ; T65:u1|DL[3]                       ; T65:u1|PC[3]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.509      ;
; 0.397  ; T65:u1|DL[4]                       ; T65:u1|PC[4]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.514      ;
; 0.398  ; T65:u1|DL[0]                       ; T65:u1|PC[0]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.516      ;
; 0.411  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[3]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.097      ;
; 0.411  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[2]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.097      ;
; 0.411  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.097      ;
; 0.411  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[4]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.097      ;
; 0.411  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[5]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.097      ;
; 0.414  ; T65:u1|Write_Data_r[1]             ; kbRowSel[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.024      ; 2.438      ;
; 0.414  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.080      ;
; 0.419  ; T65:u1|Y[5]                        ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.522      ; 2.025      ;
; 0.422  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.088      ;
; 0.424  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.090      ;
; 0.432  ; T65:u1|X[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.526      ; 2.042      ;
; 0.442  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.496      ; 1.122      ;
; 0.460  ; T65:u1|BAH[0]                      ; T65:u1|BAH[0]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.463  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 1.160      ;
; 0.463  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 1.160      ;
; 0.465  ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.528      ; 2.077      ;
; 0.466  ; T65:u1|PC[15]                      ; kbRowSel[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.029      ; 2.495      ;
; 0.467  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.589      ;
; 0.468  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.590      ;
; 0.469  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 1.166      ;
; 0.469  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 1.166      ;
; 0.469  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.591      ;
; 0.470  ; T65:u1|PC[15]                      ; T65:u1|PC[15]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471  ; T65:u1|S[7]                        ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.519      ; 2.074      ;
; 0.471  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 1.168      ;
; 0.471  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 1.168      ;
; 0.472  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 1.169      ;
; 0.472  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 1.169      ;
; 0.472  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.594      ;
; 0.473  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.756      ;
; 0.474  ; T65:u1|ABC[7]                      ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.525      ; 2.083      ;
; 0.475  ; T65:u1|X[5]                        ; T65:u1|BusA_r[5]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.595      ;
; 0.476  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.142      ;
; 0.478  ; T65:u1|X[4]                        ; T65:u1|BusA_r[4]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.598      ;
; 0.478  ; T65:u1|PC[3]                       ; T65:u1|PC[3]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.598      ;
; 0.485  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 1.182      ;
; 0.490  ; T65:u1|PC[1]                       ; T65:u1|PC[1]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.610      ;
; 0.491  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 1.188      ;
; 0.493  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 1.190      ;
; 0.494  ; T65:u1|ABC[5]                      ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.525      ; 2.103      ;
; 0.494  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 1.191      ;
; 0.496  ; T65:u1|IR[5]                       ; T65:u1|ALU_Op_r[0]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.620      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                       ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][5]                 ; UK101keyboard:u9|keys[4][5]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.241      ; 0.536      ;
; 0.193 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.241      ; 0.538      ;
; 0.193 ; serialClkCount[1]                           ; serialClkCount[1]                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.241      ; 0.539      ;
; 0.197 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[5]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.241      ; 0.543      ;
; 0.198 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.319      ;
; 0.200 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.241      ; 0.546      ;
; 0.201 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in    ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|rxBuffer~14                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; bufferedUART:UART|rxState.stopBit           ; bufferedUART:UART|rxState.idle                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; bufferedUART:UART|rxState.idle              ; bufferedUART:UART|rxState.dataBit                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.241      ; 0.553      ;
; 0.208 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxBuffer~15                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxBuffer~17                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.241      ; 0.555      ;
; 0.210 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxBuffer~20                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.331      ;
; 0.252 ; bufferedUART:UART|txState.stopBit           ; bufferedUART:UART|txState.idle                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.372      ;
; 0.257 ; bufferedUART:UART|rxInPointer[3]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.240      ; 0.601      ;
; 0.264 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[0]                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.385      ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.274 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.310 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.322 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.335 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.343 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.463      ;
; 0.348 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.468      ;
; 0.349 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.469      ;
; 0.375 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.495      ;
; 0.381 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.501      ;
; 0.383 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
; 0.425 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.545      ;
; 0.434 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.554      ;
; 0.446 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.458 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.471 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.474 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.475 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.475 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.478 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.478 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.480 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.480 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.482 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.602      ;
; 0.483 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.603      ;
; 0.483 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.603      ;
; 0.485 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.605      ;
; 0.497 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.617      ;
; 0.503 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.623      ;
; 0.504 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.624      ;
; 0.522 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.524 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.534 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.537 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.541 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.661      ;
; 0.541 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.661      ;
; 0.541 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.661      ;
; 0.544 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.664      ;
; 0.546 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.666      ;
; 0.546 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.666      ;
; 0.548 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.668      ;
; 0.549 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.669      ;
; 0.551 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.671      ;
; 0.565 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.685      ;
; 0.585 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.587 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.588 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.590 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.591 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.592 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.593 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.713      ;
; 0.593 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.713      ;
; 0.594 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.714      ;
; 0.594 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.714      ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                            ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 18.792 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; clk          ; clk         ; 20.000       ; -0.018     ; 1.177      ;
; 18.792 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; clk          ; clk         ; 20.000       ; -0.018     ; 1.177      ;
; 18.792 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; clk          ; clk         ; 20.000       ; -0.018     ; 1.177      ;
; 18.793 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; clk          ; clk         ; 20.000       ; -0.030     ; 1.164      ;
; 18.793 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; clk          ; clk         ; 20.000       ; -0.030     ; 1.164      ;
; 18.793 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; clk          ; clk         ; 20.000       ; -0.030     ; 1.164      ;
; 18.793 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; clk          ; clk         ; 20.000       ; -0.030     ; 1.164      ;
; 18.793 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; clk          ; clk         ; 20.000       ; -0.030     ; 1.164      ;
; 18.793 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; clk          ; clk         ; 20.000       ; -0.030     ; 1.164      ;
; 18.860 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; clk          ; clk         ; 20.000       ; -0.031     ; 1.096      ;
; 18.860 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; clk          ; clk         ; 20.000       ; -0.031     ; 1.096      ;
; 18.860 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; clk          ; clk         ; 20.000       ; -0.031     ; 1.096      ;
; 18.860 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; clk          ; clk         ; 20.000       ; -0.031     ; 1.096      ;
; 18.860 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; clk          ; clk         ; 20.000       ; -0.031     ; 1.096      ;
; 18.860 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; clk          ; clk         ; 20.000       ; -0.031     ; 1.096      ;
; 18.987 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; clk          ; clk         ; 20.000       ; -0.030     ; 0.970      ;
; 18.987 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; clk          ; clk         ; 20.000       ; -0.030     ; 0.970      ;
; 18.987 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; clk          ; clk         ; 20.000       ; -0.030     ; 0.970      ;
; 18.987 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; clk          ; clk         ; 20.000       ; -0.030     ; 0.970      ;
; 18.987 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; clk          ; clk         ; 20.000       ; -0.030     ; 0.970      ;
; 18.987 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; clk          ; clk         ; 20.000       ; -0.030     ; 0.970      ;
; 18.987 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; clk          ; clk         ; 20.000       ; -0.030     ; 0.970      ;
; 18.988 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; clk          ; clk         ; 20.000       ; -0.033     ; 0.966      ;
; 19.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; clk          ; clk         ; 20.000       ; -0.036     ; 0.691      ;
; 19.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; clk          ; clk         ; 20.000       ; -0.036     ; 0.691      ;
; 19.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; clk          ; clk         ; 20.000       ; -0.036     ; 0.691      ;
; 19.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; clk          ; clk         ; 20.000       ; -0.036     ; 0.691      ;
; 19.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; clk          ; clk         ; 20.000       ; -0.036     ; 0.691      ;
; 19.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; clk          ; clk         ; 20.000       ; -0.036     ; 0.691      ;
; 19.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; clk          ; clk         ; 20.000       ; -0.036     ; 0.691      ;
; 19.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; clk          ; clk         ; 20.000       ; -0.036     ; 0.691      ;
; 19.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; clk          ; clk         ; 20.000       ; -0.036     ; 0.691      ;
; 19.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 0.691      ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                     ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 18.796 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.194      ; 1.335      ;
; 18.796 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.194      ; 1.335      ;
; 18.796 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.194      ; 1.335      ;
; 18.796 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.194      ; 1.335      ;
; 18.796 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.194      ; 1.335      ;
; 18.796 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.194      ; 1.335      ;
; 18.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 1.265      ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                     ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 0.415 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.101      ;
; 0.457 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.160      ;
; 0.457 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.160      ;
; 0.457 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.160      ;
; 0.457 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.160      ;
; 0.457 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.160      ;
; 0.457 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.160      ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                            ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.614      ;
; 0.720 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.844      ;
; 0.725 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.851      ;
; 0.725 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.851      ;
; 0.725 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.851      ;
; 0.725 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.851      ;
; 0.725 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.851      ;
; 0.725 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; clk          ; clk         ; 0.000        ; 0.042      ; 0.851      ;
; 0.725 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; clk          ; clk         ; 0.000        ; 0.042      ; 0.851      ;
; 0.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; clk          ; clk         ; 0.000        ; 0.041      ; 0.964      ;
; 0.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; clk          ; clk         ; 0.000        ; 0.041      ; 0.964      ;
; 0.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; clk          ; clk         ; 0.000        ; 0.041      ; 0.964      ;
; 0.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; clk          ; clk         ; 0.000        ; 0.041      ; 0.964      ;
; 0.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; clk          ; clk         ; 0.000        ; 0.041      ; 0.964      ;
; 0.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; clk          ; clk         ; 0.000        ; 0.041      ; 0.964      ;
; 0.882 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; clk          ; clk         ; 0.000        ; 0.042      ; 1.008      ;
; 0.882 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; clk          ; clk         ; 0.000        ; 0.042      ; 1.008      ;
; 0.882 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; clk          ; clk         ; 0.000        ; 0.042      ; 1.008      ;
; 0.882 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; clk          ; clk         ; 0.000        ; 0.042      ; 1.008      ;
; 0.882 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; clk          ; clk         ; 0.000        ; 0.042      ; 1.008      ;
; 0.882 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; clk          ; clk         ; 0.000        ; 0.042      ; 1.008      ;
; 0.885 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; clk          ; clk         ; 0.000        ; 0.055      ; 1.024      ;
; 0.885 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.024      ;
; 0.885 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; clk          ; clk         ; 0.000        ; 0.055      ; 1.024      ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+--------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                 ; -10.570 ; -0.351 ; 17.388   ; 0.415   ; 9.198               ;
;  PLL|altpll_component|auto_generated|pll1|clk[0] ; -10.570 ; 0.274  ; N/A      ; N/A     ; 19.246              ;
;  PLL|altpll_component|auto_generated|pll1|clk[1] ; 3.387   ; -0.351 ; 17.865   ; 0.415   ; 499.463             ;
;  clk                                             ; -4.513  ; 0.186  ; 17.388   ; 0.494   ; 9.198               ;
; Design-wide TNS                                  ; -19.453 ; -1.079 ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL|altpll_component|auto_generated|pll1|clk[0] ; -10.570 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; -1.079 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                                             ; -8.966  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoR0       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoR1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoR2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoR3       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoR4       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG0       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG3       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG4       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG5       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoB0       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoB1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoB2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoB3       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoB4       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hSync         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vSync         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; switch0                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch1                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch2                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; n_reset                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rxd                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2Data                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2Clk                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; rts           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoR0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoR1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoR2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoR3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoR4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoG0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoG1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoG2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoG3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoG4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoG5       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; videoB0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; videoB1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; videoB2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; videoB3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; videoB4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; vSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; rts           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoR0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoR1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoR2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoR3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoR4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoG0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoG1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoG2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoG3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoG4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoG5       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; videoB0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; videoB1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; videoB2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; videoB3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; videoB4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; vSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; rts           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoR0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoR1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoR2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoR3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoR4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoG0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoG1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoG2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoG3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoG4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoG5       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; videoB0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; videoB1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; videoB2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; videoB3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; videoB4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; vSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clk                                             ; clk                                             ; 2451     ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk                                             ; 22       ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk                                             ; 7773     ; 84       ; 0        ; 0        ;
; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1127     ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1729     ; 0        ; 0        ; 0        ;
; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 1530     ; 0        ; 78       ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 1525761  ; 108      ; 277      ; 174      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clk                                             ; clk                                             ; 2451     ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk                                             ; 22       ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk                                             ; 7773     ; 84       ; 0        ; 0        ;
; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1127     ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1729     ; 0        ; 0        ; 0        ;
; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 1530     ; 0        ; 78       ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 1525761  ; 108      ; 277      ; 174      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                       ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; clk        ; clk                                             ; 33       ; 0        ; 0        ; 0        ;
; clk        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; clk        ; clk                                             ; 33       ; 0        ; 0        ; 0        ;
; clk        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 190   ; 190  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; clk                                             ; clk                                             ; Base      ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hSync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vSync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG2     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG3     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG4     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG5     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR2     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR3     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR4     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hSync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vSync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG2     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG3     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG4     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG5     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR2     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR3     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR4     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Apr 28 11:50:37 2019
Info: Command: quartus_sta uk101_16K -c uk101_16K
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uk101_16K.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 64 -duty_cycle 50.00 -name {PLL|altpll_component|auto_generated|pll1|clk[0]} {PLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {PLL|altpll_component|auto_generated|pll1|clk[1]} {PLL|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.570
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.570             -10.570 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.461              -8.883 clk 
    Info (332119):     3.387               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.222              -0.432 PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.452               0.000 clk 
    Info (332119):     0.687               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.388               0.000 clk 
    Info (332119):    17.865               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.897
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.897               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.131               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 clk 
    Info (332119):    19.249               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.589               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.792
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.792              -9.792 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.513              -8.966 clk 
    Info (332119):     4.787               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.351              -1.079 PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 clk 
    Info (332119):     0.639               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.554
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.554               0.000 clk 
    Info (332119):    18.099               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.653               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.035               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.595               0.000 clk 
    Info (332119):    19.246               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.463               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.700              -4.700 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.131              -4.225 clk 
    Info (332119):    12.709               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.075              -0.106 PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 clk 
    Info (332119):     0.274               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 18.792
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.792               0.000 clk 
    Info (332119):    18.796               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.415
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.415               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.494               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.198               0.000 clk 
    Info (332119):    19.328               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.690               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 646 megabytes
    Info: Processing ended: Sun Apr 28 11:50:44 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


