#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Jul 28 16:45:25 2020
# Process ID: 1160
# Log file: D:/xy/crc_test/vivado_prj/crc_test/crc_test.runs/synth_1/crc3.vds
# Journal file: D:/xy/crc_test/vivado_prj/crc_test/crc_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source crc3.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-3
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib D:/xy/crc_test/vivado_prj/crc_test/crc_test.srcs/sources_1/imports/design/crc3.v
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/xy/crc_test/vivado_prj/crc_test/crc_test.srcs/sources_1/imports/design/crc3.v]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/xy/crc_test/vivado_prj/crc_test/crc_test.cache/wt [current_project]
# set_property parent.project_dir D:/xy/crc_test/vivado_prj/crc_test [current_project]
# catch { write_hwdef -file crc3.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top crc3 -part xc7a35tcpg236-3
Command: synth_design -top crc3 -part xc7a35tcpg236-3

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 392.531 ; gain = 93.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'crc3' [D:/xy/crc_test/vivado_prj/crc_test/crc_test.srcs/sources_1/imports/design/crc3.v:1]
	Parameter polynomial bound to: 17'b10001000000100001 
INFO: [Synth 8-256] done synthesizing module 'crc3' (1#1) [D:/xy/crc_test/vivado_prj/crc_test/crc_test.srcs/sources_1/imports/design/crc3.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 392.531 ; gain = 93.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 392.531 ; gain = 93.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 392.531 ; gain = 93.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     17 Bit         XORs := 8     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   8 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module crc3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     17 Bit         XORs := 8     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   8 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 492.262 ; gain = 192.828
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 492.262 ; gain = 192.828
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 492.262 ; gain = 192.828
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\temp_reg[23] ) is unused and will be removed from module crc3.
WARNING: [Synth 8-3332] Sequential element (\temp_reg[22] ) is unused and will be removed from module crc3.
WARNING: [Synth 8-3332] Sequential element (\temp_reg[21] ) is unused and will be removed from module crc3.
WARNING: [Synth 8-3332] Sequential element (\temp_reg[20] ) is unused and will be removed from module crc3.
WARNING: [Synth 8-3332] Sequential element (\temp_reg[19] ) is unused and will be removed from module crc3.
WARNING: [Synth 8-3332] Sequential element (\temp_reg[18] ) is unused and will be removed from module crc3.
WARNING: [Synth 8-3332] Sequential element (\temp_reg[17] ) is unused and will be removed from module crc3.
WARNING: [Synth 8-3332] Sequential element (\temp_reg[16] ) is unused and will be removed from module crc3.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\temp_reg[23]_C )
WARNING: [Synth 8-3332] Sequential element (\temp_reg[23]_C ) is unused and will be removed from module crc3.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 512.984 ; gain = 213.551
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 512.984 ; gain = 213.551
Finished Parallel Section  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 512.984 ; gain = 213.551
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 512.984 ; gain = 213.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 512.984 ; gain = 213.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 512.984 ; gain = 213.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 512.984 ; gain = 213.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 512.984 ; gain = 213.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |    17|
|4     |LUT3 |     8|
|5     |LUT4 |     6|
|6     |LUT5 |    10|
|7     |LUT6 |    20|
|8     |FDCE |    39|
|9     |FDPE |     8|
|10    |LDC  |     8|
|11    |IBUF |    10|
|12    |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   145|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 512.984 ; gain = 213.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 512.984 ; gain = 213.551
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 674.953 ; gain = 359.293
# write_checkpoint crc3.dcp
# report_utilization -file crc3_utilization_synth.rpt -pb crc3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 674.953 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 16:45:36 2020...
