{/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Code/parity_tb.v} {1 {vlog -work work -stats=none {/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Code/parity_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module test_tb

Top level modules:
	test_tb

} {} {}}
