`define pp_1 ( pp_2  )  0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic [id_5 : id_6] id_8;
  id_9 id_10 (
      .id_8(id_4),
      .id_5(id_4),
      .id_2(id_4),
      .id_5(id_3),
      .id_2(id_8),
      .id_1(id_1)
  );
  id_11 id_12 (
      .id_3(id_1),
      .id_8(id_8 | id_7)
  );
endmodule
