// Seed: 1472312768
module module_0 (
    input uwire id_0
);
  tri0 id_2;
  always begin : LABEL_0$display
    ;
  end
  id_3(
      -1, id_2
  );
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wire id_5,
    output supply1 id_6,
    output supply0 id_7,
    input wand id_8,
    output wand id_9,
    input wor id_10,
    input tri0 id_11,
    output uwire id_12,
    inout wor id_13,
    input uwire id_14,
    output wor id_15
);
  always_ff begin : LABEL_0
    id_3 = id_13;
  end
  module_0 modCall_1 (id_14);
  assign modCall_1.type_6 = 0;
endmodule
