
LAB1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014190  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000894  08014330  08014330  00024330  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08014bc4  08014bc4  00024bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08014bcc  08014bcc  00024bcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08014bd0  08014bd0  00024bd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000460  20000000  08014bd4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000de0  20000460  08015034  00030460  2**2
                  ALLOC
  8 ._user_heap_stack 00008000  20001240  08015034  00031240  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00030460  2**0
                  CONTENTS, READONLY
 10 .debug_info   0004dd1b  00000000  00000000  00030490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00007034  00000000  00000000  0007e1ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00003830  00000000  00000000  000851e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00003590  00000000  00000000  00088a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000db89  00000000  00000000  0008bfa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000321bf  00000000  00000000  00099b29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000b2804  00000000  00000000  000cbce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0017e4ec  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000103d4  00000000  00000000  0017e540  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .stab         000000cc  00000000  00000000  0018e914  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000001b9  00000000  00000000  0018e9e0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000460 	.word	0x20000460
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08014318 	.word	0x08014318

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000464 	.word	0x20000464
 80001dc:	08014318 	.word	0x08014318

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_ldivmod>:
 8000bb8:	b97b      	cbnz	r3, 8000bda <__aeabi_ldivmod+0x22>
 8000bba:	b972      	cbnz	r2, 8000bda <__aeabi_ldivmod+0x22>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bfbe      	ittt	lt
 8000bc0:	2000      	movlt	r0, #0
 8000bc2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000bc6:	e006      	blt.n	8000bd6 <__aeabi_ldivmod+0x1e>
 8000bc8:	bf08      	it	eq
 8000bca:	2800      	cmpeq	r0, #0
 8000bcc:	bf1c      	itt	ne
 8000bce:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000bd2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bd6:	f000 b9a1 	b.w	8000f1c <__aeabi_idiv0>
 8000bda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be2:	2900      	cmp	r1, #0
 8000be4:	db09      	blt.n	8000bfa <__aeabi_ldivmod+0x42>
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	db1a      	blt.n	8000c20 <__aeabi_ldivmod+0x68>
 8000bea:	f000 f835 	bl	8000c58 <__udivmoddi4>
 8000bee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf6:	b004      	add	sp, #16
 8000bf8:	4770      	bx	lr
 8000bfa:	4240      	negs	r0, r0
 8000bfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	db1b      	blt.n	8000c3c <__aeabi_ldivmod+0x84>
 8000c04:	f000 f828 	bl	8000c58 <__udivmoddi4>
 8000c08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c10:	b004      	add	sp, #16
 8000c12:	4240      	negs	r0, r0
 8000c14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c18:	4252      	negs	r2, r2
 8000c1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c1e:	4770      	bx	lr
 8000c20:	4252      	negs	r2, r2
 8000c22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c26:	f000 f817 	bl	8000c58 <__udivmoddi4>
 8000c2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c32:	b004      	add	sp, #16
 8000c34:	4240      	negs	r0, r0
 8000c36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3a:	4770      	bx	lr
 8000c3c:	4252      	negs	r2, r2
 8000c3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c42:	f000 f809 	bl	8000c58 <__udivmoddi4>
 8000c46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c4e:	b004      	add	sp, #16
 8000c50:	4252      	negs	r2, r2
 8000c52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	4604      	mov	r4, r0
 8000c60:	468c      	mov	ip, r1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	f040 8083 	bne.w	8000d6e <__udivmoddi4+0x116>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d947      	bls.n	8000cfe <__udivmoddi4+0xa6>
 8000c6e:	fab2 f282 	clz	r2, r2
 8000c72:	b142      	cbz	r2, 8000c86 <__udivmoddi4+0x2e>
 8000c74:	f1c2 0020 	rsb	r0, r2, #32
 8000c78:	fa24 f000 	lsr.w	r0, r4, r0
 8000c7c:	4091      	lsls	r1, r2
 8000c7e:	4097      	lsls	r7, r2
 8000c80:	ea40 0c01 	orr.w	ip, r0, r1
 8000c84:	4094      	lsls	r4, r2
 8000c86:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c8a:	0c23      	lsrs	r3, r4, #16
 8000c8c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c90:	fa1f fe87 	uxth.w	lr, r7
 8000c94:	fb08 c116 	mls	r1, r8, r6, ip
 8000c98:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9c:	fb06 f10e 	mul.w	r1, r6, lr
 8000ca0:	4299      	cmp	r1, r3
 8000ca2:	d909      	bls.n	8000cb8 <__udivmoddi4+0x60>
 8000ca4:	18fb      	adds	r3, r7, r3
 8000ca6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000caa:	f080 8119 	bcs.w	8000ee0 <__udivmoddi4+0x288>
 8000cae:	4299      	cmp	r1, r3
 8000cb0:	f240 8116 	bls.w	8000ee0 <__udivmoddi4+0x288>
 8000cb4:	3e02      	subs	r6, #2
 8000cb6:	443b      	add	r3, r7
 8000cb8:	1a5b      	subs	r3, r3, r1
 8000cba:	b2a4      	uxth	r4, r4
 8000cbc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cc8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ccc:	45a6      	cmp	lr, r4
 8000cce:	d909      	bls.n	8000ce4 <__udivmoddi4+0x8c>
 8000cd0:	193c      	adds	r4, r7, r4
 8000cd2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cd6:	f080 8105 	bcs.w	8000ee4 <__udivmoddi4+0x28c>
 8000cda:	45a6      	cmp	lr, r4
 8000cdc:	f240 8102 	bls.w	8000ee4 <__udivmoddi4+0x28c>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	443c      	add	r4, r7
 8000ce4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ce8:	eba4 040e 	sub.w	r4, r4, lr
 8000cec:	2600      	movs	r6, #0
 8000cee:	b11d      	cbz	r5, 8000cf8 <__udivmoddi4+0xa0>
 8000cf0:	40d4      	lsrs	r4, r2
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cf8:	4631      	mov	r1, r6
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	b902      	cbnz	r2, 8000d02 <__udivmoddi4+0xaa>
 8000d00:	deff      	udf	#255	; 0xff
 8000d02:	fab2 f282 	clz	r2, r2
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	d150      	bne.n	8000dac <__udivmoddi4+0x154>
 8000d0a:	1bcb      	subs	r3, r1, r7
 8000d0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d10:	fa1f f887 	uxth.w	r8, r7
 8000d14:	2601      	movs	r6, #1
 8000d16:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d1a:	0c21      	lsrs	r1, r4, #16
 8000d1c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d24:	fb08 f30c 	mul.w	r3, r8, ip
 8000d28:	428b      	cmp	r3, r1
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0xe4>
 8000d2c:	1879      	adds	r1, r7, r1
 8000d2e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0xe2>
 8000d34:	428b      	cmp	r3, r1
 8000d36:	f200 80e9 	bhi.w	8000f0c <__udivmoddi4+0x2b4>
 8000d3a:	4684      	mov	ip, r0
 8000d3c:	1ac9      	subs	r1, r1, r3
 8000d3e:	b2a3      	uxth	r3, r4
 8000d40:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d44:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d48:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d4c:	fb08 f800 	mul.w	r8, r8, r0
 8000d50:	45a0      	cmp	r8, r4
 8000d52:	d907      	bls.n	8000d64 <__udivmoddi4+0x10c>
 8000d54:	193c      	adds	r4, r7, r4
 8000d56:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x10a>
 8000d5c:	45a0      	cmp	r8, r4
 8000d5e:	f200 80d9 	bhi.w	8000f14 <__udivmoddi4+0x2bc>
 8000d62:	4618      	mov	r0, r3
 8000d64:	eba4 0408 	sub.w	r4, r4, r8
 8000d68:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d6c:	e7bf      	b.n	8000cee <__udivmoddi4+0x96>
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x12e>
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	f000 80b1 	beq.w	8000eda <__udivmoddi4+0x282>
 8000d78:	2600      	movs	r6, #0
 8000d7a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7e:	4630      	mov	r0, r6
 8000d80:	4631      	mov	r1, r6
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	fab3 f683 	clz	r6, r3
 8000d8a:	2e00      	cmp	r6, #0
 8000d8c:	d14a      	bne.n	8000e24 <__udivmoddi4+0x1cc>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0x140>
 8000d92:	4282      	cmp	r2, r0
 8000d94:	f200 80b8 	bhi.w	8000f08 <__udivmoddi4+0x2b0>
 8000d98:	1a84      	subs	r4, r0, r2
 8000d9a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	468c      	mov	ip, r1
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	d0a8      	beq.n	8000cf8 <__udivmoddi4+0xa0>
 8000da6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000daa:	e7a5      	b.n	8000cf8 <__udivmoddi4+0xa0>
 8000dac:	f1c2 0320 	rsb	r3, r2, #32
 8000db0:	fa20 f603 	lsr.w	r6, r0, r3
 8000db4:	4097      	lsls	r7, r2
 8000db6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dba:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbe:	40d9      	lsrs	r1, r3
 8000dc0:	4330      	orrs	r0, r6
 8000dc2:	0c03      	lsrs	r3, r0, #16
 8000dc4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dc8:	fa1f f887 	uxth.w	r8, r7
 8000dcc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000dd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd4:	fb06 f108 	mul.w	r1, r6, r8
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	fa04 f402 	lsl.w	r4, r4, r2
 8000dde:	d909      	bls.n	8000df4 <__udivmoddi4+0x19c>
 8000de0:	18fb      	adds	r3, r7, r3
 8000de2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000de6:	f080 808d 	bcs.w	8000f04 <__udivmoddi4+0x2ac>
 8000dea:	4299      	cmp	r1, r3
 8000dec:	f240 808a 	bls.w	8000f04 <__udivmoddi4+0x2ac>
 8000df0:	3e02      	subs	r6, #2
 8000df2:	443b      	add	r3, r7
 8000df4:	1a5b      	subs	r3, r3, r1
 8000df6:	b281      	uxth	r1, r0
 8000df8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dfc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e00:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e04:	fb00 f308 	mul.w	r3, r0, r8
 8000e08:	428b      	cmp	r3, r1
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x1c4>
 8000e0c:	1879      	adds	r1, r7, r1
 8000e0e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e12:	d273      	bcs.n	8000efc <__udivmoddi4+0x2a4>
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d971      	bls.n	8000efc <__udivmoddi4+0x2a4>
 8000e18:	3802      	subs	r0, #2
 8000e1a:	4439      	add	r1, r7
 8000e1c:	1acb      	subs	r3, r1, r3
 8000e1e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e22:	e778      	b.n	8000d16 <__udivmoddi4+0xbe>
 8000e24:	f1c6 0c20 	rsb	ip, r6, #32
 8000e28:	fa03 f406 	lsl.w	r4, r3, r6
 8000e2c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e30:	431c      	orrs	r4, r3
 8000e32:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e36:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e3e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e42:	431f      	orrs	r7, r3
 8000e44:	0c3b      	lsrs	r3, r7, #16
 8000e46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4a:	fa1f f884 	uxth.w	r8, r4
 8000e4e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e52:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e56:	fb09 fa08 	mul.w	sl, r9, r8
 8000e5a:	458a      	cmp	sl, r1
 8000e5c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e60:	fa00 f306 	lsl.w	r3, r0, r6
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x220>
 8000e66:	1861      	adds	r1, r4, r1
 8000e68:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e6c:	d248      	bcs.n	8000f00 <__udivmoddi4+0x2a8>
 8000e6e:	458a      	cmp	sl, r1
 8000e70:	d946      	bls.n	8000f00 <__udivmoddi4+0x2a8>
 8000e72:	f1a9 0902 	sub.w	r9, r9, #2
 8000e76:	4421      	add	r1, r4
 8000e78:	eba1 010a 	sub.w	r1, r1, sl
 8000e7c:	b2bf      	uxth	r7, r7
 8000e7e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e82:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e86:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e8a:	fb00 f808 	mul.w	r8, r0, r8
 8000e8e:	45b8      	cmp	r8, r7
 8000e90:	d907      	bls.n	8000ea2 <__udivmoddi4+0x24a>
 8000e92:	19e7      	adds	r7, r4, r7
 8000e94:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e98:	d22e      	bcs.n	8000ef8 <__udivmoddi4+0x2a0>
 8000e9a:	45b8      	cmp	r8, r7
 8000e9c:	d92c      	bls.n	8000ef8 <__udivmoddi4+0x2a0>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	4427      	add	r7, r4
 8000ea2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ea6:	eba7 0708 	sub.w	r7, r7, r8
 8000eaa:	fba0 8902 	umull	r8, r9, r0, r2
 8000eae:	454f      	cmp	r7, r9
 8000eb0:	46c6      	mov	lr, r8
 8000eb2:	4649      	mov	r1, r9
 8000eb4:	d31a      	bcc.n	8000eec <__udivmoddi4+0x294>
 8000eb6:	d017      	beq.n	8000ee8 <__udivmoddi4+0x290>
 8000eb8:	b15d      	cbz	r5, 8000ed2 <__udivmoddi4+0x27a>
 8000eba:	ebb3 020e 	subs.w	r2, r3, lr
 8000ebe:	eb67 0701 	sbc.w	r7, r7, r1
 8000ec2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ec6:	40f2      	lsrs	r2, r6
 8000ec8:	ea4c 0202 	orr.w	r2, ip, r2
 8000ecc:	40f7      	lsrs	r7, r6
 8000ece:	e9c5 2700 	strd	r2, r7, [r5]
 8000ed2:	2600      	movs	r6, #0
 8000ed4:	4631      	mov	r1, r6
 8000ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eda:	462e      	mov	r6, r5
 8000edc:	4628      	mov	r0, r5
 8000ede:	e70b      	b.n	8000cf8 <__udivmoddi4+0xa0>
 8000ee0:	4606      	mov	r6, r0
 8000ee2:	e6e9      	b.n	8000cb8 <__udivmoddi4+0x60>
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	e6fd      	b.n	8000ce4 <__udivmoddi4+0x8c>
 8000ee8:	4543      	cmp	r3, r8
 8000eea:	d2e5      	bcs.n	8000eb8 <__udivmoddi4+0x260>
 8000eec:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ef0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ef4:	3801      	subs	r0, #1
 8000ef6:	e7df      	b.n	8000eb8 <__udivmoddi4+0x260>
 8000ef8:	4608      	mov	r0, r1
 8000efa:	e7d2      	b.n	8000ea2 <__udivmoddi4+0x24a>
 8000efc:	4660      	mov	r0, ip
 8000efe:	e78d      	b.n	8000e1c <__udivmoddi4+0x1c4>
 8000f00:	4681      	mov	r9, r0
 8000f02:	e7b9      	b.n	8000e78 <__udivmoddi4+0x220>
 8000f04:	4666      	mov	r6, ip
 8000f06:	e775      	b.n	8000df4 <__udivmoddi4+0x19c>
 8000f08:	4630      	mov	r0, r6
 8000f0a:	e74a      	b.n	8000da2 <__udivmoddi4+0x14a>
 8000f0c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f10:	4439      	add	r1, r7
 8000f12:	e713      	b.n	8000d3c <__udivmoddi4+0xe4>
 8000f14:	3802      	subs	r0, #2
 8000f16:	443c      	add	r4, r7
 8000f18:	e724      	b.n	8000d64 <__udivmoddi4+0x10c>
 8000f1a:	bf00      	nop

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <myprintf>:

extern UART_HandleTypeDef huart1;

#ifdef DEBUG
int myprintf(const char *format, ...)
{
 8000f20:	b40f      	push	{r0, r1, r2, r3}
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b0c2      	sub	sp, #264	; 0x108
 8000f26:	af00      	add	r7, sp, #0
    va_list arg;
    va_start(arg, format);
 8000f28:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8000f2c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    char temp[255];
    int len;
    // Limit the length of string to 254
    len = vsnprintf(temp, 254, format, arg);
 8000f30:	4638      	mov	r0, r7
 8000f32:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000f36:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8000f3a:	21fe      	movs	r1, #254	; 0xfe
 8000f3c:	f011 f856 	bl	8011fec <vsniprintf>
 8000f40:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
    usart_puts(temp, len);
 8000f44:	463b      	mov	r3, r7
 8000f46:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f000 f80a 	bl	8000f64 <usart_puts>
    return len;
 8000f50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f60:	b004      	add	sp, #16
 8000f62:	4770      	bx	lr

08000f64 <usart_puts>:
    
int usart_puts(const char *str, int len) 
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
    //putc(*str ++);
    //while (huart1.Lock == HAL_LOCKED);
    HAL_UART_Transmit(&huart1, (uint8_t *)str, len, 1000);
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	b29a      	uxth	r2, r3
 8000f72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f76:	6879      	ldr	r1, [r7, #4]
 8000f78:	4803      	ldr	r0, [pc, #12]	; (8000f88 <usart_puts+0x24>)
 8000f7a:	f00d feec 	bl	800ed56 <HAL_UART_Transmit>
    return 0;
 8000f7e:	2300      	movs	r3, #0
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	200009a0 	.word	0x200009a0

08000f8c <FlightControlPID_innerLoop>:
    pid_z_integ1 = -pid->z_i1_limit;
  pid->z_s1 =  pid->z_kp1*error + pid->z_ki1*pid_z_integ1;
}

void FlightControlPID_innerLoop(EulerAngleTypeDef *euler_rc, Gyro_Rad *gyro_rad, AHRS_State_TypeDef *ahrs, P_PI_PIDControlTypeDef *pid, MotorControlTypeDef *motor_pwm)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b087      	sub	sp, #28
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
 8000f98:	603b      	str	r3, [r7, #0]
  float error, deriv;

  if(gTHR<MIN_THR)
 8000f9a:	4bbd      	ldr	r3, [pc, #756]	; (8001290 <FlightControlPID_innerLoop+0x304>)
 8000f9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fa0:	2bc7      	cmp	r3, #199	; 0xc7
 8000fa2:	dc0b      	bgt.n	8000fbc <FlightControlPID_innerLoop+0x30>
  {
    pid_x_integ2 = 0;
 8000fa4:	4bbb      	ldr	r3, [pc, #748]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 8000fa6:	f04f 0200 	mov.w	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
    pid_y_integ2 = 0;
 8000fac:	4bba      	ldr	r3, [pc, #744]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 8000fae:	f04f 0200 	mov.w	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
    pid_z_integ2 = 0;
 8000fb4:	4bb9      	ldr	r3, [pc, #740]	; (800129c <FlightControlPID_innerLoop+0x310>)
 8000fb6:	f04f 0200 	mov.w	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
  }
  
  dt_recip = 1/pid->ts;
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	ed93 7a00 	vldr	s14, [r3]
 8000fc2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000fc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fca:	4bb5      	ldr	r3, [pc, #724]	; (80012a0 <FlightControlPID_innerLoop+0x314>)
 8000fcc:	edc3 7a00 	vstr	s15, [r3]

  //X Axis
  error = pid->x_s1 - gyro_rad->gx;
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	edd3 7a00 	vldr	s15, [r3]
 8000fdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fe0:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_x_integ2 += error*pid->ts;
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	ed93 7a00 	vldr	s14, [r3]
 8000fea:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ff2:	4ba8      	ldr	r3, [pc, #672]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 8000ff4:	edd3 7a00 	vldr	s15, [r3]
 8000ff8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ffc:	4ba5      	ldr	r3, [pc, #660]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 8000ffe:	edc3 7a00 	vstr	s15, [r3]
  if(pid_x_integ2 > pid->x_i2_limit)
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8001008:	4ba2      	ldr	r3, [pc, #648]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 800100a:	edd3 7a00 	vldr	s15, [r3]
 800100e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001016:	d504      	bpl.n	8001022 <FlightControlPID_innerLoop+0x96>
    pid_x_integ2 = pid->x_i2_limit;
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101c:	4a9d      	ldr	r2, [pc, #628]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 800101e:	6013      	str	r3, [r2, #0]
 8001020:	e014      	b.n	800104c <FlightControlPID_innerLoop+0xc0>
  else if(pid_x_integ2 < -pid->x_i2_limit)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001028:	eeb1 7a67 	vneg.f32	s14, s15
 800102c:	4b99      	ldr	r3, [pc, #612]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 800102e:	edd3 7a00 	vldr	s15, [r3]
 8001032:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800103a:	dd07      	ble.n	800104c <FlightControlPID_innerLoop+0xc0>
    pid_x_integ2 = -pid->x_i2_limit;
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001042:	eef1 7a67 	vneg.f32	s15, s15
 8001046:	4b93      	ldr	r3, [pc, #588]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 8001048:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_x_pre_error2)*dt_recip;
 800104c:	4b95      	ldr	r3, [pc, #596]	; (80012a4 <FlightControlPID_innerLoop+0x318>)
 800104e:	edd3 7a00 	vldr	s15, [r3]
 8001052:	ed97 7a05 	vldr	s14, [r7, #20]
 8001056:	ee37 7a67 	vsub.f32	s14, s14, s15
 800105a:	4b91      	ldr	r3, [pc, #580]	; (80012a0 <FlightControlPID_innerLoop+0x314>)
 800105c:	edd3 7a00 	vldr	s15, [r3]
 8001060:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001064:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_x_pre_error2 = error;
 8001068:	4a8e      	ldr	r2, [pc, #568]	; (80012a4 <FlightControlPID_innerLoop+0x318>)
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	6013      	str	r3, [r2, #0]
  deriv = pid_x_pre_deriv + (deriv - pid_x_pre_deriv)*D_FILTER_COFF;
 800106e:	4b8e      	ldr	r3, [pc, #568]	; (80012a8 <FlightControlPID_innerLoop+0x31c>)
 8001070:	edd3 7a00 	vldr	s15, [r3]
 8001074:	ed97 7a04 	vldr	s14, [r7, #16]
 8001078:	ee77 7a67 	vsub.f32	s15, s14, s15
 800107c:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 80012ac <FlightControlPID_innerLoop+0x320>
 8001080:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001084:	4b88      	ldr	r3, [pc, #544]	; (80012a8 <FlightControlPID_innerLoop+0x31c>)
 8001086:	edd3 7a00 	vldr	s15, [r3]
 800108a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800108e:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_x_pre_deriv = deriv;
 8001092:	4a85      	ldr	r2, [pc, #532]	; (80012a8 <FlightControlPID_innerLoop+0x31c>)
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	6013      	str	r3, [r2, #0]
  pid->x_s2 = pid->x_kp2*error + pid->x_ki2*pid_x_integ2 + pid->x_kd2*deriv;
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	ed93 7a03 	vldr	s14, [r3, #12]
 800109e:	edd7 7a05 	vldr	s15, [r7, #20]
 80010a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	edd3 6a04 	vldr	s13, [r3, #16]
 80010ac:	4b79      	ldr	r3, [pc, #484]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 80010ae:	edd3 7a00 	vldr	s15, [r3]
 80010b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	edd3 6a05 	vldr	s13, [r3, #20]
 80010c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80010c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
  
  if(pid->x_s2 > MAX_ADJ_AMOUNT)  pid->x_s2 = MAX_ADJ_AMOUNT;
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80010d8:	ed9f 7a75 	vldr	s14, [pc, #468]	; 80012b0 <FlightControlPID_innerLoop+0x324>
 80010dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e4:	dd02      	ble.n	80010ec <FlightControlPID_innerLoop+0x160>
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	4a72      	ldr	r2, [pc, #456]	; (80012b4 <FlightControlPID_innerLoop+0x328>)
 80010ea:	65da      	str	r2, [r3, #92]	; 0x5c
  if(pid->x_s2 < -MAX_ADJ_AMOUNT)  pid->x_s2 = -MAX_ADJ_AMOUNT;
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80010f2:	ed9f 7a71 	vldr	s14, [pc, #452]	; 80012b8 <FlightControlPID_innerLoop+0x32c>
 80010f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fe:	d502      	bpl.n	8001106 <FlightControlPID_innerLoop+0x17a>
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	4a6e      	ldr	r2, [pc, #440]	; (80012bc <FlightControlPID_innerLoop+0x330>)
 8001104:	65da      	str	r2, [r3, #92]	; 0x5c

  //Y Axis
  error = pid->y_s1 - gyro_rad->gy;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001112:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001116:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_y_integ2 += error*pid->ts;
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	ed93 7a00 	vldr	s14, [r3]
 8001120:	edd7 7a05 	vldr	s15, [r7, #20]
 8001124:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001128:	4b5b      	ldr	r3, [pc, #364]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 800112a:	edd3 7a00 	vldr	s15, [r3]
 800112e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001132:	4b59      	ldr	r3, [pc, #356]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 8001134:	edc3 7a00 	vstr	s15, [r3]
  if(pid_y_integ2 > pid->y_i2_limit)
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800113e:	4b56      	ldr	r3, [pc, #344]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 8001140:	edd3 7a00 	vldr	s15, [r3]
 8001144:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800114c:	d504      	bpl.n	8001158 <FlightControlPID_innerLoop+0x1cc>
    pid_y_integ2 = pid->y_i2_limit;
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001152:	4a51      	ldr	r2, [pc, #324]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 8001154:	6013      	str	r3, [r2, #0]
 8001156:	e014      	b.n	8001182 <FlightControlPID_innerLoop+0x1f6>
  else if(pid_y_integ2 < -pid->y_i2_limit)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800115e:	eeb1 7a67 	vneg.f32	s14, s15
 8001162:	4b4d      	ldr	r3, [pc, #308]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 8001164:	edd3 7a00 	vldr	s15, [r3]
 8001168:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800116c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001170:	dd07      	ble.n	8001182 <FlightControlPID_innerLoop+0x1f6>
    pid_y_integ2 = -pid->y_i2_limit;
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001178:	eef1 7a67 	vneg.f32	s15, s15
 800117c:	4b46      	ldr	r3, [pc, #280]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 800117e:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_y_pre_error2)*dt_recip;
 8001182:	4b4f      	ldr	r3, [pc, #316]	; (80012c0 <FlightControlPID_innerLoop+0x334>)
 8001184:	edd3 7a00 	vldr	s15, [r3]
 8001188:	ed97 7a05 	vldr	s14, [r7, #20]
 800118c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001190:	4b43      	ldr	r3, [pc, #268]	; (80012a0 <FlightControlPID_innerLoop+0x314>)
 8001192:	edd3 7a00 	vldr	s15, [r3]
 8001196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800119a:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_y_pre_error2 = error;
 800119e:	4a48      	ldr	r2, [pc, #288]	; (80012c0 <FlightControlPID_innerLoop+0x334>)
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	6013      	str	r3, [r2, #0]
  deriv = pid_y_pre_deriv + (deriv - pid_y_pre_deriv)*D_FILTER_COFF;
 80011a4:	4b47      	ldr	r3, [pc, #284]	; (80012c4 <FlightControlPID_innerLoop+0x338>)
 80011a6:	edd3 7a00 	vldr	s15, [r3]
 80011aa:	ed97 7a04 	vldr	s14, [r7, #16]
 80011ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011b2:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80012ac <FlightControlPID_innerLoop+0x320>
 80011b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011ba:	4b42      	ldr	r3, [pc, #264]	; (80012c4 <FlightControlPID_innerLoop+0x338>)
 80011bc:	edd3 7a00 	vldr	s15, [r3]
 80011c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011c4:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_y_pre_deriv = deriv;
 80011c8:	4a3e      	ldr	r2, [pc, #248]	; (80012c4 <FlightControlPID_innerLoop+0x338>)
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	6013      	str	r3, [r2, #0]
  pid->y_s2 = pid->y_kp2*error + pid->y_ki2*pid_y_integ2 + pid->y_kd2*deriv;
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	ed93 7a08 	vldr	s14, [r3, #32]
 80011d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80011d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 80011e2:	4b2d      	ldr	r3, [pc, #180]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 80011e4:	edd3 7a00 	vldr	s15, [r3]
 80011e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 80011f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80011fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

  if(pid->y_s2 > MAX_ADJ_AMOUNT)  pid->y_s2 = MAX_ADJ_AMOUNT;
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800120e:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80012b0 <FlightControlPID_innerLoop+0x324>
 8001212:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800121a:	dd02      	ble.n	8001222 <FlightControlPID_innerLoop+0x296>
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	4a25      	ldr	r2, [pc, #148]	; (80012b4 <FlightControlPID_innerLoop+0x328>)
 8001220:	665a      	str	r2, [r3, #100]	; 0x64
  if(pid->y_s2 < -MAX_ADJ_AMOUNT)  pid->y_s2 = -MAX_ADJ_AMOUNT;
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001228:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80012b8 <FlightControlPID_innerLoop+0x32c>
 800122c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001234:	d502      	bpl.n	800123c <FlightControlPID_innerLoop+0x2b0>
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	4a20      	ldr	r2, [pc, #128]	; (80012bc <FlightControlPID_innerLoop+0x330>)
 800123a:	665a      	str	r2, [r3, #100]	; 0x64

  //Z Axis
  error = pid->z_s1 - gyro_rad->gz;
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	edd3 7a02 	vldr	s15, [r3, #8]
 8001248:	ee77 7a67 	vsub.f32	s15, s14, s15
 800124c:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_z_integ2 += error*pid->ts;
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	ed93 7a00 	vldr	s14, [r3]
 8001256:	edd7 7a05 	vldr	s15, [r7, #20]
 800125a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800125e:	4b0f      	ldr	r3, [pc, #60]	; (800129c <FlightControlPID_innerLoop+0x310>)
 8001260:	edd3 7a00 	vldr	s15, [r3]
 8001264:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001268:	4b0c      	ldr	r3, [pc, #48]	; (800129c <FlightControlPID_innerLoop+0x310>)
 800126a:	edc3 7a00 	vstr	s15, [r3]
  if(pid_z_integ2 > pid->z_i2_limit)
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8001274:	4b09      	ldr	r3, [pc, #36]	; (800129c <FlightControlPID_innerLoop+0x310>)
 8001276:	edd3 7a00 	vldr	s15, [r3]
 800127a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800127e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001282:	d521      	bpl.n	80012c8 <FlightControlPID_innerLoop+0x33c>
    pid_z_integ2 = pid->z_i2_limit;
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001288:	4a04      	ldr	r2, [pc, #16]	; (800129c <FlightControlPID_innerLoop+0x310>)
 800128a:	6013      	str	r3, [r2, #0]
 800128c:	e031      	b.n	80012f2 <FlightControlPID_innerLoop+0x366>
 800128e:	bf00      	nop
 8001290:	20000d4e 	.word	0x20000d4e
 8001294:	2000047c 	.word	0x2000047c
 8001298:	20000480 	.word	0x20000480
 800129c:	20000484 	.word	0x20000484
 80012a0:	20000628 	.word	0x20000628
 80012a4:	20000488 	.word	0x20000488
 80012a8:	20000494 	.word	0x20000494
 80012ac:	3ccccccd 	.word	0x3ccccccd
 80012b0:	44480000 	.word	0x44480000
 80012b4:	44480000 	.word	0x44480000
 80012b8:	c4480000 	.word	0xc4480000
 80012bc:	c4480000 	.word	0xc4480000
 80012c0:	2000048c 	.word	0x2000048c
 80012c4:	20000498 	.word	0x20000498
  else if(pid_z_integ2 < -pid->z_i2_limit)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80012ce:	eeb1 7a67 	vneg.f32	s14, s15
 80012d2:	4b74      	ldr	r3, [pc, #464]	; (80014a4 <FlightControlPID_innerLoop+0x518>)
 80012d4:	edd3 7a00 	vldr	s15, [r3]
 80012d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e0:	dd07      	ble.n	80012f2 <FlightControlPID_innerLoop+0x366>
    pid_z_integ2 = -pid->z_i2_limit;
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80012e8:	eef1 7a67 	vneg.f32	s15, s15
 80012ec:	4b6d      	ldr	r3, [pc, #436]	; (80014a4 <FlightControlPID_innerLoop+0x518>)
 80012ee:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_z_pre_error2)*dt_recip;
 80012f2:	4b6d      	ldr	r3, [pc, #436]	; (80014a8 <FlightControlPID_innerLoop+0x51c>)
 80012f4:	edd3 7a00 	vldr	s15, [r3]
 80012f8:	ed97 7a05 	vldr	s14, [r7, #20]
 80012fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001300:	4b6a      	ldr	r3, [pc, #424]	; (80014ac <FlightControlPID_innerLoop+0x520>)
 8001302:	edd3 7a00 	vldr	s15, [r3]
 8001306:	ee67 7a27 	vmul.f32	s15, s14, s15
 800130a:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_z_pre_error2 = error;
 800130e:	4a66      	ldr	r2, [pc, #408]	; (80014a8 <FlightControlPID_innerLoop+0x51c>)
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	6013      	str	r3, [r2, #0]
  pid->z_s2 = pid->z_kp2*error + pid->z_ki2*pid_z_integ2 + pid->z_kd2*deriv;
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800131a:	edd7 7a05 	vldr	s15, [r7, #20]
 800131e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001328:	4b5e      	ldr	r3, [pc, #376]	; (80014a4 <FlightControlPID_innerLoop+0x518>)
 800132a:	edd3 7a00 	vldr	s15, [r3]
 800132e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001332:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 800133c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001340:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001344:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

  if(pid->z_s2 > MAX_ADJ_AMOUNT_YAW)  pid->z_s2 = MAX_ADJ_AMOUNT_YAW;
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001354:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80014b0 <FlightControlPID_innerLoop+0x524>
 8001358:	eef4 7ac7 	vcmpe.f32	s15, s14
 800135c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001360:	dd02      	ble.n	8001368 <FlightControlPID_innerLoop+0x3dc>
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	4a53      	ldr	r2, [pc, #332]	; (80014b4 <FlightControlPID_innerLoop+0x528>)
 8001366:	66da      	str	r2, [r3, #108]	; 0x6c
  if(pid->z_s2 < -MAX_ADJ_AMOUNT_YAW)  pid->z_s2 = -MAX_ADJ_AMOUNT_YAW;
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800136e:	ed9f 7a52 	vldr	s14, [pc, #328]	; 80014b8 <FlightControlPID_innerLoop+0x52c>
 8001372:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137a:	d502      	bpl.n	8001382 <FlightControlPID_innerLoop+0x3f6>
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	4a4f      	ldr	r2, [pc, #316]	; (80014bc <FlightControlPID_innerLoop+0x530>)
 8001380:	66da      	str	r2, [r3, #108]	; 0x6c

  
#ifdef MOTOR_DC

  motor_thr = ((int16_t) (0.05f*(float)gTHR + 633.333f));           //Remocon Devo7E >> 630 to 1700
 8001382:	4b4f      	ldr	r3, [pc, #316]	; (80014c0 <FlightControlPID_innerLoop+0x534>)
 8001384:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001388:	ee07 3a90 	vmov	s15, r3
 800138c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001390:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80014c4 <FlightControlPID_innerLoop+0x538>
 8001394:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001398:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80014c8 <FlightControlPID_innerLoop+0x53c>
 800139c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013a4:	ee17 3a90 	vmov	r3, s15
 80013a8:	b21a      	sxth	r2, r3
 80013aa:	4b48      	ldr	r3, [pc, #288]	; (80014cc <FlightControlPID_innerLoop+0x540>)
 80013ac:	801a      	strh	r2, [r3, #0]
  motor_thr = 0.28f*gTHR + 750.0f;                 //TGY-i6 remocon and external ESC STEVAL-ESC001V1
//    motor_thr = ((int16_t) (0.28f*(float)gTHR + 850.0f));                 //TGY-i6 remocon and external ESC Afro12A

#endif

  motor_pwm->motor1_pwm = motor_thr - pid->x_s2 - pid->y_s2 + pid->z_s2 + MOTOR_OFF1;
 80013ae:	4b47      	ldr	r3, [pc, #284]	; (80014cc <FlightControlPID_innerLoop+0x540>)
 80013b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013b4:	ee07 3a90 	vmov	s15, r3
 80013b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80013c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80013cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 80013d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013da:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80014d0 <FlightControlPID_innerLoop+0x544>
 80013de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013e2:	6a3b      	ldr	r3, [r7, #32]
 80013e4:	edc3 7a00 	vstr	s15, [r3]
  motor_pwm->motor2_pwm = motor_thr + pid->x_s2 - pid->y_s2 - pid->z_s2 + MOTOR_OFF2;
 80013e8:	4b38      	ldr	r3, [pc, #224]	; (80014cc <FlightControlPID_innerLoop+0x540>)
 80013ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ee:	ee07 3a90 	vmov	s15, r3
 80013f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80013fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001406:	ee37 7a67 	vsub.f32	s14, s14, s15
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001410:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001414:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80014d0 <FlightControlPID_innerLoop+0x544>
 8001418:	ee77 7a87 	vadd.f32	s15, s15, s14
 800141c:	6a3b      	ldr	r3, [r7, #32]
 800141e:	edc3 7a01 	vstr	s15, [r3, #4]
  motor_pwm->motor3_pwm = motor_thr + pid->x_s2 + pid->y_s2 + pid->z_s2 + MOTOR_OFF3;
 8001422:	4b2a      	ldr	r3, [pc, #168]	; (80014cc <FlightControlPID_innerLoop+0x540>)
 8001424:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001428:	ee07 3a90 	vmov	s15, r3
 800142c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001436:	ee37 7a27 	vadd.f32	s14, s14, s15
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001440:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800144a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800144e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80014d0 <FlightControlPID_innerLoop+0x544>
 8001452:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001456:	6a3b      	ldr	r3, [r7, #32]
 8001458:	edc3 7a02 	vstr	s15, [r3, #8]
  motor_pwm->motor4_pwm = motor_thr - pid->x_s2 + pid->y_s2 - pid->z_s2 + MOTOR_OFF4;
 800145c:	4b1b      	ldr	r3, [pc, #108]	; (80014cc <FlightControlPID_innerLoop+0x540>)
 800145e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001462:	ee07 3a90 	vmov	s15, r3
 8001466:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001470:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800147a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001484:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001488:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80014d0 <FlightControlPID_innerLoop+0x544>
 800148c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001490:	6a3b      	ldr	r3, [r7, #32]
 8001492:	edc3 7a03 	vstr	s15, [r3, #12]

}
 8001496:	bf00      	nop
 8001498:	371c      	adds	r7, #28
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	20000484 	.word	0x20000484
 80014a8:	20000490 	.word	0x20000490
 80014ac:	20000628 	.word	0x20000628
 80014b0:	44480000 	.word	0x44480000
 80014b4:	44480000 	.word	0x44480000
 80014b8:	c4480000 	.word	0xc4480000
 80014bc:	c4480000 	.word	0xc4480000
 80014c0:	20000d4e 	.word	0x20000d4e
 80014c4:	3d4ccccd 	.word	0x3d4ccccd
 80014c8:	441e5550 	.word	0x441e5550
 80014cc:	20000624 	.word	0x20000624
 80014d0:	00000000 	.word	0x00000000

080014d4 <main>:
int32_t BytesToWrite;

/* USER CODE END 0 */

int main(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80014d8:	f009 fee4 	bl	800b2a4 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 80014dc:	f000 f838 	bl	8001550 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80014e0:	f000 f9cc 	bl	800187c <MX_GPIO_Init>
	MX_ADC1_Init();
 80014e4:	f000 f89c 	bl	8001620 <MX_ADC1_Init>
	MX_TIM2_Init();
 80014e8:	f000 f8d6 	bl	8001698 <MX_TIM2_Init>
	MX_TIM4_Init();
 80014ec:	f000 f928 	bl	8001740 <MX_TIM4_Init>
	MX_TIM9_Init();
 80014f0:	f000 f97a 	bl	80017e8 <MX_TIM9_Init>
	MX_USART1_UART_Init();
 80014f4:	f000 f99e 	bl	8001834 <MX_USART1_UART_Init>
	//MX_USB_DEVICE_Init();

	/* USER CODE BEGIN 2 */

	PRINTF("STEVAL-FCU001V1 FW rev.1.0 - Sep 2017\n\r\n\r");
 80014f8:	4812      	ldr	r0, [pc, #72]	; (8001544 <main+0x70>)
 80014fa:	f7ff fd11 	bl	8000f20 <myprintf>

	//  Initialize Onboard LED
	BSP_LED_Init(LED1);
 80014fe:	2000      	movs	r0, #0
 8001500:	f001 fce6 	bl	8002ed0 <BSP_LED_Init>
	BSP_LED_Init(LED2);
 8001504:	2001      	movs	r0, #1
 8001506:	f001 fce3 	bl	8002ed0 <BSP_LED_Init>
	BSP_LED_Off(LED1);
 800150a:	2000      	movs	r0, #0
 800150c:	f001 fd26 	bl	8002f5c <BSP_LED_Off>
	BSP_LED_Off(LED2);
 8001510:	2001      	movs	r0, #1
 8001512:	f001 fd23 	bl	8002f5c <BSP_LED_Off>

	/* Configure and disable all the Chip Select pins for sensors on SPI*/
	Sensor_IO_SPI_CS_Init_All();
 8001516:	f001 fddd 	bl	80030d4 <Sensor_IO_SPI_CS_Init_All>

	/* Initialize and Enable the available sensors on SPI*/
	initializeAllSensors();
 800151a:	f000 feab 	bl	8002274 <initializeAllSensors>
	enableAllSensors();
 800151e:	f000 fedf 	bl	80022e0 <enableAllSensors>

	/* BLE communication */
	PRINTF("BLE communication initialization...\n\n");
 8001522:	4809      	ldr	r0, [pc, #36]	; (8001548 <main+0x74>)
 8001524:	f7ff fcfc 	bl	8000f20 <myprintf>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		//This function provides accurate delay (in milliseconds)
		HAL_Delay(1000);
 8001528:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800152c:	f009 ff12 	bl	800b354 <HAL_Delay>
		BSP_LED_Toggle(LED1);
 8001530:	2000      	movs	r0, #0
 8001532:	f001 fd2d 	bl	8002f90 <BSP_LED_Toggle>
		BSP_LED_Toggle(LED2);
 8001536:	2001      	movs	r0, #1
 8001538:	f001 fd2a 	bl	8002f90 <BSP_LED_Toggle>
		PRINTF("LOOP");
 800153c:	4803      	ldr	r0, [pc, #12]	; (800154c <main+0x78>)
 800153e:	f7ff fcef 	bl	8000f20 <myprintf>
		HAL_Delay(1000);
 8001542:	e7f1      	b.n	8001528 <main+0x54>
 8001544:	08014330 	.word	0x08014330
 8001548:	0801435c 	.word	0x0801435c
 800154c:	08014384 	.word	0x08014384

08001550 <SystemClock_Config>:
}

/** System Clock Configuration
 */
void SystemClock_Config(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b094      	sub	sp, #80	; 0x50
 8001554:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	60bb      	str	r3, [r7, #8]
 800155a:	4b2e      	ldr	r3, [pc, #184]	; (8001614 <SystemClock_Config+0xc4>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155e:	4a2d      	ldr	r2, [pc, #180]	; (8001614 <SystemClock_Config+0xc4>)
 8001560:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001564:	6413      	str	r3, [r2, #64]	; 0x40
 8001566:	4b2b      	ldr	r3, [pc, #172]	; (8001614 <SystemClock_Config+0xc4>)
 8001568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800156e:	60bb      	str	r3, [r7, #8]
 8001570:	68bb      	ldr	r3, [r7, #8]

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001572:	2300      	movs	r3, #0
 8001574:	607b      	str	r3, [r7, #4]
 8001576:	4b28      	ldr	r3, [pc, #160]	; (8001618 <SystemClock_Config+0xc8>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800157e:	4a26      	ldr	r2, [pc, #152]	; (8001618 <SystemClock_Config+0xc8>)
 8001580:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001584:	6013      	str	r3, [r2, #0]
 8001586:	4b24      	ldr	r3, [pc, #144]	; (8001618 <SystemClock_Config+0xc8>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001592:	2301      	movs	r3, #1
 8001594:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001596:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800159a:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800159c:	2302      	movs	r3, #2
 800159e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015a0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80015a4:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 80015a6:	2310      	movs	r3, #16
 80015a8:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 80015aa:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80015ae:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80015b0:	2304      	movs	r3, #4
 80015b2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 80015b4:	2307      	movs	r3, #7
 80015b6:	64fb      	str	r3, [r7, #76]	; 0x4c

	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80015b8:	f107 0320 	add.w	r3, r7, #32
 80015bc:	4618      	mov	r0, r3
 80015be:	f00b fb59 	bl	800cc74 <HAL_RCC_OscConfig>

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c2:	230f      	movs	r3, #15
 80015c4:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015c6:	2302      	movs	r3, #2
 80015c8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ca:	2300      	movs	r3, #0
 80015cc:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015d2:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 80015d8:	f107 030c 	add.w	r3, r7, #12
 80015dc:	2102      	movs	r1, #2
 80015de:	4618      	mov	r0, r3
 80015e0:	f00b fda2 	bl	800d128 <HAL_RCC_ClockConfig>

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80015e4:	f00b ff32 	bl	800d44c <HAL_RCC_GetHCLKFreq>
 80015e8:	4603      	mov	r3, r0
 80015ea:	4a0c      	ldr	r2, [pc, #48]	; (800161c <SystemClock_Config+0xcc>)
 80015ec:	fba2 2303 	umull	r2, r3, r2, r3
 80015f0:	099b      	lsrs	r3, r3, #6
 80015f2:	4618      	mov	r0, r3
 80015f4:	f00a fa2d 	bl	800ba52 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80015f8:	2004      	movs	r0, #4
 80015fa:	f00a fa37 	bl	800ba6c <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80015fe:	2200      	movs	r2, #0
 8001600:	2100      	movs	r1, #0
 8001602:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001606:	f00a f9fa 	bl	800b9fe <HAL_NVIC_SetPriority>


}
 800160a:	bf00      	nop
 800160c:	3750      	adds	r7, #80	; 0x50
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40023800 	.word	0x40023800
 8001618:	40007000 	.word	0x40007000
 800161c:	10624dd3 	.word	0x10624dd3

08001620 <MX_ADC1_Init>:



/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0

	ADC_ChannelConfTypeDef sConfig;

	/**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8001626:	4b1a      	ldr	r3, [pc, #104]	; (8001690 <MX_ADC1_Init+0x70>)
 8001628:	4a1a      	ldr	r2, [pc, #104]	; (8001694 <MX_ADC1_Init+0x74>)
 800162a:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV4;
 800162c:	4b18      	ldr	r3, [pc, #96]	; (8001690 <MX_ADC1_Init+0x70>)
 800162e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001632:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION12b;
 8001634:	4b16      	ldr	r3, [pc, #88]	; (8001690 <MX_ADC1_Init+0x70>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 800163a:	4b15      	ldr	r3, [pc, #84]	; (8001690 <MX_ADC1_Init+0x70>)
 800163c:	2200      	movs	r2, #0
 800163e:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001640:	4b13      	ldr	r3, [pc, #76]	; (8001690 <MX_ADC1_Init+0x70>)
 8001642:	2200      	movs	r2, #0
 8001644:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001646:	4b12      	ldr	r3, [pc, #72]	; (8001690 <MX_ADC1_Init+0x70>)
 8001648:	2200      	movs	r2, #0
 800164a:	621a      	str	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800164c:	4b10      	ldr	r3, [pc, #64]	; (8001690 <MX_ADC1_Init+0x70>)
 800164e:	2200      	movs	r2, #0
 8001650:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001652:	4b0f      	ldr	r3, [pc, #60]	; (8001690 <MX_ADC1_Init+0x70>)
 8001654:	2200      	movs	r2, #0
 8001656:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8001658:	4b0d      	ldr	r3, [pc, #52]	; (8001690 <MX_ADC1_Init+0x70>)
 800165a:	2201      	movs	r2, #1
 800165c:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 800165e:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <MX_ADC1_Init+0x70>)
 8001660:	2200      	movs	r2, #0
 8001662:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 8001664:	4b0a      	ldr	r3, [pc, #40]	; (8001690 <MX_ADC1_Init+0x70>)
 8001666:	2201      	movs	r2, #1
 8001668:	615a      	str	r2, [r3, #20]
	HAL_ADC_Init(&hadc1);
 800166a:	4809      	ldr	r0, [pc, #36]	; (8001690 <MX_ADC1_Init+0x70>)
 800166c:	f009 fe89 	bl	800b382 <HAL_ADC_Init>

	/**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8001670:	2309      	movs	r3, #9
 8001672:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001674:	2301      	movs	r3, #1
 8001676:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001678:	2300      	movs	r3, #0
 800167a:	60bb      	str	r3, [r7, #8]
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800167c:	463b      	mov	r3, r7
 800167e:	4619      	mov	r1, r3
 8001680:	4803      	ldr	r0, [pc, #12]	; (8001690 <MX_ADC1_Init+0x70>)
 8001682:	f009 fec1 	bl	800b408 <HAL_ADC_ConfigChannel>

}
 8001686:	bf00      	nop
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	200008e0 	.word	0x200008e0
 8001694:	40012000 	.word	0x40012000

08001698 <MX_TIM2_Init>:

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b08a      	sub	sp, #40	; 0x28
 800169c:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_IC_InitTypeDef sConfigIC;

	htim2.Instance = TIM2;
 800169e:	4b27      	ldr	r3, [pc, #156]	; (800173c <MX_TIM2_Init+0xa4>)
 80016a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016a4:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 20;
 80016a6:	4b25      	ldr	r3, [pc, #148]	; (800173c <MX_TIM2_Init+0xa4>)
 80016a8:	2214      	movs	r2, #20
 80016aa:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ac:	4b23      	ldr	r3, [pc, #140]	; (800173c <MX_TIM2_Init+0xa4>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 32767;
 80016b2:	4b22      	ldr	r3, [pc, #136]	; (800173c <MX_TIM2_Init+0xa4>)
 80016b4:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80016b8:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ba:	4b20      	ldr	r3, [pc, #128]	; (800173c <MX_TIM2_Init+0xa4>)
 80016bc:	2200      	movs	r2, #0
 80016be:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Init(&htim2);
 80016c0:	481e      	ldr	r0, [pc, #120]	; (800173c <MX_TIM2_Init+0xa4>)
 80016c2:	f00c faa2 	bl	800dc0a <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016ca:	61bb      	str	r3, [r7, #24]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 80016cc:	f107 0318 	add.w	r3, r7, #24
 80016d0:	4619      	mov	r1, r3
 80016d2:	481a      	ldr	r0, [pc, #104]	; (800173c <MX_TIM2_Init+0xa4>)
 80016d4:	f00c fd98 	bl	800e208 <HAL_TIM_ConfigClockSource>

	HAL_TIM_IC_Init(&htim2);
 80016d8:	4818      	ldr	r0, [pc, #96]	; (800173c <MX_TIM2_Init+0xa4>)
 80016da:	f00c faf6 	bl	800dcca <HAL_TIM_IC_Init>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016de:	2300      	movs	r3, #0
 80016e0:	613b      	str	r3, [r7, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016e2:	2300      	movs	r3, #0
 80016e4:	617b      	str	r3, [r7, #20]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 80016e6:	f107 0310 	add.w	r3, r7, #16
 80016ea:	4619      	mov	r1, r3
 80016ec:	4813      	ldr	r0, [pc, #76]	; (800173c <MX_TIM2_Init+0xa4>)
 80016ee:	f00d fa8c 	bl	800ec0a <HAL_TIMEx_MasterConfigSynchronization>

	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80016f2:	230a      	movs	r3, #10
 80016f4:	603b      	str	r3, [r7, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80016f6:	2301      	movs	r3, #1
 80016f8:	607b      	str	r3, [r7, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80016fa:	2300      	movs	r3, #0
 80016fc:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICFilter = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	60fb      	str	r3, [r7, #12]
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 8001702:	463b      	mov	r3, r7
 8001704:	2200      	movs	r2, #0
 8001706:	4619      	mov	r1, r3
 8001708:	480c      	ldr	r0, [pc, #48]	; (800173c <MX_TIM2_Init+0xa4>)
 800170a:	f00c fc1b 	bl	800df44 <HAL_TIM_IC_ConfigChannel>

	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2);
 800170e:	463b      	mov	r3, r7
 8001710:	2204      	movs	r2, #4
 8001712:	4619      	mov	r1, r3
 8001714:	4809      	ldr	r0, [pc, #36]	; (800173c <MX_TIM2_Init+0xa4>)
 8001716:	f00c fc15 	bl	800df44 <HAL_TIM_IC_ConfigChannel>

	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3);
 800171a:	463b      	mov	r3, r7
 800171c:	2208      	movs	r2, #8
 800171e:	4619      	mov	r1, r3
 8001720:	4806      	ldr	r0, [pc, #24]	; (800173c <MX_TIM2_Init+0xa4>)
 8001722:	f00c fc0f 	bl	800df44 <HAL_TIM_IC_ConfigChannel>

	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4);
 8001726:	463b      	mov	r3, r7
 8001728:	220c      	movs	r2, #12
 800172a:	4619      	mov	r1, r3
 800172c:	4803      	ldr	r0, [pc, #12]	; (800173c <MX_TIM2_Init+0xa4>)
 800172e:	f00c fc09 	bl	800df44 <HAL_TIM_IC_ConfigChannel>

}
 8001732:	bf00      	nop
 8001734:	3728      	adds	r7, #40	; 0x28
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20000aec 	.word	0x20000aec

08001740 <MX_TIM4_Init>:

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b08e      	sub	sp, #56	; 0x38
 8001744:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_OC_InitTypeDef sConfigOC;

	htim4.Instance = TIM4;
 8001746:	4b26      	ldr	r3, [pc, #152]	; (80017e0 <MX_TIM4_Init+0xa0>)
 8001748:	4a26      	ldr	r2, [pc, #152]	; (80017e4 <MX_TIM4_Init+0xa4>)
 800174a:	601a      	str	r2, [r3, #0]
#ifdef MOTOR_DC
	htim4.Init.Prescaler = 84;                                    /* DC motor configuration - Freq 494Hz*/
 800174c:	4b24      	ldr	r3, [pc, #144]	; (80017e0 <MX_TIM4_Init+0xa0>)
 800174e:	2254      	movs	r2, #84	; 0x54
 8001750:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001752:	4b23      	ldr	r3, [pc, #140]	; (80017e0 <MX_TIM4_Init+0xa0>)
 8001754:	2200      	movs	r2, #0
 8001756:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 1999;
 8001758:	4b21      	ldr	r3, [pc, #132]	; (80017e0 <MX_TIM4_Init+0xa0>)
 800175a:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800175e:	60da      	str	r2, [r3, #12]
	htim4.Init.Prescaler = 100;                                    /* ESC motor configuration - Freq 400Hz*/
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim4.Init.Period = 2075;
#endif

	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001760:	4b1f      	ldr	r3, [pc, #124]	; (80017e0 <MX_TIM4_Init+0xa0>)
 8001762:	2200      	movs	r2, #0
 8001764:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Init(&htim4);
 8001766:	481e      	ldr	r0, [pc, #120]	; (80017e0 <MX_TIM4_Init+0xa0>)
 8001768:	f00c fa4f 	bl	800dc0a <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001770:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 8001772:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001776:	4619      	mov	r1, r3
 8001778:	4819      	ldr	r0, [pc, #100]	; (80017e0 <MX_TIM4_Init+0xa0>)
 800177a:	f00c fd45 	bl	800e208 <HAL_TIM_ConfigClockSource>

	HAL_TIM_PWM_Init(&htim4);
 800177e:	4818      	ldr	r0, [pc, #96]	; (80017e0 <MX_TIM4_Init+0xa0>)
 8001780:	f00c fa6e 	bl	800dc60 <HAL_TIM_PWM_Init>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001784:	2300      	movs	r3, #0
 8001786:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001788:	2300      	movs	r3, #0
 800178a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 800178c:	f107 0320 	add.w	r3, r7, #32
 8001790:	4619      	mov	r1, r3
 8001792:	4813      	ldr	r0, [pc, #76]	; (80017e0 <MX_TIM4_Init+0xa0>)
 8001794:	f00d fa39 	bl	800ec0a <HAL_TIMEx_MasterConfigSynchronization>

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001798:	2360      	movs	r3, #96	; 0x60
 800179a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017a0:	2300      	movs	r3, #0
 80017a2:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017a4:	2300      	movs	r3, #0
 80017a6:	617b      	str	r3, [r7, #20]
	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 80017a8:	1d3b      	adds	r3, r7, #4
 80017aa:	2200      	movs	r2, #0
 80017ac:	4619      	mov	r1, r3
 80017ae:	480c      	ldr	r0, [pc, #48]	; (80017e0 <MX_TIM4_Init+0xa0>)
 80017b0:	f00c fc64 	bl	800e07c <HAL_TIM_PWM_ConfigChannel>

	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 80017b4:	1d3b      	adds	r3, r7, #4
 80017b6:	2204      	movs	r2, #4
 80017b8:	4619      	mov	r1, r3
 80017ba:	4809      	ldr	r0, [pc, #36]	; (80017e0 <MX_TIM4_Init+0xa0>)
 80017bc:	f00c fc5e 	bl	800e07c <HAL_TIM_PWM_ConfigChannel>

	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 80017c0:	1d3b      	adds	r3, r7, #4
 80017c2:	2208      	movs	r2, #8
 80017c4:	4619      	mov	r1, r3
 80017c6:	4806      	ldr	r0, [pc, #24]	; (80017e0 <MX_TIM4_Init+0xa0>)
 80017c8:	f00c fc58 	bl	800e07c <HAL_TIM_PWM_ConfigChannel>

	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 80017cc:	1d3b      	adds	r3, r7, #4
 80017ce:	220c      	movs	r2, #12
 80017d0:	4619      	mov	r1, r3
 80017d2:	4803      	ldr	r0, [pc, #12]	; (80017e0 <MX_TIM4_Init+0xa0>)
 80017d4:	f00c fc52 	bl	800e07c <HAL_TIM_PWM_ConfigChannel>

}
 80017d8:	bf00      	nop
 80017da:	3738      	adds	r7, #56	; 0x38
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20000768 	.word	0x20000768
 80017e4:	40000800 	.word	0x40000800

080017e8 <MX_TIM9_Init>:

/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;

	htim9.Instance = TIM9;
 80017ee:	4b0f      	ldr	r3, [pc, #60]	; (800182c <MX_TIM9_Init+0x44>)
 80017f0:	4a0f      	ldr	r2, [pc, #60]	; (8001830 <MX_TIM9_Init+0x48>)
 80017f2:	601a      	str	r2, [r3, #0]
	htim9.Init.Prescaler = 51;
 80017f4:	4b0d      	ldr	r3, [pc, #52]	; (800182c <MX_TIM9_Init+0x44>)
 80017f6:	2233      	movs	r2, #51	; 0x33
 80017f8:	605a      	str	r2, [r3, #4]
	htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fa:	4b0c      	ldr	r3, [pc, #48]	; (800182c <MX_TIM9_Init+0x44>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
	htim9.Init.Period = 1999;
 8001800:	4b0a      	ldr	r3, [pc, #40]	; (800182c <MX_TIM9_Init+0x44>)
 8001802:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001806:	60da      	str	r2, [r3, #12]
	htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001808:	4b08      	ldr	r3, [pc, #32]	; (800182c <MX_TIM9_Init+0x44>)
 800180a:	2200      	movs	r2, #0
 800180c:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Init(&htim9);
 800180e:	4807      	ldr	r0, [pc, #28]	; (800182c <MX_TIM9_Init+0x44>)
 8001810:	f00c f9fb 	bl	800dc0a <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001814:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001818:	603b      	str	r3, [r7, #0]
	HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig);
 800181a:	463b      	mov	r3, r7
 800181c:	4619      	mov	r1, r3
 800181e:	4803      	ldr	r0, [pc, #12]	; (800182c <MX_TIM9_Init+0x44>)
 8001820:	f00c fcf2 	bl	800e208 <HAL_TIM_ConfigClockSource>

}
 8001824:	bf00      	nop
 8001826:	3710      	adds	r7, #16
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20000a34 	.word	0x20000a34
 8001830:	40014000 	.word	0x40014000

08001834 <MX_USART1_UART_Init>:

/* USART1 init function */
void MX_USART1_UART_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0

	huart1.Instance = USART1;
 8001838:	4b0e      	ldr	r3, [pc, #56]	; (8001874 <MX_USART1_UART_Init+0x40>)
 800183a:	4a0f      	ldr	r2, [pc, #60]	; (8001878 <MX_USART1_UART_Init+0x44>)
 800183c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800183e:	4b0d      	ldr	r3, [pc, #52]	; (8001874 <MX_USART1_UART_Init+0x40>)
 8001840:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001844:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001846:	4b0b      	ldr	r3, [pc, #44]	; (8001874 <MX_USART1_UART_Init+0x40>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800184c:	4b09      	ldr	r3, [pc, #36]	; (8001874 <MX_USART1_UART_Init+0x40>)
 800184e:	2200      	movs	r2, #0
 8001850:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001852:	4b08      	ldr	r3, [pc, #32]	; (8001874 <MX_USART1_UART_Init+0x40>)
 8001854:	2200      	movs	r2, #0
 8001856:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001858:	4b06      	ldr	r3, [pc, #24]	; (8001874 <MX_USART1_UART_Init+0x40>)
 800185a:	220c      	movs	r2, #12
 800185c:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800185e:	4b05      	ldr	r3, [pc, #20]	; (8001874 <MX_USART1_UART_Init+0x40>)
 8001860:	2200      	movs	r2, #0
 8001862:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001864:	4b03      	ldr	r3, [pc, #12]	; (8001874 <MX_USART1_UART_Init+0x40>)
 8001866:	2200      	movs	r2, #0
 8001868:	61da      	str	r2, [r3, #28]
	HAL_UART_Init(&huart1);
 800186a:	4802      	ldr	r0, [pc, #8]	; (8001874 <MX_USART1_UART_Init+0x40>)
 800186c:	f00d fa26 	bl	800ecbc <HAL_UART_Init>

}
 8001870:	bf00      	nop
 8001872:	bd80      	pop	{r7, pc}
 8001874:	200009a0 	.word	0x200009a0
 8001878:	40011000 	.word	0x40011000

0800187c <MX_GPIO_Init>:
 * EXTI
 * Free pins are configured automatically as Analog (this feature is enabled through
 * the Code Generation settings)
 */
void MX_GPIO_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b088      	sub	sp, #32
 8001880:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__GPIOC_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	60bb      	str	r3, [r7, #8]
 8001886:	4b1d      	ldr	r3, [pc, #116]	; (80018fc <MX_GPIO_Init+0x80>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	4a1c      	ldr	r2, [pc, #112]	; (80018fc <MX_GPIO_Init+0x80>)
 800188c:	f043 0304 	orr.w	r3, r3, #4
 8001890:	6313      	str	r3, [r2, #48]	; 0x30
 8001892:	4b1a      	ldr	r3, [pc, #104]	; (80018fc <MX_GPIO_Init+0x80>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	f003 0304 	and.w	r3, r3, #4
 800189a:	60bb      	str	r3, [r7, #8]
 800189c:	68bb      	ldr	r3, [r7, #8]
	__GPIOA_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	607b      	str	r3, [r7, #4]
 80018a2:	4b16      	ldr	r3, [pc, #88]	; (80018fc <MX_GPIO_Init+0x80>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	4a15      	ldr	r2, [pc, #84]	; (80018fc <MX_GPIO_Init+0x80>)
 80018a8:	f043 0301 	orr.w	r3, r3, #1
 80018ac:	6313      	str	r3, [r2, #48]	; 0x30
 80018ae:	4b13      	ldr	r3, [pc, #76]	; (80018fc <MX_GPIO_Init+0x80>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	607b      	str	r3, [r7, #4]
 80018b8:	687b      	ldr	r3, [r7, #4]
	__GPIOB_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	603b      	str	r3, [r7, #0]
 80018be:	4b0f      	ldr	r3, [pc, #60]	; (80018fc <MX_GPIO_Init+0x80>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	4a0e      	ldr	r2, [pc, #56]	; (80018fc <MX_GPIO_Init+0x80>)
 80018c4:	f043 0302 	orr.w	r3, r3, #2
 80018c8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ca:	4b0c      	ldr	r3, [pc, #48]	; (80018fc <MX_GPIO_Init+0x80>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	603b      	str	r3, [r7, #0]
 80018d4:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pins : PB4 PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80018d6:	2330      	movs	r3, #48	; 0x30
 80018d8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80018da:	2311      	movs	r3, #17
 80018dc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e6:	f107 030c 	add.w	r3, r7, #12
 80018ea:	4619      	mov	r1, r3
 80018ec:	4804      	ldr	r0, [pc, #16]	; (8001900 <MX_GPIO_Init+0x84>)
 80018ee:	f00a f901 	bl	800baf4 <HAL_GPIO_Init>

}
 80018f2:	bf00      	nop
 80018f4:	3720      	adds	r7, #32
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40023800 	.word	0x40023800
 8001900:	40020400 	.word	0x40020400

08001904 <HAL_TIM_PeriodElapsedCallback>:
/*
 *  Handle Timer9 interrupt @ 800Hz
 *  Set the event flag and increase time index
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001904:	b590      	push	{r4, r7, lr}
 8001906:	b089      	sub	sp, #36	; 0x24
 8001908:	af04      	add	r7, sp, #16
 800190a:	6078      	str	r0, [r7, #4]
	if(sensor_init_cali == 0)
 800190c:	4ba2      	ldr	r3, [pc, #648]	; (8001b98 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	f040 80c4 	bne.w	8001a9e <HAL_TIM_PeriodElapsedCallback+0x19a>
	{
		sensor_init_cali_count++;
 8001916:	4ba1      	ldr	r3, [pc, #644]	; (8001b9c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	3301      	adds	r3, #1
 800191c:	4a9f      	ldr	r2, [pc, #636]	; (8001b9c <HAL_TIM_PeriodElapsedCallback+0x298>)
 800191e:	6013      	str	r3, [r2, #0]

		if(sensor_init_cali_count > 800)
 8001920:	4b9e      	ldr	r3, [pc, #632]	; (8001b9c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001928:	f340 80b9 	ble.w	8001a9e <HAL_TIM_PeriodElapsedCallback+0x19a>
		{
			// Read sensor data and prepare for specific coodinate system
			ReadSensorRawData(LSM6DSL_X_0_handle, LSM6DSL_G_0_handle, LIS2MDL_M_0_handle, LPS22HB_P_0_handle, &acc, &gyro, &mag, &press);
 800192c:	4b9c      	ldr	r3, [pc, #624]	; (8001ba0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800192e:	6818      	ldr	r0, [r3, #0]
 8001930:	4b9c      	ldr	r3, [pc, #624]	; (8001ba4 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001932:	6819      	ldr	r1, [r3, #0]
 8001934:	4b9c      	ldr	r3, [pc, #624]	; (8001ba8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	4b9c      	ldr	r3, [pc, #624]	; (8001bac <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4c9c      	ldr	r4, [pc, #624]	; (8001bb0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800193e:	9403      	str	r4, [sp, #12]
 8001940:	4c9c      	ldr	r4, [pc, #624]	; (8001bb4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001942:	9402      	str	r4, [sp, #8]
 8001944:	4c9c      	ldr	r4, [pc, #624]	; (8001bb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001946:	9401      	str	r4, [sp, #4]
 8001948:	4c9c      	ldr	r4, [pc, #624]	; (8001bbc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800194a:	9400      	str	r4, [sp, #0]
 800194c:	f000 fe84 	bl	8002658 <ReadSensorRawData>

			acc_off_calc.AXIS_X += acc.AXIS_X;
 8001950:	4b9b      	ldr	r3, [pc, #620]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	4b99      	ldr	r3, [pc, #612]	; (8001bbc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4413      	add	r3, r2
 800195a:	4a99      	ldr	r2, [pc, #612]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800195c:	6013      	str	r3, [r2, #0]
			acc_off_calc.AXIS_Y += acc.AXIS_Y;
 800195e:	4b98      	ldr	r3, [pc, #608]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001960:	685a      	ldr	r2, [r3, #4]
 8001962:	4b96      	ldr	r3, [pc, #600]	; (8001bbc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	4413      	add	r3, r2
 8001968:	4a95      	ldr	r2, [pc, #596]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800196a:	6053      	str	r3, [r2, #4]
			acc_off_calc.AXIS_Z += acc.AXIS_Z;
 800196c:	4b94      	ldr	r3, [pc, #592]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800196e:	689a      	ldr	r2, [r3, #8]
 8001970:	4b92      	ldr	r3, [pc, #584]	; (8001bbc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	4413      	add	r3, r2
 8001976:	4a92      	ldr	r2, [pc, #584]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001978:	6093      	str	r3, [r2, #8]

			gyro_off_calc.AXIS_X += gyro.AXIS_X;
 800197a:	4b92      	ldr	r3, [pc, #584]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	4b8e      	ldr	r3, [pc, #568]	; (8001bb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4413      	add	r3, r2
 8001984:	4a8f      	ldr	r2, [pc, #572]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001986:	6013      	str	r3, [r2, #0]
			gyro_off_calc.AXIS_Y += gyro.AXIS_Y;
 8001988:	4b8e      	ldr	r3, [pc, #568]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800198a:	685a      	ldr	r2, [r3, #4]
 800198c:	4b8a      	ldr	r3, [pc, #552]	; (8001bb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	4413      	add	r3, r2
 8001992:	4a8c      	ldr	r2, [pc, #560]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001994:	6053      	str	r3, [r2, #4]
			gyro_off_calc.AXIS_Z += gyro.AXIS_Z;
 8001996:	4b8b      	ldr	r3, [pc, #556]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001998:	689a      	ldr	r2, [r3, #8]
 800199a:	4b87      	ldr	r3, [pc, #540]	; (8001bb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	4413      	add	r3, r2
 80019a0:	4a88      	ldr	r2, [pc, #544]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80019a2:	6093      	str	r3, [r2, #8]

			if (sensor_init_cali_count >= 1600)
 80019a4:	4b7d      	ldr	r3, [pc, #500]	; (8001b9c <HAL_TIM_PeriodElapsedCallback+0x298>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80019ac:	db77      	blt.n	8001a9e <HAL_TIM_PeriodElapsedCallback+0x19a>
			{
				acc_offset.AXIS_X = (int32_t) (acc_off_calc.AXIS_X * 0.00125f);
 80019ae:	4b84      	ldr	r3, [pc, #528]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	ee07 3a90 	vmov	s15, r3
 80019b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ba:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8001bc8 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 80019be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019c6:	ee17 2a90 	vmov	r2, s15
 80019ca:	4b80      	ldr	r3, [pc, #512]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80019cc:	601a      	str	r2, [r3, #0]
				acc_offset.AXIS_Y = (int32_t) (acc_off_calc.AXIS_Y * 0.00125f);
 80019ce:	4b7c      	ldr	r3, [pc, #496]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	ee07 3a90 	vmov	s15, r3
 80019d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019da:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 8001bc8 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 80019de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019e6:	ee17 2a90 	vmov	r2, s15
 80019ea:	4b78      	ldr	r3, [pc, #480]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80019ec:	605a      	str	r2, [r3, #4]
				acc_offset.AXIS_Z = (int32_t) (acc_off_calc.AXIS_Z * 0.00125f);
 80019ee:	4b74      	ldr	r3, [pc, #464]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	ee07 3a90 	vmov	s15, r3
 80019f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019fa:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8001bc8 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 80019fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a06:	ee17 2a90 	vmov	r2, s15
 8001a0a:	4b70      	ldr	r3, [pc, #448]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001a0c:	609a      	str	r2, [r3, #8]

				gyro_offset.AXIS_X = (int32_t) (gyro_off_calc.AXIS_X * 0.00125f);
 8001a0e:	4b6d      	ldr	r3, [pc, #436]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	ee07 3a90 	vmov	s15, r3
 8001a16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a1a:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001bc8 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001a1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a22:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a26:	ee17 2a90 	vmov	r2, s15
 8001a2a:	4b69      	ldr	r3, [pc, #420]	; (8001bd0 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001a2c:	601a      	str	r2, [r3, #0]
				gyro_offset.AXIS_Y = (int32_t) (gyro_off_calc.AXIS_Y * 0.00125f);
 8001a2e:	4b65      	ldr	r3, [pc, #404]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	ee07 3a90 	vmov	s15, r3
 8001a36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a3a:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8001bc8 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001a3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a46:	ee17 2a90 	vmov	r2, s15
 8001a4a:	4b61      	ldr	r3, [pc, #388]	; (8001bd0 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001a4c:	605a      	str	r2, [r3, #4]
				gyro_offset.AXIS_Z = (int32_t) (gyro_off_calc.AXIS_Z * 0.00125f);
 8001a4e:	4b5d      	ldr	r3, [pc, #372]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	ee07 3a90 	vmov	s15, r3
 8001a56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a5a:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8001bc8 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001a5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a66:	ee17 2a90 	vmov	r2, s15
 8001a6a:	4b59      	ldr	r3, [pc, #356]	; (8001bd0 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001a6c:	609a      	str	r2, [r3, #8]

				acc_off_calc.AXIS_X = 0;
 8001a6e:	4b54      	ldr	r3, [pc, #336]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
				acc_off_calc.AXIS_Y = 0;
 8001a74:	4b52      	ldr	r3, [pc, #328]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	605a      	str	r2, [r3, #4]
				acc_off_calc.AXIS_Z = 0;
 8001a7a:	4b51      	ldr	r3, [pc, #324]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	609a      	str	r2, [r3, #8]
				gyro_off_calc.AXIS_X = 0;
 8001a80:	4b50      	ldr	r3, [pc, #320]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
				gyro_off_calc.AXIS_Y = 0;
 8001a86:	4b4f      	ldr	r3, [pc, #316]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	605a      	str	r2, [r3, #4]
				gyro_off_calc.AXIS_Z = 0;
 8001a8c:	4b4d      	ldr	r3, [pc, #308]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	609a      	str	r2, [r3, #8]

				sensor_init_cali_count = 0;
 8001a92:	4b42      	ldr	r3, [pc, #264]	; (8001b9c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
				sensor_init_cali = 1;
 8001a98:	4b3f      	ldr	r3, [pc, #252]	; (8001b98 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	601a      	str	r2, [r3, #0]
			}
		}
	}

	if(sensor_init_cali == 1)
 8001a9e:	4b3e      	ldr	r3, [pc, #248]	; (8001b98 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	f040 83bf 	bne.w	8002226 <HAL_TIM_PeriodElapsedCallback+0x922>
	{
		tim9_cnt++;
 8001aa8:	4b4a      	ldr	r3, [pc, #296]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	3301      	adds	r3, #1
 8001aae:	4a49      	ldr	r2, [pc, #292]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001ab0:	6013      	str	r3, [r2, #0]
		tim9_cnt2++;
 8001ab2:	4b49      	ldr	r3, [pc, #292]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	4a47      	ldr	r2, [pc, #284]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001aba:	6013      	str	r3, [r2, #0]

		// Read sensor data and prepare for specific coodinate system
		ReadSensorRawData(LSM6DSL_X_0_handle, LSM6DSL_G_0_handle, LIS2MDL_M_0_handle, LPS22HB_P_0_handle, &acc, &gyro, &mag, &press);
 8001abc:	4b38      	ldr	r3, [pc, #224]	; (8001ba0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001abe:	6818      	ldr	r0, [r3, #0]
 8001ac0:	4b38      	ldr	r3, [pc, #224]	; (8001ba4 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001ac2:	6819      	ldr	r1, [r3, #0]
 8001ac4:	4b38      	ldr	r3, [pc, #224]	; (8001ba8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	4b38      	ldr	r3, [pc, #224]	; (8001bac <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4c38      	ldr	r4, [pc, #224]	; (8001bb0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001ace:	9403      	str	r4, [sp, #12]
 8001ad0:	4c38      	ldr	r4, [pc, #224]	; (8001bb4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001ad2:	9402      	str	r4, [sp, #8]
 8001ad4:	4c38      	ldr	r4, [pc, #224]	; (8001bb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001ad6:	9401      	str	r4, [sp, #4]
 8001ad8:	4c38      	ldr	r4, [pc, #224]	; (8001bbc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001ada:	9400      	str	r4, [sp, #0]
 8001adc:	f000 fdbc 	bl	8002658 <ReadSensorRawData>

		if (rc_cal_flag == 1)
 8001ae0:	4b3e      	ldr	r3, [pc, #248]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	f040 80d5 	bne.w	8001c94 <HAL_TIM_PeriodElapsedCallback+0x390>
		{
			acc_off_calc.AXIS_X += acc.AXIS_X;
 8001aea:	4b35      	ldr	r3, [pc, #212]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	4b33      	ldr	r3, [pc, #204]	; (8001bbc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4413      	add	r3, r2
 8001af4:	4a32      	ldr	r2, [pc, #200]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001af6:	6013      	str	r3, [r2, #0]
			acc_off_calc.AXIS_Y += acc.AXIS_Y;
 8001af8:	4b31      	ldr	r3, [pc, #196]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001afa:	685a      	ldr	r2, [r3, #4]
 8001afc:	4b2f      	ldr	r3, [pc, #188]	; (8001bbc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	4413      	add	r3, r2
 8001b02:	4a2f      	ldr	r2, [pc, #188]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b04:	6053      	str	r3, [r2, #4]
			acc_off_calc.AXIS_Z += acc.AXIS_Z;
 8001b06:	4b2e      	ldr	r3, [pc, #184]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b08:	689a      	ldr	r2, [r3, #8]
 8001b0a:	4b2c      	ldr	r3, [pc, #176]	; (8001bbc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	4413      	add	r3, r2
 8001b10:	4a2b      	ldr	r2, [pc, #172]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b12:	6093      	str	r3, [r2, #8]

			gyro_off_calc.AXIS_X += gyro.AXIS_X;
 8001b14:	4b2b      	ldr	r3, [pc, #172]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	4b27      	ldr	r3, [pc, #156]	; (8001bb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	4a29      	ldr	r2, [pc, #164]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b20:	6013      	str	r3, [r2, #0]
			gyro_off_calc.AXIS_Y += gyro.AXIS_Y;
 8001b22:	4b28      	ldr	r3, [pc, #160]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b24:	685a      	ldr	r2, [r3, #4]
 8001b26:	4b24      	ldr	r3, [pc, #144]	; (8001bb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	4a25      	ldr	r2, [pc, #148]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b2e:	6053      	str	r3, [r2, #4]
			gyro_off_calc.AXIS_Z += gyro.AXIS_Z;
 8001b30:	4b24      	ldr	r3, [pc, #144]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	4b20      	ldr	r3, [pc, #128]	; (8001bb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	4413      	add	r3, r2
 8001b3a:	4a22      	ldr	r2, [pc, #136]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b3c:	6093      	str	r3, [r2, #8]

			rc_cal_cnt++;
 8001b3e:	4b28      	ldr	r3, [pc, #160]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	3301      	adds	r3, #1
 8001b44:	4a26      	ldr	r2, [pc, #152]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001b46:	6013      	str	r3, [r2, #0]

			if (rc_cal_cnt >= 800)
 8001b48:	4b25      	ldr	r3, [pc, #148]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001b50:	f2c0 80a0 	blt.w	8001c94 <HAL_TIM_PeriodElapsedCallback+0x390>
			{
				acc_offset.AXIS_X = (int32_t) (acc_off_calc.AXIS_X * 0.00125f);
 8001b54:	4b1a      	ldr	r3, [pc, #104]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	ee07 3a90 	vmov	s15, r3
 8001b5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b60:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001bc8 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001b64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b6c:	ee17 2a90 	vmov	r2, s15
 8001b70:	4b16      	ldr	r3, [pc, #88]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001b72:	601a      	str	r2, [r3, #0]
				acc_offset.AXIS_Y = (int32_t) (acc_off_calc.AXIS_Y * 0.00125f);
 8001b74:	4b12      	ldr	r3, [pc, #72]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	ee07 3a90 	vmov	s15, r3
 8001b7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b80:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001bc8 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001b84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b8c:	ee17 2a90 	vmov	r2, s15
 8001b90:	4b0e      	ldr	r3, [pc, #56]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001b92:	605a      	str	r2, [r3, #4]
 8001b94:	e026      	b.n	8001be4 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 8001b96:	bf00      	nop
 8001b98:	200004d0 	.word	0x200004d0
 8001b9c:	200004d4 	.word	0x200004d4
 8001ba0:	200004a0 	.word	0x200004a0
 8001ba4:	200004a4 	.word	0x200004a4
 8001ba8:	200004a8 	.word	0x200004a8
 8001bac:	200004ac 	.word	0x200004ac
 8001bb0:	20000a90 	.word	0x20000a90
 8001bb4:	20000d04 	.word	0x20000d04
 8001bb8:	20000944 	.word	0x20000944
 8001bbc:	2000062c 	.word	0x2000062c
 8001bc0:	20000a08 	.word	0x20000a08
 8001bc4:	200009e0 	.word	0x200009e0
 8001bc8:	3aa3d70a 	.word	0x3aa3d70a
 8001bcc:	20000994 	.word	0x20000994
 8001bd0:	20000a14 	.word	0x20000a14
 8001bd4:	200004c8 	.word	0x200004c8
 8001bd8:	200004cc 	.word	0x200004cc
 8001bdc:	200004b4 	.word	0x200004b4
 8001be0:	200004bc 	.word	0x200004bc
				acc_offset.AXIS_Z = (int32_t) (acc_off_calc.AXIS_Z * 0.00125f);
 8001be4:	4bae      	ldr	r3, [pc, #696]	; (8001ea0 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	ee07 3a90 	vmov	s15, r3
 8001bec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bf0:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8001ea4 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8001bf4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bf8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bfc:	ee17 2a90 	vmov	r2, s15
 8001c00:	4ba9      	ldr	r3, [pc, #676]	; (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8001c02:	609a      	str	r2, [r3, #8]

				gyro_offset.AXIS_X = (int32_t) (gyro_off_calc.AXIS_X * 0.00125f);
 8001c04:	4ba9      	ldr	r3, [pc, #676]	; (8001eac <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	ee07 3a90 	vmov	s15, r3
 8001c0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c10:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 8001ea4 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8001c14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c1c:	ee17 2a90 	vmov	r2, s15
 8001c20:	4ba3      	ldr	r3, [pc, #652]	; (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001c22:	601a      	str	r2, [r3, #0]
				gyro_offset.AXIS_Y = (int32_t) (gyro_off_calc.AXIS_Y * 0.00125f);
 8001c24:	4ba1      	ldr	r3, [pc, #644]	; (8001eac <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	ee07 3a90 	vmov	s15, r3
 8001c2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c30:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8001ea4 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8001c34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c3c:	ee17 2a90 	vmov	r2, s15
 8001c40:	4b9b      	ldr	r3, [pc, #620]	; (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001c42:	605a      	str	r2, [r3, #4]
				gyro_offset.AXIS_Z = (int32_t) (gyro_off_calc.AXIS_Z * 0.00125f);
 8001c44:	4b99      	ldr	r3, [pc, #612]	; (8001eac <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	ee07 3a90 	vmov	s15, r3
 8001c4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c50:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8001ea4 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8001c54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c5c:	ee17 2a90 	vmov	r2, s15
 8001c60:	4b93      	ldr	r3, [pc, #588]	; (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001c62:	609a      	str	r2, [r3, #8]

				acc_off_calc.AXIS_X = 0;
 8001c64:	4b8e      	ldr	r3, [pc, #568]	; (8001ea0 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	601a      	str	r2, [r3, #0]
				acc_off_calc.AXIS_Y = 0;
 8001c6a:	4b8d      	ldr	r3, [pc, #564]	; (8001ea0 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	605a      	str	r2, [r3, #4]
				acc_off_calc.AXIS_Z = 0;
 8001c70:	4b8b      	ldr	r3, [pc, #556]	; (8001ea0 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	609a      	str	r2, [r3, #8]
				gyro_off_calc.AXIS_X = 0;
 8001c76:	4b8d      	ldr	r3, [pc, #564]	; (8001eac <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
				gyro_off_calc.AXIS_Y = 0;
 8001c7c:	4b8b      	ldr	r3, [pc, #556]	; (8001eac <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	605a      	str	r2, [r3, #4]
				gyro_off_calc.AXIS_Z = 0;
 8001c82:	4b8a      	ldr	r3, [pc, #552]	; (8001eac <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	609a      	str	r2, [r3, #8]

				rc_cal_cnt = 0;
 8001c88:	4b8a      	ldr	r3, [pc, #552]	; (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
				rc_cal_flag = 0;
 8001c8e:	4b8a      	ldr	r3, [pc, #552]	; (8001eb8 <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]
			}
		}

		acc.AXIS_X -= acc_offset.AXIS_X;
 8001c94:	4b89      	ldr	r3, [pc, #548]	; (8001ebc <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	4b83      	ldr	r3, [pc, #524]	; (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	4a87      	ldr	r2, [pc, #540]	; (8001ebc <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001ca0:	6013      	str	r3, [r2, #0]
		acc.AXIS_Y -= acc_offset.AXIS_Y;
 8001ca2:	4b86      	ldr	r3, [pc, #536]	; (8001ebc <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001ca4:	685a      	ldr	r2, [r3, #4]
 8001ca6:	4b80      	ldr	r3, [pc, #512]	; (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	4a83      	ldr	r2, [pc, #524]	; (8001ebc <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001cae:	6053      	str	r3, [r2, #4]
		acc.AXIS_Z -= (acc_offset.AXIS_Z - 1000);
 8001cb0:	4b82      	ldr	r3, [pc, #520]	; (8001ebc <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001cb2:	689a      	ldr	r2, [r3, #8]
 8001cb4:	4b7c      	ldr	r3, [pc, #496]	; (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	4a7f      	ldr	r2, [pc, #508]	; (8001ebc <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001cc0:	6093      	str	r3, [r2, #8]
		gyro.AXIS_X -= gyro_offset.AXIS_X;
 8001cc2:	4b7f      	ldr	r3, [pc, #508]	; (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	4b7a      	ldr	r3, [pc, #488]	; (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	4a7c      	ldr	r2, [pc, #496]	; (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001cce:	6013      	str	r3, [r2, #0]
		gyro.AXIS_Y -= gyro_offset.AXIS_Y;
 8001cd0:	4b7b      	ldr	r3, [pc, #492]	; (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	4b76      	ldr	r3, [pc, #472]	; (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	4a79      	ldr	r2, [pc, #484]	; (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001cdc:	6053      	str	r3, [r2, #4]
		gyro.AXIS_Z -= gyro_offset.AXIS_Z;
 8001cde:	4b78      	ldr	r3, [pc, #480]	; (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001ce0:	689a      	ldr	r2, [r3, #8]
 8001ce2:	4b73      	ldr	r3, [pc, #460]	; (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	4a75      	ldr	r2, [pc, #468]	; (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001cea:	6093      	str	r3, [r2, #8]

		// Save filtered data to acc_FIFO
		acc_FIFO[tim9_cnt2-1].AXIS_X = acc.AXIS_X;
 8001cec:	4b73      	ldr	r3, [pc, #460]	; (8001ebc <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001cee:	6819      	ldr	r1, [r3, #0]
 8001cf0:	4b74      	ldr	r3, [pc, #464]	; (8001ec4 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	1e5a      	subs	r2, r3, #1
 8001cf6:	ee07 1a90 	vmov	s15, r1
 8001cfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cfe:	4972      	ldr	r1, [pc, #456]	; (8001ec8 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001d00:	4613      	mov	r3, r2
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	4413      	add	r3, r2
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	440b      	add	r3, r1
 8001d0a:	edc3 7a00 	vstr	s15, [r3]
		acc_FIFO[tim9_cnt2-1].AXIS_Y = acc.AXIS_Y;
 8001d0e:	4b6b      	ldr	r3, [pc, #428]	; (8001ebc <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001d10:	6859      	ldr	r1, [r3, #4]
 8001d12:	4b6c      	ldr	r3, [pc, #432]	; (8001ec4 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	1e5a      	subs	r2, r3, #1
 8001d18:	ee07 1a90 	vmov	s15, r1
 8001d1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d20:	4969      	ldr	r1, [pc, #420]	; (8001ec8 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001d22:	4613      	mov	r3, r2
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	4413      	add	r3, r2
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	440b      	add	r3, r1
 8001d2c:	3304      	adds	r3, #4
 8001d2e:	edc3 7a00 	vstr	s15, [r3]
		acc_FIFO[tim9_cnt2-1].AXIS_Z = acc.AXIS_Z;
 8001d32:	4b62      	ldr	r3, [pc, #392]	; (8001ebc <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001d34:	6899      	ldr	r1, [r3, #8]
 8001d36:	4b63      	ldr	r3, [pc, #396]	; (8001ec4 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	1e5a      	subs	r2, r3, #1
 8001d3c:	ee07 1a90 	vmov	s15, r1
 8001d40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d44:	4960      	ldr	r1, [pc, #384]	; (8001ec8 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001d46:	4613      	mov	r3, r2
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	4413      	add	r3, r2
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	440b      	add	r3, r1
 8001d50:	3308      	adds	r3, #8
 8001d52:	edc3 7a00 	vstr	s15, [r3]

		// IIR Filtering on gyro
		gyro_fil.AXIS_X = gyro_fil_coeff.b0*gyro.AXIS_X + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_X + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_X
 8001d56:	4b5d      	ldr	r3, [pc, #372]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001d58:	ed93 7a02 	vldr	s14, [r3, #8]
 8001d5c:	4b58      	ldr	r3, [pc, #352]	; (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	ee07 3a90 	vmov	s15, r3
 8001d64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d6c:	4b57      	ldr	r3, [pc, #348]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001d6e:	edd3 6a03 	vldr	s13, [r3, #12]
 8001d72:	4b57      	ldr	r3, [pc, #348]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001d74:	edd3 7a00 	vldr	s15, [r3]
 8001d78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d80:	4b52      	ldr	r3, [pc, #328]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001d82:	edd3 6a04 	vldr	s13, [r3, #16]
 8001d86:	4b52      	ldr	r3, [pc, #328]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001d88:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d90:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_X + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_X;
 8001d94:	4b4d      	ldr	r3, [pc, #308]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001d96:	edd3 6a00 	vldr	s13, [r3]
 8001d9a:	4b4e      	ldr	r3, [pc, #312]	; (8001ed4 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001d9c:	edd3 7a00 	vldr	s15, [r3]
 8001da0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001da4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001da8:	4b48      	ldr	r3, [pc, #288]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001daa:	edd3 6a01 	vldr	s13, [r3, #4]
 8001dae:	4b49      	ldr	r3, [pc, #292]	; (8001ed4 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001db0:	edd3 7a03 	vldr	s15, [r3, #12]
 8001db4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001db8:	ee77 7a27 	vadd.f32	s15, s14, s15
		gyro_fil.AXIS_X = gyro_fil_coeff.b0*gyro.AXIS_X + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_X + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_X
 8001dbc:	4b46      	ldr	r3, [pc, #280]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8001dbe:	edc3 7a00 	vstr	s15, [r3]
		gyro_fil.AXIS_Y = gyro_fil_coeff.b0*gyro.AXIS_Y + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Y + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Y
 8001dc2:	4b42      	ldr	r3, [pc, #264]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001dc4:	ed93 7a02 	vldr	s14, [r3, #8]
 8001dc8:	4b3d      	ldr	r3, [pc, #244]	; (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	ee07 3a90 	vmov	s15, r3
 8001dd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dd4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dd8:	4b3c      	ldr	r3, [pc, #240]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001dda:	edd3 6a03 	vldr	s13, [r3, #12]
 8001dde:	4b3c      	ldr	r3, [pc, #240]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001de0:	edd3 7a01 	vldr	s15, [r3, #4]
 8001de4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001de8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dec:	4b37      	ldr	r3, [pc, #220]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001dee:	edd3 6a04 	vldr	s13, [r3, #16]
 8001df2:	4b37      	ldr	r3, [pc, #220]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001df4:	edd3 7a04 	vldr	s15, [r3, #16]
 8001df8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dfc:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_Y + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_Y;
 8001e00:	4b32      	ldr	r3, [pc, #200]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001e02:	edd3 6a00 	vldr	s13, [r3]
 8001e06:	4b33      	ldr	r3, [pc, #204]	; (8001ed4 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001e08:	edd3 7a01 	vldr	s15, [r3, #4]
 8001e0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e14:	4b2d      	ldr	r3, [pc, #180]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001e16:	edd3 6a01 	vldr	s13, [r3, #4]
 8001e1a:	4b2e      	ldr	r3, [pc, #184]	; (8001ed4 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001e1c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001e20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e24:	ee77 7a27 	vadd.f32	s15, s14, s15
		gyro_fil.AXIS_Y = gyro_fil_coeff.b0*gyro.AXIS_Y + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Y + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Y
 8001e28:	4b2b      	ldr	r3, [pc, #172]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8001e2a:	edc3 7a01 	vstr	s15, [r3, #4]
		gyro_fil.AXIS_Z = gyro_fil_coeff.b0*gyro.AXIS_Z + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Z + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Z
 8001e2e:	4b27      	ldr	r3, [pc, #156]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001e30:	ed93 7a02 	vldr	s14, [r3, #8]
 8001e34:	4b22      	ldr	r3, [pc, #136]	; (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	ee07 3a90 	vmov	s15, r3
 8001e3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e44:	4b21      	ldr	r3, [pc, #132]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001e46:	edd3 6a03 	vldr	s13, [r3, #12]
 8001e4a:	4b21      	ldr	r3, [pc, #132]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001e4c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e58:	4b1c      	ldr	r3, [pc, #112]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001e5a:	edd3 6a04 	vldr	s13, [r3, #16]
 8001e5e:	4b1c      	ldr	r3, [pc, #112]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001e60:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e68:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_Z + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_Z;
 8001e6c:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001e6e:	edd3 6a00 	vldr	s13, [r3]
 8001e72:	4b18      	ldr	r3, [pc, #96]	; (8001ed4 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001e74:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e80:	4b12      	ldr	r3, [pc, #72]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001e82:	edd3 6a01 	vldr	s13, [r3, #4]
 8001e86:	4b13      	ldr	r3, [pc, #76]	; (8001ed4 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001e88:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e90:	ee77 7a27 	vadd.f32	s15, s14, s15
		gyro_fil.AXIS_Z = gyro_fil_coeff.b0*gyro.AXIS_Z + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Z + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Z
 8001e94:	4b10      	ldr	r3, [pc, #64]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8001e96:	edc3 7a02 	vstr	s15, [r3, #8]
		// Shift IIR filter state
		for(int i=1;i>0;i--)
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	e08e      	b.n	8001fbe <HAL_TIM_PeriodElapsedCallback+0x6ba>
 8001ea0:	20000a08 	.word	0x20000a08
 8001ea4:	3aa3d70a 	.word	0x3aa3d70a
 8001ea8:	20000994 	.word	0x20000994
 8001eac:	200009e0 	.word	0x200009e0
 8001eb0:	20000a14 	.word	0x20000a14
 8001eb4:	200004bc 	.word	0x200004bc
 8001eb8:	200004b4 	.word	0x200004b4
 8001ebc:	2000062c 	.word	0x2000062c
 8001ec0:	20000944 	.word	0x20000944
 8001ec4:	200004cc 	.word	0x200004cc
 8001ec8:	20000660 	.word	0x20000660
 8001ecc:	20000000 	.word	0x20000000
 8001ed0:	20000c58 	.word	0x20000c58
 8001ed4:	20000964 	.word	0x20000964
 8001ed8:	20000818 	.word	0x20000818
		{
			gyro_x_pre[i].AXIS_X = gyro_x_pre[i-1].AXIS_X;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	1e5a      	subs	r2, r3, #1
 8001ee0:	4966      	ldr	r1, [pc, #408]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	4413      	add	r3, r2
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	440b      	add	r3, r1
 8001eec:	6819      	ldr	r1, [r3, #0]
 8001eee:	4863      	ldr	r0, [pc, #396]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001ef0:	68fa      	ldr	r2, [r7, #12]
 8001ef2:	4613      	mov	r3, r2
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	4413      	add	r3, r2
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	4403      	add	r3, r0
 8001efc:	6019      	str	r1, [r3, #0]
			gyro_x_pre[i].AXIS_Y = gyro_x_pre[i-1].AXIS_Y;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	1e5a      	subs	r2, r3, #1
 8001f02:	495e      	ldr	r1, [pc, #376]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001f04:	4613      	mov	r3, r2
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	4413      	add	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	440b      	add	r3, r1
 8001f0e:	3304      	adds	r3, #4
 8001f10:	6819      	ldr	r1, [r3, #0]
 8001f12:	485a      	ldr	r0, [pc, #360]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001f14:	68fa      	ldr	r2, [r7, #12]
 8001f16:	4613      	mov	r3, r2
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	4413      	add	r3, r2
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	4403      	add	r3, r0
 8001f20:	3304      	adds	r3, #4
 8001f22:	6019      	str	r1, [r3, #0]
			gyro_x_pre[i].AXIS_Z = gyro_x_pre[i-1].AXIS_Z;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	1e5a      	subs	r2, r3, #1
 8001f28:	4954      	ldr	r1, [pc, #336]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	4413      	add	r3, r2
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	440b      	add	r3, r1
 8001f34:	3308      	adds	r3, #8
 8001f36:	6819      	ldr	r1, [r3, #0]
 8001f38:	4850      	ldr	r0, [pc, #320]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001f3a:	68fa      	ldr	r2, [r7, #12]
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	4413      	add	r3, r2
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	4403      	add	r3, r0
 8001f46:	3308      	adds	r3, #8
 8001f48:	6019      	str	r1, [r3, #0]
			gyro_y_pre[i].AXIS_X = gyro_y_pre[i-1].AXIS_X;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	1e5a      	subs	r2, r3, #1
 8001f4e:	494c      	ldr	r1, [pc, #304]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8001f50:	4613      	mov	r3, r2
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	4413      	add	r3, r2
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	440b      	add	r3, r1
 8001f5a:	6819      	ldr	r1, [r3, #0]
 8001f5c:	4848      	ldr	r0, [pc, #288]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	4613      	mov	r3, r2
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	4413      	add	r3, r2
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	4403      	add	r3, r0
 8001f6a:	6019      	str	r1, [r3, #0]
			gyro_y_pre[i].AXIS_Y = gyro_y_pre[i-1].AXIS_Y;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	1e5a      	subs	r2, r3, #1
 8001f70:	4943      	ldr	r1, [pc, #268]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8001f72:	4613      	mov	r3, r2
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	4413      	add	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	440b      	add	r3, r1
 8001f7c:	3304      	adds	r3, #4
 8001f7e:	6819      	ldr	r1, [r3, #0]
 8001f80:	483f      	ldr	r0, [pc, #252]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8001f82:	68fa      	ldr	r2, [r7, #12]
 8001f84:	4613      	mov	r3, r2
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	4413      	add	r3, r2
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	4403      	add	r3, r0
 8001f8e:	3304      	adds	r3, #4
 8001f90:	6019      	str	r1, [r3, #0]
			gyro_y_pre[i].AXIS_Z = gyro_y_pre[i-1].AXIS_Z;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	1e5a      	subs	r2, r3, #1
 8001f96:	493a      	ldr	r1, [pc, #232]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8001f98:	4613      	mov	r3, r2
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	4413      	add	r3, r2
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	440b      	add	r3, r1
 8001fa2:	3308      	adds	r3, #8
 8001fa4:	6819      	ldr	r1, [r3, #0]
 8001fa6:	4836      	ldr	r0, [pc, #216]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8001fa8:	68fa      	ldr	r2, [r7, #12]
 8001faa:	4613      	mov	r3, r2
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	4413      	add	r3, r2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4403      	add	r3, r0
 8001fb4:	3308      	adds	r3, #8
 8001fb6:	6019      	str	r1, [r3, #0]
		for(int i=1;i>0;i--)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	dc8b      	bgt.n	8001edc <HAL_TIM_PeriodElapsedCallback+0x5d8>
		}
		gyro_x_pre[0].AXIS_X = gyro.AXIS_X;
 8001fc4:	4b2f      	ldr	r3, [pc, #188]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0x780>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	ee07 3a90 	vmov	s15, r3
 8001fcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fd0:	4b2a      	ldr	r3, [pc, #168]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001fd2:	edc3 7a00 	vstr	s15, [r3]
		gyro_x_pre[0].AXIS_Y = gyro.AXIS_Y;
 8001fd6:	4b2b      	ldr	r3, [pc, #172]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0x780>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	ee07 3a90 	vmov	s15, r3
 8001fde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fe2:	4b26      	ldr	r3, [pc, #152]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001fe4:	edc3 7a01 	vstr	s15, [r3, #4]
		gyro_x_pre[0].AXIS_Z = gyro.AXIS_Z;
 8001fe8:	4b26      	ldr	r3, [pc, #152]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0x780>)
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	ee07 3a90 	vmov	s15, r3
 8001ff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ff4:	4b21      	ldr	r3, [pc, #132]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001ff6:	edc3 7a02 	vstr	s15, [r3, #8]
		gyro_y_pre[0].AXIS_X = gyro_fil.AXIS_X;
 8001ffa:	4b23      	ldr	r3, [pc, #140]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x784>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a20      	ldr	r2, [pc, #128]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002000:	6013      	str	r3, [r2, #0]
		gyro_y_pre[0].AXIS_Y = gyro_fil.AXIS_Y;
 8002002:	4b21      	ldr	r3, [pc, #132]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x784>)
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	4a1e      	ldr	r2, [pc, #120]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002008:	6053      	str	r3, [r2, #4]
		gyro_y_pre[0].AXIS_Z = gyro_fil.AXIS_Z;
 800200a:	4b1f      	ldr	r3, [pc, #124]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x784>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	4a1c      	ldr	r2, [pc, #112]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002010:	6093      	str	r3, [r2, #8]

		//  Save filtered data to gyro_FIFO
		gyro_FIFO[tim9_cnt2-1].AXIS_X = gyro_fil.AXIS_X;
 8002012:	4b1e      	ldr	r3, [pc, #120]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x788>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	1e5a      	subs	r2, r3, #1
 8002018:	4b1b      	ldr	r3, [pc, #108]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x784>)
 800201a:	6819      	ldr	r1, [r3, #0]
 800201c:	481c      	ldr	r0, [pc, #112]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0x78c>)
 800201e:	4613      	mov	r3, r2
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	4413      	add	r3, r2
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	4403      	add	r3, r0
 8002028:	6019      	str	r1, [r3, #0]
		gyro_FIFO[tim9_cnt2-1].AXIS_Y = gyro_fil.AXIS_Y;
 800202a:	4b18      	ldr	r3, [pc, #96]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x788>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	1e5a      	subs	r2, r3, #1
 8002030:	4b15      	ldr	r3, [pc, #84]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x784>)
 8002032:	6859      	ldr	r1, [r3, #4]
 8002034:	4816      	ldr	r0, [pc, #88]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0x78c>)
 8002036:	4613      	mov	r3, r2
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	4413      	add	r3, r2
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	4403      	add	r3, r0
 8002040:	3304      	adds	r3, #4
 8002042:	6019      	str	r1, [r3, #0]
		gyro_FIFO[tim9_cnt2-1].AXIS_Z = gyro_fil.AXIS_Z;
 8002044:	4b11      	ldr	r3, [pc, #68]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x788>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	1e5a      	subs	r2, r3, #1
 800204a:	4b0f      	ldr	r3, [pc, #60]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x784>)
 800204c:	6899      	ldr	r1, [r3, #8]
 800204e:	4810      	ldr	r0, [pc, #64]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0x78c>)
 8002050:	4613      	mov	r3, r2
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	4413      	add	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4403      	add	r3, r0
 800205a:	3308      	adds	r3, #8
 800205c:	6019      	str	r1, [r3, #0]


		if(tim9_cnt2 == FIFO_Order)
 800205e:	4b0b      	ldr	r3, [pc, #44]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x788>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2b05      	cmp	r3, #5
 8002064:	f040 8086 	bne.w	8002174 <HAL_TIM_PeriodElapsedCallback+0x870>
		{
			tim9_cnt2 = 0;
 8002068:	4b08      	ldr	r3, [pc, #32]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x788>)
 800206a:	2200      	movs	r2, #0
 800206c:	601a      	str	r2, [r3, #0]
			tim9_event_flag = 1;
 800206e:	4b09      	ldr	r3, [pc, #36]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0x790>)
 8002070:	2201      	movs	r2, #1
 8002072:	601a      	str	r2, [r3, #0]
			for(int i=0;i<FIFO_Order;i++)
 8002074:	2300      	movs	r3, #0
 8002076:	60bb      	str	r3, [r7, #8]
 8002078:	e079      	b.n	800216e <HAL_TIM_PeriodElapsedCallback+0x86a>
 800207a:	bf00      	nop
 800207c:	20000c58 	.word	0x20000c58
 8002080:	20000964 	.word	0x20000964
 8002084:	20000944 	.word	0x20000944
 8002088:	20000818 	.word	0x20000818
 800208c:	200004cc 	.word	0x200004cc
 8002090:	20000c94 	.word	0x20000c94
 8002094:	200004c4 	.word	0x200004c4
			{
				acc_ahrs_FIFO[i].AXIS_X = acc_FIFO[i].AXIS_X;
 8002098:	4965      	ldr	r1, [pc, #404]	; (8002230 <HAL_TIM_PeriodElapsedCallback+0x92c>)
 800209a:	68ba      	ldr	r2, [r7, #8]
 800209c:	4613      	mov	r3, r2
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	4413      	add	r3, r2
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	440b      	add	r3, r1
 80020a6:	6819      	ldr	r1, [r3, #0]
 80020a8:	4862      	ldr	r0, [pc, #392]	; (8002234 <HAL_TIM_PeriodElapsedCallback+0x930>)
 80020aa:	68ba      	ldr	r2, [r7, #8]
 80020ac:	4613      	mov	r3, r2
 80020ae:	005b      	lsls	r3, r3, #1
 80020b0:	4413      	add	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4403      	add	r3, r0
 80020b6:	6019      	str	r1, [r3, #0]
				acc_ahrs_FIFO[i].AXIS_Y = acc_FIFO[i].AXIS_Y;
 80020b8:	495d      	ldr	r1, [pc, #372]	; (8002230 <HAL_TIM_PeriodElapsedCallback+0x92c>)
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	4613      	mov	r3, r2
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	4413      	add	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	440b      	add	r3, r1
 80020c6:	3304      	adds	r3, #4
 80020c8:	6819      	ldr	r1, [r3, #0]
 80020ca:	485a      	ldr	r0, [pc, #360]	; (8002234 <HAL_TIM_PeriodElapsedCallback+0x930>)
 80020cc:	68ba      	ldr	r2, [r7, #8]
 80020ce:	4613      	mov	r3, r2
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	4413      	add	r3, r2
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	4403      	add	r3, r0
 80020d8:	3304      	adds	r3, #4
 80020da:	6019      	str	r1, [r3, #0]
				acc_ahrs_FIFO[i].AXIS_Z = acc_FIFO[i].AXIS_Z;
 80020dc:	4954      	ldr	r1, [pc, #336]	; (8002230 <HAL_TIM_PeriodElapsedCallback+0x92c>)
 80020de:	68ba      	ldr	r2, [r7, #8]
 80020e0:	4613      	mov	r3, r2
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	4413      	add	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	440b      	add	r3, r1
 80020ea:	3308      	adds	r3, #8
 80020ec:	6819      	ldr	r1, [r3, #0]
 80020ee:	4851      	ldr	r0, [pc, #324]	; (8002234 <HAL_TIM_PeriodElapsedCallback+0x930>)
 80020f0:	68ba      	ldr	r2, [r7, #8]
 80020f2:	4613      	mov	r3, r2
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	4413      	add	r3, r2
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	4403      	add	r3, r0
 80020fc:	3308      	adds	r3, #8
 80020fe:	6019      	str	r1, [r3, #0]
				gyro_ahrs_FIFO[i].AXIS_X = gyro_FIFO[i].AXIS_X;
 8002100:	494d      	ldr	r1, [pc, #308]	; (8002238 <HAL_TIM_PeriodElapsedCallback+0x934>)
 8002102:	68ba      	ldr	r2, [r7, #8]
 8002104:	4613      	mov	r3, r2
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	4413      	add	r3, r2
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	440b      	add	r3, r1
 800210e:	6819      	ldr	r1, [r3, #0]
 8002110:	484a      	ldr	r0, [pc, #296]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x938>)
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	4613      	mov	r3, r2
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	4413      	add	r3, r2
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	4403      	add	r3, r0
 800211e:	6019      	str	r1, [r3, #0]
				gyro_ahrs_FIFO[i].AXIS_Y = gyro_FIFO[i].AXIS_Y;
 8002120:	4945      	ldr	r1, [pc, #276]	; (8002238 <HAL_TIM_PeriodElapsedCallback+0x934>)
 8002122:	68ba      	ldr	r2, [r7, #8]
 8002124:	4613      	mov	r3, r2
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	4413      	add	r3, r2
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	440b      	add	r3, r1
 800212e:	3304      	adds	r3, #4
 8002130:	6819      	ldr	r1, [r3, #0]
 8002132:	4842      	ldr	r0, [pc, #264]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x938>)
 8002134:	68ba      	ldr	r2, [r7, #8]
 8002136:	4613      	mov	r3, r2
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	4413      	add	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4403      	add	r3, r0
 8002140:	3304      	adds	r3, #4
 8002142:	6019      	str	r1, [r3, #0]
				gyro_ahrs_FIFO[i].AXIS_Z = gyro_FIFO[i].AXIS_Z;
 8002144:	493c      	ldr	r1, [pc, #240]	; (8002238 <HAL_TIM_PeriodElapsedCallback+0x934>)
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	4613      	mov	r3, r2
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	4413      	add	r3, r2
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	440b      	add	r3, r1
 8002152:	3308      	adds	r3, #8
 8002154:	6819      	ldr	r1, [r3, #0]
 8002156:	4839      	ldr	r0, [pc, #228]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x938>)
 8002158:	68ba      	ldr	r2, [r7, #8]
 800215a:	4613      	mov	r3, r2
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	4413      	add	r3, r2
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	4403      	add	r3, r0
 8002164:	3308      	adds	r3, #8
 8002166:	6019      	str	r1, [r3, #0]
			for(int i=0;i<FIFO_Order;i++)
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	3301      	adds	r3, #1
 800216c:	60bb      	str	r3, [r7, #8]
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	2b04      	cmp	r3, #4
 8002172:	dd91      	ble.n	8002098 <HAL_TIM_PeriodElapsedCallback+0x794>
			}
		}


		gyro_rad.gx = ((float)gyro_fil.AXIS_X)*((float)COE_MDPS_TO_RADPS);
 8002174:	4b32      	ldr	r3, [pc, #200]	; (8002240 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 8002176:	edd3 7a00 	vldr	s15, [r3]
 800217a:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8002244 <HAL_TIM_PeriodElapsedCallback+0x940>
 800217e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002182:	4b31      	ldr	r3, [pc, #196]	; (8002248 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8002184:	edc3 7a00 	vstr	s15, [r3]
		gyro_rad.gy = ((float)gyro_fil.AXIS_Y)*((float)COE_MDPS_TO_RADPS);
 8002188:	4b2d      	ldr	r3, [pc, #180]	; (8002240 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 800218a:	edd3 7a01 	vldr	s15, [r3, #4]
 800218e:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8002244 <HAL_TIM_PeriodElapsedCallback+0x940>
 8002192:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002196:	4b2c      	ldr	r3, [pc, #176]	; (8002248 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8002198:	edc3 7a01 	vstr	s15, [r3, #4]
		gyro_rad.gz = ((float)gyro_fil.AXIS_Z)*((float)COE_MDPS_TO_RADPS);
 800219c:	4b28      	ldr	r3, [pc, #160]	; (8002240 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 800219e:	edd3 7a02 	vldr	s15, [r3, #8]
 80021a2:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002244 <HAL_TIM_PeriodElapsedCallback+0x940>
 80021a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021aa:	4b27      	ldr	r3, [pc, #156]	; (8002248 <HAL_TIM_PeriodElapsedCallback+0x944>)
 80021ac:	edc3 7a02 	vstr	s15, [r3, #8]

		euler_ahrs.thz += gyro_rad.gz*PID_SAMPLING_TIME;
 80021b0:	4b26      	ldr	r3, [pc, #152]	; (800224c <HAL_TIM_PeriodElapsedCallback+0x948>)
 80021b2:	ed93 7a02 	vldr	s14, [r3, #8]
 80021b6:	4b24      	ldr	r3, [pc, #144]	; (8002248 <HAL_TIM_PeriodElapsedCallback+0x944>)
 80021b8:	edd3 7a02 	vldr	s15, [r3, #8]
 80021bc:	eddf 6a24 	vldr	s13, [pc, #144]	; 8002250 <HAL_TIM_PeriodElapsedCallback+0x94c>
 80021c0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80021c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021c8:	4b20      	ldr	r3, [pc, #128]	; (800224c <HAL_TIM_PeriodElapsedCallback+0x948>)
 80021ca:	edc3 7a02 	vstr	s15, [r3, #8]

		if(gTHR<MIN_THR)
 80021ce:	4b21      	ldr	r3, [pc, #132]	; (8002254 <HAL_TIM_PeriodElapsedCallback+0x950>)
 80021d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021d4:	2bc7      	cmp	r3, #199	; 0xc7
 80021d6:	dc07      	bgt.n	80021e8 <HAL_TIM_PeriodElapsedCallback+0x8e4>
		{
			euler_rc.thz = 0;
 80021d8:	4b1f      	ldr	r3, [pc, #124]	; (8002258 <HAL_TIM_PeriodElapsedCallback+0x954>)
 80021da:	f04f 0200 	mov.w	r2, #0
 80021de:	609a      	str	r2, [r3, #8]
			euler_ahrs.thz = 0;
 80021e0:	4b1a      	ldr	r3, [pc, #104]	; (800224c <HAL_TIM_PeriodElapsedCallback+0x948>)
 80021e2:	f04f 0200 	mov.w	r2, #0
 80021e6:	609a      	str	r2, [r3, #8]
		}

		if (rc_connection_flag && rc_enable_motor)
 80021e8:	4b1c      	ldr	r3, [pc, #112]	; (800225c <HAL_TIM_PeriodElapsedCallback+0x958>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d00c      	beq.n	800220a <HAL_TIM_PeriodElapsedCallback+0x906>
 80021f0:	4b1b      	ldr	r3, [pc, #108]	; (8002260 <HAL_TIM_PeriodElapsedCallback+0x95c>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d008      	beq.n	800220a <HAL_TIM_PeriodElapsedCallback+0x906>
		{   // Do PID Control
			FlightControlPID_innerLoop(&euler_rc_fil, &gyro_rad, &ahrs, &pid, &motor_pwm);
 80021f8:	4b1a      	ldr	r3, [pc, #104]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x960>)
 80021fa:	9300      	str	r3, [sp, #0]
 80021fc:	4b1a      	ldr	r3, [pc, #104]	; (8002268 <HAL_TIM_PeriodElapsedCallback+0x964>)
 80021fe:	4a1b      	ldr	r2, [pc, #108]	; (800226c <HAL_TIM_PeriodElapsedCallback+0x968>)
 8002200:	4911      	ldr	r1, [pc, #68]	; (8002248 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8002202:	481b      	ldr	r0, [pc, #108]	; (8002270 <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8002204:	f7fe fec2 	bl	8000f8c <FlightControlPID_innerLoop>
 8002208:	e002      	b.n	8002210 <HAL_TIM_PeriodElapsedCallback+0x90c>
		}
		else
		{
			// set motor output zero
			set_motor_pwm_zero(&motor_pwm);
 800220a:	4816      	ldr	r0, [pc, #88]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x960>)
 800220c:	f000 f952 	bl	80024b4 <set_motor_pwm_zero>
		}

		if(gTHR<MIN_THR)
 8002210:	4b10      	ldr	r3, [pc, #64]	; (8002254 <HAL_TIM_PeriodElapsedCallback+0x950>)
 8002212:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002216:	2bc7      	cmp	r3, #199	; 0xc7
 8002218:	dc02      	bgt.n	8002220 <HAL_TIM_PeriodElapsedCallback+0x91c>
		{
			set_motor_pwm_zero(&motor_pwm);
 800221a:	4812      	ldr	r0, [pc, #72]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x960>)
 800221c:	f000 f94a 	bl	80024b4 <set_motor_pwm_zero>
		}

		set_motor_pwm(&motor_pwm);      /* To comment if want to debug remocon calibration switching off the motors */
 8002220:	4810      	ldr	r0, [pc, #64]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x960>)
 8002222:	f000 f89d 	bl	8002360 <set_motor_pwm>
	}

}
 8002226:	bf00      	nop
 8002228:	3714      	adds	r7, #20
 800222a:	46bd      	mov	sp, r7
 800222c:	bd90      	pop	{r4, r7, pc}
 800222e:	bf00      	nop
 8002230:	20000660 	.word	0x20000660
 8002234:	200007a4 	.word	0x200007a4
 8002238:	20000c94 	.word	0x20000c94
 800223c:	20000824 	.word	0x20000824
 8002240:	20000818 	.word	0x20000818
 8002244:	379268a9 	.word	0x379268a9
 8002248:	200009fc 	.word	0x200009fc
 800224c:	20000d10 	.word	0x20000d10
 8002250:	3aa3d70a 	.word	0x3aa3d70a
 8002254:	20000d4e 	.word	0x20000d4e
 8002258:	20000a78 	.word	0x20000a78
 800225c:	20000d52 	.word	0x20000d52
 8002260:	200004b8 	.word	0x200004b8
 8002264:	20000954 	.word	0x20000954
 8002268:	200006f4 	.word	0x200006f4
 800226c:	20000638 	.word	0x20000638
 8002270:	200008c4 	.word	0x200008c4

08002274 <initializeAllSensors>:
 * @brief  Initialize all sensors
 * @param  None
 * @retval None
 */
static void initializeAllSensors( void )
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
	if (BSP_ACCELERO_Init( LSM6DSL_X_0, &LSM6DSL_X_0_handle ) != COMPONENT_OK)
 8002278:	4914      	ldr	r1, [pc, #80]	; (80022cc <initializeAllSensors+0x58>)
 800227a:	2000      	movs	r0, #0
 800227c:	f001 faaa 	bl	80037d4 <BSP_ACCELERO_Init>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d000      	beq.n	8002288 <initializeAllSensors+0x14>
	{
		while(1);
 8002286:	e7fe      	b.n	8002286 <initializeAllSensors+0x12>
	}

	if (BSP_GYRO_Init( LSM6DSL_G_0, &LSM6DSL_G_0_handle ) != COMPONENT_OK)
 8002288:	4911      	ldr	r1, [pc, #68]	; (80022d0 <initializeAllSensors+0x5c>)
 800228a:	2000      	movs	r0, #0
 800228c:	f001 fc3b 	bl	8003b06 <BSP_GYRO_Init>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d000      	beq.n	8002298 <initializeAllSensors+0x24>
	{
		while(1);
 8002296:	e7fe      	b.n	8002296 <initializeAllSensors+0x22>
	}

	if (BSP_MAGNETO_Init( LIS2MDL_M_0, &LIS2MDL_M_0_handle ) != COMPONENT_OK)
 8002298:	490e      	ldr	r1, [pc, #56]	; (80022d4 <initializeAllSensors+0x60>)
 800229a:	2000      	movs	r0, #0
 800229c:	f001 fd43 	bl	8003d26 <BSP_MAGNETO_Init>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d000      	beq.n	80022a8 <initializeAllSensors+0x34>
	{
		while(1);
 80022a6:	e7fe      	b.n	80022a6 <initializeAllSensors+0x32>
	}


	if (BSP_PRESSURE_Init( LPS22HB_P_0, &LPS22HB_P_0_handle ) != COMPONENT_OK)
 80022a8:	490b      	ldr	r1, [pc, #44]	; (80022d8 <initializeAllSensors+0x64>)
 80022aa:	2000      	movs	r0, #0
 80022ac:	f001 fe1b 	bl	8003ee6 <BSP_PRESSURE_Init>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d000      	beq.n	80022b8 <initializeAllSensors+0x44>
	{
		while(1);
 80022b6:	e7fe      	b.n	80022b6 <initializeAllSensors+0x42>
	}

	if (BSP_TEMPERATURE_Init( LPS22HB_T_0, &LPS22HB_T_0_handle ) != COMPONENT_OK)
 80022b8:	4908      	ldr	r1, [pc, #32]	; (80022dc <initializeAllSensors+0x68>)
 80022ba:	2000      	movs	r0, #0
 80022bc:	f001 ff3f 	bl	800413e <BSP_TEMPERATURE_Init>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d000      	beq.n	80022c8 <initializeAllSensors+0x54>
	{
		while(1);
 80022c6:	e7fe      	b.n	80022c6 <initializeAllSensors+0x52>
	}


}
 80022c8:	bf00      	nop
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	200004a0 	.word	0x200004a0
 80022d0:	200004a4 	.word	0x200004a4
 80022d4:	200004a8 	.word	0x200004a8
 80022d8:	200004ac 	.word	0x200004ac
 80022dc:	200004b0 	.word	0x200004b0

080022e0 <enableAllSensors>:
 * @brief  Enable all sensors
 * @param  None
 * @retval None
 */
void enableAllSensors( void )
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
	BSP_ACCELERO_Sensor_Enable( LSM6DSL_X_0_handle );
 80022e4:	4b14      	ldr	r3, [pc, #80]	; (8002338 <enableAllSensors+0x58>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f001 fbbd 	bl	8003a68 <BSP_ACCELERO_Sensor_Enable>
	PRINTF("LSM6DSL MEMS Accelerometer initialized and enabled\n\r");
 80022ee:	4813      	ldr	r0, [pc, #76]	; (800233c <enableAllSensors+0x5c>)
 80022f0:	f7fe fe16 	bl	8000f20 <myprintf>
	BSP_GYRO_Sensor_Enable( LSM6DSL_G_0_handle );
 80022f4:	4b12      	ldr	r3, [pc, #72]	; (8002340 <enableAllSensors+0x60>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f001 fcc5 	bl	8003c88 <BSP_GYRO_Sensor_Enable>
	PRINTF("LSM6DSL MEMS Gyroscope initialized and enabled\n\r");
 80022fe:	4811      	ldr	r0, [pc, #68]	; (8002344 <enableAllSensors+0x64>)
 8002300:	f7fe fe0e 	bl	8000f20 <myprintf>
	BSP_MAGNETO_Sensor_Enable( LIS2MDL_M_0_handle );
 8002304:	4b10      	ldr	r3, [pc, #64]	; (8002348 <enableAllSensors+0x68>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4618      	mov	r0, r3
 800230a:	f001 fd9d 	bl	8003e48 <BSP_MAGNETO_Sensor_Enable>
	PRINTF("LIS2MDL Magnetometer initialized and enabled\n\r");
 800230e:	480f      	ldr	r0, [pc, #60]	; (800234c <enableAllSensors+0x6c>)
 8002310:	f7fe fe06 	bl	8000f20 <myprintf>
	BSP_PRESSURE_Sensor_Enable( LPS22HB_P_0_handle );
 8002314:	4b0e      	ldr	r3, [pc, #56]	; (8002350 <enableAllSensors+0x70>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4618      	mov	r0, r3
 800231a:	f001 fec1 	bl	80040a0 <BSP_PRESSURE_Sensor_Enable>
	PRINTF("LPS22HB Pressure sensor initialized and enabled\n\r");
 800231e:	480d      	ldr	r0, [pc, #52]	; (8002354 <enableAllSensors+0x74>)
 8002320:	f7fe fdfe 	bl	8000f20 <myprintf>
	BSP_TEMPERATURE_Sensor_Enable( LPS22HB_T_0_handle );
 8002324:	4b0c      	ldr	r3, [pc, #48]	; (8002358 <enableAllSensors+0x78>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4618      	mov	r0, r3
 800232a:	f001 ffcb 	bl	80042c4 <BSP_TEMPERATURE_Sensor_Enable>
	PRINTF("LPS22HB Temperature sensor initialized and enabled\n\r");
 800232e:	480b      	ldr	r0, [pc, #44]	; (800235c <enableAllSensors+0x7c>)
 8002330:	f7fe fdf6 	bl	8000f20 <myprintf>
}
 8002334:	bf00      	nop
 8002336:	bd80      	pop	{r7, pc}
 8002338:	200004a0 	.word	0x200004a0
 800233c:	0801438c 	.word	0x0801438c
 8002340:	200004a4 	.word	0x200004a4
 8002344:	080143c4 	.word	0x080143c4
 8002348:	200004a8 	.word	0x200004a8
 800234c:	080143f8 	.word	0x080143f8
 8002350:	200004ac 	.word	0x200004ac
 8002354:	08014428 	.word	0x08014428
 8002358:	200004b0 	.word	0x200004b0
 800235c:	0801445c 	.word	0x0801445c

08002360 <set_motor_pwm>:
/*
 * Setup the driving power for 4 motors. p1~p4 data range is 0~1999, which equals
 * to 0~100% duty cycle (for DC motor configuration)
 */
void set_motor_pwm(MotorControlTypeDef *motor_pwm)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  if (motor_pwm->motor1_pwm >= MOTOR_MAX_PWM_VALUE)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	edd3 7a00 	vldr	s15, [r3]
 800236e:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 80024ac <set_motor_pwm+0x14c>
 8002372:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800237a:	db05      	blt.n	8002388 <set_motor_pwm+0x28>
    htim4.Instance->CCR1 = MOTOR_MAX_PWM_VALUE;
 800237c:	4b4c      	ldr	r3, [pc, #304]	; (80024b0 <set_motor_pwm+0x150>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f240 726c 	movw	r2, #1900	; 0x76c
 8002384:	635a      	str	r2, [r3, #52]	; 0x34
 8002386:	e016      	b.n	80023b6 <set_motor_pwm+0x56>
  else if (motor_pwm->motor1_pwm <= MOTOR_MIN_PWM_VALUE)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	edd3 7a00 	vldr	s15, [r3]
 800238e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002396:	d804      	bhi.n	80023a2 <set_motor_pwm+0x42>
    htim4.Instance->CCR1 = MOTOR_MIN_PWM_VALUE;
 8002398:	4b45      	ldr	r3, [pc, #276]	; (80024b0 <set_motor_pwm+0x150>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2200      	movs	r2, #0
 800239e:	635a      	str	r2, [r3, #52]	; 0x34
 80023a0:	e009      	b.n	80023b6 <set_motor_pwm+0x56>
  else
    htim4.Instance->CCR1 = (uint32_t) motor_pwm->motor1_pwm; 
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	edd3 7a00 	vldr	s15, [r3]
 80023a8:	4b41      	ldr	r3, [pc, #260]	; (80024b0 <set_motor_pwm+0x150>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023b0:	ee17 2a90 	vmov	r2, s15
 80023b4:	635a      	str	r2, [r3, #52]	; 0x34
  
  if (motor_pwm->motor2_pwm >= MOTOR_MAX_PWM_VALUE)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	edd3 7a01 	vldr	s15, [r3, #4]
 80023bc:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80024ac <set_motor_pwm+0x14c>
 80023c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023c8:	db05      	blt.n	80023d6 <set_motor_pwm+0x76>
    htim4.Instance->CCR2 = MOTOR_MAX_PWM_VALUE;
 80023ca:	4b39      	ldr	r3, [pc, #228]	; (80024b0 <set_motor_pwm+0x150>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f240 726c 	movw	r2, #1900	; 0x76c
 80023d2:	639a      	str	r2, [r3, #56]	; 0x38
 80023d4:	e016      	b.n	8002404 <set_motor_pwm+0xa4>
  else if (motor_pwm->motor2_pwm <= MOTOR_MIN_PWM_VALUE)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	edd3 7a01 	vldr	s15, [r3, #4]
 80023dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e4:	d804      	bhi.n	80023f0 <set_motor_pwm+0x90>
    htim4.Instance->CCR2 = MOTOR_MIN_PWM_VALUE;
 80023e6:	4b32      	ldr	r3, [pc, #200]	; (80024b0 <set_motor_pwm+0x150>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2200      	movs	r2, #0
 80023ec:	639a      	str	r2, [r3, #56]	; 0x38
 80023ee:	e009      	b.n	8002404 <set_motor_pwm+0xa4>
  else
    htim4.Instance->CCR2 = (uint32_t) motor_pwm->motor2_pwm;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80023f6:	4b2e      	ldr	r3, [pc, #184]	; (80024b0 <set_motor_pwm+0x150>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023fe:	ee17 2a90 	vmov	r2, s15
 8002402:	639a      	str	r2, [r3, #56]	; 0x38
  
  if (motor_pwm->motor3_pwm >= MOTOR_MAX_PWM_VALUE)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	edd3 7a02 	vldr	s15, [r3, #8]
 800240a:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80024ac <set_motor_pwm+0x14c>
 800240e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002416:	db05      	blt.n	8002424 <set_motor_pwm+0xc4>
    htim4.Instance->CCR3 = MOTOR_MAX_PWM_VALUE;
 8002418:	4b25      	ldr	r3, [pc, #148]	; (80024b0 <set_motor_pwm+0x150>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f240 726c 	movw	r2, #1900	; 0x76c
 8002420:	63da      	str	r2, [r3, #60]	; 0x3c
 8002422:	e016      	b.n	8002452 <set_motor_pwm+0xf2>
  else if (motor_pwm->motor3_pwm <= MOTOR_MIN_PWM_VALUE)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	edd3 7a02 	vldr	s15, [r3, #8]
 800242a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800242e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002432:	d804      	bhi.n	800243e <set_motor_pwm+0xde>
    htim4.Instance->CCR3 = MOTOR_MIN_PWM_VALUE;
 8002434:	4b1e      	ldr	r3, [pc, #120]	; (80024b0 <set_motor_pwm+0x150>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2200      	movs	r2, #0
 800243a:	63da      	str	r2, [r3, #60]	; 0x3c
 800243c:	e009      	b.n	8002452 <set_motor_pwm+0xf2>
  else
    htim4.Instance->CCR3 = (uint32_t) motor_pwm->motor3_pwm;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	edd3 7a02 	vldr	s15, [r3, #8]
 8002444:	4b1a      	ldr	r3, [pc, #104]	; (80024b0 <set_motor_pwm+0x150>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800244c:	ee17 2a90 	vmov	r2, s15
 8002450:	63da      	str	r2, [r3, #60]	; 0x3c
  
  if (motor_pwm->motor4_pwm >= MOTOR_MAX_PWM_VALUE)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	edd3 7a03 	vldr	s15, [r3, #12]
 8002458:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80024ac <set_motor_pwm+0x14c>
 800245c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002464:	db05      	blt.n	8002472 <set_motor_pwm+0x112>
    htim4.Instance->CCR4 = MOTOR_MAX_PWM_VALUE;
 8002466:	4b12      	ldr	r3, [pc, #72]	; (80024b0 <set_motor_pwm+0x150>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f240 726c 	movw	r2, #1900	; 0x76c
 800246e:	641a      	str	r2, [r3, #64]	; 0x40
  else if (motor_pwm->motor4_pwm <= MOTOR_MIN_PWM_VALUE)
    htim4.Instance->CCR4 = MOTOR_MIN_PWM_VALUE;
  else
    htim4.Instance->CCR4 = (uint32_t) motor_pwm->motor4_pwm;
}
 8002470:	e016      	b.n	80024a0 <set_motor_pwm+0x140>
  else if (motor_pwm->motor4_pwm <= MOTOR_MIN_PWM_VALUE)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	edd3 7a03 	vldr	s15, [r3, #12]
 8002478:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800247c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002480:	d804      	bhi.n	800248c <set_motor_pwm+0x12c>
    htim4.Instance->CCR4 = MOTOR_MIN_PWM_VALUE;
 8002482:	4b0b      	ldr	r3, [pc, #44]	; (80024b0 <set_motor_pwm+0x150>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	2200      	movs	r2, #0
 8002488:	641a      	str	r2, [r3, #64]	; 0x40
}
 800248a:	e009      	b.n	80024a0 <set_motor_pwm+0x140>
    htim4.Instance->CCR4 = (uint32_t) motor_pwm->motor4_pwm;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002492:	4b07      	ldr	r3, [pc, #28]	; (80024b0 <set_motor_pwm+0x150>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800249a:	ee17 2a90 	vmov	r2, s15
 800249e:	641a      	str	r2, [r3, #64]	; 0x40
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	44ed8000 	.word	0x44ed8000
 80024b0:	20000768 	.word	0x20000768

080024b4 <set_motor_pwm_zero>:


void set_motor_pwm_zero(MotorControlTypeDef *motor_pwm)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  motor_pwm->motor1_pwm = 0;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f04f 0200 	mov.w	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]
  motor_pwm->motor2_pwm = 0;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f04f 0200 	mov.w	r2, #0
 80024ca:	605a      	str	r2, [r3, #4]
  motor_pwm->motor3_pwm = 0;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f04f 0200 	mov.w	r2, #0
 80024d2:	609a      	str	r2, [r3, #8]
  motor_pwm->motor4_pwm = 0;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f04f 0200 	mov.w	r2, #0
 80024da:	60da      	str	r2, [r3, #12]
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr

080024e8 <init_rc_variables>:
  cnt = 0;
  init_queue(&que);
}

void init_rc_variables(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
  uint32_t i;
  rc_connection_flag = 0;
 80024ee:	4b13      	ldr	r3, [pc, #76]	; (800253c <init_rc_variables+0x54>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	701a      	strb	r2, [r3, #0]
  for (i=0;i<4;i++)
 80024f4:	2300      	movs	r3, #0
 80024f6:	607b      	str	r3, [r7, #4]
 80024f8:	e016      	b.n	8002528 <init_rc_variables+0x40>
  {
    rc_flag[i] = 0;
 80024fa:	4a11      	ldr	r2, [pc, #68]	; (8002540 <init_rc_variables+0x58>)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4413      	add	r3, r2
 8002500:	2200      	movs	r2, #0
 8002502:	701a      	strb	r2, [r3, #0]
    rc_t_rise[i] = 0;
 8002504:	4a0f      	ldr	r2, [pc, #60]	; (8002544 <init_rc_variables+0x5c>)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2100      	movs	r1, #0
 800250a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    rc_t_fall[i] = 0;
 800250e:	4a0e      	ldr	r2, [pc, #56]	; (8002548 <init_rc_variables+0x60>)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2100      	movs	r1, #0
 8002514:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    rc_t[i] = 0;
 8002518:	4a0c      	ldr	r2, [pc, #48]	; (800254c <init_rc_variables+0x64>)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2100      	movs	r1, #0
 800251e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i=0;i<4;i++)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	3301      	adds	r3, #1
 8002526:	607b      	str	r3, [r7, #4]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2b03      	cmp	r3, #3
 800252c:	d9e5      	bls.n	80024fa <init_rc_variables+0x12>
  }
}
 800252e:	bf00      	nop
 8002530:	bf00      	nop
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr
 800253c:	20000d52 	.word	0x20000d52
 8002540:	20000d28 	.word	0x20000d28
 8002544:	20000d2c 	.word	0x20000d2c
 8002548:	20000da4 	.word	0x20000da4
 800254c:	20000d3c 	.word	0x20000d3c

08002550 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
      }
  }
  #endif
  #ifdef REMOCON_BLE
        
        update_rc_data(0);
 8002558:	2000      	movs	r0, #0
 800255a:	f000 f823 	bl	80025a4 <update_rc_data>
      
  #endif
}
 800255e:	bf00      	nop
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
	...

08002568 <HAL_SYSTICK_Callback>:


void HAL_SYSTICK_Callback(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  // Process user timer
  User_Timer_Callback();
 800256c:	f000 fadc 	bl	8002b28 <User_Timer_Callback>
  // Count rc_timeout up to 1s
  if (rc_timeout < 1000)
 8002570:	4b0a      	ldr	r3, [pc, #40]	; (800259c <HAL_SYSTICK_Callback+0x34>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002578:	da04      	bge.n	8002584 <HAL_SYSTICK_Callback+0x1c>
    rc_timeout++;
 800257a:	4b08      	ldr	r3, [pc, #32]	; (800259c <HAL_SYSTICK_Callback+0x34>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	3301      	adds	r3, #1
 8002580:	4a06      	ldr	r2, [pc, #24]	; (800259c <HAL_SYSTICK_Callback+0x34>)
 8002582:	6013      	str	r3, [r2, #0]
  if (rc_timeout > RC_TIMEOUT_VALUE)
 8002584:	4b05      	ldr	r3, [pc, #20]	; (800259c <HAL_SYSTICK_Callback+0x34>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2b1e      	cmp	r3, #30
 800258a:	dd01      	ble.n	8002590 <HAL_SYSTICK_Callback+0x28>
    init_rc_variables();
 800258c:	f7ff ffac 	bl	80024e8 <init_rc_variables>
  #ifdef REMOCON_PWM
    rc_connection_flag = (rc_timeout <= RC_TIMEOUT_VALUE);
  #endif
  #ifdef REMOCON_BLE
    rc_connection_flag = 1;             /* To modify and check status of BLE connection */
 8002590:	4b03      	ldr	r3, [pc, #12]	; (80025a0 <HAL_SYSTICK_Callback+0x38>)
 8002592:	2201      	movs	r2, #1
 8002594:	701a      	strb	r2, [r3, #0]
  #endif
}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20000d20 	.word	0x20000d20
 80025a0:	20000d52 	.word	0x20000d52

080025a4 <update_rc_data>:


/* Update global variables of R/C data */
void update_rc_data(int32_t idx)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
      default: break;
    }
  #endif
  
  // Activate Calibration Procedure  
  if ( (gTHR == 0) && (gELE < - RC_CAL_THRESHOLD) && (gAIL > RC_CAL_THRESHOLD) && (gRUD < - RC_CAL_THRESHOLD))
 80025ac:	4b23      	ldr	r3, [pc, #140]	; (800263c <update_rc_data+0x98>)
 80025ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d114      	bne.n	80025e0 <update_rc_data+0x3c>
 80025b6:	4b22      	ldr	r3, [pc, #136]	; (8002640 <update_rc_data+0x9c>)
 80025b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025bc:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 80025c0:	da0e      	bge.n	80025e0 <update_rc_data+0x3c>
 80025c2:	4b20      	ldr	r3, [pc, #128]	; (8002644 <update_rc_data+0xa0>)
 80025c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025c8:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80025cc:	dd08      	ble.n	80025e0 <update_rc_data+0x3c>
 80025ce:	4b1e      	ldr	r3, [pc, #120]	; (8002648 <update_rc_data+0xa4>)
 80025d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025d4:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 80025d8:	da02      	bge.n	80025e0 <update_rc_data+0x3c>
  {
    rc_cal_flag = 1;
 80025da:	4b1c      	ldr	r3, [pc, #112]	; (800264c <update_rc_data+0xa8>)
 80025dc:	2201      	movs	r2, #1
 80025de:	601a      	str	r2, [r3, #0]
  }

  // Activate Arming/Disarming 
  if ( (gTHR == 0) && (gELE < - RC_CAL_THRESHOLD) && (gAIL < - RC_CAL_THRESHOLD) && (gRUD > RC_CAL_THRESHOLD))
 80025e0:	4b16      	ldr	r3, [pc, #88]	; (800263c <update_rc_data+0x98>)
 80025e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d122      	bne.n	8002630 <update_rc_data+0x8c>
 80025ea:	4b15      	ldr	r3, [pc, #84]	; (8002640 <update_rc_data+0x9c>)
 80025ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025f0:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 80025f4:	da1c      	bge.n	8002630 <update_rc_data+0x8c>
 80025f6:	4b13      	ldr	r3, [pc, #76]	; (8002644 <update_rc_data+0xa0>)
 80025f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025fc:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 8002600:	da16      	bge.n	8002630 <update_rc_data+0x8c>
 8002602:	4b11      	ldr	r3, [pc, #68]	; (8002648 <update_rc_data+0xa4>)
 8002604:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002608:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800260c:	dd10      	ble.n	8002630 <update_rc_data+0x8c>
  {
    if (rc_enable_motor==0) // if not armed -> arm
 800260e:	4b10      	ldr	r3, [pc, #64]	; (8002650 <update_rc_data+0xac>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d106      	bne.n	8002624 <update_rc_data+0x80>
    {
      rc_enable_motor = 1;
 8002616:	4b0e      	ldr	r3, [pc, #56]	; (8002650 <update_rc_data+0xac>)
 8002618:	2201      	movs	r2, #1
 800261a:	601a      	str	r2, [r3, #0]
      fly_ready = 1;
 800261c:	4b0d      	ldr	r3, [pc, #52]	; (8002654 <update_rc_data+0xb0>)
 800261e:	2201      	movs	r2, #1
 8002620:	601a      	str	r2, [r3, #0]
    {
      rc_enable_motor = 0;
      fly_ready = 0;
    }
  }
}
 8002622:	e005      	b.n	8002630 <update_rc_data+0x8c>
      rc_enable_motor = 0;
 8002624:	4b0a      	ldr	r3, [pc, #40]	; (8002650 <update_rc_data+0xac>)
 8002626:	2200      	movs	r2, #0
 8002628:	601a      	str	r2, [r3, #0]
      fly_ready = 0;
 800262a:	4b0a      	ldr	r3, [pc, #40]	; (8002654 <update_rc_data+0xb0>)
 800262c:	2200      	movs	r2, #0
 800262e:	601a      	str	r2, [r3, #0]
}
 8002630:	bf00      	nop
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	20000d4e 	.word	0x20000d4e
 8002640:	20000d4c 	.word	0x20000d4c
 8002644:	20000d50 	.word	0x20000d50
 8002648:	20000da2 	.word	0x20000da2
 800264c:	200004b4 	.word	0x200004b4
 8002650:	200004b8 	.word	0x200004b8
 8002654:	200004c0 	.word	0x200004c0

08002658 <ReadSensorRawData>:
 *      Acc - mg
 *      Gyro - mdps
 *      Mag - mguass
 */
void ReadSensorRawData(void *ACC_handle, void *GYR_handle, void *MAG_handle, void *PRE_handle, AxesRaw_TypeDef *acc, AxesRaw_TypeDef *gyro, AxesRaw_TypeDef *mag, float *pre)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b094      	sub	sp, #80	; 0x50
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
 8002664:	603b      	str	r3, [r7, #0]
    int32_t t1;
    SensorAxes_t acc_temp_int16, gyro_temp_int16, mag_temp_int16;            /* Data Type int16_t */
    AxesRaw_TypeDef acc_temp, gyro_temp; 
    /* Data Type int32_t */
    // Read data is in mg unit
    BSP_ACCELERO_Get_Axes(ACC_handle, &acc_temp_int16);
 8002666:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800266a:	4619      	mov	r1, r3
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f001 fa1f 	bl	8003ab0 <BSP_ACCELERO_Get_Axes>
    acc_temp.AXIS_X = (int32_t) acc_temp_int16.AXIS_X;                /* Casting data to int32_t */
 8002672:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002674:	61fb      	str	r3, [r7, #28]
    acc_temp.AXIS_Y = (int32_t) acc_temp_int16.AXIS_Y;
 8002676:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002678:	623b      	str	r3, [r7, #32]
    acc_temp.AXIS_Z = (int32_t) acc_temp_int16.AXIS_Z;
 800267a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800267c:	627b      	str	r3, [r7, #36]	; 0x24
    // Read data is in mdps unit
    BSP_GYRO_Get_Axes(GYR_handle, &gyro_temp_int16);
 800267e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002682:	4619      	mov	r1, r3
 8002684:	68b8      	ldr	r0, [r7, #8]
 8002686:	f001 fb23 	bl	8003cd0 <BSP_GYRO_Get_Axes>
    gyro_temp.AXIS_X = (int32_t) gyro_temp_int16.AXIS_X;                /* Casting data to int32_t */
 800268a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800268c:	613b      	str	r3, [r7, #16]
    gyro_temp.AXIS_Y = (int32_t) gyro_temp_int16.AXIS_Y;
 800268e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002690:	617b      	str	r3, [r7, #20]
    gyro_temp.AXIS_Z = (int32_t) gyro_temp_int16.AXIS_Z;
 8002692:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002694:	61bb      	str	r3, [r7, #24]
    // Read data is in mg unit
    if (USE_MAG_SENSOR){
        BSP_MAGNETO_Get_Axes(MAG_handle, &mag_temp_int16);
 8002696:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800269a:	4619      	mov	r1, r3
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f001 fbf7 	bl	8003e90 <BSP_MAGNETO_Get_Axes>
        mag->AXIS_X = (int32_t) mag_temp_int16.AXIS_X;
 80026a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026a4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026a6:	601a      	str	r2, [r3, #0]
        mag->AXIS_Y = (int32_t) mag_temp_int16.AXIS_Y;
 80026a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026ac:	605a      	str	r2, [r3, #4]
        mag->AXIS_Z = (int32_t) mag_temp_int16.AXIS_Z;
 80026ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026b2:	609a      	str	r2, [r3, #8]
        mag->AXIS_Y = 0;
        mag->AXIS_Z = 0;
    }
    
    if (USE_PRESSURE_SENSOR)
        BSP_PRESSURE_Get_Press(PRE_handle, pre);
 80026b4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80026b6:	6838      	ldr	r0, [r7, #0]
 80026b8:	f001 fd16 	bl	80040e8 <BSP_PRESSURE_Get_Press>
        // No need to convert in this case
    }
    else if (COORDINATE_SYSTEM == 3)
    {
     
      acc->AXIS_X = -acc_temp.AXIS_Y;
 80026bc:	6a3b      	ldr	r3, [r7, #32]
 80026be:	425a      	negs	r2, r3
 80026c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80026c2:	601a      	str	r2, [r3, #0]
      acc->AXIS_Y = acc_temp.AXIS_X;
 80026c4:	69fa      	ldr	r2, [r7, #28]
 80026c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80026c8:	605a      	str	r2, [r3, #4]
      acc->AXIS_Z = acc_temp.AXIS_Z;
 80026ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80026ce:	609a      	str	r2, [r3, #8]
      
      gyro->AXIS_X = -gyro_temp.AXIS_Y;
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	425a      	negs	r2, r3
 80026d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80026d6:	601a      	str	r2, [r3, #0]
      gyro->AXIS_Y = gyro_temp.AXIS_X;
 80026d8:	693a      	ldr	r2, [r7, #16]
 80026da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80026dc:	605a      	str	r2, [r3, #4]
      gyro->AXIS_Z = gyro_temp.AXIS_Z;
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80026e2:	609a      	str	r2, [r3, #8]
      
      // convert mag
      t1 = mag->AXIS_X;
 80026e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	64fb      	str	r3, [r7, #76]	; 0x4c
      mag->AXIS_X = - mag->AXIS_Y;
 80026ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	425a      	negs	r2, r3
 80026f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026f2:	601a      	str	r2, [r3, #0]
      mag->AXIS_Y = t1;
 80026f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026f6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80026f8:	605a      	str	r2, [r3, #4]
        gyro->AXIS_Y = - gyro->AXIS_Y;
        // convert mag
        mag->AXIS_X = - mag->AXIS_X;
        mag->AXIS_Y = - mag->AXIS_Y;
    }
}
 80026fa:	bf00      	nop
 80026fc:	3750      	adds	r7, #80	; 0x50
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002706:	2003      	movs	r0, #3
 8002708:	f009 f96e 	bl	800b9e8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
/* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800270c:	2200      	movs	r2, #0
 800270e:	2100      	movs	r1, #0
 8002710:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002714:	f009 f973 	bl	800b9fe <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002718:	bf00      	nop
 800271a:	bd80      	pop	{r7, pc}

0800271c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b088      	sub	sp, #32
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a10      	ldr	r2, [pc, #64]	; (800276c <HAL_ADC_MspInit+0x50>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d119      	bne.n	8002762 <HAL_ADC_MspInit+0x46>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __ADC1_CLK_ENABLE();
 800272e:	2300      	movs	r3, #0
 8002730:	60bb      	str	r3, [r7, #8]
 8002732:	4b0f      	ldr	r3, [pc, #60]	; (8002770 <HAL_ADC_MspInit+0x54>)
 8002734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002736:	4a0e      	ldr	r2, [pc, #56]	; (8002770 <HAL_ADC_MspInit+0x54>)
 8002738:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800273c:	6453      	str	r3, [r2, #68]	; 0x44
 800273e:	4b0c      	ldr	r3, [pc, #48]	; (8002770 <HAL_ADC_MspInit+0x54>)
 8002740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002746:	60bb      	str	r3, [r7, #8]
 8002748:	68bb      	ldr	r3, [r7, #8]
  
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800274a:	2302      	movs	r3, #2
 800274c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800274e:	2303      	movs	r3, #3
 8002750:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002752:	2300      	movs	r3, #0
 8002754:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002756:	f107 030c 	add.w	r3, r7, #12
 800275a:	4619      	mov	r1, r3
 800275c:	4805      	ldr	r0, [pc, #20]	; (8002774 <HAL_ADC_MspInit+0x58>)
 800275e:	f009 f9c9 	bl	800baf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002762:	bf00      	nop
 8002764:	3720      	adds	r7, #32
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	40012000 	.word	0x40012000
 8002770:	40023800 	.word	0x40023800
 8002774:	40020400 	.word	0x40020400

08002778 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b08a      	sub	sp, #40	; 0x28
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a51      	ldr	r2, [pc, #324]	; (80028cc <HAL_SPI_MspInit+0x154>)
 8002786:	4293      	cmp	r3, r2
 8002788:	f040 809c 	bne.w	80028c4 <HAL_SPI_MspInit+0x14c>
  {
  
    
  /* Enable GPIO Ports Clock */  
    __GPIOB_CLK_ENABLE();
 800278c:	2300      	movs	r3, #0
 800278e:	613b      	str	r3, [r7, #16]
 8002790:	4b4f      	ldr	r3, [pc, #316]	; (80028d0 <HAL_SPI_MspInit+0x158>)
 8002792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002794:	4a4e      	ldr	r2, [pc, #312]	; (80028d0 <HAL_SPI_MspInit+0x158>)
 8002796:	f043 0302 	orr.w	r3, r3, #2
 800279a:	6313      	str	r3, [r2, #48]	; 0x30
 800279c:	4b4c      	ldr	r3, [pc, #304]	; (80028d0 <HAL_SPI_MspInit+0x158>)
 800279e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	613b      	str	r3, [r7, #16]
 80027a6:	693b      	ldr	r3, [r7, #16]
    __GPIOA_CLK_ENABLE();
 80027a8:	2300      	movs	r3, #0
 80027aa:	60fb      	str	r3, [r7, #12]
 80027ac:	4b48      	ldr	r3, [pc, #288]	; (80028d0 <HAL_SPI_MspInit+0x158>)
 80027ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b0:	4a47      	ldr	r2, [pc, #284]	; (80028d0 <HAL_SPI_MspInit+0x158>)
 80027b2:	f043 0301 	orr.w	r3, r3, #1
 80027b6:	6313      	str	r3, [r2, #48]	; 0x30
 80027b8:	4b45      	ldr	r3, [pc, #276]	; (80028d0 <HAL_SPI_MspInit+0x158>)
 80027ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027bc:	f003 0301 	and.w	r3, r3, #1
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	68fb      	ldr	r3, [r7, #12]
//    BNRG_SPI_MOSI_CLK_ENABLE();
//    BNRG_SPI_CS_CLK_ENABLE();
//    BNRG_SPI_IRQ_CLK_ENABLE();
    
    /* Enable SPI clock */
    __SPI1_CLK_ENABLE();
 80027c4:	2300      	movs	r3, #0
 80027c6:	60bb      	str	r3, [r7, #8]
 80027c8:	4b41      	ldr	r3, [pc, #260]	; (80028d0 <HAL_SPI_MspInit+0x158>)
 80027ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027cc:	4a40      	ldr	r2, [pc, #256]	; (80028d0 <HAL_SPI_MspInit+0x158>)
 80027ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80027d2:	6453      	str	r3, [r2, #68]	; 0x44
 80027d4:	4b3e      	ldr	r3, [pc, #248]	; (80028d0 <HAL_SPI_MspInit+0x158>)
 80027d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027dc:	60bb      	str	r3, [r7, #8]
 80027de:	68bb      	ldr	r3, [r7, #8]
    
    /* Reset */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80027e0:	2304      	movs	r3, #4
 80027e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e4:	2301      	movs	r3, #1
 80027e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027e8:	2301      	movs	r3, #1
 80027ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 80027ec:	2300      	movs	r3, #0
 80027ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 80027f0:	2300      	movs	r3, #0
 80027f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);	
 80027f4:	f107 0314 	add.w	r3, r7, #20
 80027f8:	4619      	mov	r1, r3
 80027fa:	4836      	ldr	r0, [pc, #216]	; (80028d4 <HAL_SPI_MspInit+0x15c>)
 80027fc:	f009 f97a 	bl	800baf4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);	/*Added to avoid spurious interrupt from the BlueNRG */
 8002800:	2200      	movs	r2, #0
 8002802:	2104      	movs	r1, #4
 8002804:	4833      	ldr	r0, [pc, #204]	; (80028d4 <HAL_SPI_MspInit+0x15c>)
 8002806:	f009 fb11 	bl	800be2c <HAL_GPIO_WritePin>
    
    /* SCLK */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800280a:	2320      	movs	r3, #32
 800280c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800280e:	2302      	movs	r3, #2
 8002810:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002812:	2302      	movs	r3, #2
 8002814:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8002816:	2303      	movs	r3, #3
 8002818:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800281a:	2305      	movs	r3, #5
 800281c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 800281e:	f107 0314 	add.w	r3, r7, #20
 8002822:	4619      	mov	r1, r3
 8002824:	482c      	ldr	r0, [pc, #176]	; (80028d8 <HAL_SPI_MspInit+0x160>)
 8002826:	f009 f965 	bl	800baf4 <HAL_GPIO_Init>
    
    /* MISO */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800282a:	2340      	movs	r3, #64	; 0x40
 800282c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800282e:	2302      	movs	r3, #2
 8002830:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002832:	2300      	movs	r3, #0
 8002834:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8002836:	2303      	movs	r3, #3
 8002838:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800283a:	2305      	movs	r3, #5
 800283c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800283e:	f107 0314 	add.w	r3, r7, #20
 8002842:	4619      	mov	r1, r3
 8002844:	4824      	ldr	r0, [pc, #144]	; (80028d8 <HAL_SPI_MspInit+0x160>)
 8002846:	f009 f955 	bl	800baf4 <HAL_GPIO_Init>
    
    /* MOSI */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800284a:	2380      	movs	r3, #128	; 0x80
 800284c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800284e:	2302      	movs	r3, #2
 8002850:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002852:	2300      	movs	r3, #0
 8002854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8002856:	2303      	movs	r3, #3
 8002858:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800285a:	2305      	movs	r3, #5
 800285c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285e:	f107 0314 	add.w	r3, r7, #20
 8002862:	4619      	mov	r1, r3
 8002864:	481c      	ldr	r0, [pc, #112]	; (80028d8 <HAL_SPI_MspInit+0x160>)
 8002866:	f009 f945 	bl	800baf4 <HAL_GPIO_Init>
    
    /* NSS/CSN/CS */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800286a:	2301      	movs	r3, #1
 800286c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800286e:	2301      	movs	r3, #1
 8002870:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002872:	2301      	movs	r3, #1
 8002874:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8002876:	2303      	movs	r3, #3
 8002878:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 800287a:	2300      	movs	r3, #0
 800287c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800287e:	f107 0314 	add.w	r3, r7, #20
 8002882:	4619      	mov	r1, r3
 8002884:	4813      	ldr	r0, [pc, #76]	; (80028d4 <HAL_SPI_MspInit+0x15c>)
 8002886:	f009 f935 	bl	800baf4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800288a:	2201      	movs	r2, #1
 800288c:	2101      	movs	r1, #1
 800288e:	4811      	ldr	r0, [pc, #68]	; (80028d4 <HAL_SPI_MspInit+0x15c>)
 8002890:	f009 facc 	bl	800be2c <HAL_GPIO_WritePin>
    
    /* IRQ -- INPUT */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002894:	2310      	movs	r3, #16
 8002896:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002898:	4b10      	ldr	r3, [pc, #64]	; (80028dc <HAL_SPI_MspInit+0x164>)
 800289a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289c:	2300      	movs	r3, #0
 800289e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80028a0:	2303      	movs	r3, #3
 80028a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 80028a4:	2300      	movs	r3, #0
 80028a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028a8:	f107 0314 	add.w	r3, r7, #20
 80028ac:	4619      	mov	r1, r3
 80028ae:	480a      	ldr	r0, [pc, #40]	; (80028d8 <HAL_SPI_MspInit+0x160>)
 80028b0:	f009 f920 	bl	800baf4 <HAL_GPIO_Init>
    
    /* Configure the NVIC for SPI */  
    HAL_NVIC_SetPriority(EXTI4_IRQn, 3, 0);    
 80028b4:	2200      	movs	r2, #0
 80028b6:	2103      	movs	r1, #3
 80028b8:	200a      	movs	r0, #10
 80028ba:	f009 f8a0 	bl	800b9fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI4_IRQn);  
 80028be:	200a      	movs	r0, #10
 80028c0:	f009 f8b9 	bl	800ba36 <HAL_NVIC_EnableIRQ>
//    SPI_1LINE_TX(&SPI_Sensor_Handle);
//    __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
//  }  
  
  
}
 80028c4:	bf00      	nop
 80028c6:	3728      	adds	r7, #40	; 0x28
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40013000 	.word	0x40013000
 80028d0:	40023800 	.word	0x40023800
 80028d4:	40020400 	.word	0x40020400
 80028d8:	40020000 	.word	0x40020000
 80028dc:	10110000 	.word	0x10110000

080028e0 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b08a      	sub	sp, #40	; 0x28
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM2)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028f0:	d126      	bne.n	8002940 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __TIM2_CLK_ENABLE();
 80028f2:	2300      	movs	r3, #0
 80028f4:	613b      	str	r3, [r7, #16]
 80028f6:	4b34      	ldr	r3, [pc, #208]	; (80029c8 <HAL_TIM_Base_MspInit+0xe8>)
 80028f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fa:	4a33      	ldr	r2, [pc, #204]	; (80029c8 <HAL_TIM_Base_MspInit+0xe8>)
 80028fc:	f043 0301 	orr.w	r3, r3, #1
 8002900:	6413      	str	r3, [r2, #64]	; 0x40
 8002902:	4b31      	ldr	r3, [pc, #196]	; (80029c8 <HAL_TIM_Base_MspInit+0xe8>)
 8002904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	613b      	str	r3, [r7, #16]
 800290c:	693b      	ldr	r3, [r7, #16]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800290e:	230f      	movs	r3, #15
 8002910:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002912:	2302      	movs	r3, #2
 8002914:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002916:	2302      	movs	r3, #2
 8002918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800291a:	2302      	movs	r3, #2
 800291c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800291e:	2301      	movs	r3, #1
 8002920:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002922:	f107 0314 	add.w	r3, r7, #20
 8002926:	4619      	mov	r1, r3
 8002928:	4828      	ldr	r0, [pc, #160]	; (80029cc <HAL_TIM_Base_MspInit+0xec>)
 800292a:	f009 f8e3 	bl	800baf4 <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 800292e:	2200      	movs	r2, #0
 8002930:	2102      	movs	r1, #2
 8002932:	201c      	movs	r0, #28
 8002934:	f009 f863 	bl	800b9fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002938:	201c      	movs	r0, #28
 800293a:	f009 f87c 	bl	800ba36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 800293e:	e03f      	b.n	80029c0 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM4)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a22      	ldr	r2, [pc, #136]	; (80029d0 <HAL_TIM_Base_MspInit+0xf0>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d11f      	bne.n	800298a <HAL_TIM_Base_MspInit+0xaa>
    __TIM4_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	60fb      	str	r3, [r7, #12]
 800294e:	4b1e      	ldr	r3, [pc, #120]	; (80029c8 <HAL_TIM_Base_MspInit+0xe8>)
 8002950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002952:	4a1d      	ldr	r2, [pc, #116]	; (80029c8 <HAL_TIM_Base_MspInit+0xe8>)
 8002954:	f043 0304 	orr.w	r3, r3, #4
 8002958:	6413      	str	r3, [r2, #64]	; 0x40
 800295a:	4b1b      	ldr	r3, [pc, #108]	; (80029c8 <HAL_TIM_Base_MspInit+0xe8>)
 800295c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295e:	f003 0304 	and.w	r3, r3, #4
 8002962:	60fb      	str	r3, [r7, #12]
 8002964:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002966:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800296a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296c:	2302      	movs	r3, #2
 800296e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002970:	2300      	movs	r3, #0
 8002972:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8002974:	2300      	movs	r3, #0
 8002976:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002978:	2302      	movs	r3, #2
 800297a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800297c:	f107 0314 	add.w	r3, r7, #20
 8002980:	4619      	mov	r1, r3
 8002982:	4814      	ldr	r0, [pc, #80]	; (80029d4 <HAL_TIM_Base_MspInit+0xf4>)
 8002984:	f009 f8b6 	bl	800baf4 <HAL_GPIO_Init>
}
 8002988:	e01a      	b.n	80029c0 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM9)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a12      	ldr	r2, [pc, #72]	; (80029d8 <HAL_TIM_Base_MspInit+0xf8>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d115      	bne.n	80029c0 <HAL_TIM_Base_MspInit+0xe0>
    __TIM9_CLK_ENABLE();
 8002994:	2300      	movs	r3, #0
 8002996:	60bb      	str	r3, [r7, #8]
 8002998:	4b0b      	ldr	r3, [pc, #44]	; (80029c8 <HAL_TIM_Base_MspInit+0xe8>)
 800299a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299c:	4a0a      	ldr	r2, [pc, #40]	; (80029c8 <HAL_TIM_Base_MspInit+0xe8>)
 800299e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029a2:	6453      	str	r3, [r2, #68]	; 0x44
 80029a4:	4b08      	ldr	r3, [pc, #32]	; (80029c8 <HAL_TIM_Base_MspInit+0xe8>)
 80029a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029ac:	60bb      	str	r3, [r7, #8]
 80029ae:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 3, 0);
 80029b0:	2200      	movs	r2, #0
 80029b2:	2103      	movs	r1, #3
 80029b4:	2018      	movs	r0, #24
 80029b6:	f009 f822 	bl	800b9fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80029ba:	2018      	movs	r0, #24
 80029bc:	f009 f83b 	bl	800ba36 <HAL_NVIC_EnableIRQ>
}
 80029c0:	bf00      	nop
 80029c2:	3728      	adds	r7, #40	; 0x28
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	40023800 	.word	0x40023800
 80029cc:	40020000 	.word	0x40020000
 80029d0:	40000800 	.word	0x40000800
 80029d4:	40020400 	.word	0x40020400
 80029d8:	40014000 	.word	0x40014000

080029dc <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b088      	sub	sp, #32
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a16      	ldr	r2, [pc, #88]	; (8002a44 <HAL_UART_MspInit+0x68>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d126      	bne.n	8002a3c <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __USART1_CLK_ENABLE();
 80029ee:	2300      	movs	r3, #0
 80029f0:	60bb      	str	r3, [r7, #8]
 80029f2:	4b15      	ldr	r3, [pc, #84]	; (8002a48 <HAL_UART_MspInit+0x6c>)
 80029f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f6:	4a14      	ldr	r2, [pc, #80]	; (8002a48 <HAL_UART_MspInit+0x6c>)
 80029f8:	f043 0310 	orr.w	r3, r3, #16
 80029fc:	6453      	str	r3, [r2, #68]	; 0x44
 80029fe:	4b12      	ldr	r3, [pc, #72]	; (8002a48 <HAL_UART_MspInit+0x6c>)
 8002a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a02:	f003 0310 	and.w	r3, r3, #16
 8002a06:	60bb      	str	r3, [r7, #8]
 8002a08:	68bb      	ldr	r3, [r7, #8]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002a0a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002a0e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a10:	2302      	movs	r3, #2
 8002a12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a14:	2301      	movs	r3, #1
 8002a16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a1c:	2307      	movs	r3, #7
 8002a1e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a20:	f107 030c 	add.w	r3, r7, #12
 8002a24:	4619      	mov	r1, r3
 8002a26:	4809      	ldr	r0, [pc, #36]	; (8002a4c <HAL_UART_MspInit+0x70>)
 8002a28:	f009 f864 	bl	800baf4 <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	2104      	movs	r1, #4
 8002a30:	2025      	movs	r0, #37	; 0x25
 8002a32:	f008 ffe4 	bl	800b9fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a36:	2025      	movs	r0, #37	; 0x25
 8002a38:	f008 fffd 	bl	800ba36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002a3c:	bf00      	nop
 8002a3e:	3720      	adds	r7, #32
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	40011000 	.word	0x40011000
 8002a48:	40023800 	.word	0x40023800
 8002a4c:	40020000 	.word	0x40020000

08002a50 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a54:	f008 fc64 	bl	800b320 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002a58:	f009 f824 	bl	800baa4 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a5c:	bf00      	nop
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <TIM1_BRK_TIM9_IRQHandler>:

/**
* @brief This function handles TIM1 Break interrupt and TIM9 global interrupt.
*/
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8002a64:	4802      	ldr	r0, [pc, #8]	; (8002a70 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002a66:	f00b f965 	bl	800dd34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002a6a:	bf00      	nop
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	20000a34 	.word	0x20000a34

08002a74 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a78:	4802      	ldr	r0, [pc, #8]	; (8002a84 <TIM2_IRQHandler+0x10>)
 8002a7a:	f00b f95b 	bl	800dd34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a7e:	bf00      	nop
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	20000aec 	.word	0x20000aec

08002a88 <SPI1_IRQHandler>:

/**
* @brief This function handles SPI1 global interrupt.
*/
void SPI1_IRQHandler(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002a8c:	4802      	ldr	r0, [pc, #8]	; (8002a98 <SPI1_IRQHandler+0x10>)
 8002a8e:	f00a ff31 	bl	800d8f4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002a92:	bf00      	nop
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	20000a94 	.word	0x20000a94

08002a9c <SPI2_IRQHandler>:

/**
* @brief This function handles SPI2 global interrupt.
*/
void SPI2_IRQHandler(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002aa0:	4802      	ldr	r0, [pc, #8]	; (8002aac <SPI2_IRQHandler+0x10>)
 8002aa2:	f00a ff27 	bl	800d8f4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002aa6:	bf00      	nop
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	2000069c 	.word	0x2000069c

08002ab0 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002ab4:	4802      	ldr	r0, [pc, #8]	; (8002ac0 <USART1_IRQHandler+0x10>)
 8002ab6:	f00c f9e7 	bl	800ee88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002aba:	bf00      	nop
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	200009a0 	.word	0x200009a0

08002ac4 <OTG_FS_IRQHandler>:

/**
* @brief This function handles USB On The Go FS global interrupt.
*/
void OTG_FS_IRQHandler(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002ac8:	4802      	ldr	r0, [pc, #8]	; (8002ad4 <OTG_FS_IRQHandler+0x10>)
 8002aca:	f009 f9f3 	bl	800beb4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002ace:	bf00      	nop
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	20000dc8 	.word	0x20000dc8

08002ad8 <EXTI4_IRQHandler>:
  * @param  None
  * @retval None
  */

void EXTI4_IRQHandler(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002adc:	2010      	movs	r0, #16
 8002ade:	f009 f9d1 	bl	800be84 <HAL_GPIO_EXTI_IRQHandler>
}
 8002ae2:	bf00      	nop
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <TimerProcess>:
{
    t->event_cnt = 0;
}

void TimerProcess(tUserTimer *t)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b084      	sub	sp, #16
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
    uint32_t k; 
    if (t->flag && HAL_GetTick() >= t->target_tick)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d014      	beq.n	8002b20 <TimerProcess+0x3a>
 8002af6:	f008 fc21 	bl	800b33c <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d30d      	bcc.n	8002b20 <TimerProcess+0x3a>
    {
        t->event_cnt++;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	691b      	ldr	r3, [r3, #16]
 8002b08:	1c5a      	adds	r2, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	611a      	str	r2, [r3, #16]
        k = t->target_tick; // to prevent Warning volatile access in IAR EWARM  
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	60fb      	str	r3, [r7, #12]
        t->target_tick = k + t->interval;  
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685a      	ldr	r2, [r3, #4]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	441a      	add	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	601a      	str	r2, [r3, #0]

    }
}
 8002b20:	bf00      	nop
 8002b22:	3710      	adds	r7, #16
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <User_Timer_Callback>:
{
    return t->event_cnt;
}

void User_Timer_Callback(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
    TimerProcess(&tim);
 8002b2c:	4802      	ldr	r0, [pc, #8]	; (8002b38 <User_Timer_Callback+0x10>)
 8002b2e:	f7ff ffda 	bl	8002ae6 <TimerProcess>
    // Add additional timer processing if more user timers
}
 8002b32:	bf00      	nop
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	20000db4 	.word	0x20000db4

08002b3c <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f8d3 23ec 	ldr.w	r2, [r3, #1004]	; 0x3ec
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 8002b50:	4619      	mov	r1, r3
 8002b52:	4610      	mov	r0, r2
 8002b54:	f00d fe55 	bl	8010802 <USBD_LL_SetupStage>
}
 8002b58:	bf00      	nop
 8002b5a:	3708      	adds	r7, #8
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	460b      	mov	r3, r1
 8002b6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	; 0x3ec
 8002b72:	78fa      	ldrb	r2, [r7, #3]
 8002b74:	6879      	ldr	r1, [r7, #4]
 8002b76:	4613      	mov	r3, r2
 8002b78:	00db      	lsls	r3, r3, #3
 8002b7a:	1a9b      	subs	r3, r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	440b      	add	r3, r1
 8002b80:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	78fb      	ldrb	r3, [r7, #3]
 8002b88:	4619      	mov	r1, r3
 8002b8a:	f00d fe87 	bl	801089c <USBD_LL_DataOutStage>
}
 8002b8e:	bf00      	nop
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002b96:	b580      	push	{r7, lr}
 8002b98:	b082      	sub	sp, #8
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	6078      	str	r0, [r7, #4]
 8002b9e:	460b      	mov	r3, r1
 8002ba0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	; 0x3ec
 8002ba8:	78fa      	ldrb	r2, [r7, #3]
 8002baa:	6879      	ldr	r1, [r7, #4]
 8002bac:	4613      	mov	r3, r2
 8002bae:	00db      	lsls	r3, r3, #3
 8002bb0:	1a9b      	subs	r3, r3, r2
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	440b      	add	r3, r1
 8002bb6:	3344      	adds	r3, #68	; 0x44
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	78fb      	ldrb	r3, [r7, #3]
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	f00d fec8 	bl	8010952 <USBD_LL_DataInStage>
}
 8002bc2:	bf00      	nop
 8002bc4:	3708      	adds	r7, #8
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b082      	sub	sp, #8
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF(hpcd->pData);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f00d ffae 	bl	8010b3a <USBD_LL_SOF>
}
 8002bde:	bf00      	nop
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b084      	sub	sp, #16
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	73fb      	strb	r3, [r7, #15]

  /*Set USB Current Speed*/
  switch (hpcd->Init.speed)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d002      	beq.n	8002c00 <HAL_PCD_ResetCallback+0x1a>
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d003      	beq.n	8002c06 <HAL_PCD_ResetCallback+0x20>
 8002bfe:	e005      	b.n	8002c0c <HAL_PCD_ResetCallback+0x26>
  {
  case PCD_SPEED_HIGH:
    speed = USBD_SPEED_HIGH;
 8002c00:	2300      	movs	r3, #0
 8002c02:	73fb      	strb	r3, [r7, #15]
    break;
 8002c04:	e005      	b.n	8002c12 <HAL_PCD_ResetCallback+0x2c>
  case PCD_SPEED_FULL:
    speed = USBD_SPEED_FULL;    
 8002c06:	2301      	movs	r3, #1
 8002c08:	73fb      	strb	r3, [r7, #15]
    break;
 8002c0a:	e002      	b.n	8002c12 <HAL_PCD_ResetCallback+0x2c>
	
  default:
    speed = USBD_SPEED_FULL;    
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	73fb      	strb	r3, [r7, #15]
    break;    
 8002c10:	bf00      	nop
  }
  USBD_LL_SetSpeed(hpcd->pData, speed);  
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002c18:	7bfa      	ldrb	r2, [r7, #15]
 8002c1a:	4611      	mov	r1, r2
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f00d ff56 	bl	8010ace <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset(hpcd->pData);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f00d ff21 	bl	8010a70 <USBD_LL_Reset>
}
 8002c2e:	bf00      	nop
 8002c30:	3710      	adds	r7, #16
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
	...

08002c38 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{  
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
   /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend(hpcd->pData);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002c46:	4618      	mov	r0, r3
 8002c48:	f00d ff51 	bl	8010aee <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	6812      	ldr	r2, [r2, #0]
 8002c5a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8002c5e:	f043 0301 	orr.w	r3, r3, #1
 8002c62:	6013      	str	r3, [r2, #0]
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a1b      	ldr	r3, [r3, #32]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d005      	beq.n	8002c78 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8002c6c:	4b04      	ldr	r3, [pc, #16]	; (8002c80 <HAL_PCD_SuspendCallback+0x48>)
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	4a03      	ldr	r2, [pc, #12]	; (8002c80 <HAL_PCD_SuspendCallback+0x48>)
 8002c72:	f043 0306 	orr.w	r3, r3, #6
 8002c76:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8002c78:	bf00      	nop
 8002c7a:	3708      	adds	r7, #8
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	e000ed00 	.word	0xe000ed00

08002c84 <HAL_PCD_ResumeCallback>:
    When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume(hpcd->pData);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002c92:	4618      	mov	r0, r3
 8002c94:	f00d ff40 	bl	8010b18 <USBD_LL_Resume>
}
 8002c98:	bf00      	nop
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	460b      	mov	r3, r1
 8002caa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete(hpcd->pData, epnum);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002cb2:	78fa      	ldrb	r2, [r7, #3]
 8002cb4:	4611      	mov	r1, r2
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f00d ff66 	bl	8010b88 <USBD_LL_IsoOUTIncomplete>
}
 8002cbc:	bf00      	nop
 8002cbe:	3708      	adds	r7, #8
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	460b      	mov	r3, r1
 8002cce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete(hpcd->pData, epnum);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002cd6:	78fa      	ldrb	r2, [r7, #3]
 8002cd8:	4611      	mov	r1, r2
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f00d ff47 	bl	8010b6e <USBD_LL_IsoINIncomplete>
}
 8002ce0:	bf00      	nop
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <HAL_PCD_ConnectCallback>:
  * @brief  Connect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected(hpcd->pData);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f00d ff53 	bl	8010ba2 <USBD_LL_DevConnected>
}
 8002cfc:	bf00      	nop
 8002cfe:	3708      	adds	r7, #8
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected(hpcd->pData);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002d12:	4618      	mov	r0, r3
 8002d14:	f00d ff50 	bl	8010bb8 <USBD_LL_DevDisconnected>
}
 8002d18:	bf00      	nop
 8002d1a:	3708      	adds	r7, #8
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	4608      	mov	r0, r1
 8002d2a:	4611      	mov	r1, r2
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	4603      	mov	r3, r0
 8002d30:	70fb      	strb	r3, [r7, #3]
 8002d32:	460b      	mov	r3, r1
 8002d34:	70bb      	strb	r3, [r7, #2]
 8002d36:	4613      	mov	r3, r2
 8002d38:	803b      	strh	r3, [r7, #0]

  HAL_PCD_EP_Open(pdev->pData, 
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8002d40:	78bb      	ldrb	r3, [r7, #2]
 8002d42:	883a      	ldrh	r2, [r7, #0]
 8002d44:	78f9      	ldrb	r1, [r7, #3]
 8002d46:	f009 fd54 	bl	800c7f2 <HAL_PCD_EP_Open>
                  ep_addr, 
                  ep_mps, 
                  ep_type);
  
  return USBD_OK; 
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3708      	adds	r7, #8
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8002d66:	78fa      	ldrb	r2, [r7, #3]
 8002d68:	4611      	mov	r1, r2
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f009 fe5a 	bl	800ca24 <HAL_PCD_EP_SetStall>
  return USBD_OK; 
 8002d70:	2300      	movs	r3, #0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3708      	adds	r7, #8
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b082      	sub	sp, #8
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
 8002d82:	460b      	mov	r3, r1
 8002d84:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8002d8c:	78fa      	ldrb	r2, [r7, #3]
 8002d8e:	4611      	mov	r1, r2
 8002d90:	4618      	mov	r0, r3
 8002d92:	f009 fea2 	bl	800cada <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3708      	adds	r7, #8
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	460b      	mov	r3, r1
 8002daa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = pdev->pData; 
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8002db2:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8002db4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	da0b      	bge.n	8002dd4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8002dbc:	78fb      	ldrb	r3, [r7, #3]
 8002dbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002dc2:	68f9      	ldr	r1, [r7, #12]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	1a9b      	subs	r3, r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	440b      	add	r3, r1
 8002dce:	333a      	adds	r3, #58	; 0x3a
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	e00b      	b.n	8002dec <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8002dd4:	78fb      	ldrb	r3, [r7, #3]
 8002dd6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002dda:	68f9      	ldr	r1, [r7, #12]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	00db      	lsls	r3, r3, #3
 8002de0:	1a9b      	subs	r3, r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	440b      	add	r3, r1
 8002de6:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 8002dea:	781b      	ldrb	r3, [r3, #0]
  }
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3714      	adds	r7, #20
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	460b      	mov	r3, r1
 8002e02:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8002e0a:	78fa      	ldrb	r2, [r7, #3]
 8002e0c:	4611      	mov	r1, r2
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f009 fcce 	bl	800c7b0 <HAL_PCD_SetAddress>
  return USBD_OK; 
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b084      	sub	sp, #16
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	60f8      	str	r0, [r7, #12]
 8002e26:	607a      	str	r2, [r7, #4]
 8002e28:	461a      	mov	r2, r3
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	72fb      	strb	r3, [r7, #11]
 8002e2e:	4613      	mov	r3, r2
 8002e30:	813b      	strh	r3, [r7, #8]

  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8002e38:	893b      	ldrh	r3, [r7, #8]
 8002e3a:	7af9      	ldrb	r1, [r7, #11]
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	f009 fd99 	bl	800c974 <HAL_PCD_EP_Transmit>
  return USBD_OK;   
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3710      	adds	r7, #16
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	607a      	str	r2, [r7, #4]
 8002e56:	461a      	mov	r2, r3
 8002e58:	460b      	mov	r3, r1
 8002e5a:	72fb      	strb	r3, [r7, #11]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	813b      	strh	r3, [r7, #8]

  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8002e66:	893b      	ldrh	r3, [r7, #8]
 8002e68:	7af9      	ldrb	r1, [r7, #11]
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	f009 fd29 	bl	800c8c2 <HAL_PCD_EP_Receive>
  return USBD_OK;   
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
	...

08002e7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002e7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002eb4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002e80:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002e82:	e003      	b.n	8002e8c <LoopCopyDataInit>

08002e84 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002e84:	4b0c      	ldr	r3, [pc, #48]	; (8002eb8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002e86:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002e88:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002e8a:	3104      	adds	r1, #4

08002e8c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002e8c:	480b      	ldr	r0, [pc, #44]	; (8002ebc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002e8e:	4b0c      	ldr	r3, [pc, #48]	; (8002ec0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002e90:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002e92:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002e94:	d3f6      	bcc.n	8002e84 <CopyDataInit>
  ldr  r2, =_sbss
 8002e96:	4a0b      	ldr	r2, [pc, #44]	; (8002ec4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002e98:	e002      	b.n	8002ea0 <LoopFillZerobss>

08002e9a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002e9a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002e9c:	f842 3b04 	str.w	r3, [r2], #4

08002ea0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002ea0:	4b09      	ldr	r3, [pc, #36]	; (8002ec8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002ea2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002ea4:	d3f9      	bcc.n	8002e9a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002ea6:	f001 fa31 	bl	800430c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002eaa:	f00e fb0d 	bl	80114c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002eae:	f7fe fb11 	bl	80014d4 <main>
  bx  lr    
 8002eb2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002eb4:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8002eb8:	08014bd4 	.word	0x08014bd4
  ldr  r0, =_sdata
 8002ebc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002ec0:	20000460 	.word	0x20000460
  ldr  r2, =_sbss
 8002ec4:	20000460 	.word	0x20000460
  ldr  r3, = _ebss
 8002ec8:	20001240 	.word	0x20001240

08002ecc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ecc:	e7fe      	b.n	8002ecc <ADC_IRQHandler>
	...

08002ed0 <BSP_LED_Init>:
*          This parameter can be one of the following values:
*            @arg  LED1
* @retval None
*/
void BSP_LED_Init(Led_TypeDef Led)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b08a      	sub	sp, #40	; 0x28
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8002eda:	79fb      	ldrb	r3, [r7, #7]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d10d      	bne.n	8002efc <BSP_LED_Init+0x2c>
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	613b      	str	r3, [r7, #16]
 8002ee4:	4b1a      	ldr	r3, [pc, #104]	; (8002f50 <BSP_LED_Init+0x80>)
 8002ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee8:	4a19      	ldr	r2, [pc, #100]	; (8002f50 <BSP_LED_Init+0x80>)
 8002eea:	f043 0302 	orr.w	r3, r3, #2
 8002eee:	6313      	str	r3, [r2, #48]	; 0x30
 8002ef0:	4b17      	ldr	r3, [pc, #92]	; (8002f50 <BSP_LED_Init+0x80>)
 8002ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef4:	f003 0302 	and.w	r3, r3, #2
 8002ef8:	613b      	str	r3, [r7, #16]
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	79fb      	ldrb	r3, [r7, #7]
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d10d      	bne.n	8002f1e <BSP_LED_Init+0x4e>
 8002f02:	2300      	movs	r3, #0
 8002f04:	60fb      	str	r3, [r7, #12]
 8002f06:	4b12      	ldr	r3, [pc, #72]	; (8002f50 <BSP_LED_Init+0x80>)
 8002f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0a:	4a11      	ldr	r2, [pc, #68]	; (8002f50 <BSP_LED_Init+0x80>)
 8002f0c:	f043 0302 	orr.w	r3, r3, #2
 8002f10:	6313      	str	r3, [r2, #48]	; 0x30
 8002f12:	4b0f      	ldr	r3, [pc, #60]	; (8002f50 <BSP_LED_Init+0x80>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f16:	f003 0302 	and.w	r3, r3, #2
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8002f1e:	79fb      	ldrb	r3, [r7, #7]
 8002f20:	4a0c      	ldr	r2, [pc, #48]	; (8002f54 <BSP_LED_Init+0x84>)
 8002f22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002f30:	2302      	movs	r3, #2
 8002f32:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8002f34:	79fb      	ldrb	r3, [r7, #7]
 8002f36:	4a08      	ldr	r2, [pc, #32]	; (8002f58 <BSP_LED_Init+0x88>)
 8002f38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f3c:	f107 0214 	add.w	r2, r7, #20
 8002f40:	4611      	mov	r1, r2
 8002f42:	4618      	mov	r0, r3
 8002f44:	f008 fdd6 	bl	800baf4 <HAL_GPIO_Init>
}
 8002f48:	bf00      	nop
 8002f4a:	3728      	adds	r7, #40	; 0x28
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	40023800 	.word	0x40023800
 8002f54:	08014768 	.word	0x08014768
 8002f58:	20000014 	.word	0x20000014

08002f5c <BSP_LED_Off>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_Off(Led_TypeDef Led)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	4603      	mov	r3, r0
 8002f64:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8002f66:	79fb      	ldrb	r3, [r7, #7]
 8002f68:	4a07      	ldr	r2, [pc, #28]	; (8002f88 <BSP_LED_Off+0x2c>)
 8002f6a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002f6e:	79fb      	ldrb	r3, [r7, #7]
 8002f70:	4a06      	ldr	r2, [pc, #24]	; (8002f8c <BSP_LED_Off+0x30>)
 8002f72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	2201      	movs	r2, #1
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	f008 ff56 	bl	800be2c <HAL_GPIO_WritePin>
}
 8002f80:	bf00      	nop
 8002f82:	3708      	adds	r7, #8
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	20000014 	.word	0x20000014
 8002f8c:	08014768 	.word	0x08014768

08002f90 <BSP_LED_Toggle>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	4603      	mov	r3, r0
 8002f98:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8002f9a:	79fb      	ldrb	r3, [r7, #7]
 8002f9c:	4a07      	ldr	r2, [pc, #28]	; (8002fbc <BSP_LED_Toggle+0x2c>)
 8002f9e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002fa2:	79fb      	ldrb	r3, [r7, #7]
 8002fa4:	4906      	ldr	r1, [pc, #24]	; (8002fc0 <BSP_LED_Toggle+0x30>)
 8002fa6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	4619      	mov	r1, r3
 8002fae:	4610      	mov	r0, r2
 8002fb0:	f008 ff55 	bl	800be5e <HAL_GPIO_TogglePin>
}
 8002fb4:	bf00      	nop
 8002fb6:	3708      	adds	r7, #8
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	20000014 	.word	0x20000014
 8002fc0:	08014768 	.word	0x08014768

08002fc4 <Sensor_IO_SPI_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_SPI_Init( void )
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b088      	sub	sp, #32
 8002fc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  if(HAL_SPI_GetState( &SPI_Sensor_Handle) == HAL_SPI_STATE_RESET )
 8002fca:	483e      	ldr	r0, [pc, #248]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 8002fcc:	f00a fd74 	bl	800dab8 <HAL_SPI_GetState>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d171      	bne.n	80030ba <Sensor_IO_SPI_Init+0xf6>
  {
    STEVAL_FCU001_V1_SENSORS_SPI_CLK_ENABLE();
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	60bb      	str	r3, [r7, #8]
 8002fda:	4b3b      	ldr	r3, [pc, #236]	; (80030c8 <Sensor_IO_SPI_Init+0x104>)
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fde:	4a3a      	ldr	r2, [pc, #232]	; (80030c8 <Sensor_IO_SPI_Init+0x104>)
 8002fe0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fe4:	6413      	str	r3, [r2, #64]	; 0x40
 8002fe6:	4b38      	ldr	r3, [pc, #224]	; (80030c8 <Sensor_IO_SPI_Init+0x104>)
 8002fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fee:	60bb      	str	r3, [r7, #8]
 8002ff0:	68bb      	ldr	r3, [r7, #8]
    STEVAL_FCU001_V1_SENSORS_SPI_GPIO_CLK_ENABLE();
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	607b      	str	r3, [r7, #4]
 8002ff6:	4b34      	ldr	r3, [pc, #208]	; (80030c8 <Sensor_IO_SPI_Init+0x104>)
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffa:	4a33      	ldr	r2, [pc, #204]	; (80030c8 <Sensor_IO_SPI_Init+0x104>)
 8002ffc:	f043 0302 	orr.w	r3, r3, #2
 8003000:	6313      	str	r3, [r2, #48]	; 0x30
 8003002:	4b31      	ldr	r3, [pc, #196]	; (80030c8 <Sensor_IO_SPI_Init+0x104>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003006:	f003 0302 	and.w	r3, r3, #2
 800300a:	607b      	str	r3, [r7, #4]
 800300c:	687b      	ldr	r3, [r7, #4]
    
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_SENSORS_SPI_MOSI_Pin;
 800300e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003012:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003014:	2302      	movs	r3, #2
 8003016:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003018:	2300      	movs	r3, #0
 800301a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800301c:	2303      	movs	r3, #3
 800301e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003020:	2305      	movs	r3, #5
 8003022:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEVAL_FCU001_V1_SENSORS_SPI_Port, &GPIO_InitStruct);
 8003024:	f107 030c 	add.w	r3, r7, #12
 8003028:	4619      	mov	r1, r3
 800302a:	4828      	ldr	r0, [pc, #160]	; (80030cc <Sensor_IO_SPI_Init+0x108>)
 800302c:	f008 fd62 	bl	800baf4 <HAL_GPIO_Init>
    
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_SENSORS_SPI_SCK_Pin;
 8003030:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003034:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003036:	2300      	movs	r3, #0
 8003038:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(STEVAL_FCU001_V1_SENSORS_SPI_Port, &GPIO_InitStruct);
 800303a:	f107 030c 	add.w	r3, r7, #12
 800303e:	4619      	mov	r1, r3
 8003040:	4822      	ldr	r0, [pc, #136]	; (80030cc <Sensor_IO_SPI_Init+0x108>)
 8003042:	f008 fd57 	bl	800baf4 <HAL_GPIO_Init>
    
    SPI_Sensor_Handle.Instance = STEVAL_FCU001_V1_SENSORS_SPI;
 8003046:	4b1f      	ldr	r3, [pc, #124]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 8003048:	4a21      	ldr	r2, [pc, #132]	; (80030d0 <Sensor_IO_SPI_Init+0x10c>)
 800304a:	601a      	str	r2, [r3, #0]
    SPI_Sensor_Handle.Init.Mode = SPI_MODE_MASTER;
 800304c:	4b1d      	ldr	r3, [pc, #116]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 800304e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003052:	605a      	str	r2, [r3, #4]
    SPI_Sensor_Handle.Init.Direction = SPI_DIRECTION_1LINE;
 8003054:	4b1b      	ldr	r3, [pc, #108]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 8003056:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800305a:	609a      	str	r2, [r3, #8]
    SPI_Sensor_Handle.Init.DataSize = SPI_DATASIZE_8BIT;
 800305c:	4b19      	ldr	r3, [pc, #100]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 800305e:	2200      	movs	r2, #0
 8003060:	60da      	str	r2, [r3, #12]
    SPI_Sensor_Handle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003062:	4b18      	ldr	r3, [pc, #96]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 8003064:	2202      	movs	r2, #2
 8003066:	611a      	str	r2, [r3, #16]
    SPI_Sensor_Handle.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003068:	4b16      	ldr	r3, [pc, #88]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 800306a:	2201      	movs	r2, #1
 800306c:	615a      	str	r2, [r3, #20]
    SPI_Sensor_Handle.Init.NSS = SPI_NSS_SOFT;
 800306e:	4b15      	ldr	r3, [pc, #84]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 8003070:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003074:	619a      	str	r2, [r3, #24]
    SPI_Sensor_Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16; // 2.5 MHz
 8003076:	4b13      	ldr	r3, [pc, #76]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 8003078:	2218      	movs	r2, #24
 800307a:	61da      	str	r2, [r3, #28]
    SPI_Sensor_Handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800307c:	4b11      	ldr	r3, [pc, #68]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 800307e:	2200      	movs	r2, #0
 8003080:	621a      	str	r2, [r3, #32]
    SPI_Sensor_Handle.Init.TIMode = SPI_TIMODE_DISABLED;
 8003082:	4b10      	ldr	r3, [pc, #64]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 8003084:	2200      	movs	r2, #0
 8003086:	625a      	str	r2, [r3, #36]	; 0x24
    SPI_Sensor_Handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8003088:	4b0e      	ldr	r3, [pc, #56]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 800308a:	2200      	movs	r2, #0
 800308c:	629a      	str	r2, [r3, #40]	; 0x28
    SPI_Sensor_Handle.Init.CRCPolynomial = 7;
 800308e:	4b0d      	ldr	r3, [pc, #52]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 8003090:	2207      	movs	r2, #7
 8003092:	62da      	str	r2, [r3, #44]	; 0x2c
    HAL_SPI_Init(&SPI_Sensor_Handle);
 8003094:	480b      	ldr	r0, [pc, #44]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 8003096:	f00a fa29 	bl	800d4ec <HAL_SPI_Init>
    
    SPI_1LINE_TX(&SPI_Sensor_Handle);
 800309a:	4b0a      	ldr	r3, [pc, #40]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	4b08      	ldr	r3, [pc, #32]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030a8:	601a      	str	r2, [r3, #0]
    __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 80030aa:	4b06      	ldr	r3, [pc, #24]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	4b04      	ldr	r3, [pc, #16]	; (80030c4 <Sensor_IO_SPI_Init+0x100>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030b8:	601a      	str	r2, [r3, #0]
  }  
  return COMPONENT_OK;
 80030ba:	2300      	movs	r3, #0
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3720      	adds	r7, #32
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	200004d8 	.word	0x200004d8
 80030c8:	40023800 	.word	0x40023800
 80030cc:	40020400 	.word	0x40020400
 80030d0:	40003800 	.word	0x40003800

080030d4 <Sensor_IO_SPI_CS_Init_All>:

uint8_t Sensor_IO_SPI_CS_Init_All(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b088      	sub	sp, #32
 80030d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Set all the pins before init to avoid glitch */
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 80030da:	2201      	movs	r2, #1
 80030dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030e0:	4838      	ldr	r0, [pc, #224]	; (80031c4 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 80030e2:	f008 fea3 	bl	800be2c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 80030e6:	2201      	movs	r2, #1
 80030e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030ec:	4836      	ldr	r0, [pc, #216]	; (80031c8 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 80030ee:	f008 fe9d 	bl	800be2c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 80030f2:	2201      	movs	r2, #1
 80030f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030f8:	4834      	ldr	r0, [pc, #208]	; (80031cc <Sensor_IO_SPI_CS_Init_All+0xf8>)
 80030fa:	f008 fe97 	bl	800be2c <HAL_GPIO_WritePin>
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80030fe:	2303      	movs	r3, #3
 8003100:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003102:	2300      	movs	r3, #0
 8003104:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003106:	2301      	movs	r3, #1
 8003108:	613b      	str	r3, [r7, #16]
  
  STEVAL_FCU001_V1_LSM6DSL_SPI_CS_GPIO_CLK_ENABLE();
 800310a:	2300      	movs	r3, #0
 800310c:	60bb      	str	r3, [r7, #8]
 800310e:	4b30      	ldr	r3, [pc, #192]	; (80031d0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003112:	4a2f      	ldr	r2, [pc, #188]	; (80031d0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8003114:	f043 0301 	orr.w	r3, r3, #1
 8003118:	6313      	str	r3, [r2, #48]	; 0x30
 800311a:	4b2d      	ldr	r3, [pc, #180]	; (80031d0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 800311c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311e:	f003 0301 	and.w	r3, r3, #1
 8003122:	60bb      	str	r3, [r7, #8]
 8003124:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin;
 8003126:	f44f 7380 	mov.w	r3, #256	; 0x100
 800312a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, &GPIO_InitStruct);
 800312c:	f107 030c 	add.w	r3, r7, #12
 8003130:	4619      	mov	r1, r3
 8003132:	4824      	ldr	r0, [pc, #144]	; (80031c4 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 8003134:	f008 fcde 	bl	800baf4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8003138:	2201      	movs	r2, #1
 800313a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800313e:	4821      	ldr	r0, [pc, #132]	; (80031c4 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 8003140:	f008 fe74 	bl	800be2c <HAL_GPIO_WritePin>
    
  STEVAL_FCU001_V1_LIS2MDL_SPI_CS_GPIO_CLK_ENABLE();
 8003144:	2300      	movs	r3, #0
 8003146:	607b      	str	r3, [r7, #4]
 8003148:	4b21      	ldr	r3, [pc, #132]	; (80031d0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 800314a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314c:	4a20      	ldr	r2, [pc, #128]	; (80031d0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 800314e:	f043 0302 	orr.w	r3, r3, #2
 8003152:	6313      	str	r3, [r2, #48]	; 0x30
 8003154:	4b1e      	ldr	r3, [pc, #120]	; (80031d0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8003156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003158:	f003 0302 	and.w	r3, r3, #2
 800315c:	607b      	str	r3, [r7, #4]
 800315e:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin;
 8003160:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003164:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, &GPIO_InitStruct);
 8003166:	f107 030c 	add.w	r3, r7, #12
 800316a:	4619      	mov	r1, r3
 800316c:	4817      	ldr	r0, [pc, #92]	; (80031cc <Sensor_IO_SPI_CS_Init_All+0xf8>)
 800316e:	f008 fcc1 	bl	800baf4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8003172:	2201      	movs	r2, #1
 8003174:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003178:	4814      	ldr	r0, [pc, #80]	; (80031cc <Sensor_IO_SPI_CS_Init_All+0xf8>)
 800317a:	f008 fe57 	bl	800be2c <HAL_GPIO_WritePin>

  
  STEVAL_FCU001_V1_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 800317e:	2300      	movs	r3, #0
 8003180:	603b      	str	r3, [r7, #0]
 8003182:	4b13      	ldr	r3, [pc, #76]	; (80031d0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8003184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003186:	4a12      	ldr	r2, [pc, #72]	; (80031d0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8003188:	f043 0304 	orr.w	r3, r3, #4
 800318c:	6313      	str	r3, [r2, #48]	; 0x30
 800318e:	4b10      	ldr	r3, [pc, #64]	; (80031d0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8003190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003192:	f003 0304 	and.w	r3, r3, #4
 8003196:	603b      	str	r3, [r7, #0]
 8003198:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin;
 800319a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800319e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 80031a0:	f107 030c 	add.w	r3, r7, #12
 80031a4:	4619      	mov	r1, r3
 80031a6:	4808      	ldr	r0, [pc, #32]	; (80031c8 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 80031a8:	f008 fca4 	bl	800baf4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 80031ac:	2201      	movs	r2, #1
 80031ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031b2:	4805      	ldr	r0, [pc, #20]	; (80031c8 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 80031b4:	f008 fe3a 	bl	800be2c <HAL_GPIO_WritePin>

  return COMPONENT_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3720      	adds	r7, #32
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	40020000 	.word	0x40020000
 80031c8:	40020800 	.word	0x40020800
 80031cc:	40020400 	.word	0x40020400
 80031d0:	40023800 	.word	0x40023800

080031d4 <Sensor_IO_SPI_CS_Init>:

uint8_t Sensor_IO_SPI_CS_Init(void *handle)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b08c      	sub	sp, #48	; 0x30
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80031e0:	2303      	movs	r3, #3
 80031e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e4:	2300      	movs	r3, #0
 80031e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031e8:	2301      	movs	r3, #1
 80031ea:	61fb      	str	r3, [r7, #28]
  
  switch(ctx->spiDevice)
 80031ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031ee:	78db      	ldrb	r3, [r3, #3]
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	d042      	beq.n	800327a <Sensor_IO_SPI_CS_Init+0xa6>
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	dc5e      	bgt.n	80032b6 <Sensor_IO_SPI_CS_Init+0xe2>
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d002      	beq.n	8003202 <Sensor_IO_SPI_CS_Init+0x2e>
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d01e      	beq.n	800323e <Sensor_IO_SPI_CS_Init+0x6a>
 8003200:	e059      	b.n	80032b6 <Sensor_IO_SPI_CS_Init+0xe2>
  {
  case LSM6DSL:
    STEVAL_FCU001_V1_LSM6DSL_SPI_CS_GPIO_CLK_ENABLE();
 8003202:	2300      	movs	r3, #0
 8003204:	617b      	str	r3, [r7, #20]
 8003206:	4b2f      	ldr	r3, [pc, #188]	; (80032c4 <Sensor_IO_SPI_CS_Init+0xf0>)
 8003208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320a:	4a2e      	ldr	r2, [pc, #184]	; (80032c4 <Sensor_IO_SPI_CS_Init+0xf0>)
 800320c:	f043 0301 	orr.w	r3, r3, #1
 8003210:	6313      	str	r3, [r2, #48]	; 0x30
 8003212:	4b2c      	ldr	r3, [pc, #176]	; (80032c4 <Sensor_IO_SPI_CS_Init+0xf0>)
 8003214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	617b      	str	r3, [r7, #20]
 800321c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin;
 800321e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003222:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8003224:	2201      	movs	r2, #1
 8003226:	f44f 7180 	mov.w	r1, #256	; 0x100
 800322a:	4827      	ldr	r0, [pc, #156]	; (80032c8 <Sensor_IO_SPI_CS_Init+0xf4>)
 800322c:	f008 fdfe 	bl	800be2c <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, &GPIO_InitStruct);
 8003230:	f107 0318 	add.w	r3, r7, #24
 8003234:	4619      	mov	r1, r3
 8003236:	4824      	ldr	r0, [pc, #144]	; (80032c8 <Sensor_IO_SPI_CS_Init+0xf4>)
 8003238:	f008 fc5c 	bl	800baf4 <HAL_GPIO_Init>
    break;
 800323c:	e03d      	b.n	80032ba <Sensor_IO_SPI_CS_Init+0xe6>
  case LIS2MDL:
    STEVAL_FCU001_V1_LIS2MDL_SPI_CS_GPIO_CLK_ENABLE();
 800323e:	2300      	movs	r3, #0
 8003240:	613b      	str	r3, [r7, #16]
 8003242:	4b20      	ldr	r3, [pc, #128]	; (80032c4 <Sensor_IO_SPI_CS_Init+0xf0>)
 8003244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003246:	4a1f      	ldr	r2, [pc, #124]	; (80032c4 <Sensor_IO_SPI_CS_Init+0xf0>)
 8003248:	f043 0302 	orr.w	r3, r3, #2
 800324c:	6313      	str	r3, [r2, #48]	; 0x30
 800324e:	4b1d      	ldr	r3, [pc, #116]	; (80032c4 <Sensor_IO_SPI_CS_Init+0xf0>)
 8003250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	613b      	str	r3, [r7, #16]
 8003258:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin;
 800325a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800325e:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8003260:	2201      	movs	r2, #1
 8003262:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003266:	4819      	ldr	r0, [pc, #100]	; (80032cc <Sensor_IO_SPI_CS_Init+0xf8>)
 8003268:	f008 fde0 	bl	800be2c <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, &GPIO_InitStruct);
 800326c:	f107 0318 	add.w	r3, r7, #24
 8003270:	4619      	mov	r1, r3
 8003272:	4816      	ldr	r0, [pc, #88]	; (80032cc <Sensor_IO_SPI_CS_Init+0xf8>)
 8003274:	f008 fc3e 	bl	800baf4 <HAL_GPIO_Init>
    break;  
 8003278:	e01f      	b.n	80032ba <Sensor_IO_SPI_CS_Init+0xe6>
  case LPS22HB:
    STEVAL_FCU001_V1_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 800327a:	2300      	movs	r3, #0
 800327c:	60fb      	str	r3, [r7, #12]
 800327e:	4b11      	ldr	r3, [pc, #68]	; (80032c4 <Sensor_IO_SPI_CS_Init+0xf0>)
 8003280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003282:	4a10      	ldr	r2, [pc, #64]	; (80032c4 <Sensor_IO_SPI_CS_Init+0xf0>)
 8003284:	f043 0304 	orr.w	r3, r3, #4
 8003288:	6313      	str	r3, [r2, #48]	; 0x30
 800328a:	4b0e      	ldr	r3, [pc, #56]	; (80032c4 <Sensor_IO_SPI_CS_Init+0xf0>)
 800328c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328e:	f003 0304 	and.w	r3, r3, #4
 8003292:	60fb      	str	r3, [r7, #12]
 8003294:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin;
 8003296:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800329a:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 800329c:	2201      	movs	r2, #1
 800329e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032a2:	480b      	ldr	r0, [pc, #44]	; (80032d0 <Sensor_IO_SPI_CS_Init+0xfc>)
 80032a4:	f008 fdc2 	bl	800be2c <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 80032a8:	f107 0318 	add.w	r3, r7, #24
 80032ac:	4619      	mov	r1, r3
 80032ae:	4808      	ldr	r0, [pc, #32]	; (80032d0 <Sensor_IO_SPI_CS_Init+0xfc>)
 80032b0:	f008 fc20 	bl	800baf4 <HAL_GPIO_Init>
    break;
 80032b4:	e001      	b.n	80032ba <Sensor_IO_SPI_CS_Init+0xe6>
  default:
    return COMPONENT_NOT_IMPLEMENTED;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e000      	b.n	80032bc <Sensor_IO_SPI_CS_Init+0xe8>
  }
  return COMPONENT_OK;
 80032ba:	2300      	movs	r3, #0
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3730      	adds	r7, #48	; 0x30
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	40023800 	.word	0x40023800
 80032c8:	40020000 	.word	0x40020000
 80032cc:	40020400 	.word	0x40020400
 80032d0:	40020800 	.word	0x40020800

080032d4 <Sensor_IO_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{  
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	607a      	str	r2, [r7, #4]
 80032de:	461a      	mov	r2, r3
 80032e0:	460b      	mov	r3, r1
 80032e2:	72fb      	strb	r3, [r7, #11]
 80032e4:	4613      	mov	r3, r2
 80032e6:	813b      	strh	r3, [r7, #8]
   return Sensor_IO_SPI_Write( handle, WriteAddr, pBuffer, nBytesToWrite ); 
 80032e8:	893b      	ldrh	r3, [r7, #8]
 80032ea:	7af9      	ldrb	r1, [r7, #11]
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	68f8      	ldr	r0, [r7, #12]
 80032f0:	f000 f840 	bl	8003374 <Sensor_IO_SPI_Write>
 80032f4:	4603      	mov	r3, r0
  //return COMPONENT_ERROR;
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3710      	adds	r7, #16
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}

080032fe <Sensor_IO_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 80032fe:	b580      	push	{r7, lr}
 8003300:	b086      	sub	sp, #24
 8003302:	af00      	add	r7, sp, #0
 8003304:	60f8      	str	r0, [r7, #12]
 8003306:	607a      	str	r2, [r7, #4]
 8003308:	461a      	mov	r2, r3
 800330a:	460b      	mov	r3, r1
 800330c:	72fb      	strb	r3, [r7, #11]
 800330e:	4613      	mov	r3, r2
 8003310:	813b      	strh	r3, [r7, #8]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	617b      	str	r3, [r7, #20]
  
  if(ctx->ifType == 0)
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	785b      	ldrb	r3, [r3, #1]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d10a      	bne.n	8003334 <Sensor_IO_Read+0x36>
  {
     
  if ( nBytesToRead > 1 ) 
 800331e:	893b      	ldrh	r3, [r7, #8]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d907      	bls.n	8003334 <Sensor_IO_Read+0x36>
    if (ctx->who_am_i == HTS221_WHO_AM_I_VAL)
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	2bbc      	cmp	r3, #188	; 0xbc
 800332a:	d103      	bne.n	8003334 <Sensor_IO_Read+0x36>
        ReadAddr |= 0x80;  /* Enable I2C multi-bytes Write */
 800332c:	7afb      	ldrb	r3, [r7, #11]
 800332e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003332:	72fb      	strb	r3, [r7, #11]
  
  }
  
  if(ctx->ifType == 1 )
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	785b      	ldrb	r3, [r3, #1]
 8003338:	2b01      	cmp	r3, #1
 800333a:	d116      	bne.n	800336a <Sensor_IO_Read+0x6c>
  {
    if ( nBytesToRead > 1 ) {
 800333c:	893b      	ldrh	r3, [r7, #8]
 800333e:	2b01      	cmp	r3, #1
 8003340:	d90a      	bls.n	8003358 <Sensor_IO_Read+0x5a>
      switch(ctx->who_am_i)
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	2b33      	cmp	r3, #51	; 0x33
 8003348:	d001      	beq.n	800334e <Sensor_IO_Read+0x50>
 800334a:	2b40      	cmp	r3, #64	; 0x40
        {
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
          case LSM303AGR_MAG_WHO_AM_I: break;
 800334c:	e005      	b.n	800335a <Sensor_IO_Read+0x5c>
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
 800334e:	7afb      	ldrb	r3, [r7, #11]
 8003350:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003354:	72fb      	strb	r3, [r7, #11]
 8003356:	e000      	b.n	800335a <Sensor_IO_Read+0x5c>
          default:;
 8003358:	bf00      	nop
        }
    }
   return Sensor_IO_SPI_Read( handle, ReadAddr, pBuffer, nBytesToRead );
 800335a:	893b      	ldrh	r3, [r7, #8]
 800335c:	7af9      	ldrb	r1, [r7, #11]
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	68f8      	ldr	r0, [r7, #12]
 8003362:	f000 f837 	bl	80033d4 <Sensor_IO_SPI_Read>
 8003366:	4603      	mov	r3, r0
 8003368:	e000      	b.n	800336c <Sensor_IO_Read+0x6e>
  }
  
  return COMPONENT_ERROR;
 800336a:	2301      	movs	r3, #1
}
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <Sensor_IO_SPI_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	607a      	str	r2, [r7, #4]
 800337e:	461a      	mov	r2, r3
 8003380:	460b      	mov	r3, r1
 8003382:	72fb      	strb	r3, [r7, #11]
 8003384:	4613      	mov	r3, r2
 8003386:	813b      	strh	r3, [r7, #8]
  uint8_t i;
  
// Select the correct device
  Sensor_IO_SPI_CS_Enable(handle);
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f000 f871 	bl	8003470 <Sensor_IO_SPI_CS_Enable>
  
  SPI_Write(&SPI_Sensor_Handle, WriteAddr);
 800338e:	7afb      	ldrb	r3, [r7, #11]
 8003390:	4619      	mov	r1, r3
 8003392:	480f      	ldr	r0, [pc, #60]	; (80033d0 <Sensor_IO_SPI_Write+0x5c>)
 8003394:	f000 f9ec 	bl	8003770 <SPI_Write>

  for(i=0;i<nBytesToWrite;i++)
 8003398:	2300      	movs	r3, #0
 800339a:	75fb      	strb	r3, [r7, #23]
 800339c:	e00a      	b.n	80033b4 <Sensor_IO_SPI_Write+0x40>
  {
    SPI_Write(&SPI_Sensor_Handle, pBuffer[i]);
 800339e:	7dfb      	ldrb	r3, [r7, #23]
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	4413      	add	r3, r2
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	4619      	mov	r1, r3
 80033a8:	4809      	ldr	r0, [pc, #36]	; (80033d0 <Sensor_IO_SPI_Write+0x5c>)
 80033aa:	f000 f9e1 	bl	8003770 <SPI_Write>
  for(i=0;i<nBytesToWrite;i++)
 80033ae:	7dfb      	ldrb	r3, [r7, #23]
 80033b0:	3301      	adds	r3, #1
 80033b2:	75fb      	strb	r3, [r7, #23]
 80033b4:	7dfb      	ldrb	r3, [r7, #23]
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	893a      	ldrh	r2, [r7, #8]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d8ef      	bhi.n	800339e <Sensor_IO_SPI_Write+0x2a>
  }
// Deselect the device
  Sensor_IO_SPI_CS_Disable(handle);
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 f888 	bl	80034d4 <Sensor_IO_SPI_CS_Disable>
  
  return COMPONENT_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3718      	adds	r7, #24
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	200004d8 	.word	0x200004d8

080033d4 <Sensor_IO_SPI_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	607a      	str	r2, [r7, #4]
 80033de:	461a      	mov	r2, r3
 80033e0:	460b      	mov	r3, r1
 80033e2:	72fb      	strb	r3, [r7, #11]
 80033e4:	4613      	mov	r3, r2
 80033e6:	813b      	strh	r3, [r7, #8]
  /* Select the correct device */
  Sensor_IO_SPI_CS_Enable(handle);
 80033e8:	68f8      	ldr	r0, [r7, #12]
 80033ea:	f000 f841 	bl	8003470 <Sensor_IO_SPI_CS_Enable>
  
  /* Write Reg Address */
  SPI_Write(&SPI_Sensor_Handle, ReadAddr | 0x80);
 80033ee:	7afb      	ldrb	r3, [r7, #11]
 80033f0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	4619      	mov	r1, r3
 80033f8:	481c      	ldr	r0, [pc, #112]	; (800346c <Sensor_IO_SPI_Read+0x98>)
 80033fa:	f000 f9b9 	bl	8003770 <SPI_Write>

  /* Disable the SPI and change the data line to input */
  __HAL_SPI_DISABLE(&SPI_Sensor_Handle);
 80033fe:	4b1b      	ldr	r3, [pc, #108]	; (800346c <Sensor_IO_SPI_Read+0x98>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	4b19      	ldr	r3, [pc, #100]	; (800346c <Sensor_IO_SPI_Read+0x98>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800340c:	601a      	str	r2, [r3, #0]
  SPI_1LINE_RX(&SPI_Sensor_Handle);
 800340e:	4b17      	ldr	r3, [pc, #92]	; (800346c <Sensor_IO_SPI_Read+0x98>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	4b15      	ldr	r3, [pc, #84]	; (800346c <Sensor_IO_SPI_Read+0x98>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800341c:	601a      	str	r2, [r3, #0]

  /* Check if we need to read one byte or more */
  if(nBytesToRead > 1U)
 800341e:	893b      	ldrh	r3, [r7, #8]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d906      	bls.n	8003432 <Sensor_IO_SPI_Read+0x5e>
  {
    SPI_Read_nBytes(&SPI_Sensor_Handle, pBuffer, nBytesToRead);
 8003424:	893b      	ldrh	r3, [r7, #8]
 8003426:	461a      	mov	r2, r3
 8003428:	6879      	ldr	r1, [r7, #4]
 800342a:	4810      	ldr	r0, [pc, #64]	; (800346c <Sensor_IO_SPI_Read+0x98>)
 800342c:	f000 f949 	bl	80036c2 <SPI_Read_nBytes>
 8003430:	e003      	b.n	800343a <Sensor_IO_SPI_Read+0x66>
  }
  else
  {
    SPI_Read(&SPI_Sensor_Handle, pBuffer);
 8003432:	6879      	ldr	r1, [r7, #4]
 8003434:	480d      	ldr	r0, [pc, #52]	; (800346c <Sensor_IO_SPI_Read+0x98>)
 8003436:	f000 f887 	bl	8003548 <SPI_Read>
  }
  
  /* Deselect the device */
  Sensor_IO_SPI_CS_Disable(handle);  
 800343a:	68f8      	ldr	r0, [r7, #12]
 800343c:	f000 f84a 	bl	80034d4 <Sensor_IO_SPI_CS_Disable>
  
  /* Change the data line to output and enable the SPI */
  SPI_1LINE_TX(&SPI_Sensor_Handle);
 8003440:	4b0a      	ldr	r3, [pc, #40]	; (800346c <Sensor_IO_SPI_Read+0x98>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	4b09      	ldr	r3, [pc, #36]	; (800346c <Sensor_IO_SPI_Read+0x98>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800344e:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 8003450:	4b06      	ldr	r3, [pc, #24]	; (800346c <Sensor_IO_SPI_Read+0x98>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	4b05      	ldr	r3, [pc, #20]	; (800346c <Sensor_IO_SPI_Read+0x98>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800345e:	601a      	str	r2, [r3, #0]
  
  return COMPONENT_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	200004d8 	.word	0x200004d8

08003470 <Sensor_IO_SPI_CS_Enable>:


uint8_t Sensor_IO_SPI_CS_Enable(void *handle)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	78db      	ldrb	r3, [r3, #3]
 8003480:	2b02      	cmp	r3, #2
 8003482:	d014      	beq.n	80034ae <Sensor_IO_SPI_CS_Enable+0x3e>
 8003484:	2b02      	cmp	r3, #2
 8003486:	dc19      	bgt.n	80034bc <Sensor_IO_SPI_CS_Enable+0x4c>
 8003488:	2b00      	cmp	r3, #0
 800348a:	d002      	beq.n	8003492 <Sensor_IO_SPI_CS_Enable+0x22>
 800348c:	2b01      	cmp	r3, #1
 800348e:	d007      	beq.n	80034a0 <Sensor_IO_SPI_CS_Enable+0x30>
 8003490:	e014      	b.n	80034bc <Sensor_IO_SPI_CS_Enable+0x4c>
  {
  case LSM6DSL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_RESET);
 8003492:	2200      	movs	r2, #0
 8003494:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003498:	480b      	ldr	r0, [pc, #44]	; (80034c8 <Sensor_IO_SPI_CS_Enable+0x58>)
 800349a:	f008 fcc7 	bl	800be2c <HAL_GPIO_WritePin>
    break;
 800349e:	e00d      	b.n	80034bc <Sensor_IO_SPI_CS_Enable+0x4c>
  case LIS2MDL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_RESET);
 80034a0:	2200      	movs	r2, #0
 80034a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80034a6:	4809      	ldr	r0, [pc, #36]	; (80034cc <Sensor_IO_SPI_CS_Enable+0x5c>)
 80034a8:	f008 fcc0 	bl	800be2c <HAL_GPIO_WritePin>
    break;
 80034ac:	e006      	b.n	80034bc <Sensor_IO_SPI_CS_Enable+0x4c>
  case LPS22HB:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_RESET);
 80034ae:	2200      	movs	r2, #0
 80034b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80034b4:	4806      	ldr	r0, [pc, #24]	; (80034d0 <Sensor_IO_SPI_CS_Enable+0x60>)
 80034b6:	f008 fcb9 	bl	800be2c <HAL_GPIO_WritePin>
    break;
 80034ba:	bf00      	nop
  }
  return COMPONENT_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	40020000 	.word	0x40020000
 80034cc:	40020400 	.word	0x40020400
 80034d0:	40020800 	.word	0x40020800

080034d4 <Sensor_IO_SPI_CS_Disable>:

uint8_t Sensor_IO_SPI_CS_Disable(void *handle)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	78db      	ldrb	r3, [r3, #3]
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d014      	beq.n	8003512 <Sensor_IO_SPI_CS_Disable+0x3e>
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	dc19      	bgt.n	8003520 <Sensor_IO_SPI_CS_Disable+0x4c>
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d002      	beq.n	80034f6 <Sensor_IO_SPI_CS_Disable+0x22>
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d007      	beq.n	8003504 <Sensor_IO_SPI_CS_Disable+0x30>
 80034f4:	e014      	b.n	8003520 <Sensor_IO_SPI_CS_Disable+0x4c>
  {
  case LSM6DSL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 80034f6:	2201      	movs	r2, #1
 80034f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80034fc:	480b      	ldr	r0, [pc, #44]	; (800352c <Sensor_IO_SPI_CS_Disable+0x58>)
 80034fe:	f008 fc95 	bl	800be2c <HAL_GPIO_WritePin>
    break;
 8003502:	e00d      	b.n	8003520 <Sensor_IO_SPI_CS_Disable+0x4c>
  case LIS2MDL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8003504:	2201      	movs	r2, #1
 8003506:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800350a:	4809      	ldr	r0, [pc, #36]	; (8003530 <Sensor_IO_SPI_CS_Disable+0x5c>)
 800350c:	f008 fc8e 	bl	800be2c <HAL_GPIO_WritePin>
    break;
 8003510:	e006      	b.n	8003520 <Sensor_IO_SPI_CS_Disable+0x4c>
  case LPS22HB:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8003512:	2201      	movs	r2, #1
 8003514:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003518:	4806      	ldr	r0, [pc, #24]	; (8003534 <Sensor_IO_SPI_CS_Disable+0x60>)
 800351a:	f008 fc87 	bl	800be2c <HAL_GPIO_WritePin>
    break;
 800351e:	bf00      	nop
  }
  return COMPONENT_OK;
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	3710      	adds	r7, #16
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	40020000 	.word	0x40020000
 8003530:	40020400 	.word	0x40020400
 8003534:	40020800 	.word	0x40020800

08003538 <LSM6DSL_Sensor_IO_ITConfig>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef LSM6DSL_Sensor_IO_ITConfig( void )
{
 8003538:	b480      	push	{r7}
 800353a:	af00      	add	r7, sp, #0
  return COMPONENT_OK;
 800353c:	2300      	movs	r3, #0
}
 800353e:	4618      	mov	r0, r3
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <SPI_Read>:
 * @param  xSpiHandle : SPI Handler.
 * @param  val : value.
 * @retval None
 */
void SPI_Read(SPI_HandleTypeDef* xSpiHandle, uint8_t *val)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	6039      	str	r1, [r7, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003552:	b672      	cpsid	i
}
 8003554:	bf00      	nop
  disabled after the first bit and before the latest bit */
  /* Interrupts should be disabled during this operation */
  
  __disable_irq();
  //GPIOA->BSRR = (uint32_t)GPIO_PIN_8 << 16U;
  __HAL_SPI_ENABLE(xSpiHandle);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003564:	601a      	str	r2, [r3, #0]
  __asm("dsb\n");__asm("dsb\n");
 8003566:	f3bf 8f4f 	dsb	sy
 800356a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800356e:	f3bf 8f4f 	dsb	sy
 8003572:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003576:	f3bf 8f4f 	dsb	sy
 800357a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800357e:	f3bf 8f4f 	dsb	sy
 8003582:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003586:	f3bf 8f4f 	dsb	sy
 800358a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800358e:	f3bf 8f4f 	dsb	sy
 8003592:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003596:	f3bf 8f4f 	dsb	sy
 800359a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800359e:	f3bf 8f4f 	dsb	sy
 80035a2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80035a6:	f3bf 8f4f 	dsb	sy
 80035aa:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80035ae:	f3bf 8f4f 	dsb	sy
 80035b2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80035b6:	f3bf 8f4f 	dsb	sy
 80035ba:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80035be:	f3bf 8f4f 	dsb	sy
 80035c2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80035c6:	f3bf 8f4f 	dsb	sy
 80035ca:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80035ce:	f3bf 8f4f 	dsb	sy
 80035d2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80035d6:	f3bf 8f4f 	dsb	sy
 80035da:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80035de:	f3bf 8f4f 	dsb	sy
 80035e2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80035e6:	f3bf 8f4f 	dsb	sy
 80035ea:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80035ee:	f3bf 8f4f 	dsb	sy
 80035f2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80035f6:	f3bf 8f4f 	dsb	sy
 80035fa:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80035fe:	f3bf 8f4f 	dsb	sy
 8003602:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003606:	f3bf 8f4f 	dsb	sy
 800360a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800360e:	f3bf 8f4f 	dsb	sy
 8003612:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003616:	f3bf 8f4f 	dsb	sy
 800361a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800361e:	f3bf 8f4f 	dsb	sy
 8003622:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003626:	f3bf 8f4f 	dsb	sy
 800362a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800362e:	f3bf 8f4f 	dsb	sy
 8003632:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003636:	f3bf 8f4f 	dsb	sy
 800363a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800363e:	f3bf 8f4f 	dsb	sy
 8003642:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003646:	f3bf 8f4f 	dsb	sy
 800364a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 800364e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8003652:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8003656:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 800365a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 800365e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8003662:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8003666:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 800366a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 800366e:	f3bf 8f4f 	dsb	sy
  __HAL_SPI_DISABLE(xSpiHandle);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003680:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003682:	b662      	cpsie	i
}
 8003684:	bf00      	nop
  
  __enable_irq();

  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 8003686:	bf00      	nop
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	2b01      	cmp	r3, #1
 8003694:	d1f8      	bne.n	8003688 <SPI_Read+0x140>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	330c      	adds	r3, #12
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	b2da      	uxtb	r2, r3
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 80036a4:	bf00      	nop
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036b0:	2b80      	cmp	r3, #128	; 0x80
 80036b2:	d0f8      	beq.n	80036a6 <SPI_Read+0x15e>
}
 80036b4:	bf00      	nop
 80036b6:	bf00      	nop
 80036b8:	370c      	adds	r7, #12
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr

080036c2 <SPI_Read_nBytes>:
 * @param  val: value.
 * @param  nBytesToRead: number of bytes to read.
 * @retval None
 */
void SPI_Read_nBytes(SPI_HandleTypeDef* xSpiHandle, uint8_t *val, uint16_t nBytesToRead)
{
 80036c2:	b480      	push	{r7}
 80036c4:	b085      	sub	sp, #20
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	60f8      	str	r0, [r7, #12]
 80036ca:	60b9      	str	r1, [r7, #8]
 80036cc:	4613      	mov	r3, r2
 80036ce:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 80036d0:	b672      	cpsid	i
}
 80036d2:	bf00      	nop
  /* Interrupts should be disabled during this operation */
  __disable_irq();
  __HAL_SPI_ENABLE(xSpiHandle);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036e2:	601a      	str	r2, [r3, #0]
  
  /* Transfer loop */
  while (nBytesToRead > 1U)
 80036e4:	e013      	b.n	800370e <SPI_Read_nBytes+0x4c>
  {
    /* Check the RXNE flag */
    if (xSpiHandle->Instance->SR & SPI_FLAG_RXNE)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	f003 0301 	and.w	r3, r3, #1
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00c      	beq.n	800370e <SPI_Read_nBytes+0x4c>
    {
      /* read the received data */
      *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	330c      	adds	r3, #12
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	b2da      	uxtb	r2, r3
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	701a      	strb	r2, [r3, #0]
      val += sizeof(uint8_t);
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	3301      	adds	r3, #1
 8003706:	60bb      	str	r3, [r7, #8]
      nBytesToRead--;
 8003708:	88fb      	ldrh	r3, [r7, #6]
 800370a:	3b01      	subs	r3, #1
 800370c:	80fb      	strh	r3, [r7, #6]
  while (nBytesToRead > 1U)
 800370e:	88fb      	ldrh	r3, [r7, #6]
 8003710:	2b01      	cmp	r3, #1
 8003712:	d8e8      	bhi.n	80036e6 <SPI_Read_nBytes+0x24>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003714:	f3bf 8f4f 	dsb	sy
}
 8003718:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800371a:	f3bf 8f4f 	dsb	sy
}
 800371e:	bf00      	nop
  disabled after the first bit and before the latest bit of the last Byte received */
  /* __DSB instruction are inserted to garantee that clock is Disabled in the right timeframe */
  
  __DSB();
  __DSB();
  __HAL_SPI_DISABLE(xSpiHandle);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800372e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003730:	b662      	cpsie	i
}
 8003732:	bf00      	nop
  
  __enable_irq();
  
  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 8003734:	bf00      	nop
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f003 0301 	and.w	r3, r3, #1
 8003740:	2b01      	cmp	r3, #1
 8003742:	d1f8      	bne.n	8003736 <SPI_Read_nBytes+0x74>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	330c      	adds	r3, #12
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	b2da      	uxtb	r2, r3
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8003752:	bf00      	nop
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800375e:	2b80      	cmp	r3, #128	; 0x80
 8003760:	d0f8      	beq.n	8003754 <SPI_Read_nBytes+0x92>
}
 8003762:	bf00      	nop
 8003764:	bf00      	nop
 8003766:	3714      	adds	r7, #20
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <SPI_Write>:
 * @param  xSpiHandle: SPI Handler.
 * @param  val: value.
 * @retval None
 */
void SPI_Write(SPI_HandleTypeDef* xSpiHandle, uint8_t val)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	460b      	mov	r3, r1
 800377a:	70fb      	strb	r3, [r7, #3]
  /* check TXE flag */
  while ((xSpiHandle->Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 800377c:	bf00      	nop
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b02      	cmp	r3, #2
 800378a:	d1f8      	bne.n	800377e <SPI_Write+0xe>
  
  /* Write the data */
  *((__IO uint8_t*) &xSpiHandle->Instance->DR) = val;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	330c      	adds	r3, #12
 8003792:	78fa      	ldrb	r2, [r7, #3]
 8003794:	701a      	strb	r2, [r3, #0]
  
  /* Wait BSY flag */
  while ((xSpiHandle->Instance->SR & SPI_SR_TXE) != SPI_SR_TXE);
 8003796:	bf00      	nop
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d1f8      	bne.n	8003798 <SPI_Write+0x28>
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 80037a6:	bf00      	nop
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037b2:	2b80      	cmp	r3, #128	; 0x80
 80037b4:	d0f8      	beq.n	80037a8 <SPI_Write+0x38>
}
 80037b6:	bf00      	nop
 80037b8:	bf00      	nop
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr

080037c4 <Sensor_IO_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_Init( void )
{
 80037c4:	b480      	push	{r7}
 80037c6:	af00      	add	r7, sp, #0
    return COMPONENT_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <BSP_ACCELERO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Init( ACCELERO_ID_t id, void **handle )
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	4603      	mov	r3, r0
 80037dc:	6039      	str	r1, [r7, #0]
 80037de:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	2200      	movs	r2, #0
 80037e4:	601a      	str	r2, [r3, #0]

  switch(id)
 80037e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00f      	beq.n	800380e <BSP_ACCELERO_Init+0x3a>
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d015      	beq.n	800381e <BSP_ACCELERO_Init+0x4a>
  {
    case ACCELERO_SENSORS_AUTO:
    default:
    {
      /* Try to init the LSM6DSL accelerometer before */
      if(BSP_LSM6DSL_ACCELERO_Init(handle) == COMPONENT_ERROR )
 80037f2:	6838      	ldr	r0, [r7, #0]
 80037f4:	f000 f826 	bl	8003844 <BSP_LSM6DSL_ACCELERO_Init>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d117      	bne.n	800382e <BSP_ACCELERO_Init+0x5a>
      {
        /* Try to init the LSM303AGR accelerometer */
        if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 80037fe:	6838      	ldr	r0, [r7, #0]
 8003800:	f000 f8c0 	bl	8003984 <BSP_LSM303AGR_ACCELERO_Init>
 8003804:	4603      	mov	r3, r0
 8003806:	2b01      	cmp	r3, #1
 8003808:	d111      	bne.n	800382e <BSP_ACCELERO_Init+0x5a>
        {
          return COMPONENT_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e015      	b.n	800383a <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM6DSL_X_0:
    {
      if( BSP_LSM6DSL_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800380e:	6838      	ldr	r0, [r7, #0]
 8003810:	f000 f818 	bl	8003844 <BSP_LSM6DSL_ACCELERO_Init>
 8003814:	4603      	mov	r3, r0
 8003816:	2b01      	cmp	r3, #1
 8003818:	d10b      	bne.n	8003832 <BSP_ACCELERO_Init+0x5e>
      {
        return COMPONENT_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e00d      	b.n	800383a <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM303AGR_X_0:
    {
      if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800381e:	6838      	ldr	r0, [r7, #0]
 8003820:	f000 f8b0 	bl	8003984 <BSP_LSM303AGR_ACCELERO_Init>
 8003824:	4603      	mov	r3, r0
 8003826:	2b01      	cmp	r3, #1
 8003828:	d105      	bne.n	8003836 <BSP_ACCELERO_Init+0x62>
      {
        return COMPONENT_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e005      	b.n	800383a <BSP_ACCELERO_Init+0x66>
      break;
 800382e:	bf00      	nop
 8003830:	e002      	b.n	8003838 <BSP_ACCELERO_Init+0x64>
      break;
 8003832:	bf00      	nop
 8003834:	e000      	b.n	8003838 <BSP_ACCELERO_Init+0x64>
      }
      break;
 8003836:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3708      	adds	r7, #8
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
	...

08003844 <BSP_LSM6DSL_ACCELERO_Init>:

static DrvStatusTypeDef BSP_LSM6DSL_ACCELERO_Init( void **handle )
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 800384c:	2300      	movs	r3, #0
 800384e:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 8003850:	230c      	movs	r3, #12
 8003852:	72fb      	strb	r3, [r7, #11]
    
  if(ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isInitialized == 1)
 8003854:	4b45      	ldr	r3, [pc, #276]	; (800396c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8003856:	795b      	ldrb	r3, [r3, #5]
 8003858:	2b01      	cmp	r3, #1
 800385a:	d101      	bne.n	8003860 <BSP_LSM6DSL_ACCELERO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e080      	b.n	8003962 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8003860:	f7ff fbb0 	bl	8002fc4 <Sensor_IO_SPI_Init>
 8003864:	4603      	mov	r3, r0
 8003866:	2b01      	cmp	r3, #1
 8003868:	d101      	bne.n	800386e <BSP_LSM6DSL_ACCELERO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e079      	b.n	8003962 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].who_am_i      = LSM6DSL_ACC_GYRO_WHO_AM_I;
 800386e:	4b3f      	ldr	r3, [pc, #252]	; (800396c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8003870:	226a      	movs	r2, #106	; 0x6a
 8003872:	701a      	strb	r2, [r3, #0]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].ifType        = 1; // SPI interface
 8003874:	4b3d      	ldr	r3, [pc, #244]	; (800396c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8003876:	2201      	movs	r2, #1
 8003878:	705a      	strb	r2, [r3, #1]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].address       = LSM6DSL_ACC_GYRO_I2C_ADDRESS_HIGH;
 800387a:	4b3c      	ldr	r3, [pc, #240]	; (800396c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 800387c:	22d6      	movs	r2, #214	; 0xd6
 800387e:	709a      	strb	r2, [r3, #2]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].spiDevice     = LSM6DSL;
 8003880:	4b3a      	ldr	r3, [pc, #232]	; (800396c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8003882:	2200      	movs	r2, #0
 8003884:	70da      	strb	r2, [r3, #3]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].instance      = LSM6DSL_X_0;
 8003886:	4b39      	ldr	r3, [pc, #228]	; (800396c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8003888:	2200      	movs	r2, #0
 800388a:	711a      	strb	r2, [r3, #4]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isInitialized = 0;
 800388c:	4b37      	ldr	r3, [pc, #220]	; (800396c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 800388e:	2200      	movs	r2, #0
 8003890:	715a      	strb	r2, [r3, #5]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isEnabled     = 0;
 8003892:	4b36      	ldr	r3, [pc, #216]	; (800396c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8003894:	2200      	movs	r2, #0
 8003896:	719a      	strb	r2, [r3, #6]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isCombo       = 1;
 8003898:	4b34      	ldr	r3, [pc, #208]	; (800396c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 800389a:	2201      	movs	r2, #1
 800389c:	71da      	strb	r2, [r3, #7]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM6DSL_X_0 ];
 800389e:	4b33      	ldr	r3, [pc, #204]	; (800396c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80038a0:	4a33      	ldr	r2, [pc, #204]	; (8003970 <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 80038a2:	609a      	str	r2, [r3, #8]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pVTable       = ( void * )&LSM6DSL_X_Drv;
 80038a4:	4b31      	ldr	r3, [pc, #196]	; (800396c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80038a6:	4a33      	ldr	r2, [pc, #204]	; (8003974 <BSP_LSM6DSL_ACCELERO_Init+0x130>)
 80038a8:	60da      	str	r2, [r3, #12]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pExtVTable    = ( void * )&LSM6DSL_X_ExtDrv;
 80038aa:	4b30      	ldr	r3, [pc, #192]	; (800396c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80038ac:	4a32      	ldr	r2, [pc, #200]	; (8003978 <BSP_LSM6DSL_ACCELERO_Init+0x134>)
 80038ae:	611a      	str	r2, [r3, #16]
 
  LSM6DSL_X_0_Data.comboData = &LSM6DSL_Combo_Data[0];
 80038b0:	4b32      	ldr	r3, [pc, #200]	; (800397c <BSP_LSM6DSL_ACCELERO_Init+0x138>)
 80038b2:	4a33      	ldr	r2, [pc, #204]	; (8003980 <BSP_LSM6DSL_ACCELERO_Init+0x13c>)
 80038b4:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSL_X_0 ].pComponentData = ( void * )&LSM6DSL_X_0_Data;
 80038b6:	4b2e      	ldr	r3, [pc, #184]	; (8003970 <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 80038b8:	4a30      	ldr	r2, [pc, #192]	; (800397c <BSP_LSM6DSL_ACCELERO_Init+0x138>)
 80038ba:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSL_X_0 ].pExtData       = 0;
 80038bc:	4b2c      	ldr	r3, [pc, #176]	; (8003970 <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 80038be:	2200      	movs	r2, #0
 80038c0:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&ACCELERO_SensorHandle[ LSM6DSL_X_0 ];
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a29      	ldr	r2, [pc, #164]	; (800396c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80038c6:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7ff fc81 	bl	80031d4 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSL_Combo_Data[0].isGyroInitialized == 0)
 80038d2:	4b2b      	ldr	r3, [pc, #172]	; (8003980 <BSP_LSM6DSL_ACCELERO_Init+0x13c>)
 80038d4:	785b      	ldrb	r3, [r3, #1]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10c      	bne.n	80038f4 <BSP_LSM6DSL_ACCELERO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSL_ACC_GYRO_CTRL3_C, &data, 1) )
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6818      	ldr	r0, [r3, #0]
 80038de:	f107 020b 	add.w	r2, r7, #11
 80038e2:	2301      	movs	r3, #1
 80038e4:	2112      	movs	r1, #18
 80038e6:	f7ff fcf5 	bl	80032d4 <Sensor_IO_Write>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d001      	beq.n	80038f4 <BSP_LSM6DSL_ACCELERO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e036      	b.n	8003962 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
    }
  }
 
  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d10b      	bne.n	800391c <BSP_LSM6DSL_ACCELERO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2214      	movs	r2, #20
 800390a:	2100      	movs	r1, #0
 800390c:	4618      	mov	r0, r3
 800390e:	f00d fe15 	bl	801153c <memset>
    *handle = NULL;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e022      	b.n	8003962 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	6812      	ldr	r2, [r2, #0]
 8003924:	4610      	mov	r0, r2
 8003926:	4798      	blx	r3
 8003928:	4603      	mov	r3, r0
 800392a:	2b01      	cmp	r3, #1
 800392c:	d10b      	bne.n	8003946 <BSP_LSM6DSL_ACCELERO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2214      	movs	r2, #20
 8003934:	2100      	movs	r1, #0
 8003936:	4618      	mov	r0, r3
 8003938:	f00d fe00 	bl	801153c <memset>
    *handle = NULL;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e00d      	b.n	8003962 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSL_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2104      	movs	r1, #4
 800394c:	4618      	mov	r0, r3
 800394e:	f003 ff42 	bl	80077d6 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d101      	bne.n	800395c <BSP_LSM6DSL_ACCELERO_Init+0x118>
  {
    return COMPONENT_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e002      	b.n	8003962 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Configure interrupt lines for LSM6DSL */
  LSM6DSL_Sensor_IO_ITConfig();
 800395c:	f7ff fdec 	bl	8003538 <LSM6DSL_Sensor_IO_ITConfig>
  
  return COMPONENT_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3710      	adds	r7, #16
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	20000530 	.word	0x20000530
 8003970:	20000558 	.word	0x20000558
 8003974:	200001f0 	.word	0x200001f0
 8003978:	20000120 	.word	0x20000120
 800397c:	20000568 	.word	0x20000568
 8003980:	200011c0 	.word	0x200011c0

08003984 <BSP_LSM303AGR_ACCELERO_Init>:


static DrvStatusTypeDef BSP_LSM303AGR_ACCELERO_Init( void **handle )
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 800398c:	2300      	movs	r3, #0
 800398e:	60fb      	str	r3, [r7, #12]

  if(ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized == 1)
 8003990:	4b2f      	ldr	r3, [pc, #188]	; (8003a50 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8003992:	7e5b      	ldrb	r3, [r3, #25]
 8003994:	2b01      	cmp	r3, #1
 8003996:	d101      	bne.n	800399c <BSP_LSM303AGR_ACCELERO_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e054      	b.n	8003a46 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  if ( Sensor_IO_Init() == COMPONENT_ERROR )
 800399c:	f7ff ff12 	bl	80037c4 <Sensor_IO_Init>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d101      	bne.n	80039aa <BSP_LSM303AGR_ACCELERO_Init+0x26>
  {
    return COMPONENT_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e04d      	b.n	8003a46 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].who_am_i      = LSM303AGR_ACC_WHO_AM_I;
 80039aa:	4b29      	ldr	r3, [pc, #164]	; (8003a50 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80039ac:	2233      	movs	r2, #51	; 0x33
 80039ae:	751a      	strb	r2, [r3, #20]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].address       = LSM303AGR_ACC_I2C_ADDRESS;
 80039b0:	4b27      	ldr	r3, [pc, #156]	; (8003a50 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80039b2:	2232      	movs	r2, #50	; 0x32
 80039b4:	759a      	strb	r2, [r3, #22]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].instance      = LSM303AGR_X_0;
 80039b6:	4b26      	ldr	r3, [pc, #152]	; (8003a50 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80039b8:	2201      	movs	r2, #1
 80039ba:	761a      	strb	r2, [r3, #24]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized = 0;
 80039bc:	4b24      	ldr	r3, [pc, #144]	; (8003a50 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80039be:	2200      	movs	r2, #0
 80039c0:	765a      	strb	r2, [r3, #25]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isEnabled     = 0;
 80039c2:	4b23      	ldr	r3, [pc, #140]	; (8003a50 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	769a      	strb	r2, [r3, #26]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isCombo       = 1;
 80039c8:	4b21      	ldr	r3, [pc, #132]	; (8003a50 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80039ca:	2201      	movs	r2, #1
 80039cc:	76da      	strb	r2, [r3, #27]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM303AGR_X_0 ];
 80039ce:	4b20      	ldr	r3, [pc, #128]	; (8003a50 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80039d0:	4a20      	ldr	r2, [pc, #128]	; (8003a54 <BSP_LSM303AGR_ACCELERO_Init+0xd0>)
 80039d2:	61da      	str	r2, [r3, #28]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pVTable       = ( void * )&LSM303AGR_X_Drv;
 80039d4:	4b1e      	ldr	r3, [pc, #120]	; (8003a50 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80039d6:	4a20      	ldr	r2, [pc, #128]	; (8003a58 <BSP_LSM303AGR_ACCELERO_Init+0xd4>)
 80039d8:	621a      	str	r2, [r3, #32]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pExtVTable    = 0;
 80039da:	4b1d      	ldr	r3, [pc, #116]	; (8003a50 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80039dc:	2200      	movs	r2, #0
 80039de:	625a      	str	r2, [r3, #36]	; 0x24

  ACCELERO_Data[ LSM303AGR_X_0 ].pComponentData = ( void * )&LSM303AGR_X_0_Data;
 80039e0:	4b1e      	ldr	r3, [pc, #120]	; (8003a5c <BSP_LSM303AGR_ACCELERO_Init+0xd8>)
 80039e2:	4a1f      	ldr	r2, [pc, #124]	; (8003a60 <BSP_LSM303AGR_ACCELERO_Init+0xdc>)
 80039e4:	609a      	str	r2, [r3, #8]
  ACCELERO_Data[ LSM303AGR_X_0 ].pExtData       = 0;
 80039e6:	4b1d      	ldr	r3, [pc, #116]	; (8003a5c <BSP_LSM303AGR_ACCELERO_Init+0xd8>)
 80039e8:	2200      	movs	r2, #0
 80039ea:	60da      	str	r2, [r3, #12]

  *handle = (void *)&ACCELERO_SensorHandle[ LSM303AGR_X_0 ];
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a1d      	ldr	r2, [pc, #116]	; (8003a64 <BSP_LSM303AGR_ACCELERO_Init+0xe0>)
 80039f0:	601a      	str	r2, [r3, #0]

  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	60fb      	str	r3, [r7, #12]

  if ( driver->Init == NULL )
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d10b      	bne.n	8003a1a <BSP_LSM303AGR_ACCELERO_Init+0x96>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2214      	movs	r2, #20
 8003a08:	2100      	movs	r1, #0
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f00d fd96 	bl	801153c <memset>
    *handle = NULL;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e015      	b.n	8003a46 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	6812      	ldr	r2, [r2, #0]
 8003a22:	4610      	mov	r0, r2
 8003a24:	4798      	blx	r3
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d10b      	bne.n	8003a44 <BSP_LSM303AGR_ACCELERO_Init+0xc0>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2214      	movs	r2, #20
 8003a32:	2100      	movs	r1, #0
 8003a34:	4618      	mov	r0, r3
 8003a36:	f00d fd81 	bl	801153c <memset>
    *handle = NULL;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e000      	b.n	8003a46 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  return COMPONENT_OK;
 8003a44:	2300      	movs	r3, #0
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3710      	adds	r7, #16
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	20000530 	.word	0x20000530
 8003a54:	20000560 	.word	0x20000560
 8003a58:	200000d0 	.word	0x200000d0
 8003a5c:	20000558 	.word	0x20000558
 8003a60:	20000570 	.word	0x20000570
 8003a64:	20000544 	.word	0x20000544

08003a68 <BSP_ACCELERO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Sensor_Enable( void *handle )
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 8003a74:	2300      	movs	r3, #0
 8003a76:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <BSP_ACCELERO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e012      	b.n	8003aa8 <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d101      	bne.n	8003a94 <BSP_ACCELERO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e009      	b.n	8003aa8 <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	68f8      	ldr	r0, [r7, #12]
 8003a9a:	4798      	blx	r3
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d101      	bne.n	8003aa6 <BSP_ACCELERO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e000      	b.n	8003aa8 <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <BSP_ACCELERO_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written [mg]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Get_Axes( void *handle, SensorAxes_t *acceleration )
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d101      	bne.n	8003acc <BSP_ACCELERO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e018      	b.n	8003afe <BSP_ACCELERO_Get_Axes+0x4e>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	60bb      	str	r3, [r7, #8]

  if(acceleration == NULL)
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d101      	bne.n	8003adc <BSP_ACCELERO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e010      	b.n	8003afe <BSP_ACCELERO_Get_Axes+0x4e>
  }

  if ( driver->Get_Axes == NULL )
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d101      	bne.n	8003ae8 <BSP_ACCELERO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e00a      	b.n	8003afe <BSP_ACCELERO_Get_Axes+0x4e>
  }

  if ( driver->Get_Axes( ctx, acceleration ) == COMPONENT_ERROR )
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	699b      	ldr	r3, [r3, #24]
 8003aec:	6839      	ldr	r1, [r7, #0]
 8003aee:	68f8      	ldr	r0, [r7, #12]
 8003af0:	4798      	blx	r3
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d101      	bne.n	8003afc <BSP_ACCELERO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e000      	b.n	8003afe <BSP_ACCELERO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3710      	adds	r7, #16
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}

08003b06 <BSP_GYRO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Init( GYRO_ID_t id, void **handle )
{
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b082      	sub	sp, #8
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	6039      	str	r1, [r7, #0]
 8003b10:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	2200      	movs	r2, #0
 8003b16:	601a      	str	r2, [r3, #0]

  switch(id)
 8003b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d007      	beq.n	8003b30 <BSP_GYRO_Init+0x2a>
  {
    case GYRO_SENSORS_AUTO:
    default:
    {
      /* Try to init the LSM6DSL first */
      if( BSP_LSM6DSL_GYRO_Init(handle) == COMPONENT_ERROR )
 8003b20:	6838      	ldr	r0, [r7, #0]
 8003b22:	f000 f815 	bl	8003b50 <BSP_LSM6DSL_GYRO_Init>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d109      	bne.n	8003b40 <BSP_GYRO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e00b      	b.n	8003b48 <BSP_GYRO_Init+0x42>
      }
      break;
    }
    case LSM6DSL_G_0:
    {
      if( BSP_LSM6DSL_GYRO_Init(handle) == COMPONENT_ERROR )
 8003b30:	6838      	ldr	r0, [r7, #0]
 8003b32:	f000 f80d 	bl	8003b50 <BSP_LSM6DSL_GYRO_Init>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d103      	bne.n	8003b44 <BSP_GYRO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e003      	b.n	8003b48 <BSP_GYRO_Init+0x42>
      break;
 8003b40:	bf00      	nop
 8003b42:	e000      	b.n	8003b46 <BSP_GYRO_Init+0x40>
      }
      break;
 8003b44:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8003b46:	2300      	movs	r3, #0
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3708      	adds	r7, #8
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <BSP_LSM6DSL_GYRO_Init>:


static DrvStatusTypeDef BSP_LSM6DSL_GYRO_Init( void **handle )
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  GYRO_Drv_t *driver = NULL;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 8003b5c:	230c      	movs	r3, #12
 8003b5e:	72fb      	strb	r3, [r7, #11]
  
  if(GYRO_SensorHandle[ LSM6DSL_G_0 ].isInitialized == 1)
 8003b60:	4b44      	ldr	r3, [pc, #272]	; (8003c74 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003b62:	795b      	ldrb	r3, [r3, #5]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d101      	bne.n	8003b6c <BSP_LSM6DSL_GYRO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e07e      	b.n	8003c6a <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8003b6c:	f7ff fa2a 	bl	8002fc4 <Sensor_IO_SPI_Init>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d101      	bne.n	8003b7a <BSP_LSM6DSL_GYRO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e077      	b.n	8003c6a <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  /* Setup sensor handle. */
  /* Gyroscope - sensor 0 */
  GYRO_SensorHandle[ LSM6DSL_G_0 ].who_am_i      = LSM6DSL_ACC_GYRO_WHO_AM_I;
 8003b7a:	4b3e      	ldr	r3, [pc, #248]	; (8003c74 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003b7c:	226a      	movs	r2, #106	; 0x6a
 8003b7e:	701a      	strb	r2, [r3, #0]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].ifType        = 1; // SPI interface
 8003b80:	4b3c      	ldr	r3, [pc, #240]	; (8003c74 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003b82:	2201      	movs	r2, #1
 8003b84:	705a      	strb	r2, [r3, #1]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].address       = LSM6DSL_ACC_GYRO_I2C_ADDRESS_HIGH;
 8003b86:	4b3b      	ldr	r3, [pc, #236]	; (8003c74 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003b88:	22d6      	movs	r2, #214	; 0xd6
 8003b8a:	709a      	strb	r2, [r3, #2]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].spiDevice     = LSM6DSL;
 8003b8c:	4b39      	ldr	r3, [pc, #228]	; (8003c74 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	70da      	strb	r2, [r3, #3]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].instance      = LSM6DSL_G_0;
 8003b92:	4b38      	ldr	r3, [pc, #224]	; (8003c74 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	711a      	strb	r2, [r3, #4]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isInitialized = 0;
 8003b98:	4b36      	ldr	r3, [pc, #216]	; (8003c74 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	715a      	strb	r2, [r3, #5]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isEnabled     = 0;
 8003b9e:	4b35      	ldr	r3, [pc, #212]	; (8003c74 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	719a      	strb	r2, [r3, #6]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isCombo       = 1;
 8003ba4:	4b33      	ldr	r3, [pc, #204]	; (8003c74 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	71da      	strb	r2, [r3, #7]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pData         = ( void * )&GYRO_Data[ LSM6DSL_G_0 ];
 8003baa:	4b32      	ldr	r3, [pc, #200]	; (8003c74 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003bac:	4a32      	ldr	r2, [pc, #200]	; (8003c78 <BSP_LSM6DSL_GYRO_Init+0x128>)
 8003bae:	609a      	str	r2, [r3, #8]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pVTable       = ( void * )&LSM6DSL_G_Drv;
 8003bb0:	4b30      	ldr	r3, [pc, #192]	; (8003c74 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003bb2:	4a32      	ldr	r2, [pc, #200]	; (8003c7c <BSP_LSM6DSL_GYRO_Init+0x12c>)
 8003bb4:	60da      	str	r2, [r3, #12]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pExtVTable    = 0;
 8003bb6:	4b2f      	ldr	r3, [pc, #188]	; (8003c74 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	611a      	str	r2, [r3, #16]

  LSM6DSL_G_0_Data.comboData = &LSM6DSL_Combo_Data[0];
 8003bbc:	4b30      	ldr	r3, [pc, #192]	; (8003c80 <BSP_LSM6DSL_GYRO_Init+0x130>)
 8003bbe:	4a31      	ldr	r2, [pc, #196]	; (8003c84 <BSP_LSM6DSL_GYRO_Init+0x134>)
 8003bc0:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSL_G_0 ].pComponentData = ( void * )&LSM6DSL_G_0_Data;
 8003bc2:	4b2d      	ldr	r3, [pc, #180]	; (8003c78 <BSP_LSM6DSL_GYRO_Init+0x128>)
 8003bc4:	4a2e      	ldr	r2, [pc, #184]	; (8003c80 <BSP_LSM6DSL_GYRO_Init+0x130>)
 8003bc6:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSL_G_0 ].pExtData       = 0;
 8003bc8:	4b2b      	ldr	r3, [pc, #172]	; (8003c78 <BSP_LSM6DSL_GYRO_Init+0x128>)
 8003bca:	2200      	movs	r2, #0
 8003bcc:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&GYRO_SensorHandle[ LSM6DSL_G_0 ];
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a28      	ldr	r2, [pc, #160]	; (8003c74 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003bd2:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f7ff fafb 	bl	80031d4 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSL_Combo_Data[0].isAccInitialized == 0)
 8003bde:	4b29      	ldr	r3, [pc, #164]	; (8003c84 <BSP_LSM6DSL_GYRO_Init+0x134>)
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d10c      	bne.n	8003c00 <BSP_LSM6DSL_GYRO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSL_ACC_GYRO_CTRL3_C, &data, 1) )
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6818      	ldr	r0, [r3, #0]
 8003bea:	f107 020b 	add.w	r2, r7, #11
 8003bee:	2301      	movs	r3, #1
 8003bf0:	2112      	movs	r1, #18
 8003bf2:	f7ff fb6f 	bl	80032d4 <Sensor_IO_Write>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d001      	beq.n	8003c00 <BSP_LSM6DSL_GYRO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e034      	b.n	8003c6a <BSP_LSM6DSL_GYRO_Init+0x11a>
    }
  }
  
  driver = ( GYRO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d10b      	bne.n	8003c28 <BSP_LSM6DSL_GYRO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2214      	movs	r2, #20
 8003c16:	2100      	movs	r1, #0
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f00d fc8f 	bl	801153c <memset>
    *handle = NULL;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e020      	b.n	8003c6a <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	6812      	ldr	r2, [r2, #0]
 8003c30:	4610      	mov	r0, r2
 8003c32:	4798      	blx	r3
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d10b      	bne.n	8003c52 <BSP_LSM6DSL_GYRO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2214      	movs	r2, #20
 8003c40:	2100      	movs	r1, #0
 8003c42:	4618      	mov	r0, r3
 8003c44:	f00d fc7a 	bl	801153c <memset>
    *handle = NULL;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e00b      	b.n	8003c6a <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSL_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2104      	movs	r1, #4
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f003 fdbc 	bl	80077d6 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d101      	bne.n	8003c68 <BSP_LSM6DSL_GYRO_Init+0x118>
  {
    return COMPONENT_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e000      	b.n	8003c6a <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  return COMPONENT_OK;
 8003c68:	2300      	movs	r3, #0
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	bf00      	nop
 8003c74:	20000574 	.word	0x20000574
 8003c78:	20000588 	.word	0x20000588
 8003c7c:	20000240 	.word	0x20000240
 8003c80:	20000590 	.word	0x20000590
 8003c84:	200011c0 	.word	0x200011c0

08003c88 <BSP_GYRO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Sensor_Enable( void *handle )
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 8003c94:	2300      	movs	r3, #0
 8003c96:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <BSP_GYRO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e012      	b.n	8003cc8 <BSP_GYRO_Sensor_Enable+0x40>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d101      	bne.n	8003cb4 <BSP_GYRO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e009      	b.n	8003cc8 <BSP_GYRO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	4798      	blx	r3
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d101      	bne.n	8003cc6 <BSP_GYRO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e000      	b.n	8003cc8 <BSP_GYRO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3710      	adds	r7, #16
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <BSP_GYRO_Get_Axes>:
 * @param angular_velocity pointer where the values of the axes are written [mdps]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Get_Axes( void *handle, SensorAxes_t *angular_velocity )
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d101      	bne.n	8003cec <BSP_GYRO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e018      	b.n	8003d1e <BSP_GYRO_Get_Axes+0x4e>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	60bb      	str	r3, [r7, #8]

  if ( angular_velocity == NULL )
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d101      	bne.n	8003cfc <BSP_GYRO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e010      	b.n	8003d1e <BSP_GYRO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes == NULL )
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <BSP_GYRO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e00a      	b.n	8003d1e <BSP_GYRO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes( ctx, angular_velocity ) == COMPONENT_ERROR )
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	699b      	ldr	r3, [r3, #24]
 8003d0c:	6839      	ldr	r1, [r7, #0]
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	4798      	blx	r3
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d101      	bne.n	8003d1c <BSP_GYRO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e000      	b.n	8003d1e <BSP_GYRO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 8003d1c:	2300      	movs	r3, #0
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3710      	adds	r7, #16
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}

08003d26 <BSP_MAGNETO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Init( MAGNETO_ID_t id, void **handle )
{
 8003d26:	b580      	push	{r7, lr}
 8003d28:	b082      	sub	sp, #8
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	6039      	str	r1, [r7, #0]
 8003d30:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	2200      	movs	r2, #0
 8003d36:	601a      	str	r2, [r3, #0]

  switch(id)
 8003d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d007      	beq.n	8003d50 <BSP_MAGNETO_Init+0x2a>
  {
    case MAGNETO_SENSORS_AUTO:
    default:
    {
      if( BSP_LIS2MDL_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8003d40:	6838      	ldr	r0, [r7, #0]
 8003d42:	f000 f815 	bl	8003d70 <BSP_LIS2MDL_MAGNETO_Init>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d109      	bne.n	8003d60 <BSP_MAGNETO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e00b      	b.n	8003d68 <BSP_MAGNETO_Init+0x42>
      }
      break;
    }
    case LIS2MDL_M_0:
    {
      if( BSP_LIS2MDL_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8003d50:	6838      	ldr	r0, [r7, #0]
 8003d52:	f000 f80d 	bl	8003d70 <BSP_LIS2MDL_MAGNETO_Init>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d103      	bne.n	8003d64 <BSP_MAGNETO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e003      	b.n	8003d68 <BSP_MAGNETO_Init+0x42>
      break;
 8003d60:	bf00      	nop
 8003d62:	e000      	b.n	8003d66 <BSP_MAGNETO_Init+0x40>
      }
      break;
 8003d64:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3708      	adds	r7, #8
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <BSP_LIS2MDL_MAGNETO_Init>:


static DrvStatusTypeDef BSP_LIS2MDL_MAGNETO_Init( void **handle )
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  MAGNETO_Drv_t *driver = NULL;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	60fb      	str	r3, [r7, #12]

  if(MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isInitialized == 1)
 8003d7c:	4b2e      	ldr	r3, [pc, #184]	; (8003e38 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003d7e:	795b      	ldrb	r3, [r3, #5]
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d101      	bne.n	8003d88 <BSP_LIS2MDL_MAGNETO_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e053      	b.n	8003e30 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
//  {
//    return COMPONENT_ERROR;
//  }

  /* Setup sensor handle. */
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].who_am_i      = LIS2MDL_MAG_WHO_AM_I_VALUE;
 8003d88:	4b2b      	ldr	r3, [pc, #172]	; (8003e38 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003d8a:	2240      	movs	r2, #64	; 0x40
 8003d8c:	701a      	strb	r2, [r3, #0]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].ifType        = 1;                                        /* Matteo - 300417 - Added for SPI interface */
 8003d8e:	4b2a      	ldr	r3, [pc, #168]	; (8003e38 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003d90:	2201      	movs	r2, #1
 8003d92:	705a      	strb	r2, [r3, #1]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].address       = LIS2MDL_MAG_I2C_ADDRESS;
 8003d94:	4b28      	ldr	r3, [pc, #160]	; (8003e38 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003d96:	223c      	movs	r2, #60	; 0x3c
 8003d98:	709a      	strb	r2, [r3, #2]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].spiDevice     = LIS2MDL;
 8003d9a:	4b27      	ldr	r3, [pc, #156]	; (8003e38 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	70da      	strb	r2, [r3, #3]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].instance      = LIS2MDL_M_0;
 8003da0:	4b25      	ldr	r3, [pc, #148]	; (8003e38 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	711a      	strb	r2, [r3, #4]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isInitialized = 0;
 8003da6:	4b24      	ldr	r3, [pc, #144]	; (8003e38 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	715a      	strb	r2, [r3, #5]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isEnabled     = 0;
 8003dac:	4b22      	ldr	r3, [pc, #136]	; (8003e38 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	719a      	strb	r2, [r3, #6]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isCombo       = 0;                                        /* Matteo - 300417 - Changed to from 1 to 0 for LIS2MDL */
 8003db2:	4b21      	ldr	r3, [pc, #132]	; (8003e38 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	71da      	strb	r2, [r3, #7]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pData         = ( void * )&MAGNETO_Data[ LIS2MDL_M_0 ];
 8003db8:	4b1f      	ldr	r3, [pc, #124]	; (8003e38 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003dba:	4a20      	ldr	r2, [pc, #128]	; (8003e3c <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 8003dbc:	609a      	str	r2, [r3, #8]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pVTable       = ( void * )&LIS2MDLDrv;
 8003dbe:	4b1e      	ldr	r3, [pc, #120]	; (8003e38 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003dc0:	4a1f      	ldr	r2, [pc, #124]	; (8003e40 <BSP_LIS2MDL_MAGNETO_Init+0xd0>)
 8003dc2:	60da      	str	r2, [r3, #12]
  //MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pVTable       = ( void * )&LSM303AGR_M_Drv;
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pExtVTable    = 0;
 8003dc4:	4b1c      	ldr	r3, [pc, #112]	; (8003e38 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	611a      	str	r2, [r3, #16]

  MAGNETO_Data[ LIS2MDL_M_0 ].pComponentData = ( void * )&LIS2MDL_M_0_Data;
 8003dca:	4b1c      	ldr	r3, [pc, #112]	; (8003e3c <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 8003dcc:	4a1d      	ldr	r2, [pc, #116]	; (8003e44 <BSP_LIS2MDL_MAGNETO_Init+0xd4>)
 8003dce:	601a      	str	r2, [r3, #0]
  MAGNETO_Data[ LIS2MDL_M_0 ].pExtData       = 0;
 8003dd0:	4b1a      	ldr	r3, [pc, #104]	; (8003e3c <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	605a      	str	r2, [r3, #4]

  *handle = (void *)&MAGNETO_SensorHandle[ LIS2MDL_M_0 ];
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a17      	ldr	r2, [pc, #92]	; (8003e38 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003dda:	601a      	str	r2, [r3, #0]

  driver = ( MAGNETO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	60fb      	str	r3, [r7, #12]

  if ( driver->Init == NULL )
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d10b      	bne.n	8003e04 <BSP_LIS2MDL_MAGNETO_Init+0x94>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2214      	movs	r2, #20
 8003df2:	2100      	movs	r1, #0
 8003df4:	4618      	mov	r0, r3
 8003df6:	f00d fba1 	bl	801153c <memset>
    *handle = NULL;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e015      	b.n	8003e30 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
  }

  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	6812      	ldr	r2, [r2, #0]
 8003e0c:	4610      	mov	r0, r2
 8003e0e:	4798      	blx	r3
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d10b      	bne.n	8003e2e <BSP_LIS2MDL_MAGNETO_Init+0xbe>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2214      	movs	r2, #20
 8003e1c:	2100      	movs	r1, #0
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f00d fb8c 	bl	801153c <memset>
    *handle = NULL;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e000      	b.n	8003e30 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
  }

  return COMPONENT_OK;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3710      	adds	r7, #16
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	20000598 	.word	0x20000598
 8003e3c:	200005ac 	.word	0x200005ac
 8003e40:	20000020 	.word	0x20000020
 8003e44:	200005b4 	.word	0x200005b4

08003e48 <BSP_MAGNETO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Sensor_Enable( void *handle )
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 8003e54:	2300      	movs	r3, #0
 8003e56:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d101      	bne.n	8003e62 <BSP_MAGNETO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e012      	b.n	8003e88 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	68db      	ldr	r3, [r3, #12]
 8003e66:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d101      	bne.n	8003e74 <BSP_MAGNETO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e009      	b.n	8003e88 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	4798      	blx	r3
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d101      	bne.n	8003e86 <BSP_MAGNETO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e000      	b.n	8003e88 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 8003e86:	2300      	movs	r3, #0
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3710      	adds	r7, #16
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <BSP_MAGNETO_Get_Axes>:
 * @param magnetic_field pointer where the values of the axes are written [mgauss]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Get_Axes( void *handle, SensorAxes_t *magnetic_field )
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d101      	bne.n	8003eac <BSP_MAGNETO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e018      	b.n	8003ede <BSP_MAGNETO_Get_Axes+0x4e>
  }

  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	60bb      	str	r3, [r7, #8]

  if ( magnetic_field == NULL )
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d101      	bne.n	8003ebc <BSP_MAGNETO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e010      	b.n	8003ede <BSP_MAGNETO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes == NULL )
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	699b      	ldr	r3, [r3, #24]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d101      	bne.n	8003ec8 <BSP_MAGNETO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e00a      	b.n	8003ede <BSP_MAGNETO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes( ctx, magnetic_field ) == COMPONENT_ERROR )
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	699b      	ldr	r3, [r3, #24]
 8003ecc:	6839      	ldr	r1, [r7, #0]
 8003ece:	68f8      	ldr	r0, [r7, #12]
 8003ed0:	4798      	blx	r3
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d101      	bne.n	8003edc <BSP_MAGNETO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e000      	b.n	8003ede <BSP_MAGNETO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3710      	adds	r7, #16
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <BSP_PRESSURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Init( PRESSURE_ID_t id, void **handle )
{
 8003ee6:	b580      	push	{r7, lr}
 8003ee8:	b082      	sub	sp, #8
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	4603      	mov	r3, r0
 8003eee:	6039      	str	r1, [r7, #0]
 8003ef0:	71fb      	strb	r3, [r7, #7]
  *handle = NULL;
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	601a      	str	r2, [r3, #0]

  switch(id)
 8003ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d007      	beq.n	8003f10 <BSP_PRESSURE_Init+0x2a>
  {
    case PRESSURE_SENSORS_AUTO:
    default:
    {
      /* Try to init the LPS22HB first */
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 8003f00:	6838      	ldr	r0, [r7, #0]
 8003f02:	f000 f815 	bl	8003f30 <BSP_LPS22HB_PRESSURE_Init>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d109      	bne.n	8003f20 <BSP_PRESSURE_Init+0x3a>
      {
        return COMPONENT_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e00b      	b.n	8003f28 <BSP_PRESSURE_Init+0x42>
      }
      break;
    }
    case LPS22HB_P_0:
    {
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 8003f10:	6838      	ldr	r0, [r7, #0]
 8003f12:	f000 f80d 	bl	8003f30 <BSP_LPS22HB_PRESSURE_Init>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d103      	bne.n	8003f24 <BSP_PRESSURE_Init+0x3e>
      {
        return COMPONENT_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e003      	b.n	8003f28 <BSP_PRESSURE_Init+0x42>
      break;
 8003f20:	bf00      	nop
 8003f22:	e000      	b.n	8003f26 <BSP_PRESSURE_Init+0x40>
      }
      break;
 8003f24:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3708      	adds	r7, #8
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <BSP_LPS22HB_PRESSURE_Init>:


static DrvStatusTypeDef BSP_LPS22HB_PRESSURE_Init( void **handle )
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  PRESSURE_Drv_t *driver = NULL;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	72fb      	strb	r3, [r7, #11]
  
  if(PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized == 1)
 8003f40:	4b52      	ldr	r3, [pc, #328]	; (800408c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003f42:	795b      	ldrb	r3, [r3, #5]
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d101      	bne.n	8003f4c <BSP_LPS22HB_PRESSURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e09b      	b.n	8004084 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8003f4c:	f7ff f83a 	bl	8002fc4 <Sensor_IO_SPI_Init>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d101      	bne.n	8003f5a <BSP_LPS22HB_PRESSURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e094      	b.n	8004084 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Setup sensor handle. */
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 8003f5a:	4b4c      	ldr	r3, [pc, #304]	; (800408c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003f5c:	22b1      	movs	r2, #177	; 0xb1
 8003f5e:	701a      	strb	r2, [r3, #0]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].ifType        = 1; // SPI interface
 8003f60:	4b4a      	ldr	r3, [pc, #296]	; (800408c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003f62:	2201      	movs	r2, #1
 8003f64:	705a      	strb	r2, [r3, #1]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].address       = LPS22HB_ADDRESS_HIGH;
 8003f66:	4b49      	ldr	r3, [pc, #292]	; (800408c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003f68:	22ba      	movs	r2, #186	; 0xba
 8003f6a:	709a      	strb	r2, [r3, #2]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].spiDevice     = LPS22HB;
 8003f6c:	4b47      	ldr	r3, [pc, #284]	; (800408c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003f6e:	2202      	movs	r2, #2
 8003f70:	70da      	strb	r2, [r3, #3]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].instance      = LPS22HB_P_0;
 8003f72:	4b46      	ldr	r3, [pc, #280]	; (800408c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	711a      	strb	r2, [r3, #4]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized = 0;
 8003f78:	4b44      	ldr	r3, [pc, #272]	; (800408c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	715a      	strb	r2, [r3, #5]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isEnabled     = 0;
 8003f7e:	4b43      	ldr	r3, [pc, #268]	; (800408c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	719a      	strb	r2, [r3, #6]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isCombo       = 1;
 8003f84:	4b41      	ldr	r3, [pc, #260]	; (800408c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003f86:	2201      	movs	r2, #1
 8003f88:	71da      	strb	r2, [r3, #7]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pData         = ( void * )&PRESSURE_Data[ LPS22HB_P_0 ];
 8003f8a:	4b40      	ldr	r3, [pc, #256]	; (800408c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003f8c:	4a40      	ldr	r2, [pc, #256]	; (8004090 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8003f8e:	609a      	str	r2, [r3, #8]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pVTable       = ( void * )&LPS22HB_P_Drv;
 8003f90:	4b3e      	ldr	r3, [pc, #248]	; (800408c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003f92:	4a40      	ldr	r2, [pc, #256]	; (8004094 <BSP_LPS22HB_PRESSURE_Init+0x164>)
 8003f94:	60da      	str	r2, [r3, #12]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pExtVTable    = 0;
 8003f96:	4b3d      	ldr	r3, [pc, #244]	; (800408c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003f98:	2200      	movs	r2, #0
 8003f9a:	611a      	str	r2, [r3, #16]
      
  LPS22HB_P_0_Data.comboData = &LPS22HB_Combo_Data[0];
 8003f9c:	4b3e      	ldr	r3, [pc, #248]	; (8004098 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 8003f9e:	4a3f      	ldr	r2, [pc, #252]	; (800409c <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 8003fa0:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pComponentData = ( void * )&LPS22HB_P_0_Data;
 8003fa2:	4b3b      	ldr	r3, [pc, #236]	; (8004090 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8003fa4:	4a3c      	ldr	r2, [pc, #240]	; (8004098 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 8003fa6:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pExtData       = 0;
 8003fa8:	4b39      	ldr	r3, [pc, #228]	; (8004090 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8003faa:	2200      	movs	r2, #0
 8003fac:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&PRESSURE_SensorHandle[ LPS22HB_P_0 ];
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a36      	ldr	r2, [pc, #216]	; (800408c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003fb2:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7ff f90b 	bl	80031d4 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isTempInitialized == 0)
 8003fbe:	4b37      	ldr	r3, [pc, #220]	; (800409c <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 8003fc0:	785b      	ldrb	r3, [r3, #1]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d129      	bne.n	800401a <BSP_LPS22HB_PRESSURE_Init+0xea>
  {
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6818      	ldr	r0, [r3, #0]
 8003fca:	f107 020b 	add.w	r2, r7, #11
 8003fce:	2301      	movs	r3, #1
 8003fd0:	2110      	movs	r1, #16
 8003fd2:	f7ff f97f 	bl	80032d4 <Sensor_IO_Write>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d001      	beq.n	8003fe0 <BSP_LPS22HB_PRESSURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e051      	b.n	8004084 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f000 ff98 	bl	8004f1a <LPS22HB_SwResetAndMemoryBoot>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d001      	beq.n	8003ff4 <BSP_LPS22HB_PRESSURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e047      	b.n	8004084 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    HAL_Delay(1000);
 8003ff4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ff8:	f007 f9ac 	bl	800b354 <HAL_Delay>
    
    data = 0x01;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6818      	ldr	r0, [r3, #0]
 8004004:	f107 020b 	add.w	r2, r7, #11
 8004008:	2301      	movs	r3, #1
 800400a:	2110      	movs	r1, #16
 800400c:	f7ff f962 	bl	80032d4 <Sensor_IO_Write>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d001      	beq.n	800401a <BSP_LPS22HB_PRESSURE_Init+0xea>
    {
      return COMPONENT_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e034      	b.n	8004084 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
  }
  
  driver = ( PRESSURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d10b      	bne.n	8004042 <BSP_LPS22HB_PRESSURE_Init+0x112>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2214      	movs	r2, #20
 8004030:	2100      	movs	r1, #0
 8004032:	4618      	mov	r0, r3
 8004034:	f00d fa82 	bl	801153c <memset>
    *handle = NULL;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e020      	b.n	8004084 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	6812      	ldr	r2, [r2, #0]
 800404a:	4610      	mov	r0, r2
 800404c:	4798      	blx	r3
 800404e:	4603      	mov	r3, r0
 8004050:	2b01      	cmp	r3, #1
 8004052:	d10b      	bne.n	800406c <BSP_LPS22HB_PRESSURE_Init+0x13c>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	2214      	movs	r2, #20
 800405a:	2100      	movs	r1, #0
 800405c:	4618      	mov	r0, r3
 800405e:	f00d fa6d 	bl	801153c <memset>
    *handle = NULL;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e00b      	b.n	8004084 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Disable I2C interface */
  if ( LPS22HB_Set_I2C( *handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2100      	movs	r1, #0
 8004072:	4618      	mov	r0, r3
 8004074:	f000 ffa8 	bl	8004fc8 <LPS22HB_Set_I2C>
 8004078:	4603      	mov	r3, r0
 800407a:	2b01      	cmp	r3, #1
 800407c:	d101      	bne.n	8004082 <BSP_LPS22HB_PRESSURE_Init+0x152>
  {
    return COMPONENT_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e000      	b.n	8004084 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }

  return COMPONENT_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	4618      	mov	r0, r3
 8004086:	3710      	adds	r7, #16
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	200005b8 	.word	0x200005b8
 8004090:	200005cc 	.word	0x200005cc
 8004094:	20000068 	.word	0x20000068
 8004098:	200005d4 	.word	0x200005d4
 800409c:	200011b8 	.word	0x200011b8

080040a0 <BSP_PRESSURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Sensor_Enable( void *handle )
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	60fb      	str	r3, [r7, #12]
  PRESSURE_Drv_t *driver = NULL;
 80040ac:	2300      	movs	r3, #0
 80040ae:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <BSP_PRESSURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e012      	b.n	80040e0 <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  driver = ( PRESSURE_Drv_t * )ctx->pVTable;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d101      	bne.n	80040cc <BSP_PRESSURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e009      	b.n	80040e0 <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	68f8      	ldr	r0, [r7, #12]
 80040d2:	4798      	blx	r3
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d101      	bne.n	80040de <BSP_PRESSURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e000      	b.n	80040e0 <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 80040de:	2300      	movs	r3, #0
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3710      	adds	r7, #16
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <BSP_PRESSURE_Get_Press>:
 * @param pressure pointer where the value is written [hPa]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Get_Press( void *handle, float *pressure )
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	60fb      	str	r3, [r7, #12]
  PRESSURE_Drv_t *driver = NULL;
 80040f6:	2300      	movs	r3, #0
 80040f8:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d101      	bne.n	8004104 <BSP_PRESSURE_Get_Press+0x1c>
  {
    return COMPONENT_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	e018      	b.n	8004136 <BSP_PRESSURE_Get_Press+0x4e>
  }

  driver = ( PRESSURE_Drv_t * )ctx->pVTable;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	60bb      	str	r3, [r7, #8]

  if ( pressure == NULL )
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d101      	bne.n	8004114 <BSP_PRESSURE_Get_Press+0x2c>
  {
    return COMPONENT_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e010      	b.n	8004136 <BSP_PRESSURE_Get_Press+0x4e>
  }
  if ( driver->Get_Press == NULL )
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d101      	bne.n	8004120 <BSP_PRESSURE_Get_Press+0x38>
  {
    return COMPONENT_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e00a      	b.n	8004136 <BSP_PRESSURE_Get_Press+0x4e>
  }
  if ( driver->Get_Press( ctx, pressure ) == COMPONENT_ERROR )
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	699b      	ldr	r3, [r3, #24]
 8004124:	6839      	ldr	r1, [r7, #0]
 8004126:	68f8      	ldr	r0, [r7, #12]
 8004128:	4798      	blx	r3
 800412a:	4603      	mov	r3, r0
 800412c:	2b01      	cmp	r3, #1
 800412e:	d101      	bne.n	8004134 <BSP_PRESSURE_Get_Press+0x4c>
  {
    return COMPONENT_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e000      	b.n	8004136 <BSP_PRESSURE_Get_Press+0x4e>
  }

  return COMPONENT_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <BSP_TEMPERATURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Init( TEMPERATURE_ID_t id, void **handle )
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b082      	sub	sp, #8
 8004142:	af00      	add	r7, sp, #0
 8004144:	4603      	mov	r3, r0
 8004146:	6039      	str	r1, [r7, #0]
 8004148:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	2200      	movs	r2, #0
 800414e:	601a      	str	r2, [r3, #0]
  
  if( BSP_LPS22HB_TEMPERATURE_Init(handle) == COMPONENT_ERROR )
 8004150:	6838      	ldr	r0, [r7, #0]
 8004152:	f000 f80b 	bl	800416c <BSP_LPS22HB_TEMPERATURE_Init>
 8004156:	4603      	mov	r3, r0
 8004158:	2b01      	cmp	r3, #1
 800415a:	d101      	bne.n	8004160 <BSP_TEMPERATURE_Init+0x22>
        {
          return COMPONENT_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e000      	b.n	8004162 <BSP_TEMPERATURE_Init+0x24>
  }
      
  return COMPONENT_OK;
 8004160:	2300      	movs	r3, #0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3708      	adds	r7, #8
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
	...

0800416c <BSP_LPS22HB_TEMPERATURE_Init>:



static DrvStatusTypeDef BSP_LPS22HB_TEMPERATURE_Init( void **handle )
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  TEMPERATURE_Drv_t *driver = NULL;
 8004174:	2300      	movs	r3, #0
 8004176:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 8004178:	2301      	movs	r3, #1
 800417a:	72fb      	strb	r3, [r7, #11]
  
  if(TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isInitialized == 1)
 800417c:	4b4c      	ldr	r3, [pc, #304]	; (80042b0 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 800417e:	795b      	ldrb	r3, [r3, #5]
 8004180:	2b01      	cmp	r3, #1
 8004182:	d101      	bne.n	8004188 <BSP_LPS22HB_TEMPERATURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e08f      	b.n	80042a8 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8004188:	f7fe ff1c 	bl	8002fc4 <Sensor_IO_SPI_Init>
 800418c:	4603      	mov	r3, r0
 800418e:	2b01      	cmp	r3, #1
 8004190:	d101      	bne.n	8004196 <BSP_LPS22HB_TEMPERATURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e088      	b.n	80042a8 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  /* Setup sensor handle. */
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 8004196:	4b46      	ldr	r3, [pc, #280]	; (80042b0 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8004198:	22b1      	movs	r2, #177	; 0xb1
 800419a:	701a      	strb	r2, [r3, #0]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].ifType        = 1; // SPI interface
 800419c:	4b44      	ldr	r3, [pc, #272]	; (80042b0 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 800419e:	2201      	movs	r2, #1
 80041a0:	705a      	strb	r2, [r3, #1]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].address       = LPS22HB_ADDRESS_HIGH;
 80041a2:	4b43      	ldr	r3, [pc, #268]	; (80042b0 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80041a4:	22ba      	movs	r2, #186	; 0xba
 80041a6:	709a      	strb	r2, [r3, #2]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].spiDevice     = LPS22HB;
 80041a8:	4b41      	ldr	r3, [pc, #260]	; (80042b0 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80041aa:	2202      	movs	r2, #2
 80041ac:	70da      	strb	r2, [r3, #3]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].instance      = LPS22HB_T_0;
 80041ae:	4b40      	ldr	r3, [pc, #256]	; (80042b0 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	711a      	strb	r2, [r3, #4]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isInitialized = 0;
 80041b4:	4b3e      	ldr	r3, [pc, #248]	; (80042b0 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	715a      	strb	r2, [r3, #5]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isEnabled     = 0;
 80041ba:	4b3d      	ldr	r3, [pc, #244]	; (80042b0 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80041bc:	2200      	movs	r2, #0
 80041be:	719a      	strb	r2, [r3, #6]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isCombo       = 1;
 80041c0:	4b3b      	ldr	r3, [pc, #236]	; (80042b0 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80041c2:	2201      	movs	r2, #1
 80041c4:	71da      	strb	r2, [r3, #7]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pData         = ( void * )&TEMPERATURE_Data[ LPS22HB_T_0 ];
 80041c6:	4b3a      	ldr	r3, [pc, #232]	; (80042b0 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80041c8:	4a3a      	ldr	r2, [pc, #232]	; (80042b4 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 80041ca:	609a      	str	r2, [r3, #8]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pVTable       = ( void * )&LPS22HB_T_Drv;
 80041cc:	4b38      	ldr	r3, [pc, #224]	; (80042b0 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80041ce:	4a3a      	ldr	r2, [pc, #232]	; (80042b8 <BSP_LPS22HB_TEMPERATURE_Init+0x14c>)
 80041d0:	60da      	str	r2, [r3, #12]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pExtVTable    = 0;
 80041d2:	4b37      	ldr	r3, [pc, #220]	; (80042b0 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	611a      	str	r2, [r3, #16]
      
  LPS22HB_T_0_Data.comboData = &LPS22HB_Combo_Data[0];
 80041d8:	4b38      	ldr	r3, [pc, #224]	; (80042bc <BSP_LPS22HB_TEMPERATURE_Init+0x150>)
 80041da:	4a39      	ldr	r2, [pc, #228]	; (80042c0 <BSP_LPS22HB_TEMPERATURE_Init+0x154>)
 80041dc:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ LPS22HB_T_0 ].pComponentData = ( void * )&LPS22HB_T_0_Data;
 80041de:	4b35      	ldr	r3, [pc, #212]	; (80042b4 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 80041e0:	4a36      	ldr	r2, [pc, #216]	; (80042bc <BSP_LPS22HB_TEMPERATURE_Init+0x150>)
 80041e2:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ LPS22HB_T_0 ].pExtData       = 0;
 80041e4:	4b33      	ldr	r3, [pc, #204]	; (80042b4 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&TEMPERATURE_SensorHandle[ LPS22HB_T_0 ];
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a30      	ldr	r2, [pc, #192]	; (80042b0 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80041ee:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f7fe ffed 	bl	80031d4 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isPressInitialized == 0)
 80041fa:	4b31      	ldr	r3, [pc, #196]	; (80042c0 <BSP_LPS22HB_TEMPERATURE_Init+0x154>)
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d128      	bne.n	8004254 <BSP_LPS22HB_TEMPERATURE_Init+0xe8>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6818      	ldr	r0, [r3, #0]
 8004206:	f107 020b 	add.w	r2, r7, #11
 800420a:	2301      	movs	r3, #1
 800420c:	2110      	movs	r1, #16
 800420e:	f7ff f861 	bl	80032d4 <Sensor_IO_Write>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d001      	beq.n	800421c <BSP_LPS22HB_TEMPERATURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e045      	b.n	80042a8 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4618      	mov	r0, r3
 8004222:	f000 fe7a 	bl	8004f1a <LPS22HB_SwResetAndMemoryBoot>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d001      	beq.n	8004230 <BSP_LPS22HB_TEMPERATURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e03b      	b.n	80042a8 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
    
    HAL_Delay(100);
 8004230:	2064      	movs	r0, #100	; 0x64
 8004232:	f007 f88f 	bl	800b354 <HAL_Delay>
    
    data = 0x01;
 8004236:	2301      	movs	r3, #1
 8004238:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6818      	ldr	r0, [r3, #0]
 800423e:	f107 020b 	add.w	r2, r7, #11
 8004242:	2301      	movs	r3, #1
 8004244:	2110      	movs	r1, #16
 8004246:	f7ff f845 	bl	80032d4 <Sensor_IO_Write>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <BSP_LPS22HB_TEMPERATURE_Init+0xe8>
    {
      return COMPONENT_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e029      	b.n	80042a8 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
  }
  
  driver = ( TEMPERATURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d10b      	bne.n	800427c <BSP_LPS22HB_TEMPERATURE_Init+0x110>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2214      	movs	r2, #20
 800426a:	2100      	movs	r1, #0
 800426c:	4618      	mov	r0, r3
 800426e:	f00d f965 	bl	801153c <memset>
    *handle = NULL;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e015      	b.n	80042a8 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	6812      	ldr	r2, [r2, #0]
 8004284:	4610      	mov	r0, r2
 8004286:	4798      	blx	r3
 8004288:	4603      	mov	r3, r0
 800428a:	2b01      	cmp	r3, #1
 800428c:	d10b      	bne.n	80042a6 <BSP_LPS22HB_TEMPERATURE_Init+0x13a>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	2214      	movs	r2, #20
 8004294:	2100      	movs	r1, #0
 8004296:	4618      	mov	r0, r3
 8004298:	f00d f950 	bl	801153c <memset>
    *handle = NULL;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e000      	b.n	80042a8 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  return COMPONENT_OK;
 80042a6:	2300      	movs	r3, #0
  
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3710      	adds	r7, #16
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	200005d8 	.word	0x200005d8
 80042b4:	20000600 	.word	0x20000600
 80042b8:	2000009c 	.word	0x2000009c
 80042bc:	20000610 	.word	0x20000610
 80042c0:	200011b8 	.word	0x200011b8

080042c4 <BSP_TEMPERATURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Sensor_Enable( void *handle )
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	60fb      	str	r3, [r7, #12]
  TEMPERATURE_Drv_t *driver = NULL;
 80042d0:	2300      	movs	r3, #0
 80042d2:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d101      	bne.n	80042de <BSP_TEMPERATURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e012      	b.n	8004304 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  driver = ( TEMPERATURE_Drv_t * )ctx->pVTable;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d101      	bne.n	80042f0 <BSP_TEMPERATURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e009      	b.n	8004304 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	68f8      	ldr	r0, [r7, #12]
 80042f6:	4798      	blx	r3
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d101      	bne.n	8004302 <BSP_TEMPERATURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e000      	b.n	8004304 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 8004302:	2300      	movs	r3, #0
}
 8004304:	4618      	mov	r0, r3
 8004306:	3710      	adds	r7, #16
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800430c:	b480      	push	{r7}
 800430e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004310:	4b16      	ldr	r3, [pc, #88]	; (800436c <SystemInit+0x60>)
 8004312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004316:	4a15      	ldr	r2, [pc, #84]	; (800436c <SystemInit+0x60>)
 8004318:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800431c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004320:	4b13      	ldr	r3, [pc, #76]	; (8004370 <SystemInit+0x64>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a12      	ldr	r2, [pc, #72]	; (8004370 <SystemInit+0x64>)
 8004326:	f043 0301 	orr.w	r3, r3, #1
 800432a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800432c:	4b10      	ldr	r3, [pc, #64]	; (8004370 <SystemInit+0x64>)
 800432e:	2200      	movs	r2, #0
 8004330:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004332:	4b0f      	ldr	r3, [pc, #60]	; (8004370 <SystemInit+0x64>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a0e      	ldr	r2, [pc, #56]	; (8004370 <SystemInit+0x64>)
 8004338:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800433c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004340:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004342:	4b0b      	ldr	r3, [pc, #44]	; (8004370 <SystemInit+0x64>)
 8004344:	4a0b      	ldr	r2, [pc, #44]	; (8004374 <SystemInit+0x68>)
 8004346:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004348:	4b09      	ldr	r3, [pc, #36]	; (8004370 <SystemInit+0x64>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a08      	ldr	r2, [pc, #32]	; (8004370 <SystemInit+0x64>)
 800434e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004352:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004354:	4b06      	ldr	r3, [pc, #24]	; (8004370 <SystemInit+0x64>)
 8004356:	2200      	movs	r2, #0
 8004358:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800435a:	4b04      	ldr	r3, [pc, #16]	; (800436c <SystemInit+0x60>)
 800435c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004360:	609a      	str	r2, [r3, #8]
#endif
}
 8004362:	bf00      	nop
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr
 800436c:	e000ed00 	.word	0xe000ed00
 8004370:	40023800 	.word	0x40023800
 8004374:	24003010 	.word	0x24003010

08004378 <LIS2MDL_MAG_WriteReg>:
* Input        : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
status_t LIS2MDL_MAG_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	607a      	str	r2, [r7, #4]
 8004382:	461a      	mov	r2, r3
 8004384:	460b      	mov	r3, r1
 8004386:	72fb      	strb	r3, [r7, #11]
 8004388:	4613      	mov	r3, r2
 800438a:	813b      	strh	r3, [r7, #8]
    
  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 800438c:	893b      	ldrh	r3, [r7, #8]
 800438e:	7af9      	ldrb	r1, [r7, #11]
 8004390:	687a      	ldr	r2, [r7, #4]
 8004392:	68f8      	ldr	r0, [r7, #12]
 8004394:	f7fe ff9e 	bl	80032d4 <Sensor_IO_Write>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <LIS2MDL_MAG_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 800439e:	2300      	movs	r3, #0
 80043a0:	e000      	b.n	80043a4 <LIS2MDL_MAG_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 80043a2:	2301      	movs	r3, #1
  }
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <LIS2MDL_MAG_ReadReg>:
* Input        : Register Address
* Output      : Data REad
* Return      : None
*******************************************************************************/
status_t LIS2MDL_MAG_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	607a      	str	r2, [r7, #4]
 80043b6:	461a      	mov	r2, r3
 80043b8:	460b      	mov	r3, r1
 80043ba:	72fb      	strb	r3, [r7, #11]
 80043bc:	4613      	mov	r3, r2
 80043be:	813b      	strh	r3, [r7, #8]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 80043c0:	893b      	ldrh	r3, [r7, #8]
 80043c2:	7af9      	ldrb	r1, [r7, #11]
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	68f8      	ldr	r0, [r7, #12]
 80043c8:	f7fe ff99 	bl	80032fe <Sensor_IO_Read>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <LIS2MDL_MAG_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 80043d2:	2300      	movs	r3, #0
 80043d4:	e000      	b.n	80043d8 <LIS2MDL_MAG_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 80043d6:	2301      	movs	r3, #1
  }
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3710      	adds	r7, #16
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <LIS2MDL_MAG_R_WhoAmI_Bits>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I_BIT 
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_WhoAmI_Bits(void *handle, u8_t *value)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_WHO_AM_I, (u8_t *)value, 1) )
 80043ea:	2301      	movs	r3, #1
 80043ec:	683a      	ldr	r2, [r7, #0]
 80043ee:	214f      	movs	r1, #79	; 0x4f
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f7ff ffdb 	bl	80043ac <LIS2MDL_MAG_ReadReg>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d101      	bne.n	8004400 <LIS2MDL_MAG_R_WhoAmI_Bits+0x20>
    return MEMS_ERROR;
 80043fc:	2300      	movs	r3, #0
 80043fe:	e008      	b.n	8004412 <LIS2MDL_MAG_R_WhoAmI_Bits+0x32>

  *value &= LIS2MDL_MAG_WHO_AM_I_BIT_MASK; //coerce  
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	781a      	ldrb	r2, [r3, #0]
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	701a      	strb	r2, [r3, #0]
  *value = *value >> LIS2MDL_MAG_WHO_AM_I_BIT_POSITION; //mask  
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	781a      	ldrb	r2, [r3, #0]
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8004410:	2301      	movs	r3, #1
}
 8004412:	4618      	mov	r0, r3
 8004414:	3708      	adds	r7, #8
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}

0800441a <LIS2MDL_MAG_W_Operating_Mode>:
* Input          : LIS2MDL_MAG_MD_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_Operating_Mode(void *handle, LIS2MDL_MAG_MD_t newValue)
{
 800441a:	b580      	push	{r7, lr}
 800441c:	b084      	sub	sp, #16
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
 8004422:	460b      	mov	r3, r1
 8004424:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8004426:	f107 020f 	add.w	r2, r7, #15
 800442a:	2301      	movs	r3, #1
 800442c:	2160      	movs	r1, #96	; 0x60
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f7ff ffbc 	bl	80043ac <LIS2MDL_MAG_ReadReg>
 8004434:	4603      	mov	r3, r0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d101      	bne.n	800443e <LIS2MDL_MAG_W_Operating_Mode+0x24>
    return MEMS_ERROR;
 800443a:	2300      	movs	r3, #0
 800443c:	e016      	b.n	800446c <LIS2MDL_MAG_W_Operating_Mode+0x52>

  value &= ~LIS2MDL_MAG_MD_MASK; 
 800443e:	7bfb      	ldrb	r3, [r7, #15]
 8004440:	f023 0303 	bic.w	r3, r3, #3
 8004444:	b2db      	uxtb	r3, r3
 8004446:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8004448:	7bfa      	ldrb	r2, [r7, #15]
 800444a:	78fb      	ldrb	r3, [r7, #3]
 800444c:	4313      	orrs	r3, r2
 800444e:	b2db      	uxtb	r3, r3
 8004450:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8004452:	f107 020f 	add.w	r2, r7, #15
 8004456:	2301      	movs	r3, #1
 8004458:	2160      	movs	r1, #96	; 0x60
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f7ff ff8c 	bl	8004378 <LIS2MDL_MAG_WriteReg>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d101      	bne.n	800446a <LIS2MDL_MAG_W_Operating_Mode+0x50>
    return MEMS_ERROR;
 8004466:	2300      	movs	r3, #0
 8004468:	e000      	b.n	800446c <LIS2MDL_MAG_W_Operating_Mode+0x52>

  return MEMS_SUCCESS;
 800446a:	2301      	movs	r3, #1
}
 800446c:	4618      	mov	r0, r3
 800446e:	3710      	adds	r7, #16
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <LIS2MDL_MAG_W_DataRate>:
* Input          : LIS2MDL_MAG_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_DataRate(void *handle, LIS2MDL_MAG_ODR_t newValue)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b084      	sub	sp, #16
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	460b      	mov	r3, r1
 800447e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8004480:	f107 020f 	add.w	r2, r7, #15
 8004484:	2301      	movs	r3, #1
 8004486:	2160      	movs	r1, #96	; 0x60
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f7ff ff8f 	bl	80043ac <LIS2MDL_MAG_ReadReg>
 800448e:	4603      	mov	r3, r0
 8004490:	2b00      	cmp	r3, #0
 8004492:	d101      	bne.n	8004498 <LIS2MDL_MAG_W_DataRate+0x24>
    return MEMS_ERROR;
 8004494:	2300      	movs	r3, #0
 8004496:	e016      	b.n	80044c6 <LIS2MDL_MAG_W_DataRate+0x52>

  value &= ~LIS2MDL_MAG_ODR_MASK; 
 8004498:	7bfb      	ldrb	r3, [r7, #15]
 800449a:	f023 030c 	bic.w	r3, r3, #12
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80044a2:	7bfa      	ldrb	r2, [r7, #15]
 80044a4:	78fb      	ldrb	r3, [r7, #3]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 80044ac:	f107 020f 	add.w	r2, r7, #15
 80044b0:	2301      	movs	r3, #1
 80044b2:	2160      	movs	r1, #96	; 0x60
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f7ff ff5f 	bl	8004378 <LIS2MDL_MAG_WriteReg>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d101      	bne.n	80044c4 <LIS2MDL_MAG_W_DataRate+0x50>
    return MEMS_ERROR;
 80044c0:	2300      	movs	r3, #0
 80044c2:	e000      	b.n	80044c6 <LIS2MDL_MAG_W_DataRate+0x52>

  return MEMS_SUCCESS;
 80044c4:	2301      	movs	r3, #1
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3710      	adds	r7, #16
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}

080044ce <LIS2MDL_MAG_R_DataRate>:
* Input          : Pointer to LIS2MDL_MAG_ODR_t
* Output         : Status of ODR see LIS2MDL_MAG_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_DataRate(void *handle, LIS2MDL_MAG_ODR_t *value)
{
 80044ce:	b580      	push	{r7, lr}
 80044d0:	b082      	sub	sp, #8
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	6078      	str	r0, [r7, #4]
 80044d6:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, (u8_t *)value, 1) )
 80044d8:	2301      	movs	r3, #1
 80044da:	683a      	ldr	r2, [r7, #0]
 80044dc:	2160      	movs	r1, #96	; 0x60
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f7ff ff64 	bl	80043ac <LIS2MDL_MAG_ReadReg>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d101      	bne.n	80044ee <LIS2MDL_MAG_R_DataRate+0x20>
    return MEMS_ERROR;
 80044ea:	2300      	movs	r3, #0
 80044ec:	e007      	b.n	80044fe <LIS2MDL_MAG_R_DataRate+0x30>

  *value &= LIS2MDL_MAG_ODR_MASK; //mask
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	f003 030c 	and.w	r3, r3, #12
 80044f6:	b2da      	uxtb	r2, r3
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80044fc:	2301      	movs	r3, #1
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3708      	adds	r7, #8
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <LIS2MDL_MAG_W_SelfTest>:
* Input          : LIS2MDL_MAG_SELF_TEST_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_SelfTest(void *handle, LIS2MDL_MAG_SELF_TEST_t newValue)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b084      	sub	sp, #16
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
 800450e:	460b      	mov	r3, r1
 8004510:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 8004512:	f107 020f 	add.w	r2, r7, #15
 8004516:	2301      	movs	r3, #1
 8004518:	2162      	movs	r1, #98	; 0x62
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f7ff ff46 	bl	80043ac <LIS2MDL_MAG_ReadReg>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d101      	bne.n	800452a <LIS2MDL_MAG_W_SelfTest+0x24>
    return MEMS_ERROR;
 8004526:	2300      	movs	r3, #0
 8004528:	e016      	b.n	8004558 <LIS2MDL_MAG_W_SelfTest+0x52>

  value &= ~LIS2MDL_MAG_SELF_TEST_MASK; 
 800452a:	7bfb      	ldrb	r3, [r7, #15]
 800452c:	f023 0302 	bic.w	r3, r3, #2
 8004530:	b2db      	uxtb	r3, r3
 8004532:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8004534:	7bfa      	ldrb	r2, [r7, #15]
 8004536:	78fb      	ldrb	r3, [r7, #3]
 8004538:	4313      	orrs	r3, r2
 800453a:	b2db      	uxtb	r3, r3
 800453c:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 800453e:	f107 020f 	add.w	r2, r7, #15
 8004542:	2301      	movs	r3, #1
 8004544:	2162      	movs	r1, #98	; 0x62
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f7ff ff16 	bl	8004378 <LIS2MDL_MAG_WriteReg>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d101      	bne.n	8004556 <LIS2MDL_MAG_W_SelfTest+0x50>
    return MEMS_ERROR;
 8004552:	2300      	movs	r3, #0
 8004554:	e000      	b.n	8004558 <LIS2MDL_MAG_W_SelfTest+0x52>

  return MEMS_SUCCESS;
 8004556:	2301      	movs	r3, #1
}
 8004558:	4618      	mov	r0, r3
 800455a:	3710      	adds	r7, #16
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <LIS2MDL_MAG_W_BlockDataUpdate>:
* Input          : LIS2MDL_MAG_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_BlockDataUpdate(void *handle, LIS2MDL_MAG_BDU_t newValue)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	460b      	mov	r3, r1
 800456a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 800456c:	f107 020f 	add.w	r2, r7, #15
 8004570:	2301      	movs	r3, #1
 8004572:	2162      	movs	r1, #98	; 0x62
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f7ff ff19 	bl	80043ac <LIS2MDL_MAG_ReadReg>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d101      	bne.n	8004584 <LIS2MDL_MAG_W_BlockDataUpdate+0x24>
    return MEMS_ERROR;
 8004580:	2300      	movs	r3, #0
 8004582:	e016      	b.n	80045b2 <LIS2MDL_MAG_W_BlockDataUpdate+0x52>

  value &= ~LIS2MDL_MAG_BDU_MASK; 
 8004584:	7bfb      	ldrb	r3, [r7, #15]
 8004586:	f023 0310 	bic.w	r3, r3, #16
 800458a:	b2db      	uxtb	r3, r3
 800458c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800458e:	7bfa      	ldrb	r2, [r7, #15]
 8004590:	78fb      	ldrb	r3, [r7, #3]
 8004592:	4313      	orrs	r3, r2
 8004594:	b2db      	uxtb	r3, r3
 8004596:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 8004598:	f107 020f 	add.w	r2, r7, #15
 800459c:	2301      	movs	r3, #1
 800459e:	2162      	movs	r1, #98	; 0x62
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f7ff fee9 	bl	8004378 <LIS2MDL_MAG_WriteReg>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <LIS2MDL_MAG_W_BlockDataUpdate+0x50>
    return MEMS_ERROR;
 80045ac:	2300      	movs	r3, #0
 80045ae:	e000      	b.n	80045b2 <LIS2MDL_MAG_W_BlockDataUpdate+0x52>

  return MEMS_SUCCESS;
 80045b0:	2301      	movs	r3, #1
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3710      	adds	r7, #16
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}

080045ba <LIS2MDL_MAG_R_STATUS_bits>:
* Input          : Pointer to LIS2MDL_MAG_STATUS_t
* Output         : Status of STATUS_BIT 
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_STATUS_bits(void *handle, LIS2MDL_MAG_STATUS_t *value)
{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b082      	sub	sp, #8
 80045be:	af00      	add	r7, sp, #0
 80045c0:	6078      	str	r0, [r7, #4]
 80045c2:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_STATUS_REG, (u8_t *)value, 1) )
 80045c4:	2301      	movs	r3, #1
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	2167      	movs	r1, #103	; 0x67
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f7ff feee 	bl	80043ac <LIS2MDL_MAG_ReadReg>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d101      	bne.n	80045da <LIS2MDL_MAG_R_STATUS_bits+0x20>
    return MEMS_ERROR;
 80045d6:	2300      	movs	r3, #0
 80045d8:	e004      	b.n	80045e4 <LIS2MDL_MAG_R_STATUS_bits+0x2a>

  *value &= LIS2MDL_MAG_STATUS_BIT_MASK; //coerce  
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	781a      	ldrb	r2, [r3, #0]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80045e2:	2301      	movs	r3, #1
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3708      	adds	r7, #8
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <LIS2MDL_MAG_Get_MagneticOutputs>:
* Input          : pointer to [u8_t]
* Output         : MagneticOutputs buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_Get_MagneticOutputs(void *handle, u8_t *buff) 
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;
  
  numberOfByteForDimension=6/3;
 80045f6:	2302      	movs	r3, #2
 80045f8:	733b      	strb	r3, [r7, #12]

  k=0;
 80045fa:	2300      	movs	r3, #0
 80045fc:	737b      	strb	r3, [r7, #13]
  for (i=0; i<3;i++ ) 
 80045fe:	2300      	movs	r3, #0
 8004600:	73fb      	strb	r3, [r7, #15]
 8004602:	e01e      	b.n	8004642 <LIS2MDL_MAG_Get_MagneticOutputs+0x56>
  {
  for (j=0; j<numberOfByteForDimension;j++ )
 8004604:	2300      	movs	r3, #0
 8004606:	73bb      	strb	r3, [r7, #14]
 8004608:	e014      	b.n	8004634 <LIS2MDL_MAG_Get_MagneticOutputs+0x48>
  {  
    if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_OUTX_L_REG+k, &buff[k], 1))
 800460a:	7b7b      	ldrb	r3, [r7, #13]
 800460c:	3368      	adds	r3, #104	; 0x68
 800460e:	b2d9      	uxtb	r1, r3
 8004610:	7b7b      	ldrb	r3, [r7, #13]
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	441a      	add	r2, r3
 8004616:	2301      	movs	r3, #1
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f7ff fec7 	bl	80043ac <LIS2MDL_MAG_ReadReg>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d101      	bne.n	8004628 <LIS2MDL_MAG_Get_MagneticOutputs+0x3c>
      return MEMS_ERROR;
 8004624:	2300      	movs	r3, #0
 8004626:	e010      	b.n	800464a <LIS2MDL_MAG_Get_MagneticOutputs+0x5e>
    k++;  
 8004628:	7b7b      	ldrb	r3, [r7, #13]
 800462a:	3301      	adds	r3, #1
 800462c:	737b      	strb	r3, [r7, #13]
  for (j=0; j<numberOfByteForDimension;j++ )
 800462e:	7bbb      	ldrb	r3, [r7, #14]
 8004630:	3301      	adds	r3, #1
 8004632:	73bb      	strb	r3, [r7, #14]
 8004634:	7bba      	ldrb	r2, [r7, #14]
 8004636:	7b3b      	ldrb	r3, [r7, #12]
 8004638:	429a      	cmp	r2, r3
 800463a:	d3e6      	bcc.n	800460a <LIS2MDL_MAG_Get_MagneticOutputs+0x1e>
  for (i=0; i<3;i++ ) 
 800463c:	7bfb      	ldrb	r3, [r7, #15]
 800463e:	3301      	adds	r3, #1
 8004640:	73fb      	strb	r3, [r7, #15]
 8004642:	7bfb      	ldrb	r3, [r7, #15]
 8004644:	2b02      	cmp	r3, #2
 8004646:	d9dd      	bls.n	8004604 <LIS2MDL_MAG_Get_MagneticOutputs+0x18>
  }
  }

  return MEMS_SUCCESS; 
 8004648:	2301      	movs	r3, #1
}
 800464a:	4618      	mov	r0, r3
 800464c:	3710      	adds	r7, #16
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}

08004652 <LIS2MDL_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Init( DrvContextTypeDef *handle )
{
 8004652:	b580      	push	{r7, lr}
 8004654:	b082      	sub	sp, #8
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
  if ( LIS2MDL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 f89f 	bl	800479e <LIS2MDL_Check_WhoAmI>
 8004660:	4603      	mov	r3, r0
 8004662:	2b01      	cmp	r3, #1
 8004664:	d101      	bne.n	800466a <LIS2MDL_Init+0x18>
  {
    return COMPONENT_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e030      	b.n	80046cc <LIS2MDL_Init+0x7a>
  }

  /* Operating mode selection - power down */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_IDLE ) == MEMS_ERROR )
 800466a:	2103      	movs	r1, #3
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f7ff fed4 	bl	800441a <LIS2MDL_MAG_W_Operating_Mode>
 8004672:	4603      	mov	r3, r0
 8004674:	2b00      	cmp	r3, #0
 8004676:	d101      	bne.n	800467c <LIS2MDL_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e027      	b.n	80046cc <LIS2MDL_Init+0x7a>
  }

  /* Enable BDU */
  if ( LIS2MDL_MAG_W_BlockDataUpdate( (void *)handle, LIS2MDL_MAG_BDU_ENABLE ) == MEMS_ERROR )
 800467c:	2110      	movs	r1, #16
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f7ff ff6e 	bl	8004560 <LIS2MDL_MAG_W_BlockDataUpdate>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d101      	bne.n	800468e <LIS2MDL_Init+0x3c>
  {
    return COMPONENT_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e01e      	b.n	80046cc <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_Set_ODR( handle, ODR_HIGH ) == COMPONENT_ERROR )
 800468e:	2104      	movs	r1, #4
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 f979 	bl	8004988 <LIS2MDL_Set_ODR>
 8004696:	4603      	mov	r3, r0
 8004698:	2b01      	cmp	r3, #1
 800469a:	d101      	bne.n	80046a0 <LIS2MDL_Init+0x4e>
  {
    return COMPONENT_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e015      	b.n	80046cc <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 80046a0:	2100      	movs	r1, #0
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 f9f2 	bl	8004a8c <LIS2MDL_Set_FS>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d101      	bne.n	80046b2 <LIS2MDL_Init+0x60>
  {
    return COMPONENT_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e00c      	b.n	80046cc <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_MAG_W_SelfTest( (void *)handle, LIS2MDL_MAG_SELF_TEST_DISABLE ) == MEMS_ERROR )
 80046b2:	2100      	movs	r1, #0
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	f7ff ff26 	bl	8004506 <LIS2MDL_MAG_W_SelfTest>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d101      	bne.n	80046c4 <LIS2MDL_Init+0x72>
  {
    return COMPONENT_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e003      	b.n	80046cc <LIS2MDL_Init+0x7a>
  }

  handle->isInitialized = 1;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3708      	adds	r7, #8
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <LIS2MDL_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_DeInit( DrvContextTypeDef *handle )
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  if ( LIS2MDL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 f85e 	bl	800479e <LIS2MDL_Check_WhoAmI>
 80046e2:	4603      	mov	r3, r0
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d101      	bne.n	80046ec <LIS2MDL_DeInit+0x18>
  {
    return COMPONENT_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e00b      	b.n	8004704 <LIS2MDL_DeInit+0x30>
  }

  /* Disable the component */
  if ( LIS2MDL_Sensor_Disable( handle ) == COMPONENT_ERROR )
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f000 f828 	bl	8004742 <LIS2MDL_Sensor_Disable>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d101      	bne.n	80046fc <LIS2MDL_DeInit+0x28>
  {
    return COMPONENT_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e003      	b.n	8004704 <LIS2MDL_DeInit+0x30>
  }

  handle->isInitialized = 0;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8004702:	2300      	movs	r3, #0
}
 8004704:	4618      	mov	r0, r3
 8004706:	3708      	adds	r7, #8
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <LIS2MDL_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Sensor_Enable( DrvContextTypeDef *handle )
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b082      	sub	sp, #8
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	799b      	ldrb	r3, [r3, #6]
 8004718:	2b01      	cmp	r3, #1
 800471a:	d101      	bne.n	8004720 <LIS2MDL_Sensor_Enable+0x14>
  {
    return COMPONENT_OK;
 800471c:	2300      	movs	r3, #0
 800471e:	e00c      	b.n	800473a <LIS2MDL_Sensor_Enable+0x2e>
  }

  /* Operating mode selection */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_CONTINUOUS ) == MEMS_ERROR )
 8004720:	2100      	movs	r1, #0
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f7ff fe79 	bl	800441a <LIS2MDL_MAG_W_Operating_Mode>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d101      	bne.n	8004732 <LIS2MDL_Sensor_Enable+0x26>
  {
    return COMPONENT_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e003      	b.n	800473a <LIS2MDL_Sensor_Enable+0x2e>
  }

  handle->isEnabled = 1;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2201      	movs	r2, #1
 8004736:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3708      	adds	r7, #8
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}

08004742 <LIS2MDL_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Sensor_Disable( DrvContextTypeDef *handle )
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b082      	sub	sp, #8
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	799b      	ldrb	r3, [r3, #6]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d101      	bne.n	8004756 <LIS2MDL_Sensor_Disable+0x14>
  {
    return COMPONENT_OK;
 8004752:	2300      	movs	r3, #0
 8004754:	e00c      	b.n	8004770 <LIS2MDL_Sensor_Disable+0x2e>
  }

  /* Operating mode selection - power down */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_IDLE ) == MEMS_ERROR )
 8004756:	2103      	movs	r1, #3
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f7ff fe5e 	bl	800441a <LIS2MDL_MAG_W_Operating_Mode>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d101      	bne.n	8004768 <LIS2MDL_Sensor_Disable+0x26>
  {
    return COMPONENT_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e003      	b.n	8004770 <LIS2MDL_Sensor_Disable+0x2e>
  }

  handle->isEnabled = 0;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800476e:	2300      	movs	r3, #0
}
 8004770:	4618      	mov	r0, r3
 8004772:	3708      	adds	r7, #8
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <LIS2MDL_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LIS2MDL_MAG_R_WhoAmI_Bits( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 8004782:	6839      	ldr	r1, [r7, #0]
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f7ff fe2b 	bl	80043e0 <LIS2MDL_MAG_R_WhoAmI_Bits>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d101      	bne.n	8004794 <LIS2MDL_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e000      	b.n	8004796 <LIS2MDL_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8004794:	2300      	movs	r3, #0
}
 8004796:	4618      	mov	r0, r3
 8004798:	3708      	adds	r7, #8
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}

0800479e <LIS2MDL_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800479e:	b580      	push	{r7, lr}
 80047a0:	b084      	sub	sp, #16
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 80047a6:	2300      	movs	r3, #0
 80047a8:	73fb      	strb	r3, [r7, #15]

  if ( LIS2MDL_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 80047aa:	f107 030f 	add.w	r3, r7, #15
 80047ae:	4619      	mov	r1, r3
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f7ff ffe1 	bl	8004778 <LIS2MDL_Get_WhoAmI>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d101      	bne.n	80047c0 <LIS2MDL_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e007      	b.n	80047d0 <LIS2MDL_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	781a      	ldrb	r2, [r3, #0]
 80047c4:	7bfb      	ldrb	r3, [r7, #15]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d001      	beq.n	80047ce <LIS2MDL_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e000      	b.n	80047d0 <LIS2MDL_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3710      	adds	r7, #16
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <LIS2MDL_Get_Axes>:
 * @param magnetic_field pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *magnetic_field )
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b086      	sub	sp, #24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];
  float sensitivity = 0;
 80047e2:	f04f 0300 	mov.w	r3, #0
 80047e6:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LIS2MDL output register. */
  if ( LIS2MDL_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 80047e8:	f107 0310 	add.w	r3, r7, #16
 80047ec:	4619      	mov	r1, r3
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f000 f9c6 	bl	8004b80 <LIS2MDL_Get_Axes_Raw>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d101      	bne.n	80047fe <LIS2MDL_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e03b      	b.n	8004876 <LIS2MDL_Get_Axes+0x9e>
  }

  /* Get LIS2MDL actual sensitivity. */
  if ( LIS2MDL_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 80047fe:	f107 030c 	add.w	r3, r7, #12
 8004802:	4619      	mov	r1, r3
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f000 f85b 	bl	80048c0 <LIS2MDL_Get_Sensitivity>
 800480a:	4603      	mov	r3, r0
 800480c:	2b01      	cmp	r3, #1
 800480e:	d101      	bne.n	8004814 <LIS2MDL_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e030      	b.n	8004876 <LIS2MDL_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  magnetic_field->AXIS_X = ( int32_t )( pDataRaw[0] * sensitivity );
 8004814:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004818:	ee07 3a90 	vmov	s15, r3
 800481c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004820:	edd7 7a03 	vldr	s15, [r7, #12]
 8004824:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004828:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800482c:	ee17 2a90 	vmov	r2, s15
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	601a      	str	r2, [r3, #0]
  magnetic_field->AXIS_Y = ( int32_t )( pDataRaw[1] * sensitivity );
 8004834:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004838:	ee07 3a90 	vmov	s15, r3
 800483c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004840:	edd7 7a03 	vldr	s15, [r7, #12]
 8004844:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004848:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800484c:	ee17 2a90 	vmov	r2, s15
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	605a      	str	r2, [r3, #4]
  magnetic_field->AXIS_Z = ( int32_t )( pDataRaw[2] * sensitivity );
 8004854:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004858:	ee07 3a90 	vmov	s15, r3
 800485c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004860:	edd7 7a03 	vldr	s15, [r7, #12]
 8004864:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004868:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800486c:	ee17 2a90 	vmov	r2, s15
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 8004874:	2300      	movs	r3, #0
}
 8004876:	4618      	mov	r0, r3
 8004878:	3718      	adds	r7, #24
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}

0800487e <LIS2MDL_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800487e:	b580      	push	{r7, lr}
 8004880:	b084      	sub	sp, #16
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
 8004886:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];

  /* Read raw data from LIS2MDL output register. */
  if ( LIS2MDL_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 8004888:	f107 0308 	add.w	r3, r7, #8
 800488c:	4619      	mov	r1, r3
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f976 	bl	8004b80 <LIS2MDL_Get_Axes_Raw>
 8004894:	4603      	mov	r3, r0
 8004896:	2b01      	cmp	r3, #1
 8004898:	d101      	bne.n	800489e <LIS2MDL_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e00c      	b.n	80048b8 <LIS2MDL_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = pDataRaw[0];
 800489e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = pDataRaw[1];
 80048a6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = pDataRaw[2];
 80048ae:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3710      	adds	r7, #16
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <LIS2MDL_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written [LSB/gauss]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  *sensitivity = 1.5f;
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 80048d0:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr

080048e0 <LIS2MDL_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
  LIS2MDL_MAG_ODR_t odr_low_level;

  if ( LIS2MDL_MAG_R_DataRate( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 80048ea:	f107 030f 	add.w	r3, r7, #15
 80048ee:	4619      	mov	r1, r3
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f7ff fdec 	bl	80044ce <LIS2MDL_MAG_R_DataRate>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d101      	bne.n	8004900 <LIS2MDL_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e035      	b.n	800496c <LIS2MDL_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 8004900:	7bfb      	ldrb	r3, [r7, #15]
 8004902:	2b0c      	cmp	r3, #12
 8004904:	d82c      	bhi.n	8004960 <LIS2MDL_Get_ODR+0x80>
 8004906:	a201      	add	r2, pc, #4	; (adr r2, 800490c <LIS2MDL_Get_ODR+0x2c>)
 8004908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800490c:	08004941 	.word	0x08004941
 8004910:	08004961 	.word	0x08004961
 8004914:	08004961 	.word	0x08004961
 8004918:	08004961 	.word	0x08004961
 800491c:	08004949 	.word	0x08004949
 8004920:	08004961 	.word	0x08004961
 8004924:	08004961 	.word	0x08004961
 8004928:	08004961 	.word	0x08004961
 800492c:	08004951 	.word	0x08004951
 8004930:	08004961 	.word	0x08004961
 8004934:	08004961 	.word	0x08004961
 8004938:	08004961 	.word	0x08004961
 800493c:	08004959 	.word	0x08004959
  {
    case LIS2MDL_MAG_ODR_10_Hz:
      *odr = 10.000f;
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	4a0c      	ldr	r2, [pc, #48]	; (8004974 <LIS2MDL_Get_ODR+0x94>)
 8004944:	601a      	str	r2, [r3, #0]
      break;
 8004946:	e010      	b.n	800496a <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_20_Hz:
      *odr = 20.000f;
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	4a0b      	ldr	r2, [pc, #44]	; (8004978 <LIS2MDL_Get_ODR+0x98>)
 800494c:	601a      	str	r2, [r3, #0]
      break;
 800494e:	e00c      	b.n	800496a <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_50_Hz:
      *odr = 50.000f;
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	4a0a      	ldr	r2, [pc, #40]	; (800497c <LIS2MDL_Get_ODR+0x9c>)
 8004954:	601a      	str	r2, [r3, #0]
      break;
 8004956:	e008      	b.n	800496a <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_100_Hz:
      *odr = 100.000f;
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	4a09      	ldr	r2, [pc, #36]	; (8004980 <LIS2MDL_Get_ODR+0xa0>)
 800495c:	601a      	str	r2, [r3, #0]
      break;
 800495e:	e004      	b.n	800496a <LIS2MDL_Get_ODR+0x8a>
    default:
      *odr = -1.000f;
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	4a08      	ldr	r2, [pc, #32]	; (8004984 <LIS2MDL_Get_ODR+0xa4>)
 8004964:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e000      	b.n	800496c <LIS2MDL_Get_ODR+0x8c>
  }
  return COMPONENT_OK;
 800496a:	2300      	movs	r3, #0
}
 800496c:	4618      	mov	r0, r3
 800496e:	3710      	adds	r7, #16
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	41200000 	.word	0x41200000
 8004978:	41a00000 	.word	0x41a00000
 800497c:	42480000 	.word	0x42480000
 8004980:	42c80000 	.word	0x42c80000
 8004984:	bf800000 	.word	0xbf800000

08004988 <LIS2MDL_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b084      	sub	sp, #16
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	460b      	mov	r3, r1
 8004992:	70fb      	strb	r3, [r7, #3]
  LIS2MDL_MAG_ODR_t new_odr;

  switch( odr )
 8004994:	78fb      	ldrb	r3, [r7, #3]
 8004996:	2b04      	cmp	r3, #4
 8004998:	d81b      	bhi.n	80049d2 <LIS2MDL_Set_ODR+0x4a>
 800499a:	a201      	add	r2, pc, #4	; (adr r2, 80049a0 <LIS2MDL_Set_ODR+0x18>)
 800499c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049a0:	080049b5 	.word	0x080049b5
 80049a4:	080049bb 	.word	0x080049bb
 80049a8:	080049c1 	.word	0x080049c1
 80049ac:	080049c7 	.word	0x080049c7
 80049b0:	080049cd 	.word	0x080049cd
  {
    case ODR_LOW:
      new_odr = LIS2MDL_MAG_ODR_10_Hz;
 80049b4:	2300      	movs	r3, #0
 80049b6:	73fb      	strb	r3, [r7, #15]
      break;
 80049b8:	e00d      	b.n	80049d6 <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID_LOW:
      new_odr = LIS2MDL_MAG_ODR_20_Hz;
 80049ba:	2304      	movs	r3, #4
 80049bc:	73fb      	strb	r3, [r7, #15]
      break;
 80049be:	e00a      	b.n	80049d6 <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID:
      new_odr = LIS2MDL_MAG_ODR_50_Hz;
 80049c0:	2308      	movs	r3, #8
 80049c2:	73fb      	strb	r3, [r7, #15]
      break;
 80049c4:	e007      	b.n	80049d6 <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID_HIGH:
      new_odr = LIS2MDL_MAG_ODR_100_Hz;
 80049c6:	230c      	movs	r3, #12
 80049c8:	73fb      	strb	r3, [r7, #15]
      break;
 80049ca:	e004      	b.n	80049d6 <LIS2MDL_Set_ODR+0x4e>
    case ODR_HIGH:
      new_odr = LIS2MDL_MAG_ODR_100_Hz;
 80049cc:	230c      	movs	r3, #12
 80049ce:	73fb      	strb	r3, [r7, #15]
      break;
 80049d0:	e001      	b.n	80049d6 <LIS2MDL_Set_ODR+0x4e>
    default:
      return COMPONENT_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e00a      	b.n	80049ec <LIS2MDL_Set_ODR+0x64>
  }

  if ( LIS2MDL_MAG_W_DataRate( (void *)handle, new_odr ) == MEMS_ERROR )
 80049d6:	7bfb      	ldrb	r3, [r7, #15]
 80049d8:	4619      	mov	r1, r3
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f7ff fd4a 	bl	8004474 <LIS2MDL_MAG_W_DataRate>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d101      	bne.n	80049ea <LIS2MDL_Set_ODR+0x62>
  {
    return COMPONENT_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e000      	b.n	80049ec <LIS2MDL_Set_ODR+0x64>
  }

  return COMPONENT_OK;
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <LIS2MDL_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	ed87 0a00 	vstr	s0, [r7]
  LIS2MDL_MAG_ODR_t new_odr;

  new_odr = ( ( odr <= 10.000f ) ? LIS2MDL_MAG_ODR_10_Hz
            : ( odr <= 20.000f ) ? LIS2MDL_MAG_ODR_20_Hz
 8004a00:	edd7 7a00 	vldr	s15, [r7]
 8004a04:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004a08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a10:	d801      	bhi.n	8004a16 <LIS2MDL_Set_ODR_Value+0x22>
 8004a12:	2300      	movs	r3, #0
 8004a14:	e016      	b.n	8004a44 <LIS2MDL_Set_ODR_Value+0x50>
 8004a16:	edd7 7a00 	vldr	s15, [r7]
 8004a1a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8004a1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a26:	d801      	bhi.n	8004a2c <LIS2MDL_Set_ODR_Value+0x38>
 8004a28:	2304      	movs	r3, #4
 8004a2a:	e00b      	b.n	8004a44 <LIS2MDL_Set_ODR_Value+0x50>
 8004a2c:	edd7 7a00 	vldr	s15, [r7]
 8004a30:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8004a64 <LIS2MDL_Set_ODR_Value+0x70>
 8004a34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a3c:	d801      	bhi.n	8004a42 <LIS2MDL_Set_ODR_Value+0x4e>
 8004a3e:	2308      	movs	r3, #8
 8004a40:	e000      	b.n	8004a44 <LIS2MDL_Set_ODR_Value+0x50>
 8004a42:	230c      	movs	r3, #12
  new_odr = ( ( odr <= 10.000f ) ? LIS2MDL_MAG_ODR_10_Hz
 8004a44:	73fb      	strb	r3, [r7, #15]
            : ( odr <= 50.000f ) ? LIS2MDL_MAG_ODR_50_Hz
            :                      LIS2MDL_MAG_ODR_100_Hz );

  if ( LIS2MDL_MAG_W_DataRate( (void *)handle, new_odr ) == MEMS_ERROR )
 8004a46:	7bfb      	ldrb	r3, [r7, #15]
 8004a48:	4619      	mov	r1, r3
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f7ff fd12 	bl	8004474 <LIS2MDL_MAG_W_DataRate>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d101      	bne.n	8004a5a <LIS2MDL_Set_ODR_Value+0x66>
  {
    return COMPONENT_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e000      	b.n	8004a5c <LIS2MDL_Set_ODR_Value+0x68>
  }

  return COMPONENT_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3710      	adds	r7, #16
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	42480000 	.word	0x42480000

08004a68 <LIS2MDL_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  *fullScale = 50.0f;
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	4a04      	ldr	r2, [pc, #16]	; (8004a88 <LIS2MDL_Get_FS+0x20>)
 8004a76:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 8004a78:	2300      	movs	r3, #0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	370c      	adds	r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	42480000 	.word	0x42480000

08004a8c <LIS2MDL_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	460b      	mov	r3, r1
 8004a96:	70fb      	strb	r3, [r7, #3]
  return COMPONENT_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr

08004aa6 <LIS2MDL_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 8004aa6:	b480      	push	{r7}
 8004aa8:	b083      	sub	sp, #12
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
 8004aae:	ed87 0a00 	vstr	s0, [r7]
  return COMPONENT_OK;
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	370c      	adds	r7, #12
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <LIS2MDL_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	60f8      	str	r0, [r7, #12]
 8004ac8:	460b      	mov	r3, r1
 8004aca:	607a      	str	r2, [r7, #4]
 8004acc:	72fb      	strb	r3, [r7, #11]

  if ( LIS2MDL_MAG_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 8004ace:	7af9      	ldrb	r1, [r7, #11]
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	68f8      	ldr	r0, [r7, #12]
 8004ad6:	f7ff fc69 	bl	80043ac <LIS2MDL_MAG_ReadReg>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d101      	bne.n	8004ae4 <LIS2MDL_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e000      	b.n	8004ae6 <LIS2MDL_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3710      	adds	r7, #16
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}

08004aee <LIS2MDL_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8004aee:	b580      	push	{r7, lr}
 8004af0:	b082      	sub	sp, #8
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
 8004af6:	460b      	mov	r3, r1
 8004af8:	70fb      	strb	r3, [r7, #3]
 8004afa:	4613      	mov	r3, r2
 8004afc:	70bb      	strb	r3, [r7, #2]

  if ( LIS2MDL_MAG_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 8004afe:	1cba      	adds	r2, r7, #2
 8004b00:	78f9      	ldrb	r1, [r7, #3]
 8004b02:	2301      	movs	r3, #1
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f7ff fc37 	bl	8004378 <LIS2MDL_MAG_WriteReg>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d101      	bne.n	8004b14 <LIS2MDL_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e000      	b.n	8004b16 <LIS2MDL_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3708      	adds	r7, #8
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <LIS2MDL_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b084      	sub	sp, #16
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
 8004b26:	6039      	str	r1, [r7, #0]

  LIS2MDL_MAG_STATUS_t status_raw;

  if ( LIS2MDL_MAG_R_STATUS_bits( (void *)handle, &status_raw ) == MEMS_ERROR )
 8004b28:	f107 030f 	add.w	r3, r7, #15
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f7ff fd43 	bl	80045ba <LIS2MDL_MAG_R_STATUS_bits>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <LIS2MDL_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e01b      	b.n	8004b76 <LIS2MDL_Get_DRDY_Status+0x58>
  }

  if ((status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_X) ||
 8004b3e:	7bfb      	ldrb	r3, [r7, #15]
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d10e      	bne.n	8004b66 <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Y) ||
 8004b48:	7bfb      	ldrb	r3, [r7, #15]
 8004b4a:	f003 0302 	and.w	r3, r3, #2
  if ((status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_X) ||
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d109      	bne.n	8004b66 <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Z) ||
 8004b52:	7bfb      	ldrb	r3, [r7, #15]
 8004b54:	f003 0304 	and.w	r3, r3, #4
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Y) ||
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d104      	bne.n	8004b66 <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE))
 8004b5c:	7bfb      	ldrb	r3, [r7, #15]
 8004b5e:	f003 0308 	and.w	r3, r3, #8
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Z) ||
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d003      	beq.n	8004b6e <LIS2MDL_Get_DRDY_Status+0x50>
  {
    *status = 1;
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	701a      	strb	r2, [r3, #0]
 8004b6c:	e002      	b.n	8004b74 <LIS2MDL_Get_DRDY_Status+0x56>
  }
  else
  {
    *status = 0;
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	2200      	movs	r2, #0
 8004b72:	701a      	strb	r2, [r3, #0]
  }

  return COMPONENT_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3710      	adds	r7, #16
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
	...

08004b80 <LIS2MDL_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Axes_Raw( DrvContextTypeDef *handle, int16_t* pData )
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b086      	sub	sp, #24
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 8004b8a:	4a16      	ldr	r2, [pc, #88]	; (8004be4 <LIS2MDL_Get_Axes_Raw+0x64>)
 8004b8c:	f107 030c 	add.w	r3, r7, #12
 8004b90:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004b94:	6018      	str	r0, [r3, #0]
 8004b96:	3304      	adds	r3, #4
 8004b98:	8019      	strh	r1, [r3, #0]
  int16_t *regValueInt16;

  /* Read output registers from LIS2MDL_MAG_OUTX_L to LIS2MDL_MAG_OUTZ_H. */
  if ( LIS2MDL_MAG_Get_MagneticOutputs( (void *)handle, regValue ) == MEMS_ERROR )
 8004b9a:	f107 030c 	add.w	r3, r7, #12
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f7ff fd23 	bl	80045ec <LIS2MDL_MAG_Get_MagneticOutputs>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d101      	bne.n	8004bb0 <LIS2MDL_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e014      	b.n	8004bda <LIS2MDL_Get_Axes_Raw+0x5a>
  }

  regValueInt16 = (int16_t *)regValue;
 8004bb0:	f107 030c 	add.w	r3, r7, #12
 8004bb4:	617b      	str	r3, [r7, #20]

  /* Format the data. */
  pData[0] = regValueInt16[0];
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	801a      	strh	r2, [r3, #0]
  pData[1] = regValueInt16[1];
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	3302      	adds	r3, #2
 8004bc4:	697a      	ldr	r2, [r7, #20]
 8004bc6:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8004bca:	801a      	strh	r2, [r3, #0]
  pData[2] = regValueInt16[2];
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	3304      	adds	r3, #4
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8004bd6:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 8004bd8:	2300      	movs	r3, #0
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3718      	adds	r7, #24
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	0801473c 	.word	0x0801473c

08004be8 <LPS22HB_ReadReg>:
* Input       : Register Address
* Output      : Data Read
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_ReadReg( void *handle, uint8_t RegAddr, uint16_t NumByteToRead, uint8_t *Data )
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b086      	sub	sp, #24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	607b      	str	r3, [r7, #4]
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	72fb      	strb	r3, [r7, #11]
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	813b      	strh	r3, [r7, #8]
  int i = 0;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	617b      	str	r3, [r7, #20]

  for (i = 0; i < NumByteToRead; i++ )
 8004bfe:	2300      	movs	r3, #0
 8004c00:	617b      	str	r3, [r7, #20]
 8004c02:	e013      	b.n	8004c2c <LPS22HB_ReadReg+0x44>
  {
    if( Sensor_IO_Read(handle, RegAddr + i, &Data[i], 1 ))
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	b2da      	uxtb	r2, r3
 8004c08:	7afb      	ldrb	r3, [r7, #11]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	b2d9      	uxtb	r1, r3
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	441a      	add	r2, r3
 8004c14:	2301      	movs	r3, #1
 8004c16:	68f8      	ldr	r0, [r7, #12]
 8004c18:	f7fe fb71 	bl	80032fe <Sensor_IO_Read>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d001      	beq.n	8004c26 <LPS22HB_ReadReg+0x3e>
      return LPS22HB_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e007      	b.n	8004c36 <LPS22HB_ReadReg+0x4e>
  for (i = 0; i < NumByteToRead; i++ )
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	3301      	adds	r3, #1
 8004c2a:	617b      	str	r3, [r7, #20]
 8004c2c:	893b      	ldrh	r3, [r7, #8]
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	dbe7      	blt.n	8004c04 <LPS22HB_ReadReg+0x1c>
  }
  
  return LPS22HB_OK;
 8004c34:	2300      	movs	r3, #0
  /*if ( Sensor_IO_Read( handle, RegAddr, Data, NumByteToRead ) )
    return LPS22HB_ERROR;
  else
    return LPS22HB_OK;
  */
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3718      	adds	r7, #24
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <LPS22HB_WriteReg>:
* Input       : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_WriteReg( void *handle, uint8_t RegAddr, uint16_t NumByteToWrite, uint8_t *Data )
{
 8004c3e:	b580      	push	{r7, lr}
 8004c40:	b086      	sub	sp, #24
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	60f8      	str	r0, [r7, #12]
 8004c46:	607b      	str	r3, [r7, #4]
 8004c48:	460b      	mov	r3, r1
 8004c4a:	72fb      	strb	r3, [r7, #11]
 8004c4c:	4613      	mov	r3, r2
 8004c4e:	813b      	strh	r3, [r7, #8]
  int i = 0;
 8004c50:	2300      	movs	r3, #0
 8004c52:	617b      	str	r3, [r7, #20]

  for (i = 0; i < NumByteToWrite; i++ )
 8004c54:	2300      	movs	r3, #0
 8004c56:	617b      	str	r3, [r7, #20]
 8004c58:	e013      	b.n	8004c82 <LPS22HB_WriteReg+0x44>
  {
    if( Sensor_IO_Write(handle, RegAddr + i, &Data[i], 1 ))
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	b2da      	uxtb	r2, r3
 8004c5e:	7afb      	ldrb	r3, [r7, #11]
 8004c60:	4413      	add	r3, r2
 8004c62:	b2d9      	uxtb	r1, r3
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	441a      	add	r2, r3
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f7fe fb31 	bl	80032d4 <Sensor_IO_Write>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d001      	beq.n	8004c7c <LPS22HB_WriteReg+0x3e>
      return LPS22HB_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e007      	b.n	8004c8c <LPS22HB_WriteReg+0x4e>
  for (i = 0; i < NumByteToWrite; i++ )
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	3301      	adds	r3, #1
 8004c80:	617b      	str	r3, [r7, #20]
 8004c82:	893b      	ldrh	r3, [r7, #8]
 8004c84:	697a      	ldr	r2, [r7, #20]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	dbe7      	blt.n	8004c5a <LPS22HB_WriteReg+0x1c>
  }
  
  return LPS22HB_OK;
 8004c8a:	2300      	movs	r3, #0
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3718      	adds	r7, #24
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}

08004c94 <LPS22HB_Get_DeviceID>:
* @param  *handle Device handle.
* @param  Buffer to empty by Device identification Value.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DeviceID(void *handle, uint8_t* deviceid)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b082      	sub	sp, #8
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
  if(LPS22HB_ReadReg(handle, LPS22HB_WHO_AM_I_REG, 1, deviceid))
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	210f      	movs	r1, #15
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f7ff ff9f 	bl	8004be8 <LPS22HB_ReadReg>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d001      	beq.n	8004cb4 <LPS22HB_Get_DeviceID+0x20>
    return LPS22HB_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e000      	b.n	8004cb6 <LPS22HB_Get_DeviceID+0x22>

  return LPS22HB_OK;
 8004cb4:	2300      	movs	r3, #0
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3708      	adds	r7, #8
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}

08004cbe <LPS22HB_Set_PowerMode>:
* @param  *handle Device handle.
* @param  LPS22HB_LowNoise or LPS22HB_LowPower mode
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_PowerMode(void *handle, LPS22HB_PowerMode_et mode)
{
 8004cbe:	b580      	push	{r7, lr}
 8004cc0:	b084      	sub	sp, #16
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
 8004cc6:	460b      	mov	r3, r1
 8004cc8:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_PowerMode(mode));

  if(LPS22HB_ReadReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 8004cca:	f107 030f 	add.w	r3, r7, #15
 8004cce:	2201      	movs	r2, #1
 8004cd0:	211a      	movs	r1, #26
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f7ff ff88 	bl	8004be8 <LPS22HB_ReadReg>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <LPS22HB_Set_PowerMode+0x24>
    return LPS22HB_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e016      	b.n	8004d10 <LPS22HB_Set_PowerMode+0x52>

  tmp &= ~LPS22HB_LCEN_MASK;
 8004ce2:	7bfb      	ldrb	r3, [r7, #15]
 8004ce4:	f023 0301 	bic.w	r3, r3, #1
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)mode;
 8004cec:	7bfa      	ldrb	r2, [r7, #15]
 8004cee:	78fb      	ldrb	r3, [r7, #3]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 8004cf6:	f107 030f 	add.w	r3, r7, #15
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	211a      	movs	r1, #26
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f7ff ff9d 	bl	8004c3e <LPS22HB_WriteReg>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d001      	beq.n	8004d0e <LPS22HB_Set_PowerMode+0x50>
    return LPS22HB_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e000      	b.n	8004d10 <LPS22HB_Set_PowerMode+0x52>

  return LPS22HB_OK;
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3710      	adds	r7, #16
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <LPS22HB_Set_Odr>:
* @param  *handle Device handle.
* @param  Output Data Rate
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_Odr(void *handle, LPS22HB_Odr_et odr)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	460b      	mov	r3, r1
 8004d22:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_ODR(odr));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004d24:	f107 030f 	add.w	r3, r7, #15
 8004d28:	2201      	movs	r2, #1
 8004d2a:	2110      	movs	r1, #16
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f7ff ff5b 	bl	8004be8 <LPS22HB_ReadReg>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d001      	beq.n	8004d3c <LPS22HB_Set_Odr+0x24>
    return LPS22HB_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e016      	b.n	8004d6a <LPS22HB_Set_Odr+0x52>

  tmp &= ~LPS22HB_ODR_MASK;
 8004d3c:	7bfb      	ldrb	r3, [r7, #15]
 8004d3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)odr;
 8004d46:	7bfa      	ldrb	r2, [r7, #15]
 8004d48:	78fb      	ldrb	r3, [r7, #3]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004d50:	f107 030f 	add.w	r3, r7, #15
 8004d54:	2201      	movs	r2, #1
 8004d56:	2110      	movs	r1, #16
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f7ff ff70 	bl	8004c3e <LPS22HB_WriteReg>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d001      	beq.n	8004d68 <LPS22HB_Set_Odr+0x50>
    return LPS22HB_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e000      	b.n	8004d6a <LPS22HB_Set_Odr+0x52>

  return LPS22HB_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3710      	adds	r7, #16
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <LPS22HB_Get_Odr>:
* @param  *handle Device handle.
* @param  Buffer to empty with Output Data Rate
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Odr(void *handle, LPS22HB_Odr_et* odr)
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b084      	sub	sp, #16
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
 8004d7a:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004d7c:	f107 030f 	add.w	r3, r7, #15
 8004d80:	2201      	movs	r2, #1
 8004d82:	2110      	movs	r1, #16
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f7ff ff2f 	bl	8004be8 <LPS22HB_ReadReg>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d001      	beq.n	8004d94 <LPS22HB_Get_Odr+0x22>
    return LPS22HB_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e006      	b.n	8004da2 <LPS22HB_Get_Odr+0x30>

  *odr = (LPS22HB_Odr_et)(tmp & LPS22HB_ODR_MASK);
 8004d94:	7bfb      	ldrb	r3, [r7, #15]
 8004d96:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004d9a:	b2da      	uxtb	r2, r3
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	701a      	strb	r2, [r3, #0]

  return LPS22HB_OK;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <LPS22HB_Set_LowPassFilter>:
* @param  *handle Device handle.
* @param  state: enable or disable
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilter(void *handle, LPS22HB_State_et state)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b084      	sub	sp, #16
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
 8004db2:	460b      	mov	r3, r1
 8004db4:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(state));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004db6:	f107 030f 	add.w	r3, r7, #15
 8004dba:	2201      	movs	r2, #1
 8004dbc:	2110      	movs	r1, #16
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f7ff ff12 	bl	8004be8 <LPS22HB_ReadReg>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d001      	beq.n	8004dce <LPS22HB_Set_LowPassFilter+0x24>
    return LPS22HB_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e01a      	b.n	8004e04 <LPS22HB_Set_LowPassFilter+0x5a>

  tmp &= ~LPS22HB_LPFP_MASK;
 8004dce:	7bfb      	ldrb	r3, [r7, #15]
 8004dd0:	f023 0308 	bic.w	r3, r3, #8
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)state) << LPS22HB_LPFP_BIT;
 8004dd8:	78fb      	ldrb	r3, [r7, #3]
 8004dda:	00db      	lsls	r3, r3, #3
 8004ddc:	b25a      	sxtb	r2, r3
 8004dde:	7bfb      	ldrb	r3, [r7, #15]
 8004de0:	b25b      	sxtb	r3, r3
 8004de2:	4313      	orrs	r3, r2
 8004de4:	b25b      	sxtb	r3, r3
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004dea:	f107 030f 	add.w	r3, r7, #15
 8004dee:	2201      	movs	r2, #1
 8004df0:	2110      	movs	r1, #16
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f7ff ff23 	bl	8004c3e <LPS22HB_WriteReg>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d001      	beq.n	8004e02 <LPS22HB_Set_LowPassFilter+0x58>
    return LPS22HB_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e000      	b.n	8004e04 <LPS22HB_Set_LowPassFilter+0x5a>


  return LPS22HB_OK;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3710      	adds	r7, #16
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <LPS22HB_Set_LowPassFilterCutoff>:
* @param  *handle Device handle.
* @param  Filter Cutoff ODR/9 or ODR/20
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilterCutoff(void *handle, LPS22HB_LPF_Cutoff_et cutoff)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	460b      	mov	r3, r1
 8004e16:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_LPF_Cutoff(cutoff));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004e18:	f107 030f 	add.w	r3, r7, #15
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	2110      	movs	r1, #16
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f7ff fee1 	bl	8004be8 <LPS22HB_ReadReg>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d001      	beq.n	8004e30 <LPS22HB_Set_LowPassFilterCutoff+0x24>
    return LPS22HB_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e016      	b.n	8004e5e <LPS22HB_Set_LowPassFilterCutoff+0x52>

  tmp &= ~LPS22HB_LPFP_CUTOFF_MASK;
 8004e30:	7bfb      	ldrb	r3, [r7, #15]
 8004e32:	f023 0304 	bic.w	r3, r3, #4
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)cutoff;
 8004e3a:	7bfa      	ldrb	r2, [r7, #15]
 8004e3c:	78fb      	ldrb	r3, [r7, #3]
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	73fb      	strb	r3, [r7, #15]



  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004e44:	f107 030f 	add.w	r3, r7, #15
 8004e48:	2201      	movs	r2, #1
 8004e4a:	2110      	movs	r1, #16
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f7ff fef6 	bl	8004c3e <LPS22HB_WriteReg>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d001      	beq.n	8004e5c <LPS22HB_Set_LowPassFilterCutoff+0x50>
    return LPS22HB_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e000      	b.n	8004e5e <LPS22HB_Set_LowPassFilterCutoff+0x52>


  return LPS22HB_OK;
 8004e5c:	2300      	movs	r3, #0

}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3710      	adds	r7, #16
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}

08004e66 <LPS22HB_Set_Bdu>:
* @param  LPS22HB_BDU_CONTINUOUS_UPDATE, LPS22HB_BDU_NO_UPDATE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/

LPS22HB_Error_et LPS22HB_Set_Bdu(void *handle, LPS22HB_Bdu_et bdu)
{
 8004e66:	b580      	push	{r7, lr}
 8004e68:	b084      	sub	sp, #16
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	6078      	str	r0, [r7, #4]
 8004e6e:	460b      	mov	r3, r1
 8004e70:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_BDUMode(bdu));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004e72:	f107 030f 	add.w	r3, r7, #15
 8004e76:	2201      	movs	r2, #1
 8004e78:	2110      	movs	r1, #16
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f7ff feb4 	bl	8004be8 <LPS22HB_ReadReg>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <LPS22HB_Set_Bdu+0x24>
    return LPS22HB_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e016      	b.n	8004eb8 <LPS22HB_Set_Bdu+0x52>

  tmp &= ~LPS22HB_BDU_MASK;
 8004e8a:	7bfb      	ldrb	r3, [r7, #15]
 8004e8c:	f023 0302 	bic.w	r3, r3, #2
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)bdu);
 8004e94:	7bfa      	ldrb	r2, [r7, #15]
 8004e96:	78fb      	ldrb	r3, [r7, #3]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004e9e:	f107 030f 	add.w	r3, r7, #15
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	2110      	movs	r1, #16
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f7ff fec9 	bl	8004c3e <LPS22HB_WriteReg>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d001      	beq.n	8004eb6 <LPS22HB_Set_Bdu+0x50>
    return LPS22HB_OK;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	e000      	b.n	8004eb8 <LPS22HB_Set_Bdu+0x52>

  return LPS22HB_OK;
 8004eb6:	2300      	movs	r3, #0
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3710      	adds	r7, #16
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <LPS22HB_Set_SpiInterface>:
* @param  *handle Device handle.
* @param LPS22HB_SPI_3_WIRE, LPS22HB_SPI_4_WIRE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_SpiInterface(void *handle, LPS22HB_SPIMode_et spimode)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	460b      	mov	r3, r1
 8004eca:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_SPIMode(spimode));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004ecc:	f107 030f 	add.w	r3, r7, #15
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	2110      	movs	r1, #16
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f7ff fe87 	bl	8004be8 <LPS22HB_ReadReg>
 8004eda:	4603      	mov	r3, r0
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d001      	beq.n	8004ee4 <LPS22HB_Set_SpiInterface+0x24>
    return LPS22HB_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e016      	b.n	8004f12 <LPS22HB_Set_SpiInterface+0x52>

  tmp &= ~LPS22HB_SIM_MASK;
 8004ee4:	7bfb      	ldrb	r3, [r7, #15]
 8004ee6:	f023 0301 	bic.w	r3, r3, #1
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)spimode;
 8004eee:	7bfa      	ldrb	r2, [r7, #15]
 8004ef0:	78fb      	ldrb	r3, [r7, #3]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004ef8:	f107 030f 	add.w	r3, r7, #15
 8004efc:	2201      	movs	r2, #1
 8004efe:	2110      	movs	r1, #16
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f7ff fe9c 	bl	8004c3e <LPS22HB_WriteReg>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d001      	beq.n	8004f10 <LPS22HB_Set_SpiInterface+0x50>
    return LPS22HB_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e000      	b.n	8004f12 <LPS22HB_Set_SpiInterface+0x52>

  return LPS22HB_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3710      	adds	r7, #16
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}

08004f1a <LPS22HB_SwResetAndMemoryBoot>:
 + and BOOT is set to 1; Self-clearing upon completion.
* @param  *handle Device handle.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_SwResetAndMemoryBoot(void *handle)
{
 8004f1a:	b580      	push	{r7, lr}
 8004f1c:	b084      	sub	sp, #16
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8004f22:	f107 030f 	add.w	r3, r7, #15
 8004f26:	2201      	movs	r2, #1
 8004f28:	2111      	movs	r1, #17
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7ff fe5c 	bl	8004be8 <LPS22HB_ReadReg>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d001      	beq.n	8004f3a <LPS22HB_SwResetAndMemoryBoot+0x20>
    return LPS22HB_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e011      	b.n	8004f5e <LPS22HB_SwResetAndMemoryBoot+0x44>

  tmp |= ((0x01 << LPS22HB_SW_RESET_BIT) | (0x01 << LPS22HB_BOOT_BIT));
 8004f3a:	7bfb      	ldrb	r3, [r7, #15]
 8004f3c:	f063 037b 	orn	r3, r3, #123	; 0x7b
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8004f44:	f107 030f 	add.w	r3, r7, #15
 8004f48:	2201      	movs	r2, #1
 8004f4a:	2111      	movs	r1, #17
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f7ff fe76 	bl	8004c3e <LPS22HB_WriteReg>
 8004f52:	4603      	mov	r3, r0
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d001      	beq.n	8004f5c <LPS22HB_SwResetAndMemoryBoot+0x42>
    return LPS22HB_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e000      	b.n	8004f5e <LPS22HB_SwResetAndMemoryBoot+0x44>

  return LPS22HB_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3710      	adds	r7, #16
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}

08004f66 <LPS22HB_Set_AutomaticIncrementRegAddress>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE. Default is LPS22HB_ENABLE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_AutomaticIncrementRegAddress(void *handle, LPS22HB_State_et status)
{
 8004f66:	b580      	push	{r7, lr}
 8004f68:	b084      	sub	sp, #16
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
 8004f6e:	460b      	mov	r3, r1
 8004f70:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8004f72:	f107 030f 	add.w	r3, r7, #15
 8004f76:	2201      	movs	r2, #1
 8004f78:	2111      	movs	r1, #17
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f7ff fe34 	bl	8004be8 <LPS22HB_ReadReg>
 8004f80:	4603      	mov	r3, r0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d001      	beq.n	8004f8a <LPS22HB_Set_AutomaticIncrementRegAddress+0x24>
    return LPS22HB_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e01a      	b.n	8004fc0 <LPS22HB_Set_AutomaticIncrementRegAddress+0x5a>

  tmp &= ~LPS22HB_ADD_INC_MASK;
 8004f8a:	7bfb      	ldrb	r3, [r7, #15]
 8004f8c:	f023 0310 	bic.w	r3, r3, #16
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	73fb      	strb	r3, [r7, #15]
  tmp |= (((uint8_t)status) << LPS22HB_ADD_INC_BIT);
 8004f94:	78fb      	ldrb	r3, [r7, #3]
 8004f96:	011b      	lsls	r3, r3, #4
 8004f98:	b25a      	sxtb	r2, r3
 8004f9a:	7bfb      	ldrb	r3, [r7, #15]
 8004f9c:	b25b      	sxtb	r3, r3
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	b25b      	sxtb	r3, r3
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8004fa6:	f107 030f 	add.w	r3, r7, #15
 8004faa:	2201      	movs	r2, #1
 8004fac:	2111      	movs	r1, #17
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f7ff fe45 	bl	8004c3e <LPS22HB_WriteReg>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d001      	beq.n	8004fbe <LPS22HB_Set_AutomaticIncrementRegAddress+0x58>
    return LPS22HB_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e000      	b.n	8004fc0 <LPS22HB_Set_AutomaticIncrementRegAddress+0x5a>

  return LPS22HB_OK;
 8004fbe:	2300      	movs	r3, #0

}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3710      	adds	r7, #16
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <LPS22HB_Set_I2C>:
* @param  *handle Device handle.
* @param State: LPS22HB_ENABLE (reset bit)/ LPS22HB_DISABLE (set bit)
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_I2C(void *handle, LPS22HB_State_et statei2c)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(statei2c));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8004fd4:	f107 030f 	add.w	r3, r7, #15
 8004fd8:	2201      	movs	r2, #1
 8004fda:	2111      	movs	r1, #17
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f7ff fe03 	bl	8004be8 <LPS22HB_ReadReg>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d001      	beq.n	8004fec <LPS22HB_Set_I2C+0x24>
    return LPS22HB_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e01c      	b.n	8005026 <LPS22HB_Set_I2C+0x5e>

  /*Reset Bit->I2C Enabled*/
  tmp &= ~LPS22HB_I2C_MASK;
 8004fec:	7bfb      	ldrb	r3, [r7, #15]
 8004fee:	f023 0308 	bic.w	r3, r3, #8
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)~statei2c) << LPS22HB_I2C_BIT;
 8004ff6:	78fb      	ldrb	r3, [r7, #3]
 8004ff8:	43db      	mvns	r3, r3
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	00db      	lsls	r3, r3, #3
 8004ffe:	b25a      	sxtb	r2, r3
 8005000:	7bfb      	ldrb	r3, [r7, #15]
 8005002:	b25b      	sxtb	r3, r3
 8005004:	4313      	orrs	r3, r2
 8005006:	b25b      	sxtb	r3, r3
 8005008:	b2db      	uxtb	r3, r3
 800500a:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 800500c:	f107 030f 	add.w	r3, r7, #15
 8005010:	2201      	movs	r2, #1
 8005012:	2111      	movs	r1, #17
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f7ff fe12 	bl	8004c3e <LPS22HB_WriteReg>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d001      	beq.n	8005024 <LPS22HB_Set_I2C+0x5c>
    return LPS22HB_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e000      	b.n	8005026 <LPS22HB_Set_I2C+0x5e>

  return LPS22HB_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <LPS22HB_Get_DataStatus>:
* @param  *handle Device handle.
* @param  Data Status Flag:  TempDataAvailable, TempDataOverrun, PressDataAvailable, PressDataOverrun
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DataStatus(void *handle, LPS22HB_DataStatus_st* datastatus)
{
 800502e:	b580      	push	{r7, lr}
 8005030:	b084      	sub	sp, #16
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
 8005036:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_STATUS_REG, 1, &tmp))
 8005038:	f107 030f 	add.w	r3, r7, #15
 800503c:	2201      	movs	r2, #1
 800503e:	2127      	movs	r1, #39	; 0x27
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f7ff fdd1 	bl	8004be8 <LPS22HB_ReadReg>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d001      	beq.n	8005050 <LPS22HB_Get_DataStatus+0x22>
    return LPS22HB_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e01c      	b.n	800508a <LPS22HB_Get_DataStatus+0x5c>

  datastatus->PressDataAvailable = (uint8_t)(tmp & LPS22HB_PDA_MASK);
 8005050:	7bfb      	ldrb	r3, [r7, #15]
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	b2da      	uxtb	r2, r3
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	705a      	strb	r2, [r3, #1]
  datastatus->TempDataAvailable = (uint8_t)((tmp & LPS22HB_TDA_MASK) >> LPS22HB_PDA_BIT);
 800505c:	7bfb      	ldrb	r3, [r7, #15]
 800505e:	f003 0302 	and.w	r3, r3, #2
 8005062:	b2da      	uxtb	r2, r3
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	701a      	strb	r2, [r3, #0]
  datastatus->TempDataOverrun = (uint8_t)((tmp & LPS22HB_TOR_MASK) >> LPS22HB_TOR_BIT);
 8005068:	7bfb      	ldrb	r3, [r7, #15]
 800506a:	115b      	asrs	r3, r3, #5
 800506c:	b2db      	uxtb	r3, r3
 800506e:	f003 0301 	and.w	r3, r3, #1
 8005072:	b2da      	uxtb	r2, r3
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	709a      	strb	r2, [r3, #2]
  datastatus->PressDataOverrun = (uint8_t)((tmp & LPS22HB_POR_MASK) >> LPS22HB_POR_BIT);
 8005078:	7bfb      	ldrb	r3, [r7, #15]
 800507a:	111b      	asrs	r3, r3, #4
 800507c:	b2db      	uxtb	r3, r3
 800507e:	f003 0301 	and.w	r3, r3, #1
 8005082:	b2da      	uxtb	r2, r3
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	70da      	strb	r2, [r3, #3]

  return LPS22HB_OK;
 8005088:	2300      	movs	r3, #0
}
 800508a:	4618      	mov	r0, r3
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}

08005092 <LPS22HB_Get_RawPressure>:
* @param  *handle Device handle.
* @param  The buffer to empty with the pressure raw value
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawPressure(void *handle, int32_t *raw_press)
{
 8005092:	b580      	push	{r7, lr}
 8005094:	b084      	sub	sp, #16
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
 800509a:	6039      	str	r1, [r7, #0]
  uint8_t buffer[3];
  uint32_t tmp = 0;
 800509c:	2300      	movs	r3, #0
 800509e:	60fb      	str	r3, [r7, #12]
  uint8_t i;

  if(LPS22HB_ReadReg(handle, LPS22HB_PRESS_OUT_XL_REG, 3, buffer))
 80050a0:	f107 0308 	add.w	r3, r7, #8
 80050a4:	2203      	movs	r2, #3
 80050a6:	2128      	movs	r1, #40	; 0x28
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f7ff fd9d 	bl	8004be8 <LPS22HB_ReadReg>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d001      	beq.n	80050b8 <LPS22HB_Get_RawPressure+0x26>
    return LPS22HB_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e023      	b.n	8005100 <LPS22HB_Get_RawPressure+0x6e>

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 80050b8:	2300      	movs	r3, #0
 80050ba:	72fb      	strb	r3, [r7, #11]
 80050bc:	e010      	b.n	80050e0 <LPS22HB_Get_RawPressure+0x4e>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 80050be:	7afb      	ldrb	r3, [r7, #11]
 80050c0:	f107 0210 	add.w	r2, r7, #16
 80050c4:	4413      	add	r3, r2
 80050c6:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80050ca:	461a      	mov	r2, r3
 80050cc:	7afb      	ldrb	r3, [r7, #11]
 80050ce:	00db      	lsls	r3, r3, #3
 80050d0:	fa02 f303 	lsl.w	r3, r2, r3
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60fb      	str	r3, [r7, #12]
  for(i = 0; i < 3; i++)
 80050da:	7afb      	ldrb	r3, [r7, #11]
 80050dc:	3301      	adds	r3, #1
 80050de:	72fb      	strb	r3, [r7, #11]
 80050e0:	7afb      	ldrb	r3, [r7, #11]
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d9eb      	bls.n	80050be <LPS22HB_Get_RawPressure+0x2c>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d003      	beq.n	80050f8 <LPS22HB_Get_RawPressure+0x66>
    tmp |= 0xFF000000;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80050f6:	60fb      	str	r3, [r7, #12]

  *raw_press = ((int32_t)tmp);
 80050f8:	68fa      	ldr	r2, [r7, #12]
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3710      	adds	r7, #16
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}

08005108 <LPS22HB_Get_Pressure>:
* @param  *handle Device handle.
* @param      The buffer to empty with the pressure value that must be divided by 100 to get the value in hPA
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Pressure(void *handle, int32_t* Pout)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
  int32_t raw_press;

  if(LPS22HB_Get_RawPressure(handle, &raw_press))
 8005112:	f107 030c 	add.w	r3, r7, #12
 8005116:	4619      	mov	r1, r3
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f7ff ffba 	bl	8005092 <LPS22HB_Get_RawPressure>
 800511e:	4603      	mov	r3, r0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d001      	beq.n	8005128 <LPS22HB_Get_Pressure+0x20>
    return LPS22HB_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e00c      	b.n	8005142 <LPS22HB_Get_Pressure+0x3a>

  *Pout = (raw_press * 100) / 4096;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2264      	movs	r2, #100	; 0x64
 800512c:	fb02 f303 	mul.w	r3, r2, r3
 8005130:	2b00      	cmp	r3, #0
 8005132:	da01      	bge.n	8005138 <LPS22HB_Get_Pressure+0x30>
 8005134:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005138:	131b      	asrs	r3, r3, #12
 800513a:	461a      	mov	r2, r3
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3710      	adds	r7, #16
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}

0800514a <LPS22HB_Get_RawTemperature>:
* @param  *handle Device handle.
* @param     Buffer to empty with the temperature raw tmp.
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawTemperature(void *handle, int16_t* raw_data)
{
 800514a:	b580      	push	{r7, lr}
 800514c:	b084      	sub	sp, #16
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
 8005152:	6039      	str	r1, [r7, #0]
  uint8_t buffer[2];
  uint16_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_TEMP_OUT_L_REG, 2, buffer))
 8005154:	f107 030c 	add.w	r3, r7, #12
 8005158:	2202      	movs	r2, #2
 800515a:	212b      	movs	r1, #43	; 0x2b
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f7ff fd43 	bl	8004be8 <LPS22HB_ReadReg>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d001      	beq.n	800516c <LPS22HB_Get_RawTemperature+0x22>
    return LPS22HB_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e00c      	b.n	8005186 <LPS22HB_Get_RawTemperature+0x3c>

  /* Build the raw tmp */
  tmp = (((uint16_t)buffer[1]) << 8) + (uint16_t)buffer[0];
 800516c:	7b7b      	ldrb	r3, [r7, #13]
 800516e:	b29b      	uxth	r3, r3
 8005170:	021b      	lsls	r3, r3, #8
 8005172:	b29a      	uxth	r2, r3
 8005174:	7b3b      	ldrb	r3, [r7, #12]
 8005176:	b29b      	uxth	r3, r3
 8005178:	4413      	add	r3, r2
 800517a:	81fb      	strh	r3, [r7, #14]

  *raw_data = ((int16_t)tmp);
 800517c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3710      	adds	r7, #16
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
	...

08005190 <LPS22HB_Get_Temperature>:
* @param  *handle Device handle.
* @param Buffer to empty with the temperature value that must be divided by 10 to get the value in C
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Temperature(void *handle, int16_t* Tout)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  int16_t raw_data;

  if(LPS22HB_Get_RawTemperature(handle, &raw_data))
 800519a:	f107 030e 	add.w	r3, r7, #14
 800519e:	4619      	mov	r1, r3
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f7ff ffd2 	bl	800514a <LPS22HB_Get_RawTemperature>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d001      	beq.n	80051b0 <LPS22HB_Get_Temperature+0x20>
    return LPS22HB_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e00b      	b.n	80051c8 <LPS22HB_Get_Temperature+0x38>

  *Tout = (raw_data * 10) / 100;
 80051b0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80051b4:	4a06      	ldr	r2, [pc, #24]	; (80051d0 <LPS22HB_Get_Temperature+0x40>)
 80051b6:	fb82 1203 	smull	r1, r2, r2, r3
 80051ba:	1092      	asrs	r2, r2, #2
 80051bc:	17db      	asrs	r3, r3, #31
 80051be:	1ad3      	subs	r3, r2, r3
 80051c0:	b21a      	sxth	r2, r3
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 80051c6:	2300      	movs	r3, #0
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3710      	adds	r7, #16
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	66666667 	.word	0x66666667

080051d4 <LPS22HB_P_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Init( DrvContextTypeDef *handle )
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b084      	sub	sp, #16
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isTempInitialized == 0)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	785b      	ldrb	r3, [r3, #1]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d108      	bne.n	8005200 <LPS22HB_P_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 80051ee:	68f9      	ldr	r1, [r7, #12]
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f000 fab1 	bl	8005758 <LPS22HB_Initialize>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d101      	bne.n	8005200 <LPS22HB_P_Init+0x2c>
    {
      return COMPONENT_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e006      	b.n	800520e <LPS22HB_P_Init+0x3a>
    }
  }

  comboData->isPressInitialized = 1;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2201      	movs	r2, #1
 8005204:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2201      	movs	r2, #1
 800520a:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800520c:	2300      	movs	r3, #0
}
 800520e:	4618      	mov	r0, r3
 8005210:	3710      	adds	r7, #16
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}

08005216 <LPS22HB_P_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_DeInit( DrvContextTypeDef *handle )
{
 8005216:	b580      	push	{r7, lr}
 8005218:	b084      	sub	sp, #16
 800521a:	af00      	add	r7, sp, #0
 800521c:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isTempInitialized == 0)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	785b      	ldrb	r3, [r3, #1]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d107      	bne.n	8005240 <LPS22HB_P_DeInit+0x2a>
  {
    if(LPS22HB_P_Sensor_Disable(handle) == COMPONENT_ERROR)
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	f000 f838 	bl	80052a6 <LPS22HB_P_Sensor_Disable>
 8005236:	4603      	mov	r3, r0
 8005238:	2b01      	cmp	r3, #1
 800523a:	d101      	bne.n	8005240 <LPS22HB_P_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e006      	b.n	800524e <LPS22HB_P_DeInit+0x38>
    }
  }

  comboData->isPressInitialized = 0;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2200      	movs	r2, #0
 8005244:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800524c:	2300      	movs	r3, #0
}
 800524e:	4618      	mov	r0, r3
 8005250:	3710      	adds	r7, #16
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}

08005256 <LPS22HB_P_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Enable( DrvContextTypeDef *handle )
{
 8005256:	b580      	push	{r7, lr}
 8005258:	b084      	sub	sp, #16
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	799b      	ldrb	r3, [r3, #6]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d101      	bne.n	8005274 <LPS22HB_P_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 8005270:	2300      	movs	r3, #0
 8005272:	e014      	b.n	800529e <LPS22HB_P_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	edd3 7a01 	vldr	s15, [r3, #4]
 800527a:	68f9      	ldr	r1, [r7, #12]
 800527c:	eeb0 0a67 	vmov.f32	s0, s15
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f000 fc19 	bl	8005ab8 <LPS22HB_Set_ODR_Value_When_Enabled>
 8005286:	4603      	mov	r3, r0
 8005288:	2b01      	cmp	r3, #1
 800528a:	d101      	bne.n	8005290 <LPS22HB_P_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e006      	b.n	800529e <LPS22HB_P_Sensor_Enable+0x48>
  }

  comboData->isPressEnabled = 1;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2201      	movs	r2, #1
 8005294:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 1;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2201      	movs	r2, #1
 800529a:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3710      	adds	r7, #16
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}

080052a6 <LPS22HB_P_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Disable( DrvContextTypeDef *handle )
{
 80052a6:	b580      	push	{r7, lr}
 80052a8:	b084      	sub	sp, #16
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	799b      	ldrb	r3, [r3, #6]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d101      	bne.n	80052c4 <LPS22HB_P_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 80052c0:	2300      	movs	r3, #0
 80052c2:	e013      	b.n	80052ec <LPS22HB_P_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isTempEnabled == 0)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	78db      	ldrb	r3, [r3, #3]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d108      	bne.n	80052de <LPS22HB_P_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 80052cc:	2100      	movs	r1, #0
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f7ff fd22 	bl	8004d18 <LPS22HB_Set_Odr>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d101      	bne.n	80052de <LPS22HB_P_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e006      	b.n	80052ec <LPS22HB_P_Sensor_Disable+0x46>
    }
  }

  comboData->isPressEnabled = 0;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2200      	movs	r2, #0
 80052e2:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 0;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80052ea:	2300      	movs	r3, #0
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3710      	adds	r7, #16
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <LPS22HB_P_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b082      	sub	sp, #8
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 80052fe:	6839      	ldr	r1, [r7, #0]
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f000 fa89 	bl	8005818 <LPS22HB_Get_WhoAmI>
 8005306:	4603      	mov	r3, r0
}
 8005308:	4618      	mov	r0, r3
 800530a:	3708      	adds	r7, #8
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}

08005310 <LPS22HB_P_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b082      	sub	sp, #8
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f000 fa90 	bl	800583e <LPS22HB_Check_WhoAmI>
 800531e:	4603      	mov	r3, r0
}
 8005320:	4618      	mov	r0, r3
 8005322:	3708      	adds	r7, #8
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <LPS22HB_P_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
 8005330:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Press( handle, pressure );
 8005332:	6839      	ldr	r1, [r7, #0]
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 fa9f 	bl	8005878 <LPS22HB_Get_Press>
 800533a:	4603      	mov	r3, r0
}
 800533c:	4618      	mov	r0, r3
 800533e:	3708      	adds	r7, #8
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <LPS22HB_P_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 800534e:	6839      	ldr	r1, [r7, #0]
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f000 fadb 	bl	800590c <LPS22HB_Get_ODR>
 8005356:	4603      	mov	r3, r0
}
 8005358:	4618      	mov	r0, r3
 800535a:	3708      	adds	r7, #8
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}

08005360 <LPS22HB_P_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	460b      	mov	r3, r1
 800536a:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	799b      	ldrb	r3, [r3, #6]
 800537a:	2b01      	cmp	r3, #1
 800537c:	d10a      	bne.n	8005394 <LPS22HB_P_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 800537e:	78fb      	ldrb	r3, [r7, #3]
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	4619      	mov	r1, r3
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 fb15 	bl	80059b4 <LPS22HB_Set_ODR_When_Enabled>
 800538a:	4603      	mov	r3, r0
 800538c:	2b01      	cmp	r3, #1
 800538e:	d10c      	bne.n	80053aa <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e00b      	b.n	80053ac <LPS22HB_P_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8005394:	78fb      	ldrb	r3, [r7, #3]
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4619      	mov	r1, r3
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 fb4e 	bl	8005a3c <LPS22HB_Set_ODR_When_Disabled>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d101      	bne.n	80053aa <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e000      	b.n	80053ac <LPS22HB_P_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 80053aa:	2300      	movs	r3, #0
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3710      	adds	r7, #16
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <LPS22HB_P_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	799b      	ldrb	r3, [r3, #6]
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d10a      	bne.n	80053e8 <LPS22HB_P_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 80053d2:	68f9      	ldr	r1, [r7, #12]
 80053d4:	ed97 0a00 	vldr	s0, [r7]
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 fb6d 	bl	8005ab8 <LPS22HB_Set_ODR_Value_When_Enabled>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d10c      	bne.n	80053fe <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e00b      	b.n	8005400 <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 80053e8:	68f9      	ldr	r1, [r7, #12]
 80053ea:	ed97 0a00 	vldr	s0, [r7]
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f000 fbb4 	bl	8005b5c <LPS22HB_Set_ODR_Value_When_Disabled>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d101      	bne.n	80053fe <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e000      	b.n	8005400 <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 80053fe:	2300      	movs	r3, #0
}
 8005400:	4618      	mov	r0, r3
 8005402:	3710      	adds	r7, #16
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}

08005408 <LPS22HB_P_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	460b      	mov	r3, r1
 8005412:	607a      	str	r2, [r7, #4]
 8005414:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8005416:	7afb      	ldrb	r3, [r7, #11]
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	4619      	mov	r1, r3
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f000 fbe5 	bl	8005bec <LPS22HB_Read_Reg>
 8005422:	4603      	mov	r3, r0
 8005424:	2b01      	cmp	r3, #1
 8005426:	d101      	bne.n	800542c <LPS22HB_P_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e000      	b.n	800542e <LPS22HB_P_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800542c:	2300      	movs	r3, #0
}
 800542e:	4618      	mov	r0, r3
 8005430:	3710      	adds	r7, #16
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}

08005436 <LPS22HB_P_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8005436:	b580      	push	{r7, lr}
 8005438:	b082      	sub	sp, #8
 800543a:	af00      	add	r7, sp, #0
 800543c:	6078      	str	r0, [r7, #4]
 800543e:	460b      	mov	r3, r1
 8005440:	70fb      	strb	r3, [r7, #3]
 8005442:	4613      	mov	r3, r2
 8005444:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8005446:	78ba      	ldrb	r2, [r7, #2]
 8005448:	78fb      	ldrb	r3, [r7, #3]
 800544a:	4619      	mov	r1, r3
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f000 fbe4 	bl	8005c1a <LPS22HB_Write_Reg>
 8005452:	4603      	mov	r3, r0
 8005454:	2b01      	cmp	r3, #1
 8005456:	d101      	bne.n	800545c <LPS22HB_P_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e000      	b.n	800545e <LPS22HB_P_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800545c:	2300      	movs	r3, #0
}
 800545e:	4618      	mov	r0, r3
 8005460:	3708      	adds	r7, #8
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}

08005466 <LPS22HB_P_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8005466:	b580      	push	{r7, lr}
 8005468:	b084      	sub	sp, #16
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
 800546e:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 8005470:	f107 030c 	add.w	r3, r7, #12
 8005474:	4619      	mov	r1, r3
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f7ff fdd9 	bl	800502e <LPS22HB_Get_DataStatus>
 800547c:	4603      	mov	r3, r0
 800547e:	2b01      	cmp	r3, #1
 8005480:	d101      	bne.n	8005486 <LPS22HB_P_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e003      	b.n	800548e <LPS22HB_P_Get_DRDY_Status+0x28>
  }

  *status = status_raw.PressDataAvailable;
 8005486:	7b7a      	ldrb	r2, [r7, #13]
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 800548c:	2300      	movs	r3, #0
}
 800548e:	4618      	mov	r0, r3
 8005490:	3710      	adds	r7, #16
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}

08005496 <LPS22HB_T_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Init( DrvContextTypeDef *handle )
{
 8005496:	b580      	push	{r7, lr}
 8005498:	b084      	sub	sp, #16
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isPressInitialized == 0)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	781b      	ldrb	r3, [r3, #0]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d108      	bne.n	80054c2 <LPS22HB_T_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 80054b0:	68f9      	ldr	r1, [r7, #12]
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f950 	bl	8005758 <LPS22HB_Initialize>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d101      	bne.n	80054c2 <LPS22HB_T_Init+0x2c>
    {
      return COMPONENT_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e006      	b.n	80054d0 <LPS22HB_T_Init+0x3a>
    }
  }

  comboData->isTempInitialized = 1;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2201      	movs	r2, #1
 80054c6:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 80054ce:	2300      	movs	r3, #0
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3710      	adds	r7, #16
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <LPS22HB_T_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_DeInit( DrvContextTypeDef *handle )
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isPressInitialized == 0)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	781b      	ldrb	r3, [r3, #0]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d107      	bne.n	8005502 <LPS22HB_T_DeInit+0x2a>
  {
    if(LPS22HB_T_Sensor_Disable(handle) == COMPONENT_ERROR)
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 f838 	bl	8005568 <LPS22HB_T_Sensor_Disable>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d101      	bne.n	8005502 <LPS22HB_T_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e006      	b.n	8005510 <LPS22HB_T_DeInit+0x38>
    }
  }

  comboData->isTempInitialized = 0;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800550e:	2300      	movs	r3, #0
}
 8005510:	4618      	mov	r0, r3
 8005512:	3710      	adds	r7, #16
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}

08005518 <LPS22HB_T_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Enable( DrvContextTypeDef *handle )
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b084      	sub	sp, #16
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	799b      	ldrb	r3, [r3, #6]
 800552e:	2b01      	cmp	r3, #1
 8005530:	d101      	bne.n	8005536 <LPS22HB_T_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 8005532:	2300      	movs	r3, #0
 8005534:	e014      	b.n	8005560 <LPS22HB_T_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	edd3 7a01 	vldr	s15, [r3, #4]
 800553c:	68f9      	ldr	r1, [r7, #12]
 800553e:	eeb0 0a67 	vmov.f32	s0, s15
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 fab8 	bl	8005ab8 <LPS22HB_Set_ODR_Value_When_Enabled>
 8005548:	4603      	mov	r3, r0
 800554a:	2b01      	cmp	r3, #1
 800554c:	d101      	bne.n	8005552 <LPS22HB_T_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e006      	b.n	8005560 <LPS22HB_T_Sensor_Enable+0x48>
  }

  comboData->isTempEnabled = 1;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2201      	movs	r2, #1
 8005556:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 1;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800555e:	2300      	movs	r3, #0
}
 8005560:	4618      	mov	r0, r3
 8005562:	3710      	adds	r7, #16
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}

08005568 <LPS22HB_T_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Disable( DrvContextTypeDef *handle )
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	799b      	ldrb	r3, [r3, #6]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d101      	bne.n	8005586 <LPS22HB_T_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 8005582:	2300      	movs	r3, #0
 8005584:	e013      	b.n	80055ae <LPS22HB_T_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB pressure sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isPressEnabled == 0)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	789b      	ldrb	r3, [r3, #2]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d108      	bne.n	80055a0 <LPS22HB_T_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 800558e:	2100      	movs	r1, #0
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f7ff fbc1 	bl	8004d18 <LPS22HB_Set_Odr>
 8005596:	4603      	mov	r3, r0
 8005598:	2b01      	cmp	r3, #1
 800559a:	d101      	bne.n	80055a0 <LPS22HB_T_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e006      	b.n	80055ae <LPS22HB_T_Sensor_Disable+0x46>
    }
  }

  comboData->isTempEnabled = 0;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 0;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80055ac:	2300      	movs	r3, #0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3710      	adds	r7, #16
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}

080055b6 <LPS22HB_T_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b082      	sub	sp, #8
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
 80055be:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 80055c0:	6839      	ldr	r1, [r7, #0]
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f000 f928 	bl	8005818 <LPS22HB_Get_WhoAmI>
 80055c8:	4603      	mov	r3, r0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3708      	adds	r7, #8
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}

080055d2 <LPS22HB_T_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Check_WhoAmI( DrvContextTypeDef *handle )
{
 80055d2:	b580      	push	{r7, lr}
 80055d4:	b082      	sub	sp, #8
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 f92f 	bl	800583e <LPS22HB_Check_WhoAmI>
 80055e0:	4603      	mov	r3, r0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3708      	adds	r7, #8
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}

080055ea <LPS22HB_T_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 80055ea:	b580      	push	{r7, lr}
 80055ec:	b082      	sub	sp, #8
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
 80055f2:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Temp( handle, temperature );
 80055f4:	6839      	ldr	r1, [r7, #0]
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f000 f964 	bl	80058c4 <LPS22HB_Get_Temp>
 80055fc:	4603      	mov	r3, r0
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3708      	adds	r7, #8
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}

08005606 <LPS22HB_T_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8005606:	b580      	push	{r7, lr}
 8005608:	b082      	sub	sp, #8
 800560a:	af00      	add	r7, sp, #0
 800560c:	6078      	str	r0, [r7, #4]
 800560e:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 8005610:	6839      	ldr	r1, [r7, #0]
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 f97a 	bl	800590c <LPS22HB_Get_ODR>
 8005618:	4603      	mov	r3, r0
}
 800561a:	4618      	mov	r0, r3
 800561c:	3708      	adds	r7, #8
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}

08005622 <LPS22HB_T_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8005622:	b580      	push	{r7, lr}
 8005624:	b084      	sub	sp, #16
 8005626:	af00      	add	r7, sp, #0
 8005628:	6078      	str	r0, [r7, #4]
 800562a:	460b      	mov	r3, r1
 800562c:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	799b      	ldrb	r3, [r3, #6]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d10a      	bne.n	8005656 <LPS22HB_T_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8005640:	78fb      	ldrb	r3, [r7, #3]
 8005642:	68fa      	ldr	r2, [r7, #12]
 8005644:	4619      	mov	r1, r3
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f000 f9b4 	bl	80059b4 <LPS22HB_Set_ODR_When_Enabled>
 800564c:	4603      	mov	r3, r0
 800564e:	2b01      	cmp	r3, #1
 8005650:	d10c      	bne.n	800566c <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e00b      	b.n	800566e <LPS22HB_T_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8005656:	78fb      	ldrb	r3, [r7, #3]
 8005658:	68fa      	ldr	r2, [r7, #12]
 800565a:	4619      	mov	r1, r3
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f000 f9ed 	bl	8005a3c <LPS22HB_Set_ODR_When_Disabled>
 8005662:	4603      	mov	r3, r0
 8005664:	2b01      	cmp	r3, #1
 8005666:	d101      	bne.n	800566c <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	e000      	b.n	800566e <LPS22HB_T_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 800566c:	2300      	movs	r3, #0
}
 800566e:	4618      	mov	r0, r3
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}

08005676 <LPS22HB_T_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8005676:	b580      	push	{r7, lr}
 8005678:	b084      	sub	sp, #16
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
 800567e:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	799b      	ldrb	r3, [r3, #6]
 8005690:	2b01      	cmp	r3, #1
 8005692:	d10a      	bne.n	80056aa <LPS22HB_T_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8005694:	68f9      	ldr	r1, [r7, #12]
 8005696:	ed97 0a00 	vldr	s0, [r7]
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 fa0c 	bl	8005ab8 <LPS22HB_Set_ODR_Value_When_Enabled>
 80056a0:	4603      	mov	r3, r0
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d10c      	bne.n	80056c0 <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e00b      	b.n	80056c2 <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 80056aa:	68f9      	ldr	r1, [r7, #12]
 80056ac:	ed97 0a00 	vldr	s0, [r7]
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 fa53 	bl	8005b5c <LPS22HB_Set_ODR_Value_When_Disabled>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d101      	bne.n	80056c0 <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e000      	b.n	80056c2 <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3710      	adds	r7, #16
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}

080056ca <LPS22HB_T_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80056ca:	b580      	push	{r7, lr}
 80056cc:	b084      	sub	sp, #16
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	60f8      	str	r0, [r7, #12]
 80056d2:	460b      	mov	r3, r1
 80056d4:	607a      	str	r2, [r7, #4]
 80056d6:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 80056d8:	7afb      	ldrb	r3, [r7, #11]
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	4619      	mov	r1, r3
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f000 fa84 	bl	8005bec <LPS22HB_Read_Reg>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d101      	bne.n	80056ee <LPS22HB_T_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e000      	b.n	80056f0 <LPS22HB_T_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 80056ee:	2300      	movs	r3, #0
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3710      	adds	r7, #16
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}

080056f8 <LPS22HB_T_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b082      	sub	sp, #8
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	460b      	mov	r3, r1
 8005702:	70fb      	strb	r3, [r7, #3]
 8005704:	4613      	mov	r3, r2
 8005706:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8005708:	78ba      	ldrb	r2, [r7, #2]
 800570a:	78fb      	ldrb	r3, [r7, #3]
 800570c:	4619      	mov	r1, r3
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 fa83 	bl	8005c1a <LPS22HB_Write_Reg>
 8005714:	4603      	mov	r3, r0
 8005716:	2b01      	cmp	r3, #1
 8005718:	d101      	bne.n	800571e <LPS22HB_T_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e000      	b.n	8005720 <LPS22HB_T_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800571e:	2300      	movs	r3, #0
}
 8005720:	4618      	mov	r0, r3
 8005722:	3708      	adds	r7, #8
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <LPS22HB_T_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 8005732:	f107 030c 	add.w	r3, r7, #12
 8005736:	4619      	mov	r1, r3
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f7ff fc78 	bl	800502e <LPS22HB_Get_DataStatus>
 800573e:	4603      	mov	r3, r0
 8005740:	2b01      	cmp	r3, #1
 8005742:	d101      	bne.n	8005748 <LPS22HB_T_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	e003      	b.n	8005750 <LPS22HB_T_Get_DRDY_Status+0x28>
  }

  *status = status_raw.TempDataAvailable;
 8005748:	7b3a      	ldrb	r2, [r7, #12]
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 800574e:	2300      	movs	r3, #0
}
 8005750:	4618      	mov	r0, r3
 8005752:	3710      	adds	r7, #16
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <LPS22HB_Initialize>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Initialize( DrvContextTypeDef *handle, LPS22HB_Combo_Data_t *combo )
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b082      	sub	sp, #8
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
  if( LPS22HB_Set_SpiInterface((void *)handle, LPS22HB_SPI_3_WIRE) == LPS22HB_ERROR )
 8005762:	2101      	movs	r1, #1
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f7ff fbab 	bl	8004ec0 <LPS22HB_Set_SpiInterface>
 800576a:	4603      	mov	r3, r0
 800576c:	2b01      	cmp	r3, #1
 800576e:	d101      	bne.n	8005774 <LPS22HB_Initialize+0x1c>
  {
    return COMPONENT_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e04a      	b.n	800580a <LPS22HB_Initialize+0xb2>
  }

  if ( LPS22HB_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f000 f862 	bl	800583e <LPS22HB_Check_WhoAmI>
 800577a:	4603      	mov	r3, r0
 800577c:	2b01      	cmp	r3, #1
 800577e:	d101      	bne.n	8005784 <LPS22HB_Initialize+0x2c>
  {
    return COMPONENT_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e042      	b.n	800580a <LPS22HB_Initialize+0xb2>
  }

  combo->Last_ODR = 25.0f;
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	4a23      	ldr	r2, [pc, #140]	; (8005814 <LPS22HB_Initialize+0xbc>)
 8005788:	605a      	str	r2, [r3, #4]

  /* Set Power mode */
  if ( LPS22HB_Set_PowerMode( (void *)handle, LPS22HB_LowPower) == LPS22HB_ERROR )
 800578a:	2101      	movs	r1, #1
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f7ff fa96 	bl	8004cbe <LPS22HB_Set_PowerMode>
 8005792:	4603      	mov	r3, r0
 8005794:	2b01      	cmp	r3, #1
 8005796:	d101      	bne.n	800579c <LPS22HB_Initialize+0x44>
  {
    return COMPONENT_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e036      	b.n	800580a <LPS22HB_Initialize+0xb2>
  }

  /* Power down the device */
  if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 800579c:	2100      	movs	r1, #0
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f7ff faba 	bl	8004d18 <LPS22HB_Set_Odr>
 80057a4:	4603      	mov	r3, r0
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d101      	bne.n	80057ae <LPS22HB_Initialize+0x56>
  {
    return COMPONENT_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e02d      	b.n	800580a <LPS22HB_Initialize+0xb2>
  }

  /* Disable low-pass filter on LPS22HB pressure data */
  if( LPS22HB_Set_LowPassFilter( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 80057ae:	2100      	movs	r1, #0
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f7ff fafa 	bl	8004daa <LPS22HB_Set_LowPassFilter>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d101      	bne.n	80057c0 <LPS22HB_Initialize+0x68>
  {
    return COMPONENT_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	e024      	b.n	800580a <LPS22HB_Initialize+0xb2>
  }

  /* Set low-pass filter cutoff configuration*/
  if( LPS22HB_Set_LowPassFilterCutoff( (void *)handle, LPS22HB_ODR_9) == LPS22HB_ERROR )
 80057c0:	2100      	movs	r1, #0
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f7ff fb22 	bl	8004e0c <LPS22HB_Set_LowPassFilterCutoff>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d101      	bne.n	80057d2 <LPS22HB_Initialize+0x7a>
  {
    return COMPONENT_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	e01b      	b.n	800580a <LPS22HB_Initialize+0xb2>
  }

  /* Set block data update mode */
  if ( LPS22HB_Set_Bdu( (void *)handle, LPS22HB_BDU_NO_UPDATE ) == LPS22HB_ERROR )
 80057d2:	2102      	movs	r1, #2
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f7ff fb46 	bl	8004e66 <LPS22HB_Set_Bdu>
 80057da:	4603      	mov	r3, r0
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d101      	bne.n	80057e4 <LPS22HB_Initialize+0x8c>
  {
    return COMPONENT_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	e012      	b.n	800580a <LPS22HB_Initialize+0xb2>
  }

  /* Disable automatic increment for multi-byte read/write */
  if( LPS22HB_Set_AutomaticIncrementRegAddress( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 80057e4:	2100      	movs	r1, #0
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f7ff fbbd 	bl	8004f66 <LPS22HB_Set_AutomaticIncrementRegAddress>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d101      	bne.n	80057f6 <LPS22HB_Initialize+0x9e>
  {
    return COMPONENT_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e009      	b.n	800580a <LPS22HB_Initialize+0xb2>
  }
  
  if( LPS22HB_Set_SpiInterface((void *)handle, LPS22HB_SPI_3_WIRE) == LPS22HB_ERROR )
 80057f6:	2101      	movs	r1, #1
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f7ff fb61 	bl	8004ec0 <LPS22HB_Set_SpiInterface>
 80057fe:	4603      	mov	r3, r0
 8005800:	2b01      	cmp	r3, #1
 8005802:	d101      	bne.n	8005808 <LPS22HB_Initialize+0xb0>
  {
    return COMPONENT_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e000      	b.n	800580a <LPS22HB_Initialize+0xb2>
  }

  return COMPONENT_OK;
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	3708      	adds	r7, #8
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop
 8005814:	41c80000 	.word	0x41c80000

08005818 <LPS22HB_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LPS22HB_Get_DeviceID( (void *)handle, who_am_i ) == LPS22HB_ERROR )
 8005822:	6839      	ldr	r1, [r7, #0]
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f7ff fa35 	bl	8004c94 <LPS22HB_Get_DeviceID>
 800582a:	4603      	mov	r3, r0
 800582c:	2b01      	cmp	r3, #1
 800582e:	d101      	bne.n	8005834 <LPS22HB_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	e000      	b.n	8005836 <LPS22HB_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8005834:	2300      	movs	r3, #0
}
 8005836:	4618      	mov	r0, r3
 8005838:	3708      	adds	r7, #8
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}

0800583e <LPS22HB_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800583e:	b580      	push	{r7, lr}
 8005840:	b084      	sub	sp, #16
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8005846:	2300      	movs	r3, #0
 8005848:	73fb      	strb	r3, [r7, #15]

  if ( LPS22HB_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 800584a:	f107 030f 	add.w	r3, r7, #15
 800584e:	4619      	mov	r1, r3
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	f7ff ffe1 	bl	8005818 <LPS22HB_Get_WhoAmI>
 8005856:	4603      	mov	r3, r0
 8005858:	2b01      	cmp	r3, #1
 800585a:	d101      	bne.n	8005860 <LPS22HB_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e007      	b.n	8005870 <LPS22HB_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	781a      	ldrb	r2, [r3, #0]
 8005864:	7bfb      	ldrb	r3, [r7, #15]
 8005866:	429a      	cmp	r2, r3
 8005868:	d001      	beq.n	800586e <LPS22HB_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e000      	b.n	8005870 <LPS22HB_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 800586e:	2300      	movs	r3, #0
}
 8005870:	4618      	mov	r0, r3
 8005872:	3710      	adds	r7, #16
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <LPS22HB_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]

  int32_t int32data = 0;
 8005882:	2300      	movs	r3, #0
 8005884:	60fb      	str	r3, [r7, #12]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Pressure( (void *)handle, &int32data ) == LPS22HB_ERROR )
 8005886:	f107 030c 	add.w	r3, r7, #12
 800588a:	4619      	mov	r1, r3
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f7ff fc3b 	bl	8005108 <LPS22HB_Get_Pressure>
 8005892:	4603      	mov	r3, r0
 8005894:	2b01      	cmp	r3, #1
 8005896:	d101      	bne.n	800589c <LPS22HB_Get_Press+0x24>
  {
    return COMPONENT_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e00c      	b.n	80058b6 <LPS22HB_Get_Press+0x3e>
  }

  *pressure = ( float )int32data / 100.0f;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	ee07 3a90 	vmov	s15, r3
 80058a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80058a6:	eddf 6a06 	vldr	s13, [pc, #24]	; 80058c0 <LPS22HB_Get_Press+0x48>
 80058aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 80058b4:	2300      	movs	r3, #0
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3710      	adds	r7, #16
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	42c80000 	.word	0x42c80000

080058c4 <LPS22HB_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]

  int16_t int16data = 0;
 80058ce:	2300      	movs	r3, #0
 80058d0:	81fb      	strh	r3, [r7, #14]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Temperature( (void *)handle, &int16data ) == LPS22HB_ERROR )
 80058d2:	f107 030e 	add.w	r3, r7, #14
 80058d6:	4619      	mov	r1, r3
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f7ff fc59 	bl	8005190 <LPS22HB_Get_Temperature>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d101      	bne.n	80058e8 <LPS22HB_Get_Temp+0x24>
  {
    return COMPONENT_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e00d      	b.n	8005904 <LPS22HB_Get_Temp+0x40>
  }

  *temperature = ( float )int16data / 10.0f;
 80058e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80058ec:	ee07 3a90 	vmov	s15, r3
 80058f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80058f4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80058f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3710      	adds	r7, #16
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}

0800590c <LPS22HB_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]

  LPS22HB_Odr_et odr_low_level;

  if ( LPS22HB_Get_Odr( (void *)handle, &odr_low_level ) == LPS22HB_ERROR )
 8005916:	f107 030f 	add.w	r3, r7, #15
 800591a:	4619      	mov	r1, r3
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f7ff fa28 	bl	8004d72 <LPS22HB_Get_Odr>
 8005922:	4603      	mov	r3, r0
 8005924:	2b01      	cmp	r3, #1
 8005926:	d101      	bne.n	800592c <LPS22HB_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	e035      	b.n	8005998 <LPS22HB_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 800592c:	7bfb      	ldrb	r3, [r7, #15]
 800592e:	2b50      	cmp	r3, #80	; 0x50
 8005930:	d028      	beq.n	8005984 <LPS22HB_Get_ODR+0x78>
 8005932:	2b50      	cmp	r3, #80	; 0x50
 8005934:	dc2a      	bgt.n	800598c <LPS22HB_Get_ODR+0x80>
 8005936:	2b40      	cmp	r3, #64	; 0x40
 8005938:	d020      	beq.n	800597c <LPS22HB_Get_ODR+0x70>
 800593a:	2b40      	cmp	r3, #64	; 0x40
 800593c:	dc26      	bgt.n	800598c <LPS22HB_Get_ODR+0x80>
 800593e:	2b30      	cmp	r3, #48	; 0x30
 8005940:	d018      	beq.n	8005974 <LPS22HB_Get_ODR+0x68>
 8005942:	2b30      	cmp	r3, #48	; 0x30
 8005944:	dc22      	bgt.n	800598c <LPS22HB_Get_ODR+0x80>
 8005946:	2b20      	cmp	r3, #32
 8005948:	d010      	beq.n	800596c <LPS22HB_Get_ODR+0x60>
 800594a:	2b20      	cmp	r3, #32
 800594c:	dc1e      	bgt.n	800598c <LPS22HB_Get_ODR+0x80>
 800594e:	2b00      	cmp	r3, #0
 8005950:	d002      	beq.n	8005958 <LPS22HB_Get_ODR+0x4c>
 8005952:	2b10      	cmp	r3, #16
 8005954:	d005      	beq.n	8005962 <LPS22HB_Get_ODR+0x56>
 8005956:	e019      	b.n	800598c <LPS22HB_Get_ODR+0x80>
  {
    case LPS22HB_ODR_ONE_SHOT:
      *odr = 0.0f;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	f04f 0200 	mov.w	r2, #0
 800595e:	601a      	str	r2, [r3, #0]
      break;
 8005960:	e019      	b.n	8005996 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_1HZ:
      *odr = 1.0f;
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8005968:	601a      	str	r2, [r3, #0]
      break;
 800596a:	e014      	b.n	8005996 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_10HZ:
      *odr = 10.0f;
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	4a0c      	ldr	r2, [pc, #48]	; (80059a0 <LPS22HB_Get_ODR+0x94>)
 8005970:	601a      	str	r2, [r3, #0]
      break;
 8005972:	e010      	b.n	8005996 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_25HZ:
      *odr = 25.0f;
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	4a0b      	ldr	r2, [pc, #44]	; (80059a4 <LPS22HB_Get_ODR+0x98>)
 8005978:	601a      	str	r2, [r3, #0]
      break;
 800597a:	e00c      	b.n	8005996 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_50HZ:
      *odr = 50.0f;
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	4a0a      	ldr	r2, [pc, #40]	; (80059a8 <LPS22HB_Get_ODR+0x9c>)
 8005980:	601a      	str	r2, [r3, #0]
      break;
 8005982:	e008      	b.n	8005996 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_75HZ:
      *odr = 75.0f;
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	4a09      	ldr	r2, [pc, #36]	; (80059ac <LPS22HB_Get_ODR+0xa0>)
 8005988:	601a      	str	r2, [r3, #0]
      break;
 800598a:	e004      	b.n	8005996 <LPS22HB_Get_ODR+0x8a>
    default:
      *odr = -1.0f;
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	4a08      	ldr	r2, [pc, #32]	; (80059b0 <LPS22HB_Get_ODR+0xa4>)
 8005990:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e000      	b.n	8005998 <LPS22HB_Get_ODR+0x8c>
  }

  return COMPONENT_OK;
 8005996:	2300      	movs	r3, #0
}
 8005998:	4618      	mov	r0, r3
 800599a:	3710      	adds	r7, #16
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	41200000 	.word	0x41200000
 80059a4:	41c80000 	.word	0x41c80000
 80059a8:	42480000 	.word	0x42480000
 80059ac:	42960000 	.word	0x42960000
 80059b0:	bf800000 	.word	0xbf800000

080059b4 <LPS22HB_Set_ODR_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b086      	sub	sp, #24
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	460b      	mov	r3, r1
 80059be:	607a      	str	r2, [r7, #4]
 80059c0:	72fb      	strb	r3, [r7, #11]

  LPS22HB_Odr_et new_odr;

  switch( odr )
 80059c2:	7afb      	ldrb	r3, [r7, #11]
 80059c4:	2b04      	cmp	r3, #4
 80059c6:	d81c      	bhi.n	8005a02 <LPS22HB_Set_ODR_When_Enabled+0x4e>
 80059c8:	a201      	add	r2, pc, #4	; (adr r2, 80059d0 <LPS22HB_Set_ODR_When_Enabled+0x1c>)
 80059ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ce:	bf00      	nop
 80059d0:	080059e5 	.word	0x080059e5
 80059d4:	080059eb 	.word	0x080059eb
 80059d8:	080059f1 	.word	0x080059f1
 80059dc:	080059f7 	.word	0x080059f7
 80059e0:	080059fd 	.word	0x080059fd
  {
    case ODR_LOW:
      new_odr = LPS22HB_ODR_1HZ;
 80059e4:	2310      	movs	r3, #16
 80059e6:	75fb      	strb	r3, [r7, #23]
      break;
 80059e8:	e00d      	b.n	8005a06 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_LOW:
      new_odr = LPS22HB_ODR_10HZ;
 80059ea:	2320      	movs	r3, #32
 80059ec:	75fb      	strb	r3, [r7, #23]
      break;
 80059ee:	e00a      	b.n	8005a06 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID:
      new_odr = LPS22HB_ODR_25HZ;
 80059f0:	2330      	movs	r3, #48	; 0x30
 80059f2:	75fb      	strb	r3, [r7, #23]
      break;
 80059f4:	e007      	b.n	8005a06 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_HIGH:
      new_odr = LPS22HB_ODR_50HZ;
 80059f6:	2340      	movs	r3, #64	; 0x40
 80059f8:	75fb      	strb	r3, [r7, #23]
      break;
 80059fa:	e004      	b.n	8005a06 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_HIGH:
      new_odr = LPS22HB_ODR_75HZ;
 80059fc:	2350      	movs	r3, #80	; 0x50
 80059fe:	75fb      	strb	r3, [r7, #23]
      break;
 8005a00:	e001      	b.n	8005a06 <LPS22HB_Set_ODR_When_Enabled+0x52>
    default:
      return COMPONENT_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e015      	b.n	8005a32 <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 8005a06:	7dfb      	ldrb	r3, [r7, #23]
 8005a08:	4619      	mov	r1, r3
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f7ff f984 	bl	8004d18 <LPS22HB_Set_Odr>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b01      	cmp	r3, #1
 8005a14:	d101      	bne.n	8005a1a <LPS22HB_Set_ODR_When_Enabled+0x66>
  {
    return COMPONENT_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e00b      	b.n	8005a32 <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	3304      	adds	r3, #4
 8005a1e:	4619      	mov	r1, r3
 8005a20:	68f8      	ldr	r0, [r7, #12]
 8005a22:	f7ff ff73 	bl	800590c <LPS22HB_Get_ODR>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d101      	bne.n	8005a30 <LPS22HB_Set_ODR_When_Enabled+0x7c>
  {
    return COMPONENT_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e000      	b.n	8005a32 <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  return COMPONENT_OK;
 8005a30:	2300      	movs	r3, #0
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3718      	adds	r7, #24
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop

08005a3c <LPS22HB_Set_ODR_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b085      	sub	sp, #20
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	60f8      	str	r0, [r7, #12]
 8005a44:	460b      	mov	r3, r1
 8005a46:	607a      	str	r2, [r7, #4]
 8005a48:	72fb      	strb	r3, [r7, #11]

  switch( odr )
 8005a4a:	7afb      	ldrb	r3, [r7, #11]
 8005a4c:	2b04      	cmp	r3, #4
 8005a4e:	d822      	bhi.n	8005a96 <LPS22HB_Set_ODR_When_Disabled+0x5a>
 8005a50:	a201      	add	r2, pc, #4	; (adr r2, 8005a58 <LPS22HB_Set_ODR_When_Disabled+0x1c>)
 8005a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a56:	bf00      	nop
 8005a58:	08005a6d 	.word	0x08005a6d
 8005a5c:	08005a77 	.word	0x08005a77
 8005a60:	08005a7f 	.word	0x08005a7f
 8005a64:	08005a87 	.word	0x08005a87
 8005a68:	08005a8f 	.word	0x08005a8f
  {
    case ODR_LOW:
      combo->Last_ODR = 1.0f;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8005a72:	605a      	str	r2, [r3, #4]
      break;
 8005a74:	e011      	b.n	8005a9a <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_LOW:
      combo->Last_ODR = 10.0f;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a0b      	ldr	r2, [pc, #44]	; (8005aa8 <LPS22HB_Set_ODR_When_Disabled+0x6c>)
 8005a7a:	605a      	str	r2, [r3, #4]
      break;
 8005a7c:	e00d      	b.n	8005a9a <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID:
      combo->Last_ODR = 25.0f;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a0a      	ldr	r2, [pc, #40]	; (8005aac <LPS22HB_Set_ODR_When_Disabled+0x70>)
 8005a82:	605a      	str	r2, [r3, #4]
      break;
 8005a84:	e009      	b.n	8005a9a <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_HIGH:
      combo->Last_ODR = 50.0f;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a09      	ldr	r2, [pc, #36]	; (8005ab0 <LPS22HB_Set_ODR_When_Disabled+0x74>)
 8005a8a:	605a      	str	r2, [r3, #4]
      break;
 8005a8c:	e005      	b.n	8005a9a <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_HIGH:
      combo->Last_ODR = 75.0f;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a08      	ldr	r2, [pc, #32]	; (8005ab4 <LPS22HB_Set_ODR_When_Disabled+0x78>)
 8005a92:	605a      	str	r2, [r3, #4]
      break;
 8005a94:	e001      	b.n	8005a9a <LPS22HB_Set_ODR_When_Disabled+0x5e>
    default:
      return COMPONENT_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e000      	b.n	8005a9c <LPS22HB_Set_ODR_When_Disabled+0x60>
  }

  return COMPONENT_OK;
 8005a9a:	2300      	movs	r3, #0
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3714      	adds	r7, #20
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr
 8005aa8:	41200000 	.word	0x41200000
 8005aac:	41c80000 	.word	0x41c80000
 8005ab0:	42480000 	.word	0x42480000
 8005ab4:	42960000 	.word	0x42960000

08005ab8 <LPS22HB_Set_ODR_Value_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b086      	sub	sp, #24
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	ed87 0a02 	vstr	s0, [r7, #8]
 8005ac4:	6079      	str	r1, [r7, #4]

  LPS22HB_Odr_et new_odr;

  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
            : ( odr <= 10.0f ) ? LPS22HB_ODR_10HZ
 8005ac6:	edd7 7a02 	vldr	s15, [r7, #8]
 8005aca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005ace:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ad6:	d801      	bhi.n	8005adc <LPS22HB_Set_ODR_Value_When_Enabled+0x24>
 8005ad8:	2310      	movs	r3, #16
 8005ada:	e021      	b.n	8005b20 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8005adc:	edd7 7a02 	vldr	s15, [r7, #8]
 8005ae0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8005ae4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aec:	d801      	bhi.n	8005af2 <LPS22HB_Set_ODR_Value_When_Enabled+0x3a>
 8005aee:	2320      	movs	r3, #32
 8005af0:	e016      	b.n	8005b20 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8005af2:	edd7 7a02 	vldr	s15, [r7, #8]
 8005af6:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8005afa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b02:	d801      	bhi.n	8005b08 <LPS22HB_Set_ODR_Value_When_Enabled+0x50>
 8005b04:	2330      	movs	r3, #48	; 0x30
 8005b06:	e00b      	b.n	8005b20 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8005b08:	edd7 7a02 	vldr	s15, [r7, #8]
 8005b0c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8005b58 <LPS22HB_Set_ODR_Value_When_Enabled+0xa0>
 8005b10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b18:	d801      	bhi.n	8005b1e <LPS22HB_Set_ODR_Value_When_Enabled+0x66>
 8005b1a:	2340      	movs	r3, #64	; 0x40
 8005b1c:	e000      	b.n	8005b20 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8005b1e:	2350      	movs	r3, #80	; 0x50
  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
 8005b20:	75fb      	strb	r3, [r7, #23]
            : ( odr <= 25.0f ) ? LPS22HB_ODR_25HZ
            : ( odr <= 50.0f ) ? LPS22HB_ODR_50HZ
            :                    LPS22HB_ODR_75HZ;

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 8005b22:	7dfb      	ldrb	r3, [r7, #23]
 8005b24:	4619      	mov	r1, r3
 8005b26:	68f8      	ldr	r0, [r7, #12]
 8005b28:	f7ff f8f6 	bl	8004d18 <LPS22HB_Set_Odr>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d101      	bne.n	8005b36 <LPS22HB_Set_ODR_Value_When_Enabled+0x7e>
  {
    return COMPONENT_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	e00b      	b.n	8005b4e <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	3304      	adds	r3, #4
 8005b3a:	4619      	mov	r1, r3
 8005b3c:	68f8      	ldr	r0, [r7, #12]
 8005b3e:	f7ff fee5 	bl	800590c <LPS22HB_Get_ODR>
 8005b42:	4603      	mov	r3, r0
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d101      	bne.n	8005b4c <LPS22HB_Set_ODR_Value_When_Enabled+0x94>
  {
    return COMPONENT_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e000      	b.n	8005b4e <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  return COMPONENT_OK;
 8005b4c:	2300      	movs	r3, #0
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3718      	adds	r7, #24
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}
 8005b56:	bf00      	nop
 8005b58:	42480000 	.word	0x42480000

08005b5c <LPS22HB_Set_ODR_Value_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b085      	sub	sp, #20
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	ed87 0a02 	vstr	s0, [r7, #8]
 8005b68:	6079      	str	r1, [r7, #4]

  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
                    : ( odr <= 10.0f ) ? 10.0f
 8005b6a:	edd7 7a02 	vldr	s15, [r7, #8]
 8005b6e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005b72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b7a:	d802      	bhi.n	8005b82 <LPS22HB_Set_ODR_Value_When_Disabled+0x26>
 8005b7c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005b80:	e021      	b.n	8005bc6 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 25.0f ) ? 25.0f
 8005b82:	edd7 7a02 	vldr	s15, [r7, #8]
 8005b86:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8005b8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b92:	d801      	bhi.n	8005b98 <LPS22HB_Set_ODR_Value_When_Disabled+0x3c>
 8005b94:	4b10      	ldr	r3, [pc, #64]	; (8005bd8 <LPS22HB_Set_ODR_Value_When_Disabled+0x7c>)
 8005b96:	e016      	b.n	8005bc6 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 50.0f ) ? 50.0f
 8005b98:	edd7 7a02 	vldr	s15, [r7, #8]
 8005b9c:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8005ba0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ba8:	d801      	bhi.n	8005bae <LPS22HB_Set_ODR_Value_When_Disabled+0x52>
 8005baa:	4b0c      	ldr	r3, [pc, #48]	; (8005bdc <LPS22HB_Set_ODR_Value_When_Disabled+0x80>)
 8005bac:	e00b      	b.n	8005bc6 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    :                    75.0f;
 8005bae:	edd7 7a02 	vldr	s15, [r7, #8]
 8005bb2:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8005be0 <LPS22HB_Set_ODR_Value_When_Disabled+0x84>
 8005bb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bbe:	d801      	bhi.n	8005bc4 <LPS22HB_Set_ODR_Value_When_Disabled+0x68>
 8005bc0:	4b08      	ldr	r3, [pc, #32]	; (8005be4 <LPS22HB_Set_ODR_Value_When_Disabled+0x88>)
 8005bc2:	e000      	b.n	8005bc6 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
 8005bc4:	4b08      	ldr	r3, [pc, #32]	; (8005be8 <LPS22HB_Set_ODR_Value_When_Disabled+0x8c>)
  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3714      	adds	r7, #20
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr
 8005bd8:	41200000 	.word	0x41200000
 8005bdc:	41c80000 	.word	0x41c80000
 8005be0:	42480000 	.word	0x42480000
 8005be4:	42480000 	.word	0x42480000
 8005be8:	42960000 	.word	0x42960000

08005bec <LPS22HB_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	60f8      	str	r0, [r7, #12]
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	607a      	str	r2, [r7, #4]
 8005bf8:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_ReadReg( (void *)handle, reg, 1, data ) == LPS22HB_ERROR )
 8005bfa:	7af9      	ldrb	r1, [r7, #11]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	68f8      	ldr	r0, [r7, #12]
 8005c02:	f7fe fff1 	bl	8004be8 <LPS22HB_ReadReg>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	d101      	bne.n	8005c10 <LPS22HB_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e000      	b.n	8005c12 <LPS22HB_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <LPS22HB_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b082      	sub	sp, #8
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
 8005c22:	460b      	mov	r3, r1
 8005c24:	70fb      	strb	r3, [r7, #3]
 8005c26:	4613      	mov	r3, r2
 8005c28:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_WriteReg( (void *)handle, reg, 1, &data ) == LPS22HB_ERROR )
 8005c2a:	1cbb      	adds	r3, r7, #2
 8005c2c:	78f9      	ldrb	r1, [r7, #3]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f7ff f804 	bl	8004c3e <LPS22HB_WriteReg>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d101      	bne.n	8005c40 <LPS22HB_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e000      	b.n	8005c42 <LPS22HB_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8005c40:	2300      	movs	r3, #0
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3708      	adds	r7, #8
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}

08005c4a <LSM303AGR_ACC_WriteReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8005c4a:	b580      	push	{r7, lr}
 8005c4c:	b084      	sub	sp, #16
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	60f8      	str	r0, [r7, #12]
 8005c52:	607a      	str	r2, [r7, #4]
 8005c54:	461a      	mov	r2, r3
 8005c56:	460b      	mov	r3, r1
 8005c58:	72fb      	strb	r3, [r7, #11]
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	813b      	strh	r3, [r7, #8]

  if ( len > 1 ) Reg |= 0x80;
 8005c5e:	893b      	ldrh	r3, [r7, #8]
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d903      	bls.n	8005c6c <LSM303AGR_ACC_WriteReg+0x22>
 8005c64:	7afb      	ldrb	r3, [r7, #11]
 8005c66:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005c6a:	72fb      	strb	r3, [r7, #11]

  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 8005c6c:	893b      	ldrh	r3, [r7, #8]
 8005c6e:	7af9      	ldrb	r1, [r7, #11]
 8005c70:	687a      	ldr	r2, [r7, #4]
 8005c72:	68f8      	ldr	r0, [r7, #12]
 8005c74:	f7fd fb2e 	bl	80032d4 <Sensor_IO_Write>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d001      	beq.n	8005c82 <LSM303AGR_ACC_WriteReg+0x38>
  {
    return MEMS_ERROR;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	e000      	b.n	8005c84 <LSM303AGR_ACC_WriteReg+0x3a>
  }
  else
  {
    return MEMS_SUCCESS;
 8005c82:	2301      	movs	r3, #1
  }
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3710      	adds	r7, #16
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <LSM303AGR_ACC_ReadReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	607a      	str	r2, [r7, #4]
 8005c96:	461a      	mov	r2, r3
 8005c98:	460b      	mov	r3, r1
 8005c9a:	72fb      	strb	r3, [r7, #11]
 8005c9c:	4613      	mov	r3, r2
 8005c9e:	813b      	strh	r3, [r7, #8]

  if ( len > 1 ) Reg |= 0x80;
 8005ca0:	893b      	ldrh	r3, [r7, #8]
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d903      	bls.n	8005cae <LSM303AGR_ACC_ReadReg+0x22>
 8005ca6:	7afb      	ldrb	r3, [r7, #11]
 8005ca8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005cac:	72fb      	strb	r3, [r7, #11]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 8005cae:	893b      	ldrh	r3, [r7, #8]
 8005cb0:	7af9      	ldrb	r1, [r7, #11]
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	68f8      	ldr	r0, [r7, #12]
 8005cb6:	f7fd fb22 	bl	80032fe <Sensor_IO_Read>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d001      	beq.n	8005cc4 <LSM303AGR_ACC_ReadReg+0x38>
  {
    return MEMS_ERROR;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	e000      	b.n	8005cc6 <LSM303AGR_ACC_ReadReg+0x3a>
  }
  else
  {
    return MEMS_SUCCESS;
 8005cc4:	2301      	movs	r3, #1
  }
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}

08005cce <LSM303AGR_ACC_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_WHO_AM_I(void *handle, u8_t *value)
{
 8005cce:	b580      	push	{r7, lr}
 8005cd0:	b082      	sub	sp, #8
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	6078      	str	r0, [r7, #4]
 8005cd6:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_WHO_AM_I_REG, (u8_t *)value, 1) )
 8005cd8:	2301      	movs	r3, #1
 8005cda:	683a      	ldr	r2, [r7, #0]
 8005cdc:	210f      	movs	r1, #15
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f7ff ffd4 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d101      	bne.n	8005cee <LSM303AGR_ACC_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 8005cea:	2300      	movs	r3, #0
 8005cec:	e008      	b.n	8005d00 <LSM303AGR_ACC_R_WHO_AM_I+0x32>

  *value &= LSM303AGR_ACC_WHO_AM_I_MASK; //coerce
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	781a      	ldrb	r2, [r3, #0]
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM303AGR_ACC_WHO_AM_I_POSITION; //mask
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	781a      	ldrb	r2, [r3, #0]
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8005cfe:	2301      	movs	r3, #1
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3708      	adds	r7, #8
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <LSM303AGR_ACC_W_BlockDataUpdate>:
* Input          : LSM303AGR_ACC_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_BlockDataUpdate(void *handle, LSM303AGR_ACC_BDU_t newValue)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	460b      	mov	r3, r1
 8005d12:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8005d14:	f107 020f 	add.w	r2, r7, #15
 8005d18:	2301      	movs	r3, #1
 8005d1a:	2123      	movs	r1, #35	; 0x23
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f7ff ffb5 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d101      	bne.n	8005d2c <LSM303AGR_ACC_W_BlockDataUpdate+0x24>
    return MEMS_ERROR;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	e016      	b.n	8005d5a <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  value &= ~LSM303AGR_ACC_BDU_MASK;
 8005d2c:	7bfb      	ldrb	r3, [r7, #15]
 8005d2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8005d36:	7bfa      	ldrb	r2, [r7, #15]
 8005d38:	78fb      	ldrb	r3, [r7, #3]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8005d40:	f107 020f 	add.w	r2, r7, #15
 8005d44:	2301      	movs	r3, #1
 8005d46:	2123      	movs	r1, #35	; 0x23
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f7ff ff7e 	bl	8005c4a <LSM303AGR_ACC_WriteReg>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d101      	bne.n	8005d58 <LSM303AGR_ACC_W_BlockDataUpdate+0x50>
    return MEMS_ERROR;
 8005d54:	2300      	movs	r3, #0
 8005d56:	e000      	b.n	8005d5a <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  return MEMS_SUCCESS;
 8005d58:	2301      	movs	r3, #1
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3710      	adds	r7, #16
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}

08005d62 <LSM303AGR_ACC_W_FullScale>:
* Input          : LSM303AGR_ACC_FS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FullScale(void *handle, LSM303AGR_ACC_FS_t newValue)
{
 8005d62:	b580      	push	{r7, lr}
 8005d64:	b084      	sub	sp, #16
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8005d6e:	f107 020f 	add.w	r2, r7, #15
 8005d72:	2301      	movs	r3, #1
 8005d74:	2123      	movs	r1, #35	; 0x23
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f7ff ff88 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d101      	bne.n	8005d86 <LSM303AGR_ACC_W_FullScale+0x24>
    return MEMS_ERROR;
 8005d82:	2300      	movs	r3, #0
 8005d84:	e016      	b.n	8005db4 <LSM303AGR_ACC_W_FullScale+0x52>

  value &= ~LSM303AGR_ACC_FS_MASK;
 8005d86:	7bfb      	ldrb	r3, [r7, #15]
 8005d88:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8005d90:	7bfa      	ldrb	r2, [r7, #15]
 8005d92:	78fb      	ldrb	r3, [r7, #3]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8005d9a:	f107 020f 	add.w	r2, r7, #15
 8005d9e:	2301      	movs	r3, #1
 8005da0:	2123      	movs	r1, #35	; 0x23
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f7ff ff51 	bl	8005c4a <LSM303AGR_ACC_WriteReg>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d101      	bne.n	8005db2 <LSM303AGR_ACC_W_FullScale+0x50>
    return MEMS_ERROR;
 8005dae:	2300      	movs	r3, #0
 8005db0:	e000      	b.n	8005db4 <LSM303AGR_ACC_W_FullScale+0x52>

  return MEMS_SUCCESS;
 8005db2:	2301      	movs	r3, #1
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3710      	adds	r7, #16
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <LSM303AGR_ACC_R_FullScale>:
* Input          : Pointer to LSM303AGR_ACC_FS_t
* Output         : Status of FS see LSM303AGR_ACC_FS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_FullScale(void *handle, LSM303AGR_ACC_FS_t *value)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b082      	sub	sp, #8
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	683a      	ldr	r2, [r7, #0]
 8005dca:	2123      	movs	r1, #35	; 0x23
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f7ff ff5d 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d101      	bne.n	8005ddc <LSM303AGR_ACC_R_FullScale+0x20>
    return MEMS_ERROR;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	e007      	b.n	8005dec <LSM303AGR_ACC_R_FullScale+0x30>

  *value &= LSM303AGR_ACC_FS_MASK; //mask
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005de4:	b2da      	uxtb	r2, r3
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8005dea:	2301      	movs	r3, #1
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3708      	adds	r7, #8
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <LSM303AGR_ACC_Get_Raw_Acceleration>:
* Input          : pointer to [u8_t]
* Output         : Acceleration buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_Get_Raw_Acceleration(void *handle, u8_t *buff)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 8005dfe:	2302      	movs	r3, #2
 8005e00:	733b      	strb	r3, [r7, #12]

  k = 0;
 8005e02:	2300      	movs	r3, #0
 8005e04:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 8005e06:	2300      	movs	r3, #0
 8005e08:	73fb      	strb	r3, [r7, #15]
 8005e0a:	e01e      	b.n	8005e4a <LSM303AGR_ACC_Get_Raw_Acceleration+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	73bb      	strb	r3, [r7, #14]
 8005e10:	e014      	b.n	8005e3c <LSM303AGR_ACC_Get_Raw_Acceleration+0x48>
    {
      if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_OUT_X_L + k, &buff[k], 1))
 8005e12:	7b7b      	ldrb	r3, [r7, #13]
 8005e14:	3328      	adds	r3, #40	; 0x28
 8005e16:	b2d9      	uxtb	r1, r3
 8005e18:	7b7b      	ldrb	r3, [r7, #13]
 8005e1a:	683a      	ldr	r2, [r7, #0]
 8005e1c:	441a      	add	r2, r3
 8005e1e:	2301      	movs	r3, #1
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f7ff ff33 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d101      	bne.n	8005e30 <LSM303AGR_ACC_Get_Raw_Acceleration+0x3c>
        return MEMS_ERROR;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	e010      	b.n	8005e52 <LSM303AGR_ACC_Get_Raw_Acceleration+0x5e>
      k++;
 8005e30:	7b7b      	ldrb	r3, [r7, #13]
 8005e32:	3301      	adds	r3, #1
 8005e34:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 8005e36:	7bbb      	ldrb	r3, [r7, #14]
 8005e38:	3301      	adds	r3, #1
 8005e3a:	73bb      	strb	r3, [r7, #14]
 8005e3c:	7bba      	ldrb	r2, [r7, #14]
 8005e3e:	7b3b      	ldrb	r3, [r7, #12]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d3e6      	bcc.n	8005e12 <LSM303AGR_ACC_Get_Raw_Acceleration+0x1e>
  for (i = 0; i < 3; i++ )
 8005e44:	7bfb      	ldrb	r3, [r7, #15]
 8005e46:	3301      	adds	r3, #1
 8005e48:	73fb      	strb	r3, [r7, #15]
 8005e4a:	7bfb      	ldrb	r3, [r7, #15]
 8005e4c:	2b02      	cmp	r3, #2
 8005e4e:	d9dd      	bls.n	8005e0c <LSM303AGR_ACC_Get_Raw_Acceleration+0x18>
    }
  }

  return MEMS_SUCCESS;
 8005e50:	2301      	movs	r3, #1
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3710      	adds	r7, #16
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
	...

08005e5c <LSM303AGR_ACC_Get_Acceleration>:
    62520,  /* FS @8g */
    187580, /* FS @16g */
  },
};
status_t LSM303AGR_ACC_Get_Acceleration(void *handle, int *buff)
{
 8005e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e60:	b087      	sub	sp, #28
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	6078      	str	r0, [r7, #4]
 8005e66:	6039      	str	r1, [r7, #0]
  Type3Axis16bit_U raw_data_tmp;
  u8_t op_mode = 0, fs_mode = 0, shift = 0;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	75fb      	strb	r3, [r7, #23]
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	75bb      	strb	r3, [r7, #22]
 8005e70:	2300      	movs	r3, #0
 8005e72:	757b      	strb	r3, [r7, #21]
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;
  LSM303AGR_ACC_FS_t fs;

  /* Determine which operational mode the acc is set */
  LSM303AGR_ACC_R_HiRes(handle, &hr);
 8005e74:	f107 030a 	add.w	r3, r7, #10
 8005e78:	4619      	mov	r1, r3
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 fa20 	bl	80062c0 <LSM303AGR_ACC_R_HiRes>
  LSM303AGR_ACC_R_LOWPWR_EN(handle, &lp);
 8005e80:	f107 030b 	add.w	r3, r7, #11
 8005e84:	4619      	mov	r1, r3
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 f9fe 	bl	8006288 <LSM303AGR_ACC_R_LOWPWR_EN>

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8005e8c:	7afb      	ldrb	r3, [r7, #11]
 8005e8e:	2b08      	cmp	r3, #8
 8005e90:	d107      	bne.n	8005ea2 <LSM303AGR_ACC_Get_Acceleration+0x46>
 8005e92:	7abb      	ldrb	r3, [r7, #10]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d104      	bne.n	8005ea2 <LSM303AGR_ACC_Get_Acceleration+0x46>
  {
    /* op mode is LP 8-bit */
    op_mode = 2;
 8005e98:	2302      	movs	r3, #2
 8005e9a:	75fb      	strb	r3, [r7, #23]
    shift = 8;
 8005e9c:	2308      	movs	r3, #8
 8005e9e:	757b      	strb	r3, [r7, #21]
 8005ea0:	e017      	b.n	8005ed2 <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8005ea2:	7afb      	ldrb	r3, [r7, #11]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d107      	bne.n	8005eb8 <LSM303AGR_ACC_Get_Acceleration+0x5c>
 8005ea8:	7abb      	ldrb	r3, [r7, #10]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d104      	bne.n	8005eb8 <LSM303AGR_ACC_Get_Acceleration+0x5c>
  {
    /* op mode is Normal 10-bit */
    op_mode = 1;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	75fb      	strb	r3, [r7, #23]
    shift = 6;
 8005eb2:	2306      	movs	r3, #6
 8005eb4:	757b      	strb	r3, [r7, #21]
 8005eb6:	e00c      	b.n	8005ed2 <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 8005eb8:	7afb      	ldrb	r3, [r7, #11]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d107      	bne.n	8005ece <LSM303AGR_ACC_Get_Acceleration+0x72>
 8005ebe:	7abb      	ldrb	r3, [r7, #10]
 8005ec0:	2b08      	cmp	r3, #8
 8005ec2:	d104      	bne.n	8005ece <LSM303AGR_ACC_Get_Acceleration+0x72>
  {
    /* op mode is HR 12-bit */
    op_mode = 0;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	75fb      	strb	r3, [r7, #23]
    shift = 4;
 8005ec8:	2304      	movs	r3, #4
 8005eca:	757b      	strb	r3, [r7, #21]
 8005ecc:	e001      	b.n	8005ed2 <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else
    return MEMS_ERROR;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	e0af      	b.n	8006032 <LSM303AGR_ACC_Get_Acceleration+0x1d6>

  /* Determine the Full Scale the acc is set */
  LSM303AGR_ACC_R_FullScale(handle, &fs);
 8005ed2:	f107 0309 	add.w	r3, r7, #9
 8005ed6:	4619      	mov	r1, r3
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f7ff ff6f 	bl	8005dbc <LSM303AGR_ACC_R_FullScale>
  switch (fs)
 8005ede:	7a7b      	ldrb	r3, [r7, #9]
 8005ee0:	2b30      	cmp	r3, #48	; 0x30
 8005ee2:	d013      	beq.n	8005f0c <LSM303AGR_ACC_Get_Acceleration+0xb0>
 8005ee4:	2b30      	cmp	r3, #48	; 0x30
 8005ee6:	dc14      	bgt.n	8005f12 <LSM303AGR_ACC_Get_Acceleration+0xb6>
 8005ee8:	2b20      	cmp	r3, #32
 8005eea:	d00c      	beq.n	8005f06 <LSM303AGR_ACC_Get_Acceleration+0xaa>
 8005eec:	2b20      	cmp	r3, #32
 8005eee:	dc10      	bgt.n	8005f12 <LSM303AGR_ACC_Get_Acceleration+0xb6>
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d002      	beq.n	8005efa <LSM303AGR_ACC_Get_Acceleration+0x9e>
 8005ef4:	2b10      	cmp	r3, #16
 8005ef6:	d003      	beq.n	8005f00 <LSM303AGR_ACC_Get_Acceleration+0xa4>
 8005ef8:	e00b      	b.n	8005f12 <LSM303AGR_ACC_Get_Acceleration+0xb6>
  {
    case LSM303AGR_ACC_FS_2G:
      fs_mode = 0;
 8005efa:	2300      	movs	r3, #0
 8005efc:	75bb      	strb	r3, [r7, #22]
      break;
 8005efe:	e008      	b.n	8005f12 <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_4G:
      fs_mode = 1;
 8005f00:	2301      	movs	r3, #1
 8005f02:	75bb      	strb	r3, [r7, #22]
      break;
 8005f04:	e005      	b.n	8005f12 <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_8G:
      fs_mode = 2;
 8005f06:	2302      	movs	r3, #2
 8005f08:	75bb      	strb	r3, [r7, #22]
      break;
 8005f0a:	e002      	b.n	8005f12 <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_16G:
      fs_mode = 3;
 8005f0c:	2303      	movs	r3, #3
 8005f0e:	75bb      	strb	r3, [r7, #22]
      break;
 8005f10:	bf00      	nop
  }

  /* Read out raw accelerometer samples */
  LSM303AGR_ACC_Get_Raw_Acceleration(handle, raw_data_tmp.u8bit);
 8005f12:	f107 030c 	add.w	r3, r7, #12
 8005f16:	4619      	mov	r1, r3
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f7ff ff6b 	bl	8005df4 <LSM303AGR_ACC_Get_Raw_Acceleration>

  /* Apply proper shift and sensitivity */
  buff[0] = ((raw_data_tmp.i16bit[0] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 8005f1e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005f22:	461a      	mov	r2, r3
 8005f24:	7d7b      	ldrb	r3, [r7, #21]
 8005f26:	fa42 f303 	asr.w	r3, r2, r3
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8005f30:	7dfa      	ldrb	r2, [r7, #23]
 8005f32:	7dbb      	ldrb	r3, [r7, #22]
 8005f34:	4e41      	ldr	r6, [pc, #260]	; (800603c <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 8005f36:	0092      	lsls	r2, r2, #2
 8005f38:	4413      	add	r3, r2
 8005f3a:	00db      	lsls	r3, r3, #3
 8005f3c:	4433      	add	r3, r6
 8005f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f42:	fb02 fc01 	mul.w	ip, r2, r1
 8005f46:	fb00 f603 	mul.w	r6, r0, r3
 8005f4a:	4466      	add	r6, ip
 8005f4c:	fba0 2302 	umull	r2, r3, r0, r2
 8005f50:	18f1      	adds	r1, r6, r3
 8005f52:	460b      	mov	r3, r1
 8005f54:	f512 7afa 	adds.w	sl, r2, #500	; 0x1f4
 8005f58:	f143 0b00 	adc.w	fp, r3, #0
 8005f5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005f60:	f04f 0300 	mov.w	r3, #0
 8005f64:	4650      	mov	r0, sl
 8005f66:	4659      	mov	r1, fp
 8005f68:	f7fa fe26 	bl	8000bb8 <__aeabi_ldivmod>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	460b      	mov	r3, r1
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	601a      	str	r2, [r3, #0]
  buff[1] = ((raw_data_tmp.i16bit[1] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 8005f74:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005f78:	461a      	mov	r2, r3
 8005f7a:	7d7b      	ldrb	r3, [r7, #21]
 8005f7c:	fa42 f303 	asr.w	r3, r2, r3
 8005f80:	4618      	mov	r0, r3
 8005f82:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8005f86:	7dfa      	ldrb	r2, [r7, #23]
 8005f88:	7dbb      	ldrb	r3, [r7, #22]
 8005f8a:	4e2c      	ldr	r6, [pc, #176]	; (800603c <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 8005f8c:	0092      	lsls	r2, r2, #2
 8005f8e:	4413      	add	r3, r2
 8005f90:	00db      	lsls	r3, r3, #3
 8005f92:	4433      	add	r3, r6
 8005f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f98:	fb02 fc01 	mul.w	ip, r2, r1
 8005f9c:	fb00 f603 	mul.w	r6, r0, r3
 8005fa0:	4466      	add	r6, ip
 8005fa2:	fba0 2302 	umull	r2, r3, r0, r2
 8005fa6:	18f1      	adds	r1, r6, r3
 8005fa8:	460b      	mov	r3, r1
 8005faa:	f512 78fa 	adds.w	r8, r2, #500	; 0x1f4
 8005fae:	f143 0900 	adc.w	r9, r3, #0
 8005fb2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005fb6:	f04f 0300 	mov.w	r3, #0
 8005fba:	4640      	mov	r0, r8
 8005fbc:	4649      	mov	r1, r9
 8005fbe:	f7fa fdfb 	bl	8000bb8 <__aeabi_ldivmod>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	4610      	mov	r0, r2
 8005fc8:	4619      	mov	r1, r3
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	3304      	adds	r3, #4
 8005fce:	4602      	mov	r2, r0
 8005fd0:	601a      	str	r2, [r3, #0]
  buff[2] = ((raw_data_tmp.i16bit[2] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 8005fd2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	7d7b      	ldrb	r3, [r7, #21]
 8005fda:	fa42 f303 	asr.w	r3, r2, r3
 8005fde:	4618      	mov	r0, r3
 8005fe0:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8005fe4:	7dfa      	ldrb	r2, [r7, #23]
 8005fe6:	7dbb      	ldrb	r3, [r7, #22]
 8005fe8:	4e14      	ldr	r6, [pc, #80]	; (800603c <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 8005fea:	0092      	lsls	r2, r2, #2
 8005fec:	4413      	add	r3, r2
 8005fee:	00db      	lsls	r3, r3, #3
 8005ff0:	4433      	add	r3, r6
 8005ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff6:	fb02 fc01 	mul.w	ip, r2, r1
 8005ffa:	fb00 f603 	mul.w	r6, r0, r3
 8005ffe:	4466      	add	r6, ip
 8006000:	fba0 2302 	umull	r2, r3, r0, r2
 8006004:	18f1      	adds	r1, r6, r3
 8006006:	460b      	mov	r3, r1
 8006008:	f512 74fa 	adds.w	r4, r2, #500	; 0x1f4
 800600c:	f143 0500 	adc.w	r5, r3, #0
 8006010:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006014:	f04f 0300 	mov.w	r3, #0
 8006018:	4620      	mov	r0, r4
 800601a:	4629      	mov	r1, r5
 800601c:	f7fa fdcc 	bl	8000bb8 <__aeabi_ldivmod>
 8006020:	4602      	mov	r2, r0
 8006022:	460b      	mov	r3, r1
 8006024:	4610      	mov	r0, r2
 8006026:	4619      	mov	r1, r3
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	3308      	adds	r3, #8
 800602c:	4602      	mov	r2, r0
 800602e:	601a      	str	r2, [r3, #0]

  return MEMS_SUCCESS;
 8006030:	2301      	movs	r3, #1
}
 8006032:	4618      	mov	r0, r3
 8006034:	371c      	adds	r7, #28
 8006036:	46bd      	mov	sp, r7
 8006038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800603c:	08014770 	.word	0x08014770

08006040 <LSM303AGR_ACC_W_ODR>:
* Input          : LSM303AGR_ACC_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ODR(void *handle, LSM303AGR_ACC_ODR_t newValue)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	460b      	mov	r3, r1
 800604a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 800604c:	f107 020f 	add.w	r2, r7, #15
 8006050:	2301      	movs	r3, #1
 8006052:	2120      	movs	r1, #32
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f7ff fe19 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 800605a:	4603      	mov	r3, r0
 800605c:	2b00      	cmp	r3, #0
 800605e:	d101      	bne.n	8006064 <LSM303AGR_ACC_W_ODR+0x24>
    return MEMS_ERROR;
 8006060:	2300      	movs	r3, #0
 8006062:	e016      	b.n	8006092 <LSM303AGR_ACC_W_ODR+0x52>

  value &= ~LSM303AGR_ACC_ODR_MASK;
 8006064:	7bfb      	ldrb	r3, [r7, #15]
 8006066:	f003 030f 	and.w	r3, r3, #15
 800606a:	b2db      	uxtb	r3, r3
 800606c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800606e:	7bfa      	ldrb	r2, [r7, #15]
 8006070:	78fb      	ldrb	r3, [r7, #3]
 8006072:	4313      	orrs	r3, r2
 8006074:	b2db      	uxtb	r3, r3
 8006076:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8006078:	f107 020f 	add.w	r2, r7, #15
 800607c:	2301      	movs	r3, #1
 800607e:	2120      	movs	r1, #32
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f7ff fde2 	bl	8005c4a <LSM303AGR_ACC_WriteReg>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d101      	bne.n	8006090 <LSM303AGR_ACC_W_ODR+0x50>
    return MEMS_ERROR;
 800608c:	2300      	movs	r3, #0
 800608e:	e000      	b.n	8006092 <LSM303AGR_ACC_W_ODR+0x52>

  return MEMS_SUCCESS;
 8006090:	2301      	movs	r3, #1
}
 8006092:	4618      	mov	r0, r3
 8006094:	3710      	adds	r7, #16
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}

0800609a <LSM303AGR_ACC_R_ODR>:
* Input          : Pointer to LSM303AGR_ACC_ODR_t
* Output         : Status of ODR see LSM303AGR_ACC_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ODR(void *handle, LSM303AGR_ACC_ODR_t *value)
{
 800609a:	b580      	push	{r7, lr}
 800609c:	b082      	sub	sp, #8
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
 80060a2:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 80060a4:	2301      	movs	r3, #1
 80060a6:	683a      	ldr	r2, [r7, #0]
 80060a8:	2120      	movs	r1, #32
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f7ff fdee 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d101      	bne.n	80060ba <LSM303AGR_ACC_R_ODR+0x20>
    return MEMS_ERROR;
 80060b6:	2300      	movs	r3, #0
 80060b8:	e007      	b.n	80060ca <LSM303AGR_ACC_R_ODR+0x30>

  *value &= LSM303AGR_ACC_ODR_MASK; //mask
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	781b      	ldrb	r3, [r3, #0]
 80060be:	f023 030f 	bic.w	r3, r3, #15
 80060c2:	b2da      	uxtb	r2, r3
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80060c8:	2301      	movs	r3, #1
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3708      	adds	r7, #8
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}

080060d2 <LSM303AGR_ACC_W_XEN>:
* Input          : LSM303AGR_ACC_XEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_XEN(void *handle, LSM303AGR_ACC_XEN_t newValue)
{
 80060d2:	b580      	push	{r7, lr}
 80060d4:	b084      	sub	sp, #16
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
 80060da:	460b      	mov	r3, r1
 80060dc:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 80060de:	f107 020f 	add.w	r2, r7, #15
 80060e2:	2301      	movs	r3, #1
 80060e4:	2120      	movs	r1, #32
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f7ff fdd0 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d101      	bne.n	80060f6 <LSM303AGR_ACC_W_XEN+0x24>
    return MEMS_ERROR;
 80060f2:	2300      	movs	r3, #0
 80060f4:	e016      	b.n	8006124 <LSM303AGR_ACC_W_XEN+0x52>

  value &= ~LSM303AGR_ACC_XEN_MASK;
 80060f6:	7bfb      	ldrb	r3, [r7, #15]
 80060f8:	f023 0301 	bic.w	r3, r3, #1
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006100:	7bfa      	ldrb	r2, [r7, #15]
 8006102:	78fb      	ldrb	r3, [r7, #3]
 8006104:	4313      	orrs	r3, r2
 8006106:	b2db      	uxtb	r3, r3
 8006108:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 800610a:	f107 020f 	add.w	r2, r7, #15
 800610e:	2301      	movs	r3, #1
 8006110:	2120      	movs	r1, #32
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f7ff fd99 	bl	8005c4a <LSM303AGR_ACC_WriteReg>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d101      	bne.n	8006122 <LSM303AGR_ACC_W_XEN+0x50>
    return MEMS_ERROR;
 800611e:	2300      	movs	r3, #0
 8006120:	e000      	b.n	8006124 <LSM303AGR_ACC_W_XEN+0x52>

  return MEMS_SUCCESS;
 8006122:	2301      	movs	r3, #1
}
 8006124:	4618      	mov	r0, r3
 8006126:	3710      	adds	r7, #16
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}

0800612c <LSM303AGR_ACC_R_XEN>:
* Input          : Pointer to LSM303AGR_ACC_XEN_t
* Output         : Status of XEN see LSM303AGR_ACC_XEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XEN(void *handle, LSM303AGR_ACC_XEN_t *value)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b082      	sub	sp, #8
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8006136:	2301      	movs	r3, #1
 8006138:	683a      	ldr	r2, [r7, #0]
 800613a:	2120      	movs	r1, #32
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f7ff fda5 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 8006142:	4603      	mov	r3, r0
 8006144:	2b00      	cmp	r3, #0
 8006146:	d101      	bne.n	800614c <LSM303AGR_ACC_R_XEN+0x20>
    return MEMS_ERROR;
 8006148:	2300      	movs	r3, #0
 800614a:	e007      	b.n	800615c <LSM303AGR_ACC_R_XEN+0x30>

  *value &= LSM303AGR_ACC_XEN_MASK; //mask
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	781b      	ldrb	r3, [r3, #0]
 8006150:	f003 0301 	and.w	r3, r3, #1
 8006154:	b2da      	uxtb	r2, r3
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800615a:	2301      	movs	r3, #1
}
 800615c:	4618      	mov	r0, r3
 800615e:	3708      	adds	r7, #8
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}

08006164 <LSM303AGR_ACC_W_YEN>:
* Input          : LSM303AGR_ACC_YEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_YEN(void *handle, LSM303AGR_ACC_YEN_t newValue)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b084      	sub	sp, #16
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	460b      	mov	r3, r1
 800616e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8006170:	f107 020f 	add.w	r2, r7, #15
 8006174:	2301      	movs	r3, #1
 8006176:	2120      	movs	r1, #32
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f7ff fd87 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 800617e:	4603      	mov	r3, r0
 8006180:	2b00      	cmp	r3, #0
 8006182:	d101      	bne.n	8006188 <LSM303AGR_ACC_W_YEN+0x24>
    return MEMS_ERROR;
 8006184:	2300      	movs	r3, #0
 8006186:	e016      	b.n	80061b6 <LSM303AGR_ACC_W_YEN+0x52>

  value &= ~LSM303AGR_ACC_YEN_MASK;
 8006188:	7bfb      	ldrb	r3, [r7, #15]
 800618a:	f023 0302 	bic.w	r3, r3, #2
 800618e:	b2db      	uxtb	r3, r3
 8006190:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006192:	7bfa      	ldrb	r2, [r7, #15]
 8006194:	78fb      	ldrb	r3, [r7, #3]
 8006196:	4313      	orrs	r3, r2
 8006198:	b2db      	uxtb	r3, r3
 800619a:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 800619c:	f107 020f 	add.w	r2, r7, #15
 80061a0:	2301      	movs	r3, #1
 80061a2:	2120      	movs	r1, #32
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f7ff fd50 	bl	8005c4a <LSM303AGR_ACC_WriteReg>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d101      	bne.n	80061b4 <LSM303AGR_ACC_W_YEN+0x50>
    return MEMS_ERROR;
 80061b0:	2300      	movs	r3, #0
 80061b2:	e000      	b.n	80061b6 <LSM303AGR_ACC_W_YEN+0x52>

  return MEMS_SUCCESS;
 80061b4:	2301      	movs	r3, #1
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3710      	adds	r7, #16
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <LSM303AGR_ACC_R_YEN>:
* Input          : Pointer to LSM303AGR_ACC_YEN_t
* Output         : Status of YEN see LSM303AGR_ACC_YEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_YEN(void *handle, LSM303AGR_ACC_YEN_t *value)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b082      	sub	sp, #8
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
 80061c6:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 80061c8:	2301      	movs	r3, #1
 80061ca:	683a      	ldr	r2, [r7, #0]
 80061cc:	2120      	movs	r1, #32
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f7ff fd5c 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d101      	bne.n	80061de <LSM303AGR_ACC_R_YEN+0x20>
    return MEMS_ERROR;
 80061da:	2300      	movs	r3, #0
 80061dc:	e007      	b.n	80061ee <LSM303AGR_ACC_R_YEN+0x30>

  *value &= LSM303AGR_ACC_YEN_MASK; //mask
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	f003 0302 	and.w	r3, r3, #2
 80061e6:	b2da      	uxtb	r2, r3
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80061ec:	2301      	movs	r3, #1
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3708      	adds	r7, #8
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}

080061f6 <LSM303AGR_ACC_W_ZEN>:
* Input          : LSM303AGR_ACC_ZEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ZEN(void *handle, LSM303AGR_ACC_ZEN_t newValue)
{
 80061f6:	b580      	push	{r7, lr}
 80061f8:	b084      	sub	sp, #16
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
 80061fe:	460b      	mov	r3, r1
 8006200:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8006202:	f107 020f 	add.w	r2, r7, #15
 8006206:	2301      	movs	r3, #1
 8006208:	2120      	movs	r1, #32
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f7ff fd3e 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 8006210:	4603      	mov	r3, r0
 8006212:	2b00      	cmp	r3, #0
 8006214:	d101      	bne.n	800621a <LSM303AGR_ACC_W_ZEN+0x24>
    return MEMS_ERROR;
 8006216:	2300      	movs	r3, #0
 8006218:	e016      	b.n	8006248 <LSM303AGR_ACC_W_ZEN+0x52>

  value &= ~LSM303AGR_ACC_ZEN_MASK;
 800621a:	7bfb      	ldrb	r3, [r7, #15]
 800621c:	f023 0304 	bic.w	r3, r3, #4
 8006220:	b2db      	uxtb	r3, r3
 8006222:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006224:	7bfa      	ldrb	r2, [r7, #15]
 8006226:	78fb      	ldrb	r3, [r7, #3]
 8006228:	4313      	orrs	r3, r2
 800622a:	b2db      	uxtb	r3, r3
 800622c:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 800622e:	f107 020f 	add.w	r2, r7, #15
 8006232:	2301      	movs	r3, #1
 8006234:	2120      	movs	r1, #32
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f7ff fd07 	bl	8005c4a <LSM303AGR_ACC_WriteReg>
 800623c:	4603      	mov	r3, r0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d101      	bne.n	8006246 <LSM303AGR_ACC_W_ZEN+0x50>
    return MEMS_ERROR;
 8006242:	2300      	movs	r3, #0
 8006244:	e000      	b.n	8006248 <LSM303AGR_ACC_W_ZEN+0x52>

  return MEMS_SUCCESS;
 8006246:	2301      	movs	r3, #1
}
 8006248:	4618      	mov	r0, r3
 800624a:	3710      	adds	r7, #16
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <LSM303AGR_ACC_R_ZEN>:
* Input          : Pointer to LSM303AGR_ACC_ZEN_t
* Output         : Status of ZEN see LSM303AGR_ACC_ZEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ZEN(void *handle, LSM303AGR_ACC_ZEN_t *value)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b082      	sub	sp, #8
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
 8006258:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 800625a:	2301      	movs	r3, #1
 800625c:	683a      	ldr	r2, [r7, #0]
 800625e:	2120      	movs	r1, #32
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f7ff fd13 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d101      	bne.n	8006270 <LSM303AGR_ACC_R_ZEN+0x20>
    return MEMS_ERROR;
 800626c:	2300      	movs	r3, #0
 800626e:	e007      	b.n	8006280 <LSM303AGR_ACC_R_ZEN+0x30>

  *value &= LSM303AGR_ACC_ZEN_MASK; //mask
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	f003 0304 	and.w	r3, r3, #4
 8006278:	b2da      	uxtb	r2, r3
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800627e:	2301      	movs	r3, #1
}
 8006280:	4618      	mov	r0, r3
 8006282:	3708      	adds	r7, #8
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <LSM303AGR_ACC_R_LOWPWR_EN>:
* Input          : Pointer to LSM303AGR_ACC_LPEN_t
* Output         : Status of LPEN see LSM303AGR_ACC_LPEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_LOWPWR_EN(void *handle, LSM303AGR_ACC_LPEN_t *value)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b082      	sub	sp, #8
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8006292:	2301      	movs	r3, #1
 8006294:	683a      	ldr	r2, [r7, #0]
 8006296:	2120      	movs	r1, #32
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f7ff fcf7 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d101      	bne.n	80062a8 <LSM303AGR_ACC_R_LOWPWR_EN+0x20>
    return MEMS_ERROR;
 80062a4:	2300      	movs	r3, #0
 80062a6:	e007      	b.n	80062b8 <LSM303AGR_ACC_R_LOWPWR_EN+0x30>

  *value &= LSM303AGR_ACC_LPEN_MASK; //mask
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	781b      	ldrb	r3, [r3, #0]
 80062ac:	f003 0308 	and.w	r3, r3, #8
 80062b0:	b2da      	uxtb	r2, r3
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80062b6:	2301      	movs	r3, #1
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3708      	adds	r7, #8
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <LSM303AGR_ACC_R_HiRes>:
* Input          : Pointer to LSM303AGR_ACC_HR_t
* Output         : Status of HR see LSM303AGR_ACC_HR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_HiRes(void *handle, LSM303AGR_ACC_HR_t *value)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b082      	sub	sp, #8
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 80062ca:	2301      	movs	r3, #1
 80062cc:	683a      	ldr	r2, [r7, #0]
 80062ce:	2123      	movs	r1, #35	; 0x23
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f7ff fcdb 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d101      	bne.n	80062e0 <LSM303AGR_ACC_R_HiRes+0x20>
    return MEMS_ERROR;
 80062dc:	2300      	movs	r3, #0
 80062de:	e007      	b.n	80062f0 <LSM303AGR_ACC_R_HiRes+0x30>

  *value &= LSM303AGR_ACC_HR_MASK; //mask
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	781b      	ldrb	r3, [r3, #0]
 80062e4:	f003 0308 	and.w	r3, r3, #8
 80062e8:	b2da      	uxtb	r2, r3
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80062ee:	2301      	movs	r3, #1
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	3708      	adds	r7, #8
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <LSM303AGR_ACC_R_XDataAvail>:
* Input          : Pointer to LSM303AGR_ACC_XDA_t
* Output         : Status of XDA see LSM303AGR_ACC_XDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XDataAvail(void *handle, LSM303AGR_ACC_XDA_t *value)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b082      	sub	sp, #8
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_STATUS_REG2, (u8_t *)value, 1) )
 8006302:	2301      	movs	r3, #1
 8006304:	683a      	ldr	r2, [r7, #0]
 8006306:	2127      	movs	r1, #39	; 0x27
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f7ff fcbf 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 800630e:	4603      	mov	r3, r0
 8006310:	2b00      	cmp	r3, #0
 8006312:	d101      	bne.n	8006318 <LSM303AGR_ACC_R_XDataAvail+0x20>
    return MEMS_ERROR;
 8006314:	2300      	movs	r3, #0
 8006316:	e007      	b.n	8006328 <LSM303AGR_ACC_R_XDataAvail+0x30>

  *value &= LSM303AGR_ACC_XDA_MASK; //mask
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	781b      	ldrb	r3, [r3, #0]
 800631c:	f003 0301 	and.w	r3, r3, #1
 8006320:	b2da      	uxtb	r2, r3
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8006326:	2301      	movs	r3, #1
}
 8006328:	4618      	mov	r0, r3
 800632a:	3708      	adds	r7, #8
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <LSM303AGR_ACC_W_FifoMode>:
* Input          : LSM303AGR_ACC_FM_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FifoMode(void *handle, LSM303AGR_ACC_FM_t newValue)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	460b      	mov	r3, r1
 800633a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 800633c:	f107 020f 	add.w	r2, r7, #15
 8006340:	2301      	movs	r3, #1
 8006342:	212e      	movs	r1, #46	; 0x2e
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f7ff fca1 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 800634a:	4603      	mov	r3, r0
 800634c:	2b00      	cmp	r3, #0
 800634e:	d101      	bne.n	8006354 <LSM303AGR_ACC_W_FifoMode+0x24>
    return MEMS_ERROR;
 8006350:	2300      	movs	r3, #0
 8006352:	e016      	b.n	8006382 <LSM303AGR_ACC_W_FifoMode+0x52>

  value &= ~LSM303AGR_ACC_FM_MASK;
 8006354:	7bfb      	ldrb	r3, [r7, #15]
 8006356:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800635a:	b2db      	uxtb	r3, r3
 800635c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800635e:	7bfa      	ldrb	r2, [r7, #15]
 8006360:	78fb      	ldrb	r3, [r7, #3]
 8006362:	4313      	orrs	r3, r2
 8006364:	b2db      	uxtb	r3, r3
 8006366:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 8006368:	f107 020f 	add.w	r2, r7, #15
 800636c:	2301      	movs	r3, #1
 800636e:	212e      	movs	r1, #46	; 0x2e
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f7ff fc6a 	bl	8005c4a <LSM303AGR_ACC_WriteReg>
 8006376:	4603      	mov	r3, r0
 8006378:	2b00      	cmp	r3, #0
 800637a:	d101      	bne.n	8006380 <LSM303AGR_ACC_W_FifoMode+0x50>
    return MEMS_ERROR;
 800637c:	2300      	movs	r3, #0
 800637e:	e000      	b.n	8006382 <LSM303AGR_ACC_W_FifoMode+0x52>

  return MEMS_SUCCESS;
 8006380:	2301      	movs	r3, #1
}
 8006382:	4618      	mov	r0, r3
 8006384:	3710      	adds	r7, #16
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}
	...

0800638c <LSM303AGR_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Init( DrvContextTypeDef *handle )
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b086      	sub	sp, #24
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]

  uint8_t axes_status[] = { 1, 1, 1 };
 8006394:	4a28      	ldr	r2, [pc, #160]	; (8006438 <LSM303AGR_X_Init+0xac>)
 8006396:	f107 030c 	add.w	r3, r7, #12
 800639a:	6812      	ldr	r2, [r2, #0]
 800639c:	4611      	mov	r1, r2
 800639e:	8019      	strh	r1, [r3, #0]
 80063a0:	3302      	adds	r3, #2
 80063a2:	0c12      	lsrs	r2, r2, #16
 80063a4:	701a      	strb	r2, [r3, #0]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	617b      	str	r3, [r7, #20]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	613b      	str	r3, [r7, #16]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 f8cd 	bl	8006552 <LSM303AGR_X_Check_WhoAmI>
 80063b8:	4603      	mov	r3, r0
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d101      	bne.n	80063c2 <LSM303AGR_X_Init+0x36>
  {
    return COMPONENT_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	e035      	b.n	800642e <LSM303AGR_X_Init+0xa2>
  }

  /* Enable BDU */
  if ( LSM303AGR_ACC_W_BlockDataUpdate( (void *)handle, LSM303AGR_ACC_BDU_ENABLED ) == MEMS_ERROR )
 80063c2:	2180      	movs	r1, #128	; 0x80
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f7ff fc9f 	bl	8005d08 <LSM303AGR_ACC_W_BlockDataUpdate>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d101      	bne.n	80063d4 <LSM303AGR_X_Init+0x48>
  {
    return COMPONENT_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e02c      	b.n	800642e <LSM303AGR_X_Init+0xa2>
  }

  /* FIFO mode selection */
  if ( LSM303AGR_ACC_W_FifoMode( (void *)handle, LSM303AGR_ACC_FM_BYPASS ) == MEMS_ERROR )
 80063d4:	2100      	movs	r1, #0
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f7ff ffaa 	bl	8006330 <LSM303AGR_ACC_W_FifoMode>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d101      	bne.n	80063e6 <LSM303AGR_X_Init+0x5a>
  {
    return COMPONENT_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e023      	b.n	800642e <LSM303AGR_X_Init+0xa2>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 100.0f;
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	4a14      	ldr	r2, [pc, #80]	; (800643c <LSM303AGR_X_Init+0xb0>)
 80063ea:	601a      	str	r2, [r3, #0]

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 80063ec:	2100      	movs	r1, #0
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f7ff fe26 	bl	8006040 <LSM303AGR_ACC_W_ODR>
 80063f4:	4603      	mov	r3, r0
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d101      	bne.n	80063fe <LSM303AGR_X_Init+0x72>
  {
    return COMPONENT_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	e017      	b.n	800642e <LSM303AGR_X_Init+0xa2>
  }

  /* Full scale selection. */
  if ( LSM303AGR_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 80063fe:	2100      	movs	r1, #0
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f000 fa33 	bl	800686c <LSM303AGR_X_Set_FS>
 8006406:	4603      	mov	r3, r0
 8006408:	2b01      	cmp	r3, #1
 800640a:	d101      	bne.n	8006410 <LSM303AGR_X_Init+0x84>
  {
    return COMPONENT_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e00e      	b.n	800642e <LSM303AGR_X_Init+0xa2>
  }

  /* Enable axes. */
  if ( LSM303AGR_X_Set_Axes_Status( handle, axes_status ) == COMPONENT_ERROR )
 8006410:	f107 030c 	add.w	r3, r7, #12
 8006414:	4619      	mov	r1, r3
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 fad0 	bl	80069bc <LSM303AGR_X_Set_Axes_Status>
 800641c:	4603      	mov	r3, r0
 800641e:	2b01      	cmp	r3, #1
 8006420:	d101      	bne.n	8006426 <LSM303AGR_X_Init+0x9a>
  {
    return COMPONENT_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e003      	b.n	800642e <LSM303AGR_X_Init+0xa2>
  }

  handle->isInitialized = 1;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2201      	movs	r2, #1
 800642a:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	3718      	adds	r7, #24
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	08014744 	.word	0x08014744
 800643c:	42c80000 	.word	0x42c80000

08006440 <LSM303AGR_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_DeInit( DrvContextTypeDef *handle )
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	689b      	ldr	r3, [r3, #8]
 800644c:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	60bb      	str	r3, [r7, #8]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 f87c 	bl	8006552 <LSM303AGR_X_Check_WhoAmI>
 800645a:	4603      	mov	r3, r0
 800645c:	2b01      	cmp	r3, #1
 800645e:	d101      	bne.n	8006464 <LSM303AGR_X_DeInit+0x24>
  {
    return COMPONENT_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e00f      	b.n	8006484 <LSM303AGR_X_DeInit+0x44>
  }

  /* Disable the component */
  if( LSM303AGR_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 f836 	bl	80064d6 <LSM303AGR_X_Sensor_Disable>
 800646a:	4603      	mov	r3, r0
 800646c:	2b01      	cmp	r3, #1
 800646e:	d101      	bne.n	8006474 <LSM303AGR_X_DeInit+0x34>
  {
    return COMPONENT_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	e007      	b.n	8006484 <LSM303AGR_X_DeInit+0x44>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	f04f 0200 	mov.w	r2, #0
 800647a:	601a      	str	r2, [r3, #0]

  handle->isInitialized = 0;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2200      	movs	r2, #0
 8006480:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8006482:	2300      	movs	r3, #0
}
 8006484:	4618      	mov	r0, r3
 8006486:	3710      	adds	r7, #16
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}

0800648c <LSM303AGR_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b084      	sub	sp, #16
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	799b      	ldrb	r3, [r3, #6]
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d101      	bne.n	80064ac <LSM303AGR_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 80064a8:	2300      	movs	r3, #0
 80064aa:	e010      	b.n	80064ce <LSM303AGR_X_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM303AGR_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	edd3 7a00 	vldr	s15, [r3]
 80064b2:	eeb0 0a67 	vmov.f32	s0, s15
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f000 fbec 	bl	8006c94 <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 80064bc:	4603      	mov	r3, r0
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d101      	bne.n	80064c6 <LSM303AGR_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e003      	b.n	80064ce <LSM303AGR_X_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2201      	movs	r2, #1
 80064ca:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3710      	adds	r7, #16
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}

080064d6 <LSM303AGR_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 80064d6:	b580      	push	{r7, lr}
 80064d8:	b084      	sub	sp, #16
 80064da:	af00      	add	r7, sp, #0
 80064dc:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	799b      	ldrb	r3, [r3, #6]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d101      	bne.n	80064f6 <LSM303AGR_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 80064f2:	2300      	movs	r3, #0
 80064f4:	e016      	b.n	8006524 <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  /* Store actual output data rate. */
  if ( LSM303AGR_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	4619      	mov	r1, r3
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f8ca 	bl	8006694 <LSM303AGR_X_Get_ODR>
 8006500:	4603      	mov	r3, r0
 8006502:	2b01      	cmp	r3, #1
 8006504:	d101      	bne.n	800650a <LSM303AGR_X_Sensor_Disable+0x34>
  {
    return COMPONENT_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e00c      	b.n	8006524 <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 800650a:	2100      	movs	r1, #0
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f7ff fd97 	bl	8006040 <LSM303AGR_ACC_W_ODR>
 8006512:	4603      	mov	r3, r0
 8006514:	2b00      	cmp	r3, #0
 8006516:	d101      	bne.n	800651c <LSM303AGR_X_Sensor_Disable+0x46>
  {
    return COMPONENT_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e003      	b.n	8006524 <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  handle->isEnabled = 0;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2200      	movs	r2, #0
 8006520:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8006522:	2300      	movs	r3, #0
}
 8006524:	4618      	mov	r0, r3
 8006526:	3710      	adds	r7, #16
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <LSM303AGR_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b082      	sub	sp, #8
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM303AGR_ACC_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 8006536:	6839      	ldr	r1, [r7, #0]
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f7ff fbc8 	bl	8005cce <LSM303AGR_ACC_R_WHO_AM_I>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d101      	bne.n	8006548 <LSM303AGR_X_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	e000      	b.n	800654a <LSM303AGR_X_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	3708      	adds	r7, #8
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}

08006552 <LSM303AGR_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8006552:	b580      	push	{r7, lr}
 8006554:	b084      	sub	sp, #16
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 800655a:	2300      	movs	r3, #0
 800655c:	73fb      	strb	r3, [r7, #15]

  if ( LSM303AGR_X_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 800655e:	f107 030f 	add.w	r3, r7, #15
 8006562:	4619      	mov	r1, r3
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f7ff ffe1 	bl	800652c <LSM303AGR_X_Get_WhoAmI>
 800656a:	4603      	mov	r3, r0
 800656c:	2b01      	cmp	r3, #1
 800656e:	d101      	bne.n	8006574 <LSM303AGR_X_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e007      	b.n	8006584 <LSM303AGR_X_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	781a      	ldrb	r2, [r3, #0]
 8006578:	7bfb      	ldrb	r3, [r7, #15]
 800657a:	429a      	cmp	r2, r3
 800657c:	d001      	beq.n	8006582 <LSM303AGR_X_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	e000      	b.n	8006584 <LSM303AGR_X_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8006582:	2300      	movs	r3, #0
}
 8006584:	4618      	mov	r0, r3
 8006586:	3710      	adds	r7, #16
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}

0800658c <LSM303AGR_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b086      	sub	sp, #24
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
 8006594:	6039      	str	r1, [r7, #0]

  int data[3];

  /* Read data from LSM303AGR. */
  if ( !LSM303AGR_ACC_Get_Acceleration((void *)handle, data) )
 8006596:	f107 030c 	add.w	r3, r7, #12
 800659a:	4619      	mov	r1, r3
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f7ff fc5d 	bl	8005e5c <LSM303AGR_ACC_Get_Acceleration>
 80065a2:	4603      	mov	r3, r0
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d101      	bne.n	80065ac <LSM303AGR_X_Get_Axes+0x20>
  {
    return COMPONENT_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	e009      	b.n	80065c0 <LSM303AGR_X_Get_Axes+0x34>
  }

  /* Calculate the data. */
  acceleration->AXIS_X = data[0];
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = data[1];
 80065b2:	693a      	ldr	r2, [r7, #16]
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = data[2];
 80065b8:	697a      	ldr	r2, [r7, #20]
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3718      	adds	r7, #24
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <LSM303AGR_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM303AGR output register. */
  if ( LSM303AGR_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 80065d2:	f107 0308 	add.w	r3, r7, #8
 80065d6:	4619      	mov	r1, r3
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 fa7e 	bl	8006ada <LSM303AGR_X_Get_Axes_Raw>
 80065de:	4603      	mov	r3, r0
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d101      	bne.n	80065e8 <LSM303AGR_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	e00c      	b.n	8006602 <LSM303AGR_X_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 80065e8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 80065f0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 80065f8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3710      	adds	r7, #16
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}

0800660a <LSM303AGR_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 800660a:	b580      	push	{r7, lr}
 800660c:	b084      	sub	sp, #16
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
 8006612:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_LPEN_t lp_value;
  LSM303AGR_ACC_HR_t hr_value;

  /* Read low power flag */
  if( LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp_value ) == MEMS_ERROR )
 8006614:	f107 030f 	add.w	r3, r7, #15
 8006618:	4619      	mov	r1, r3
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f7ff fe34 	bl	8006288 <LSM303AGR_ACC_R_LOWPWR_EN>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d101      	bne.n	800662a <LSM303AGR_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	e02f      	b.n	800668a <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  /* Read high performance flag */
  if( LSM303AGR_ACC_R_HiRes( (void *)handle, &hr_value ) == MEMS_ERROR )
 800662a:	f107 030e 	add.w	r3, r7, #14
 800662e:	4619      	mov	r1, r3
 8006630:	6878      	ldr	r0, [r7, #4]
 8006632:	f7ff fe45 	bl	80062c0 <LSM303AGR_ACC_R_HiRes>
 8006636:	4603      	mov	r3, r0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d101      	bne.n	8006640 <LSM303AGR_X_Get_Sensitivity+0x36>
  {
    return COMPONENT_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e024      	b.n	800668a <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  if( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 8006640:	7bfb      	ldrb	r3, [r7, #15]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d108      	bne.n	8006658 <LSM303AGR_X_Get_Sensitivity+0x4e>
 8006646:	7bbb      	ldrb	r3, [r7, #14]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d105      	bne.n	8006658 <LSM303AGR_X_Get_Sensitivity+0x4e>
  {
    /* Normal Mode */
    return LSM303AGR_X_Get_Sensitivity_Normal_Mode( handle, sensitivity );
 800664c:	6839      	ldr	r1, [r7, #0]
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 fbec 	bl	8006e2c <LSM303AGR_X_Get_Sensitivity_Normal_Mode>
 8006654:	4603      	mov	r3, r0
 8006656:	e018      	b.n	800668a <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_ENABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 8006658:	7bfb      	ldrb	r3, [r7, #15]
 800665a:	2b08      	cmp	r3, #8
 800665c:	d108      	bne.n	8006670 <LSM303AGR_X_Get_Sensitivity+0x66>
 800665e:	7bbb      	ldrb	r3, [r7, #14]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d105      	bne.n	8006670 <LSM303AGR_X_Get_Sensitivity+0x66>
  {
    /* Low Power Mode */
    return LSM303AGR_X_Get_Sensitivity_LP_Mode( handle, sensitivity );
 8006664:	6839      	ldr	r1, [r7, #0]
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 fc22 	bl	8006eb0 <LSM303AGR_X_Get_Sensitivity_LP_Mode>
 800666c:	4603      	mov	r3, r0
 800666e:	e00c      	b.n	800668a <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_ENABLED )
 8006670:	7bfb      	ldrb	r3, [r7, #15]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d108      	bne.n	8006688 <LSM303AGR_X_Get_Sensitivity+0x7e>
 8006676:	7bbb      	ldrb	r3, [r7, #14]
 8006678:	2b08      	cmp	r3, #8
 800667a:	d105      	bne.n	8006688 <LSM303AGR_X_Get_Sensitivity+0x7e>
  {
    /* High Resolution Mode */
    return LSM303AGR_X_Get_Sensitivity_HR_Mode( handle, sensitivity );
 800667c:	6839      	ldr	r1, [r7, #0]
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 fc58 	bl	8006f34 <LSM303AGR_X_Get_Sensitivity_HR_Mode>
 8006684:	4603      	mov	r3, r0
 8006686:	e000      	b.n	800668a <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else
  {
    /* Not allowed */
    return COMPONENT_ERROR;
 8006688:	2301      	movs	r3, #1
  }
}
 800668a:	4618      	mov	r0, r3
 800668c:	3710      	adds	r7, #16
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
	...

08006694 <LSM303AGR_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b084      	sub	sp, #16
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
 800669c:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_ODR_t odr_low_level;

  if ( LSM303AGR_ACC_R_ODR( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800669e:	f107 030f 	add.w	r3, r7, #15
 80066a2:	4619      	mov	r1, r3
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f7ff fcf8 	bl	800609a <LSM303AGR_ACC_R_ODR>
 80066aa:	4603      	mov	r3, r0
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d101      	bne.n	80066b4 <LSM303AGR_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 80066b0:	2301      	movs	r3, #1
 80066b2:	e045      	b.n	8006740 <LSM303AGR_X_Get_ODR+0xac>
  }

  switch( odr_low_level )
 80066b4:	7bfb      	ldrb	r3, [r7, #15]
 80066b6:	2b70      	cmp	r3, #112	; 0x70
 80066b8:	d038      	beq.n	800672c <LSM303AGR_X_Get_ODR+0x98>
 80066ba:	2b70      	cmp	r3, #112	; 0x70
 80066bc:	dc3a      	bgt.n	8006734 <LSM303AGR_X_Get_ODR+0xa0>
 80066be:	2b60      	cmp	r3, #96	; 0x60
 80066c0:	d030      	beq.n	8006724 <LSM303AGR_X_Get_ODR+0x90>
 80066c2:	2b60      	cmp	r3, #96	; 0x60
 80066c4:	dc36      	bgt.n	8006734 <LSM303AGR_X_Get_ODR+0xa0>
 80066c6:	2b50      	cmp	r3, #80	; 0x50
 80066c8:	d028      	beq.n	800671c <LSM303AGR_X_Get_ODR+0x88>
 80066ca:	2b50      	cmp	r3, #80	; 0x50
 80066cc:	dc32      	bgt.n	8006734 <LSM303AGR_X_Get_ODR+0xa0>
 80066ce:	2b40      	cmp	r3, #64	; 0x40
 80066d0:	d020      	beq.n	8006714 <LSM303AGR_X_Get_ODR+0x80>
 80066d2:	2b40      	cmp	r3, #64	; 0x40
 80066d4:	dc2e      	bgt.n	8006734 <LSM303AGR_X_Get_ODR+0xa0>
 80066d6:	2b30      	cmp	r3, #48	; 0x30
 80066d8:	d018      	beq.n	800670c <LSM303AGR_X_Get_ODR+0x78>
 80066da:	2b30      	cmp	r3, #48	; 0x30
 80066dc:	dc2a      	bgt.n	8006734 <LSM303AGR_X_Get_ODR+0xa0>
 80066de:	2b20      	cmp	r3, #32
 80066e0:	d010      	beq.n	8006704 <LSM303AGR_X_Get_ODR+0x70>
 80066e2:	2b20      	cmp	r3, #32
 80066e4:	dc26      	bgt.n	8006734 <LSM303AGR_X_Get_ODR+0xa0>
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d002      	beq.n	80066f0 <LSM303AGR_X_Get_ODR+0x5c>
 80066ea:	2b10      	cmp	r3, #16
 80066ec:	d005      	beq.n	80066fa <LSM303AGR_X_Get_ODR+0x66>
 80066ee:	e021      	b.n	8006734 <LSM303AGR_X_Get_ODR+0xa0>
  {
    case LSM303AGR_ACC_ODR_DO_PWR_DOWN:
      *odr =     0.0f;
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	f04f 0200 	mov.w	r2, #0
 80066f6:	601a      	str	r2, [r3, #0]
      break;
 80066f8:	e021      	b.n	800673e <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_1Hz:
      *odr =    1.0f;
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8006700:	601a      	str	r2, [r3, #0]
      break;
 8006702:	e01c      	b.n	800673e <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_10Hz:
      *odr =    10.0f;
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	4a10      	ldr	r2, [pc, #64]	; (8006748 <LSM303AGR_X_Get_ODR+0xb4>)
 8006708:	601a      	str	r2, [r3, #0]
      break;
 800670a:	e018      	b.n	800673e <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_25Hz:
      *odr =    25.0f;
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	4a0f      	ldr	r2, [pc, #60]	; (800674c <LSM303AGR_X_Get_ODR+0xb8>)
 8006710:	601a      	str	r2, [r3, #0]
      break;
 8006712:	e014      	b.n	800673e <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_50Hz:
      *odr =    50.0f;
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	4a0e      	ldr	r2, [pc, #56]	; (8006750 <LSM303AGR_X_Get_ODR+0xbc>)
 8006718:	601a      	str	r2, [r3, #0]
      break;
 800671a:	e010      	b.n	800673e <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_100Hz:
      *odr =   100.0f;
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	4a0d      	ldr	r2, [pc, #52]	; (8006754 <LSM303AGR_X_Get_ODR+0xc0>)
 8006720:	601a      	str	r2, [r3, #0]
      break;
 8006722:	e00c      	b.n	800673e <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_200Hz:
      *odr =   200.0f;
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	4a0c      	ldr	r2, [pc, #48]	; (8006758 <LSM303AGR_X_Get_ODR+0xc4>)
 8006728:	601a      	str	r2, [r3, #0]
      break;
 800672a:	e008      	b.n	800673e <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_400Hz:
      *odr =   400.0f;
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	4a0b      	ldr	r2, [pc, #44]	; (800675c <LSM303AGR_X_Get_ODR+0xc8>)
 8006730:	601a      	str	r2, [r3, #0]
      break;
 8006732:	e004      	b.n	800673e <LSM303AGR_X_Get_ODR+0xaa>
    default:
      *odr =    -1.0f;
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	4a0a      	ldr	r2, [pc, #40]	; (8006760 <LSM303AGR_X_Get_ODR+0xcc>)
 8006738:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800673a:	2301      	movs	r3, #1
 800673c:	e000      	b.n	8006740 <LSM303AGR_X_Get_ODR+0xac>
  }

  return COMPONENT_OK;
 800673e:	2300      	movs	r3, #0
}
 8006740:	4618      	mov	r0, r3
 8006742:	3710      	adds	r7, #16
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}
 8006748:	41200000 	.word	0x41200000
 800674c:	41c80000 	.word	0x41c80000
 8006750:	42480000 	.word	0x42480000
 8006754:	42c80000 	.word	0x42c80000
 8006758:	43480000 	.word	0x43480000
 800675c:	43c80000 	.word	0x43c80000
 8006760:	bf800000 	.word	0xbf800000

08006764 <LSM303AGR_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	460b      	mov	r3, r1
 800676e:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	799b      	ldrb	r3, [r3, #6]
 8006774:	2b01      	cmp	r3, #1
 8006776:	d109      	bne.n	800678c <LSM303AGR_X_Set_ODR+0x28>
  {
    if(LSM303AGR_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8006778:	78fb      	ldrb	r3, [r7, #3]
 800677a:	4619      	mov	r1, r3
 800677c:	6878      	ldr	r0, [r7, #4]
 800677e:	f000 fa11 	bl	8006ba4 <LSM303AGR_X_Set_ODR_When_Enabled>
 8006782:	4603      	mov	r3, r0
 8006784:	2b01      	cmp	r3, #1
 8006786:	d10b      	bne.n	80067a0 <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	e00a      	b.n	80067a2 <LSM303AGR_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800678c:	78fb      	ldrb	r3, [r7, #3]
 800678e:	4619      	mov	r1, r3
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 fa3d 	bl	8006c10 <LSM303AGR_X_Set_ODR_When_Disabled>
 8006796:	4603      	mov	r3, r0
 8006798:	2b01      	cmp	r3, #1
 800679a:	d101      	bne.n	80067a0 <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	e000      	b.n	80067a2 <LSM303AGR_X_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 80067a0:	2300      	movs	r3, #0
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3708      	adds	r7, #8
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <LSM303AGR_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 80067aa:	b580      	push	{r7, lr}
 80067ac:	b082      	sub	sp, #8
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	6078      	str	r0, [r7, #4]
 80067b2:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	799b      	ldrb	r3, [r3, #6]
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d109      	bne.n	80067d2 <LSM303AGR_X_Set_ODR_Value+0x28>
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 80067be:	ed97 0a00 	vldr	s0, [r7]
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 fa66 	bl	8006c94 <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d10b      	bne.n	80067e6 <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 80067ce:	2301      	movs	r3, #1
 80067d0:	e00a      	b.n	80067e8 <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 80067d2:	ed97 0a00 	vldr	s0, [r7]
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 fabc 	bl	8006d54 <LSM303AGR_X_Set_ODR_Value_When_Disabled>
 80067dc:	4603      	mov	r3, r0
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d101      	bne.n	80067e6 <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	e000      	b.n	80067e8 <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 80067e6:	2300      	movs	r3, #0
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3708      	adds	r7, #8
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <LSM303AGR_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fs_low_level;

  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 80067fa:	f107 030f 	add.w	r3, r7, #15
 80067fe:	4619      	mov	r1, r3
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	f7ff fadb 	bl	8005dbc <LSM303AGR_ACC_R_FullScale>
 8006806:	4603      	mov	r3, r0
 8006808:	2b00      	cmp	r3, #0
 800680a:	d101      	bne.n	8006810 <LSM303AGR_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e027      	b.n	8006860 <LSM303AGR_X_Get_FS+0x70>
  }

  switch( fs_low_level )
 8006810:	7bfb      	ldrb	r3, [r7, #15]
 8006812:	2b30      	cmp	r3, #48	; 0x30
 8006814:	d019      	beq.n	800684a <LSM303AGR_X_Get_FS+0x5a>
 8006816:	2b30      	cmp	r3, #48	; 0x30
 8006818:	dc1c      	bgt.n	8006854 <LSM303AGR_X_Get_FS+0x64>
 800681a:	2b20      	cmp	r3, #32
 800681c:	d010      	beq.n	8006840 <LSM303AGR_X_Get_FS+0x50>
 800681e:	2b20      	cmp	r3, #32
 8006820:	dc18      	bgt.n	8006854 <LSM303AGR_X_Get_FS+0x64>
 8006822:	2b00      	cmp	r3, #0
 8006824:	d002      	beq.n	800682c <LSM303AGR_X_Get_FS+0x3c>
 8006826:	2b10      	cmp	r3, #16
 8006828:	d005      	beq.n	8006836 <LSM303AGR_X_Get_FS+0x46>
 800682a:	e013      	b.n	8006854 <LSM303AGR_X_Get_FS+0x64>
  {
    case LSM303AGR_ACC_FS_2G:
      *fullScale =  2.0f;
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006832:	601a      	str	r2, [r3, #0]
      break;
 8006834:	e013      	b.n	800685e <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_4G:
      *fullScale =  4.0f;
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800683c:	601a      	str	r2, [r3, #0]
      break;
 800683e:	e00e      	b.n	800685e <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_8G:
      *fullScale =  8.0f;
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 8006846:	601a      	str	r2, [r3, #0]
      break;
 8006848:	e009      	b.n	800685e <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_16G:
      *fullScale = 16.0f;
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 8006850:	601a      	str	r2, [r3, #0]
      break;
 8006852:	e004      	b.n	800685e <LSM303AGR_X_Get_FS+0x6e>
    default:
      *fullScale = -1.0f;
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	4a04      	ldr	r2, [pc, #16]	; (8006868 <LSM303AGR_X_Get_FS+0x78>)
 8006858:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e000      	b.n	8006860 <LSM303AGR_X_Get_FS+0x70>
  }

  return COMPONENT_OK;
 800685e:	2300      	movs	r3, #0
}
 8006860:	4618      	mov	r0, r3
 8006862:	3710      	adds	r7, #16
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}
 8006868:	bf800000 	.word	0xbf800000

0800686c <LSM303AGR_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	460b      	mov	r3, r1
 8006876:	70fb      	strb	r3, [r7, #3]

  LSM303AGR_ACC_FS_t new_fs;

  switch( fullScale )
 8006878:	78fb      	ldrb	r3, [r7, #3]
 800687a:	2b04      	cmp	r3, #4
 800687c:	d00c      	beq.n	8006898 <LSM303AGR_X_Set_FS+0x2c>
 800687e:	2b04      	cmp	r3, #4
 8006880:	dc0d      	bgt.n	800689e <LSM303AGR_X_Set_FS+0x32>
 8006882:	2b00      	cmp	r3, #0
 8006884:	d002      	beq.n	800688c <LSM303AGR_X_Set_FS+0x20>
 8006886:	2b02      	cmp	r3, #2
 8006888:	d003      	beq.n	8006892 <LSM303AGR_X_Set_FS+0x26>
 800688a:	e008      	b.n	800689e <LSM303AGR_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM303AGR_ACC_FS_2G;
 800688c:	2300      	movs	r3, #0
 800688e:	73fb      	strb	r3, [r7, #15]
      break;
 8006890:	e007      	b.n	80068a2 <LSM303AGR_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM303AGR_ACC_FS_4G;
 8006892:	2310      	movs	r3, #16
 8006894:	73fb      	strb	r3, [r7, #15]
      break;
 8006896:	e004      	b.n	80068a2 <LSM303AGR_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM303AGR_ACC_FS_8G;
 8006898:	2320      	movs	r3, #32
 800689a:	73fb      	strb	r3, [r7, #15]
      break;
 800689c:	e001      	b.n	80068a2 <LSM303AGR_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800689e:	2301      	movs	r3, #1
 80068a0:	e00a      	b.n	80068b8 <LSM303AGR_X_Set_FS+0x4c>
  }

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 80068a2:	7bfb      	ldrb	r3, [r7, #15]
 80068a4:	4619      	mov	r1, r3
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f7ff fa5b 	bl	8005d62 <LSM303AGR_ACC_W_FullScale>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d101      	bne.n	80068b6 <LSM303AGR_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	e000      	b.n	80068b8 <LSM303AGR_X_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 80068b6:	2300      	movs	r3, #0
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3710      	adds	r7, #16
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}

080068c0 <LSM303AGR_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b084      	sub	sp, #16
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
 80068c8:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_FS_t new_fs;

  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
           : ( fullScale <= 4.0f ) ? LSM303AGR_ACC_FS_4G
 80068cc:	edd7 7a00 	vldr	s15, [r7]
 80068d0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80068d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80068d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068dc:	d801      	bhi.n	80068e2 <LSM303AGR_X_Set_FS_Value+0x22>
 80068de:	2300      	movs	r3, #0
 80068e0:	e016      	b.n	8006910 <LSM303AGR_X_Set_FS_Value+0x50>
 80068e2:	edd7 7a00 	vldr	s15, [r7]
 80068e6:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80068ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80068ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068f2:	d801      	bhi.n	80068f8 <LSM303AGR_X_Set_FS_Value+0x38>
 80068f4:	2310      	movs	r3, #16
 80068f6:	e00b      	b.n	8006910 <LSM303AGR_X_Set_FS_Value+0x50>
 80068f8:	edd7 7a00 	vldr	s15, [r7]
 80068fc:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8006900:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006908:	d801      	bhi.n	800690e <LSM303AGR_X_Set_FS_Value+0x4e>
 800690a:	2320      	movs	r3, #32
 800690c:	e000      	b.n	8006910 <LSM303AGR_X_Set_FS_Value+0x50>
 800690e:	2330      	movs	r3, #48	; 0x30
  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
 8006910:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM303AGR_ACC_FS_8G
           :                         LSM303AGR_ACC_FS_16G;

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 8006912:	7bfb      	ldrb	r3, [r7, #15]
 8006914:	4619      	mov	r1, r3
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f7ff fa23 	bl	8005d62 <LSM303AGR_ACC_W_FullScale>
 800691c:	4603      	mov	r3, r0
 800691e:	2b00      	cmp	r3, #0
 8006920:	d101      	bne.n	8006926 <LSM303AGR_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e000      	b.n	8006928 <LSM303AGR_X_Set_FS_Value+0x68>
  }

  return COMPONENT_OK;
 8006926:	2300      	movs	r3, #0
}
 8006928:	4618      	mov	r0, r3
 800692a:	3710      	adds	r7, #16
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}

08006930 <LSM303AGR_X_Get_Axes_Status>:
 * @param xyz_enabled the pointer to the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Status( DrvContextTypeDef *handle, uint8_t *xyz_enabled )
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b084      	sub	sp, #16
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XEN_t xStatus;
  LSM303AGR_ACC_YEN_t yStatus;
  LSM303AGR_ACC_ZEN_t zStatus;

  if ( LSM303AGR_ACC_R_XEN( (void *)handle, &xStatus ) == MEMS_ERROR )
 800693a:	f107 030f 	add.w	r3, r7, #15
 800693e:	4619      	mov	r1, r3
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f7ff fbf3 	bl	800612c <LSM303AGR_ACC_R_XEN>
 8006946:	4603      	mov	r3, r0
 8006948:	2b00      	cmp	r3, #0
 800694a:	d101      	bne.n	8006950 <LSM303AGR_X_Get_Axes_Status+0x20>
  {
    return COMPONENT_ERROR;
 800694c:	2301      	movs	r3, #1
 800694e:	e031      	b.n	80069b4 <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_YEN( (void *)handle, &yStatus ) == MEMS_ERROR )
 8006950:	f107 030e 	add.w	r3, r7, #14
 8006954:	4619      	mov	r1, r3
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f7ff fc31 	bl	80061be <LSM303AGR_ACC_R_YEN>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d101      	bne.n	8006966 <LSM303AGR_X_Get_Axes_Status+0x36>
  {
    return COMPONENT_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	e026      	b.n	80069b4 <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_ZEN( (void *)handle, &zStatus ) == MEMS_ERROR )
 8006966:	f107 030d 	add.w	r3, r7, #13
 800696a:	4619      	mov	r1, r3
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f7ff fc6f 	bl	8006250 <LSM303AGR_ACC_R_ZEN>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	d101      	bne.n	800697c <LSM303AGR_X_Get_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 8006978:	2301      	movs	r3, #1
 800697a:	e01b      	b.n	80069b4 <LSM303AGR_X_Get_Axes_Status+0x84>
  }

  xyz_enabled[0] = ( xStatus == LSM303AGR_ACC_XEN_ENABLED ) ? 1 : 0;
 800697c:	7bfb      	ldrb	r3, [r7, #15]
 800697e:	2b01      	cmp	r3, #1
 8006980:	bf0c      	ite	eq
 8006982:	2301      	moveq	r3, #1
 8006984:	2300      	movne	r3, #0
 8006986:	b2db      	uxtb	r3, r3
 8006988:	461a      	mov	r2, r3
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	701a      	strb	r2, [r3, #0]
  xyz_enabled[1] = ( yStatus == LSM303AGR_ACC_YEN_ENABLED ) ? 1 : 0;
 800698e:	7bbb      	ldrb	r3, [r7, #14]
 8006990:	2b02      	cmp	r3, #2
 8006992:	bf0c      	ite	eq
 8006994:	2301      	moveq	r3, #1
 8006996:	2300      	movne	r3, #0
 8006998:	b2da      	uxtb	r2, r3
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	3301      	adds	r3, #1
 800699e:	701a      	strb	r2, [r3, #0]
  xyz_enabled[2] = ( zStatus == LSM303AGR_ACC_ZEN_ENABLED ) ? 1 : 0;
 80069a0:	7b7b      	ldrb	r3, [r7, #13]
 80069a2:	2b04      	cmp	r3, #4
 80069a4:	bf0c      	ite	eq
 80069a6:	2301      	moveq	r3, #1
 80069a8:	2300      	movne	r3, #0
 80069aa:	b2da      	uxtb	r2, r3
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	3302      	adds	r3, #2
 80069b0:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 80069b2:	2300      	movs	r3, #0
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3710      	adds	r7, #16
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}

080069bc <LSM303AGR_X_Set_Axes_Status>:
 * @param enable_xyz vector of the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_Axes_Status( DrvContextTypeDef *handle, uint8_t *enable_xyz )
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b082      	sub	sp, #8
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]

  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
                            ( enable_xyz[0] == 1 ) ? LSM303AGR_ACC_XEN_ENABLED : LSM303AGR_ACC_XEN_DISABLED ) == MEMS_ERROR )
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	bf0c      	ite	eq
 80069ce:	2301      	moveq	r3, #1
 80069d0:	2300      	movne	r3, #0
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	4619      	mov	r1, r3
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f7ff fb7b 	bl	80060d2 <LSM303AGR_ACC_W_XEN>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d101      	bne.n	80069e6 <LSM303AGR_X_Set_Axes_Status+0x2a>
  {
    return COMPONENT_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	e022      	b.n	8006a2c <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
                             ( enable_xyz[1] == 1 ) ? LSM303AGR_ACC_YEN_ENABLED : LSM303AGR_ACC_YEN_DISABLED ) == MEMS_ERROR )
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	3301      	adds	r3, #1
 80069ea:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	d101      	bne.n	80069f4 <LSM303AGR_X_Set_Axes_Status+0x38>
 80069f0:	2302      	movs	r3, #2
 80069f2:	e000      	b.n	80069f6 <LSM303AGR_X_Set_Axes_Status+0x3a>
 80069f4:	2300      	movs	r3, #0
 80069f6:	4619      	mov	r1, r3
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f7ff fbb3 	bl	8006164 <LSM303AGR_ACC_W_YEN>
 80069fe:	4603      	mov	r3, r0
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d101      	bne.n	8006a08 <LSM303AGR_X_Set_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	e011      	b.n	8006a2c <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
                             ( enable_xyz[2] == 1 ) ? LSM303AGR_ACC_ZEN_ENABLED : LSM303AGR_ACC_ZEN_DISABLED ) == MEMS_ERROR )
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	3302      	adds	r3, #2
 8006a0c:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d101      	bne.n	8006a16 <LSM303AGR_X_Set_Axes_Status+0x5a>
 8006a12:	2304      	movs	r3, #4
 8006a14:	e000      	b.n	8006a18 <LSM303AGR_X_Set_Axes_Status+0x5c>
 8006a16:	2300      	movs	r3, #0
 8006a18:	4619      	mov	r1, r3
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f7ff fbeb 	bl	80061f6 <LSM303AGR_ACC_W_ZEN>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d101      	bne.n	8006a2a <LSM303AGR_X_Set_Axes_Status+0x6e>
  {
    return COMPONENT_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	e000      	b.n	8006a2c <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  return COMPONENT_OK;
 8006a2a:	2300      	movs	r3, #0
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3708      	adds	r7, #8
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}

08006a34 <LSM303AGR_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b084      	sub	sp, #16
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	60f8      	str	r0, [r7, #12]
 8006a3c:	460b      	mov	r3, r1
 8006a3e:	607a      	str	r2, [r7, #4]
 8006a40:	72fb      	strb	r3, [r7, #11]

  if ( LSM303AGR_ACC_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 8006a42:	7af9      	ldrb	r1, [r7, #11]
 8006a44:	2301      	movs	r3, #1
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	68f8      	ldr	r0, [r7, #12]
 8006a4a:	f7ff f91f 	bl	8005c8c <LSM303AGR_ACC_ReadReg>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d101      	bne.n	8006a58 <LSM303AGR_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	e000      	b.n	8006a5a <LSM303AGR_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8006a58:	2300      	movs	r3, #0
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3710      	adds	r7, #16
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bd80      	pop	{r7, pc}

08006a62 <LSM303AGR_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8006a62:	b580      	push	{r7, lr}
 8006a64:	b082      	sub	sp, #8
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	6078      	str	r0, [r7, #4]
 8006a6a:	460b      	mov	r3, r1
 8006a6c:	70fb      	strb	r3, [r7, #3]
 8006a6e:	4613      	mov	r3, r2
 8006a70:	70bb      	strb	r3, [r7, #2]

  if ( LSM303AGR_ACC_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 8006a72:	1cba      	adds	r2, r7, #2
 8006a74:	78f9      	ldrb	r1, [r7, #3]
 8006a76:	2301      	movs	r3, #1
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f7ff f8e6 	bl	8005c4a <LSM303AGR_ACC_WriteReg>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d101      	bne.n	8006a88 <LSM303AGR_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	e000      	b.n	8006a8a <LSM303AGR_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8006a88:	2300      	movs	r3, #0
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3708      	adds	r7, #8
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}

08006a92 <LSM303AGR_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8006a92:	b580      	push	{r7, lr}
 8006a94:	b084      	sub	sp, #16
 8006a96:	af00      	add	r7, sp, #0
 8006a98:	6078      	str	r0, [r7, #4]
 8006a9a:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XDA_t status_raw;

  if ( LSM303AGR_ACC_R_XDataAvail( (void *)handle, &status_raw ) == MEMS_ERROR )
 8006a9c:	f107 030f 	add.w	r3, r7, #15
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f7ff fc28 	bl	80062f8 <LSM303AGR_ACC_R_XDataAvail>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d101      	bne.n	8006ab2 <LSM303AGR_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e00f      	b.n	8006ad2 <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 8006ab2:	7bfb      	ldrb	r3, [r7, #15]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d005      	beq.n	8006ac4 <LSM303AGR_X_Get_DRDY_Status+0x32>
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d107      	bne.n	8006acc <LSM303AGR_X_Get_DRDY_Status+0x3a>
  {
    case LSM303AGR_ACC_XDA_AVAILABLE:
      *status = 1;
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	2201      	movs	r2, #1
 8006ac0:	701a      	strb	r2, [r3, #0]
      break;
 8006ac2:	e005      	b.n	8006ad0 <LSM303AGR_X_Get_DRDY_Status+0x3e>
    case LSM303AGR_ACC_XDA_NOT_AVAILABLE:
      *status = 0;
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	701a      	strb	r2, [r3, #0]
      break;
 8006aca:	e001      	b.n	8006ad0 <LSM303AGR_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e000      	b.n	8006ad2 <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3710      	adds	r7, #16
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}

08006ada <LSM303AGR_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 8006ada:	b580      	push	{r7, lr}
 8006adc:	b086      	sub	sp, #24
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]
 8006ae2:	6039      	str	r1, [r7, #0]

  Type3Axis16bit_U raw_data_tmp;
  u8_t shift = 0;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	75fb      	strb	r3, [r7, #23]
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;

  /* Determine which operational mode the acc is set */
  if(!LSM303AGR_ACC_R_HiRes( (void *)handle, &hr ))
 8006ae8:	f107 030e 	add.w	r3, r7, #14
 8006aec:	4619      	mov	r1, r3
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f7ff fbe6 	bl	80062c0 <LSM303AGR_ACC_R_HiRes>
 8006af4:	4603      	mov	r3, r0
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d101      	bne.n	8006afe <LSM303AGR_X_Get_Axes_Raw+0x24>
  {
    return COMPONENT_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e04e      	b.n	8006b9c <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if(!LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp ))
 8006afe:	f107 030f 	add.w	r3, r7, #15
 8006b02:	4619      	mov	r1, r3
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f7ff fbbf 	bl	8006288 <LSM303AGR_ACC_R_LOWPWR_EN>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d101      	bne.n	8006b14 <LSM303AGR_X_Get_Axes_Raw+0x3a>
  {
    return COMPONENT_ERROR;
 8006b10:	2301      	movs	r3, #1
 8006b12:	e043      	b.n	8006b9c <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8006b14:	7bfb      	ldrb	r3, [r7, #15]
 8006b16:	2b08      	cmp	r3, #8
 8006b18:	d105      	bne.n	8006b26 <LSM303AGR_X_Get_Axes_Raw+0x4c>
 8006b1a:	7bbb      	ldrb	r3, [r7, #14]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d102      	bne.n	8006b26 <LSM303AGR_X_Get_Axes_Raw+0x4c>
  {
    /* op mode is LP 8-bit */
    shift = 8;
 8006b20:	2308      	movs	r3, #8
 8006b22:	75fb      	strb	r3, [r7, #23]
 8006b24:	e013      	b.n	8006b4e <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8006b26:	7bfb      	ldrb	r3, [r7, #15]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d105      	bne.n	8006b38 <LSM303AGR_X_Get_Axes_Raw+0x5e>
 8006b2c:	7bbb      	ldrb	r3, [r7, #14]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d102      	bne.n	8006b38 <LSM303AGR_X_Get_Axes_Raw+0x5e>
  {
    /* op mode is Normal 10-bit */
    shift = 6;
 8006b32:	2306      	movs	r3, #6
 8006b34:	75fb      	strb	r3, [r7, #23]
 8006b36:	e00a      	b.n	8006b4e <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 8006b38:	7bfb      	ldrb	r3, [r7, #15]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d105      	bne.n	8006b4a <LSM303AGR_X_Get_Axes_Raw+0x70>
 8006b3e:	7bbb      	ldrb	r3, [r7, #14]
 8006b40:	2b08      	cmp	r3, #8
 8006b42:	d102      	bne.n	8006b4a <LSM303AGR_X_Get_Axes_Raw+0x70>
  {
    /* op mode is HR 12-bit */
    shift = 4;
 8006b44:	2304      	movs	r3, #4
 8006b46:	75fb      	strb	r3, [r7, #23]
 8006b48:	e001      	b.n	8006b4e <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else
  {
    return COMPONENT_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e026      	b.n	8006b9c <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Read output registers from LSM303AGR_ACC_GYRO_OUTX_L_XL to LSM303AGR_ACC_GYRO_OUTZ_H_XL. */
  if (!LSM303AGR_ACC_Get_Raw_Acceleration( (void *)handle, raw_data_tmp.u8bit ))
 8006b4e:	f107 0310 	add.w	r3, r7, #16
 8006b52:	4619      	mov	r1, r3
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f7ff f94d 	bl	8005df4 <LSM303AGR_ACC_Get_Raw_Acceleration>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d101      	bne.n	8006b64 <LSM303AGR_X_Get_Axes_Raw+0x8a>
  {
    return COMPONENT_ERROR;
 8006b60:	2301      	movs	r3, #1
 8006b62:	e01b      	b.n	8006b9c <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Format the data. */
  pData[0] = ( raw_data_tmp.i16bit[0] >> shift );
 8006b64:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006b68:	461a      	mov	r2, r3
 8006b6a:	7dfb      	ldrb	r3, [r7, #23]
 8006b6c:	fa42 f303 	asr.w	r3, r2, r3
 8006b70:	b21a      	sxth	r2, r3
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	801a      	strh	r2, [r3, #0]
  pData[1] = ( raw_data_tmp.i16bit[1] >> shift );
 8006b76:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	7dfb      	ldrb	r3, [r7, #23]
 8006b7e:	411a      	asrs	r2, r3
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	3302      	adds	r3, #2
 8006b84:	b212      	sxth	r2, r2
 8006b86:	801a      	strh	r2, [r3, #0]
  pData[2] = ( raw_data_tmp.i16bit[2] >> shift );
 8006b88:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	7dfb      	ldrb	r3, [r7, #23]
 8006b90:	411a      	asrs	r2, r3
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	3304      	adds	r3, #4
 8006b96:	b212      	sxth	r2, r2
 8006b98:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 8006b9a:	2300      	movs	r3, #0
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3718      	adds	r7, #24
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <LSM303AGR_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	460b      	mov	r3, r1
 8006bae:	70fb      	strb	r3, [r7, #3]
  LSM303AGR_ACC_ODR_t new_odr;

  switch( odr )
 8006bb0:	78fb      	ldrb	r3, [r7, #3]
 8006bb2:	2b04      	cmp	r3, #4
 8006bb4:	d81b      	bhi.n	8006bee <LSM303AGR_X_Set_ODR_When_Enabled+0x4a>
 8006bb6:	a201      	add	r2, pc, #4	; (adr r2, 8006bbc <LSM303AGR_X_Set_ODR_When_Enabled+0x18>)
 8006bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bbc:	08006bd1 	.word	0x08006bd1
 8006bc0:	08006bd7 	.word	0x08006bd7
 8006bc4:	08006bdd 	.word	0x08006bdd
 8006bc8:	08006be3 	.word	0x08006be3
 8006bcc:	08006be9 	.word	0x08006be9
  {
    case ODR_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_1Hz;
 8006bd0:	2310      	movs	r3, #16
 8006bd2:	73fb      	strb	r3, [r7, #15]
      break;
 8006bd4:	e00d      	b.n	8006bf2 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_10Hz;
 8006bd6:	2320      	movs	r3, #32
 8006bd8:	73fb      	strb	r3, [r7, #15]
      break;
 8006bda:	e00a      	b.n	8006bf2 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM303AGR_ACC_ODR_DO_25Hz;
 8006bdc:	2330      	movs	r3, #48	; 0x30
 8006bde:	73fb      	strb	r3, [r7, #15]
      break;
 8006be0:	e007      	b.n	8006bf2 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_50Hz;
 8006be2:	2340      	movs	r3, #64	; 0x40
 8006be4:	73fb      	strb	r3, [r7, #15]
      break;
 8006be6:	e004      	b.n	8006bf2 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_100Hz;
 8006be8:	2350      	movs	r3, #80	; 0x50
 8006bea:	73fb      	strb	r3, [r7, #15]
      break;
 8006bec:	e001      	b.n	8006bf2 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e00a      	b.n	8006c08 <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 8006bf2:	7bfb      	ldrb	r3, [r7, #15]
 8006bf4:	4619      	mov	r1, r3
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f7ff fa22 	bl	8006040 <LSM303AGR_ACC_W_ODR>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d101      	bne.n	8006c06 <LSM303AGR_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e000      	b.n	8006c08 <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 8006c06:	2300      	movs	r3, #0
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3710      	adds	r7, #16
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}

08006c10 <LSM303AGR_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8006c10:	b480      	push	{r7}
 8006c12:	b085      	sub	sp, #20
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
 8006c18:	460b      	mov	r3, r1
 8006c1a:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	60bb      	str	r3, [r7, #8]

  switch( odr )
 8006c28:	78fb      	ldrb	r3, [r7, #3]
 8006c2a:	2b04      	cmp	r3, #4
 8006c2c:	d821      	bhi.n	8006c72 <LSM303AGR_X_Set_ODR_When_Disabled+0x62>
 8006c2e:	a201      	add	r2, pc, #4	; (adr r2, 8006c34 <LSM303AGR_X_Set_ODR_When_Disabled+0x24>)
 8006c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c34:	08006c49 	.word	0x08006c49
 8006c38:	08006c53 	.word	0x08006c53
 8006c3c:	08006c5b 	.word	0x08006c5b
 8006c40:	08006c63 	.word	0x08006c63
 8006c44:	08006c6b 	.word	0x08006c6b
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 1.0f;
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8006c4e:	601a      	str	r2, [r3, #0]
      break;
 8006c50:	e011      	b.n	8006c76 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 10.0f;
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	4a0b      	ldr	r2, [pc, #44]	; (8006c84 <LSM303AGR_X_Set_ODR_When_Disabled+0x74>)
 8006c56:	601a      	str	r2, [r3, #0]
      break;
 8006c58:	e00d      	b.n	8006c76 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID:
      pComponentData->Previous_ODR = 25.0f;
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	4a0a      	ldr	r2, [pc, #40]	; (8006c88 <LSM303AGR_X_Set_ODR_When_Disabled+0x78>)
 8006c5e:	601a      	str	r2, [r3, #0]
      break;
 8006c60:	e009      	b.n	8006c76 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 50.0f;
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	4a09      	ldr	r2, [pc, #36]	; (8006c8c <LSM303AGR_X_Set_ODR_When_Disabled+0x7c>)
 8006c66:	601a      	str	r2, [r3, #0]
      break;
 8006c68:	e005      	b.n	8006c76 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 100.0f;
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	4a08      	ldr	r2, [pc, #32]	; (8006c90 <LSM303AGR_X_Set_ODR_When_Disabled+0x80>)
 8006c6e:	601a      	str	r2, [r3, #0]
      break;
 8006c70:	e001      	b.n	8006c76 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    default:
      return COMPONENT_ERROR;
 8006c72:	2301      	movs	r3, #1
 8006c74:	e000      	b.n	8006c78 <LSM303AGR_X_Set_ODR_When_Disabled+0x68>
  }

  return COMPONENT_OK;
 8006c76:	2300      	movs	r3, #0
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3714      	adds	r7, #20
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr
 8006c84:	41200000 	.word	0x41200000
 8006c88:	41c80000 	.word	0x41c80000
 8006c8c:	42480000 	.word	0x42480000
 8006c90:	42c80000 	.word	0x42c80000

08006c94 <LSM303AGR_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b084      	sub	sp, #16
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_ODR_t new_odr;

  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
            : ( odr <=   10.0f ) ? LSM303AGR_ACC_ODR_DO_10Hz
 8006ca0:	edd7 7a00 	vldr	s15, [r7]
 8006ca4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006ca8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006cac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cb0:	d801      	bhi.n	8006cb6 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x22>
 8006cb2:	2310      	movs	r3, #16
 8006cb4:	e037      	b.n	8006d26 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006cb6:	edd7 7a00 	vldr	s15, [r7]
 8006cba:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8006cbe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cc6:	d801      	bhi.n	8006ccc <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x38>
 8006cc8:	2320      	movs	r3, #32
 8006cca:	e02c      	b.n	8006d26 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006ccc:	edd7 7a00 	vldr	s15, [r7]
 8006cd0:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8006cd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cdc:	d801      	bhi.n	8006ce2 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x4e>
 8006cde:	2330      	movs	r3, #48	; 0x30
 8006ce0:	e021      	b.n	8006d26 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006ce2:	edd7 7a00 	vldr	s15, [r7]
 8006ce6:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8006d48 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb4>
 8006cea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cf2:	d801      	bhi.n	8006cf8 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x64>
 8006cf4:	2340      	movs	r3, #64	; 0x40
 8006cf6:	e016      	b.n	8006d26 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006cf8:	edd7 7a00 	vldr	s15, [r7]
 8006cfc:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8006d4c <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb8>
 8006d00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d08:	d801      	bhi.n	8006d0e <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x7a>
 8006d0a:	2350      	movs	r3, #80	; 0x50
 8006d0c:	e00b      	b.n	8006d26 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006d0e:	edd7 7a00 	vldr	s15, [r7]
 8006d12:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8006d50 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xbc>
 8006d16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d1e:	d801      	bhi.n	8006d24 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x90>
 8006d20:	2360      	movs	r3, #96	; 0x60
 8006d22:	e000      	b.n	8006d26 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006d24:	2370      	movs	r3, #112	; 0x70
  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
 8006d26:	73fb      	strb	r3, [r7, #15]
            : ( odr <=   50.0f ) ? LSM303AGR_ACC_ODR_DO_50Hz
            : ( odr <=  100.0f ) ? LSM303AGR_ACC_ODR_DO_100Hz
            : ( odr <=  200.0f ) ? LSM303AGR_ACC_ODR_DO_200Hz
            :                      LSM303AGR_ACC_ODR_DO_400Hz;

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 8006d28:	7bfb      	ldrb	r3, [r7, #15]
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f7ff f987 	bl	8006040 <LSM303AGR_ACC_W_ODR>
 8006d32:	4603      	mov	r3, r0
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d101      	bne.n	8006d3c <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xa8>
  {
    return COMPONENT_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	e000      	b.n	8006d3e <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xaa>
  }

  return COMPONENT_OK;
 8006d3c:	2300      	movs	r3, #0
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3710      	adds	r7, #16
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
 8006d46:	bf00      	nop
 8006d48:	42480000 	.word	0x42480000
 8006d4c:	42c80000 	.word	0x42c80000
 8006d50:	43480000 	.word	0x43480000

08006d54 <LSM303AGR_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 8006d54:	b480      	push	{r7}
 8006d56:	b085      	sub	sp, #20
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
                                 : ( odr <=   10.0f ) ? 10.0f
 8006d6c:	edd7 7a00 	vldr	s15, [r7]
 8006d70:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006d74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d7c:	d802      	bhi.n	8006d84 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x30>
 8006d7e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006d82:	e037      	b.n	8006df4 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   25.0f ) ? 25.0f
 8006d84:	edd7 7a00 	vldr	s15, [r7]
 8006d88:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8006d8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d94:	d801      	bhi.n	8006d9a <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x46>
 8006d96:	4b1c      	ldr	r3, [pc, #112]	; (8006e08 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb4>)
 8006d98:	e02c      	b.n	8006df4 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   50.0f ) ? 50.0f
 8006d9a:	edd7 7a00 	vldr	s15, [r7]
 8006d9e:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8006da2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006daa:	d801      	bhi.n	8006db0 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x5c>
 8006dac:	4b17      	ldr	r3, [pc, #92]	; (8006e0c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb8>)
 8006dae:	e021      	b.n	8006df4 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  100.0f ) ? 100.0f
 8006db0:	edd7 7a00 	vldr	s15, [r7]
 8006db4:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8006e10 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xbc>
 8006db8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dc0:	d801      	bhi.n	8006dc6 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x72>
 8006dc2:	4b14      	ldr	r3, [pc, #80]	; (8006e14 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc0>)
 8006dc4:	e016      	b.n	8006df4 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  200.0f ) ? 200.0f
 8006dc6:	edd7 7a00 	vldr	s15, [r7]
 8006dca:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8006e18 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc4>
 8006dce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dd6:	d801      	bhi.n	8006ddc <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x88>
 8006dd8:	4b10      	ldr	r3, [pc, #64]	; (8006e1c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc8>)
 8006dda:	e00b      	b.n	8006df4 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 :                      400.0f;
 8006ddc:	edd7 7a00 	vldr	s15, [r7]
 8006de0:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8006e20 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xcc>
 8006de4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dec:	d801      	bhi.n	8006df2 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x9e>
 8006dee:	4b0d      	ldr	r3, [pc, #52]	; (8006e24 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd0>)
 8006df0:	e000      	b.n	8006df4 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
 8006df2:	4b0d      	ldr	r3, [pc, #52]	; (8006e28 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd4>)
  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
 8006df4:	68ba      	ldr	r2, [r7, #8]
 8006df6:	6013      	str	r3, [r2, #0]

  return COMPONENT_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3714      	adds	r7, #20
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr
 8006e06:	bf00      	nop
 8006e08:	41200000 	.word	0x41200000
 8006e0c:	41c80000 	.word	0x41c80000
 8006e10:	42480000 	.word	0x42480000
 8006e14:	42480000 	.word	0x42480000
 8006e18:	42c80000 	.word	0x42c80000
 8006e1c:	42c80000 	.word	0x42c80000
 8006e20:	43480000 	.word	0x43480000
 8006e24:	43480000 	.word	0x43480000
 8006e28:	43c80000 	.word	0x43c80000

08006e2c <LSM303AGR_X_Get_Sensitivity_Normal_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_Normal_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b084      	sub	sp, #16
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 8006e36:	f107 030f 	add.w	r3, r7, #15
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f7fe ffbd 	bl	8005dbc <LSM303AGR_ACC_R_FullScale>
 8006e42:	4603      	mov	r3, r0
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d101      	bne.n	8006e4c <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x20>
  {
    return COMPONENT_ERROR;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e023      	b.n	8006e94 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8006e4c:	7bfb      	ldrb	r3, [r7, #15]
 8006e4e:	2b30      	cmp	r3, #48	; 0x30
 8006e50:	d016      	beq.n	8006e80 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x54>
 8006e52:	2b30      	cmp	r3, #48	; 0x30
 8006e54:	dc18      	bgt.n	8006e88 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 8006e56:	2b20      	cmp	r3, #32
 8006e58:	d00e      	beq.n	8006e78 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x4c>
 8006e5a:	2b20      	cmp	r3, #32
 8006e5c:	dc14      	bgt.n	8006e88 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d002      	beq.n	8006e68 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x3c>
 8006e62:	2b10      	cmp	r3, #16
 8006e64:	d004      	beq.n	8006e70 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x44>
 8006e66:	e00f      	b.n	8006e88 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_NORMAL_MODE;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	4a0c      	ldr	r2, [pc, #48]	; (8006e9c <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x70>)
 8006e6c:	601a      	str	r2, [r3, #0]
      break;
 8006e6e:	e010      	b.n	8006e92 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_NORMAL_MODE;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	4a0b      	ldr	r2, [pc, #44]	; (8006ea0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x74>)
 8006e74:	601a      	str	r2, [r3, #0]
      break;
 8006e76:	e00c      	b.n	8006e92 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_NORMAL_MODE;
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	4a0a      	ldr	r2, [pc, #40]	; (8006ea4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x78>)
 8006e7c:	601a      	str	r2, [r3, #0]
      break;
 8006e7e:	e008      	b.n	8006e92 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_NORMAL_MODE;
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	4a09      	ldr	r2, [pc, #36]	; (8006ea8 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x7c>)
 8006e84:	601a      	str	r2, [r3, #0]
      break;
 8006e86:	e004      	b.n	8006e92 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	4a08      	ldr	r2, [pc, #32]	; (8006eac <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x80>)
 8006e8c:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e000      	b.n	8006e94 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  return COMPONENT_OK;
 8006e92:	2300      	movs	r3, #0
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3710      	adds	r7, #16
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}
 8006e9c:	4079999a 	.word	0x4079999a
 8006ea0:	40fa3d71 	.word	0x40fa3d71
 8006ea4:	417a147b 	.word	0x417a147b
 8006ea8:	423b999a 	.word	0x423b999a
 8006eac:	bf800000 	.word	0xbf800000

08006eb0 <LSM303AGR_X_Get_Sensitivity_LP_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_LP_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 8006eba:	f107 030f 	add.w	r3, r7, #15
 8006ebe:	4619      	mov	r1, r3
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f7fe ff7b 	bl	8005dbc <LSM303AGR_ACC_R_FullScale>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d101      	bne.n	8006ed0 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x20>
  {
    return COMPONENT_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e023      	b.n	8006f18 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8006ed0:	7bfb      	ldrb	r3, [r7, #15]
 8006ed2:	2b30      	cmp	r3, #48	; 0x30
 8006ed4:	d016      	beq.n	8006f04 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x54>
 8006ed6:	2b30      	cmp	r3, #48	; 0x30
 8006ed8:	dc18      	bgt.n	8006f0c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 8006eda:	2b20      	cmp	r3, #32
 8006edc:	d00e      	beq.n	8006efc <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x4c>
 8006ede:	2b20      	cmp	r3, #32
 8006ee0:	dc14      	bgt.n	8006f0c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d002      	beq.n	8006eec <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x3c>
 8006ee6:	2b10      	cmp	r3, #16
 8006ee8:	d004      	beq.n	8006ef4 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x44>
 8006eea:	e00f      	b.n	8006f0c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_LOW_POWER_MODE;
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	4a0c      	ldr	r2, [pc, #48]	; (8006f20 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x70>)
 8006ef0:	601a      	str	r2, [r3, #0]
      break;
 8006ef2:	e010      	b.n	8006f16 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_LOW_POWER_MODE;
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	4a0b      	ldr	r2, [pc, #44]	; (8006f24 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x74>)
 8006ef8:	601a      	str	r2, [r3, #0]
      break;
 8006efa:	e00c      	b.n	8006f16 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_LOW_POWER_MODE;
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	4a0a      	ldr	r2, [pc, #40]	; (8006f28 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x78>)
 8006f00:	601a      	str	r2, [r3, #0]
      break;
 8006f02:	e008      	b.n	8006f16 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_LOW_POWER_MODE;
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	4a09      	ldr	r2, [pc, #36]	; (8006f2c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x7c>)
 8006f08:	601a      	str	r2, [r3, #0]
      break;
 8006f0a:	e004      	b.n	8006f16 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	4a08      	ldr	r2, [pc, #32]	; (8006f30 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x80>)
 8006f10:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e000      	b.n	8006f18 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  return COMPONENT_OK;
 8006f16:	2300      	movs	r3, #0
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3710      	adds	r7, #16
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	417a147b 	.word	0x417a147b
 8006f24:	41fa147b 	.word	0x41fa147b
 8006f28:	427a147b 	.word	0x427a147b
 8006f2c:	433b947b 	.word	0x433b947b
 8006f30:	bf800000 	.word	0xbf800000

08006f34 <LSM303AGR_X_Get_Sensitivity_HR_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_HR_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b084      	sub	sp, #16
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
 8006f3c:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 8006f3e:	f107 030f 	add.w	r3, r7, #15
 8006f42:	4619      	mov	r1, r3
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f7fe ff39 	bl	8005dbc <LSM303AGR_ACC_R_FullScale>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d101      	bne.n	8006f54 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x20>
  {
    return COMPONENT_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e023      	b.n	8006f9c <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8006f54:	7bfb      	ldrb	r3, [r7, #15]
 8006f56:	2b30      	cmp	r3, #48	; 0x30
 8006f58:	d016      	beq.n	8006f88 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x54>
 8006f5a:	2b30      	cmp	r3, #48	; 0x30
 8006f5c:	dc18      	bgt.n	8006f90 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 8006f5e:	2b20      	cmp	r3, #32
 8006f60:	d00e      	beq.n	8006f80 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x4c>
 8006f62:	2b20      	cmp	r3, #32
 8006f64:	dc14      	bgt.n	8006f90 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d002      	beq.n	8006f70 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x3c>
 8006f6a:	2b10      	cmp	r3, #16
 8006f6c:	d004      	beq.n	8006f78 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x44>
 8006f6e:	e00f      	b.n	8006f90 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_HIGH_RESOLUTION_MODE;
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	4a0c      	ldr	r2, [pc, #48]	; (8006fa4 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x70>)
 8006f74:	601a      	str	r2, [r3, #0]
      break;
 8006f76:	e010      	b.n	8006f9a <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_HIGH_RESOLUTION_MODE;
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	4a0b      	ldr	r2, [pc, #44]	; (8006fa8 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x74>)
 8006f7c:	601a      	str	r2, [r3, #0]
      break;
 8006f7e:	e00c      	b.n	8006f9a <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_HIGH_RESOLUTION_MODE;
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	4a0a      	ldr	r2, [pc, #40]	; (8006fac <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x78>)
 8006f84:	601a      	str	r2, [r3, #0]
      break;
 8006f86:	e008      	b.n	8006f9a <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_HIGH_RESOLUTION_MODE;
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	4a09      	ldr	r2, [pc, #36]	; (8006fb0 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x7c>)
 8006f8c:	601a      	str	r2, [r3, #0]
      break;
 8006f8e:	e004      	b.n	8006f9a <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	4a08      	ldr	r2, [pc, #32]	; (8006fb4 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x80>)
 8006f94:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	e000      	b.n	8006f9c <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  return COMPONENT_OK;
 8006f9a:	2300      	movs	r3, #0
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3710      	adds	r7, #16
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}
 8006fa4:	3f7ae148 	.word	0x3f7ae148
 8006fa8:	3ff9999a 	.word	0x3ff9999a
 8006fac:	4079999a 	.word	0x4079999a
 8006fb0:	413b851f 	.word	0x413b851f
 8006fb4:	bf800000 	.word	0xbf800000

08006fb8 <LSM6DSL_ACC_GYRO_ReadReg>:
* Input       : Register Address, length of buffer
* Output      : Data REad
* Return      : None
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_ReadReg(void *handle, u8_t Reg, u8_t* Data, u16_t len)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b084      	sub	sp, #16
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	607a      	str	r2, [r7, #4]
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	72fb      	strb	r3, [r7, #11]
 8006fc8:	4613      	mov	r3, r2
 8006fca:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Read(handle, Reg, Data, len))
 8006fcc:	893b      	ldrh	r3, [r7, #8]
 8006fce:	7af9      	ldrb	r1, [r7, #11]
 8006fd0:	687a      	ldr	r2, [r7, #4]
 8006fd2:	68f8      	ldr	r0, [r7, #12]
 8006fd4:	f7fc f993 	bl	80032fe <Sensor_IO_Read>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d001      	beq.n	8006fe2 <LSM6DSL_ACC_GYRO_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	e000      	b.n	8006fe4 <LSM6DSL_ACC_GYRO_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8006fe2:	2301      	movs	r3, #1
  }
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3710      	adds	r7, #16
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <LSM6DSL_ACC_GYRO_WriteReg>:
* Input       : Register Address, Data to be written, length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_WriteReg(void *handle, u8_t Reg, u8_t *Data, u16_t len)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	607a      	str	r2, [r7, #4]
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	460b      	mov	r3, r1
 8006ffa:	72fb      	strb	r3, [r7, #11]
 8006ffc:	4613      	mov	r3, r2
 8006ffe:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Write(handle, Reg, Data, len))
 8007000:	893b      	ldrh	r3, [r7, #8]
 8007002:	7af9      	ldrb	r1, [r7, #11]
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	68f8      	ldr	r0, [r7, #12]
 8007008:	f7fc f964 	bl	80032d4 <Sensor_IO_Write>
 800700c:	4603      	mov	r3, r0
 800700e:	2b00      	cmp	r3, #0
 8007010:	d001      	beq.n	8007016 <LSM6DSL_ACC_GYRO_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 8007012:	2300      	movs	r3, #0
 8007014:	e000      	b.n	8007018 <LSM6DSL_ACC_GYRO_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8007016:	2301      	movs	r3, #1
  }
}
 8007018:	4618      	mov	r0, r3
 800701a:	3710      	adds	r7, #16
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}

08007020 <LSM6DSL_ACC_GYRO_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I_BIT
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_WHO_AM_I(void *handle, u8_t *value)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b082      	sub	sp, #8
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WHO_AM_I_REG, (u8_t *)value, 1))
 800702a:	2301      	movs	r3, #1
 800702c:	683a      	ldr	r2, [r7, #0]
 800702e:	210f      	movs	r1, #15
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f7ff ffc1 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d101      	bne.n	8007040 <LSM6DSL_ACC_GYRO_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 800703c:	2300      	movs	r3, #0
 800703e:	e008      	b.n	8007052 <LSM6DSL_ACC_GYRO_R_WHO_AM_I+0x32>

  *value &= LSM6DSL_ACC_GYRO_WHO_AM_I_BIT_MASK; //coerce
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	781a      	ldrb	r2, [r3, #0]
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM6DSL_ACC_GYRO_WHO_AM_I_BIT_POSITION; //mask
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	781a      	ldrb	r2, [r3, #0]
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007050:	2301      	movs	r3, #1
}
 8007052:	4618      	mov	r0, r3
 8007054:	3708      	adds	r7, #8
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}

0800705a <LSM6DSL_ACC_GYRO_W_BDU>:
* Input          : LSM6DSL_ACC_GYRO_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_BDU(void *handle, LSM6DSL_ACC_GYRO_BDU_t newValue)
{
 800705a:	b580      	push	{r7, lr}
 800705c:	b084      	sub	sp, #16
 800705e:	af00      	add	r7, sp, #0
 8007060:	6078      	str	r0, [r7, #4]
 8007062:	460b      	mov	r3, r1
 8007064:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1))
 8007066:	f107 020f 	add.w	r2, r7, #15
 800706a:	2301      	movs	r3, #1
 800706c:	2112      	movs	r1, #18
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f7ff ffa2 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007074:	4603      	mov	r3, r0
 8007076:	2b00      	cmp	r3, #0
 8007078:	d101      	bne.n	800707e <LSM6DSL_ACC_GYRO_W_BDU+0x24>
    return MEMS_ERROR;
 800707a:	2300      	movs	r3, #0
 800707c:	e016      	b.n	80070ac <LSM6DSL_ACC_GYRO_W_BDU+0x52>

  value &= ~LSM6DSL_ACC_GYRO_BDU_MASK;
 800707e:	7bfb      	ldrb	r3, [r7, #15]
 8007080:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007084:	b2db      	uxtb	r3, r3
 8007086:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007088:	7bfa      	ldrb	r2, [r7, #15]
 800708a:	78fb      	ldrb	r3, [r7, #3]
 800708c:	4313      	orrs	r3, r2
 800708e:	b2db      	uxtb	r3, r3
 8007090:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1) )
 8007092:	f107 020f 	add.w	r2, r7, #15
 8007096:	2301      	movs	r3, #1
 8007098:	2112      	movs	r1, #18
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f7ff ffa6 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80070a0:	4603      	mov	r3, r0
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d101      	bne.n	80070aa <LSM6DSL_ACC_GYRO_W_BDU+0x50>
    return MEMS_ERROR;
 80070a6:	2300      	movs	r3, #0
 80070a8:	e000      	b.n	80070ac <LSM6DSL_ACC_GYRO_W_BDU+0x52>

  return MEMS_SUCCESS;
 80070aa:	2301      	movs	r3, #1
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3710      	adds	r7, #16
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <LSM6DSL_ACC_GYRO_W_FS_XL>:
* Input          : LSM6DSL_ACC_GYRO_FS_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_XL(void *handle, LSM6DSL_ACC_GYRO_FS_XL_t newValue)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b084      	sub	sp, #16
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
 80070bc:	460b      	mov	r3, r1
 80070be:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1))
 80070c0:	f107 020f 	add.w	r2, r7, #15
 80070c4:	2301      	movs	r3, #1
 80070c6:	2110      	movs	r1, #16
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f7ff ff75 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80070ce:	4603      	mov	r3, r0
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d101      	bne.n	80070d8 <LSM6DSL_ACC_GYRO_W_FS_XL+0x24>
    return MEMS_ERROR;
 80070d4:	2300      	movs	r3, #0
 80070d6:	e016      	b.n	8007106 <LSM6DSL_ACC_GYRO_W_FS_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_XL_MASK;
 80070d8:	7bfb      	ldrb	r3, [r7, #15]
 80070da:	f023 030c 	bic.w	r3, r3, #12
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80070e2:	7bfa      	ldrb	r2, [r7, #15]
 80070e4:	78fb      	ldrb	r3, [r7, #3]
 80070e6:	4313      	orrs	r3, r2
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1) )
 80070ec:	f107 020f 	add.w	r2, r7, #15
 80070f0:	2301      	movs	r3, #1
 80070f2:	2110      	movs	r1, #16
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f7ff ff79 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80070fa:	4603      	mov	r3, r0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d101      	bne.n	8007104 <LSM6DSL_ACC_GYRO_W_FS_XL+0x50>
    return MEMS_ERROR;
 8007100:	2300      	movs	r3, #0
 8007102:	e000      	b.n	8007106 <LSM6DSL_ACC_GYRO_W_FS_XL+0x52>

  return MEMS_SUCCESS;
 8007104:	2301      	movs	r3, #1
}
 8007106:	4618      	mov	r0, r3
 8007108:	3710      	adds	r7, #16
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}

0800710e <LSM6DSL_ACC_GYRO_R_FS_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_XL_t
* Output         : Status of FS_XL see LSM6DSL_ACC_GYRO_FS_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_XL(void *handle, LSM6DSL_ACC_GYRO_FS_XL_t *value)
{
 800710e:	b580      	push	{r7, lr}
 8007110:	b082      	sub	sp, #8
 8007112:	af00      	add	r7, sp, #0
 8007114:	6078      	str	r0, [r7, #4]
 8007116:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, (u8_t *)value, 1))
 8007118:	2301      	movs	r3, #1
 800711a:	683a      	ldr	r2, [r7, #0]
 800711c:	2110      	movs	r1, #16
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f7ff ff4a 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007124:	4603      	mov	r3, r0
 8007126:	2b00      	cmp	r3, #0
 8007128:	d101      	bne.n	800712e <LSM6DSL_ACC_GYRO_R_FS_XL+0x20>
    return MEMS_ERROR;
 800712a:	2300      	movs	r3, #0
 800712c:	e007      	b.n	800713e <LSM6DSL_ACC_GYRO_R_FS_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_XL_MASK; //mask
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	f003 030c 	and.w	r3, r3, #12
 8007136:	b2da      	uxtb	r2, r3
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800713c:	2301      	movs	r3, #1
}
 800713e:	4618      	mov	r0, r3
 8007140:	3708      	adds	r7, #8
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}

08007146 <LSM6DSL_ACC_GYRO_GetRawAccData>:
* Input          : pointer to [u8_t]
* Output         : GetAccData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_GetRawAccData(void *handle, u8_t *buff)
{
 8007146:	b580      	push	{r7, lr}
 8007148:	b084      	sub	sp, #16
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
 800714e:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 8007150:	2302      	movs	r3, #2
 8007152:	733b      	strb	r3, [r7, #12]

  k = 0;
 8007154:	2300      	movs	r3, #0
 8007156:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 8007158:	2300      	movs	r3, #0
 800715a:	73fb      	strb	r3, [r7, #15]
 800715c:	e01e      	b.n	800719c <LSM6DSL_ACC_GYRO_GetRawAccData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 800715e:	2300      	movs	r3, #0
 8007160:	73bb      	strb	r3, [r7, #14]
 8007162:	e014      	b.n	800718e <LSM6DSL_ACC_GYRO_GetRawAccData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_OUTX_L_XL + k, &buff[k], 1))
 8007164:	7b7b      	ldrb	r3, [r7, #13]
 8007166:	3328      	adds	r3, #40	; 0x28
 8007168:	b2d9      	uxtb	r1, r3
 800716a:	7b7b      	ldrb	r3, [r7, #13]
 800716c:	683a      	ldr	r2, [r7, #0]
 800716e:	441a      	add	r2, r3
 8007170:	2301      	movs	r3, #1
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f7ff ff20 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007178:	4603      	mov	r3, r0
 800717a:	2b00      	cmp	r3, #0
 800717c:	d101      	bne.n	8007182 <LSM6DSL_ACC_GYRO_GetRawAccData+0x3c>
        return MEMS_ERROR;
 800717e:	2300      	movs	r3, #0
 8007180:	e010      	b.n	80071a4 <LSM6DSL_ACC_GYRO_GetRawAccData+0x5e>
      k++;
 8007182:	7b7b      	ldrb	r3, [r7, #13]
 8007184:	3301      	adds	r3, #1
 8007186:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 8007188:	7bbb      	ldrb	r3, [r7, #14]
 800718a:	3301      	adds	r3, #1
 800718c:	73bb      	strb	r3, [r7, #14]
 800718e:	7bba      	ldrb	r2, [r7, #14]
 8007190:	7b3b      	ldrb	r3, [r7, #12]
 8007192:	429a      	cmp	r2, r3
 8007194:	d3e6      	bcc.n	8007164 <LSM6DSL_ACC_GYRO_GetRawAccData+0x1e>
  for (i = 0; i < 3; i++ )
 8007196:	7bfb      	ldrb	r3, [r7, #15]
 8007198:	3301      	adds	r3, #1
 800719a:	73fb      	strb	r3, [r7, #15]
 800719c:	7bfb      	ldrb	r3, [r7, #15]
 800719e:	2b02      	cmp	r3, #2
 80071a0:	d9dd      	bls.n	800715e <LSM6DSL_ACC_GYRO_GetRawAccData+0x18>
    }
  }

  return MEMS_SUCCESS;
 80071a2:	2301      	movs	r3, #1
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3710      	adds	r7, #16
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}

080071ac <LSM6DSL_ACC_GYRO_W_ODR_XL>:
* Input          : LSM6DSL_ACC_GYRO_ODR_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_XL(void *handle, LSM6DSL_ACC_GYRO_ODR_XL_t newValue)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	460b      	mov	r3, r1
 80071b6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1))
 80071b8:	f107 020f 	add.w	r2, r7, #15
 80071bc:	2301      	movs	r3, #1
 80071be:	2110      	movs	r1, #16
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f7ff fef9 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d101      	bne.n	80071d0 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x24>
    return MEMS_ERROR;
 80071cc:	2300      	movs	r3, #0
 80071ce:	e016      	b.n	80071fe <LSM6DSL_ACC_GYRO_W_ODR_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_XL_MASK;
 80071d0:	7bfb      	ldrb	r3, [r7, #15]
 80071d2:	f003 030f 	and.w	r3, r3, #15
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80071da:	7bfa      	ldrb	r2, [r7, #15]
 80071dc:	78fb      	ldrb	r3, [r7, #3]
 80071de:	4313      	orrs	r3, r2
 80071e0:	b2db      	uxtb	r3, r3
 80071e2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1) )
 80071e4:	f107 020f 	add.w	r2, r7, #15
 80071e8:	2301      	movs	r3, #1
 80071ea:	2110      	movs	r1, #16
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f7ff fefd 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80071f2:	4603      	mov	r3, r0
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d101      	bne.n	80071fc <LSM6DSL_ACC_GYRO_W_ODR_XL+0x50>
    return MEMS_ERROR;
 80071f8:	2300      	movs	r3, #0
 80071fa:	e000      	b.n	80071fe <LSM6DSL_ACC_GYRO_W_ODR_XL+0x52>

  return MEMS_SUCCESS;
 80071fc:	2301      	movs	r3, #1
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3710      	adds	r7, #16
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}

08007206 <LSM6DSL_ACC_GYRO_R_ODR_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_ODR_XL_t
* Output         : Status of ODR_XL see LSM6DSL_ACC_GYRO_ODR_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_ODR_XL(void *handle, LSM6DSL_ACC_GYRO_ODR_XL_t *value)
{
 8007206:	b580      	push	{r7, lr}
 8007208:	b082      	sub	sp, #8
 800720a:	af00      	add	r7, sp, #0
 800720c:	6078      	str	r0, [r7, #4]
 800720e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, (u8_t *)value, 1))
 8007210:	2301      	movs	r3, #1
 8007212:	683a      	ldr	r2, [r7, #0]
 8007214:	2110      	movs	r1, #16
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f7ff fece 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d101      	bne.n	8007226 <LSM6DSL_ACC_GYRO_R_ODR_XL+0x20>
    return MEMS_ERROR;
 8007222:	2300      	movs	r3, #0
 8007224:	e007      	b.n	8007236 <LSM6DSL_ACC_GYRO_R_ODR_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_ODR_XL_MASK; //mask
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	781b      	ldrb	r3, [r3, #0]
 800722a:	f023 030f 	bic.w	r3, r3, #15
 800722e:	b2da      	uxtb	r2, r3
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007234:	2301      	movs	r3, #1
}
 8007236:	4618      	mov	r0, r3
 8007238:	3708      	adds	r7, #8
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}

0800723e <LSM6DSL_ACC_GYRO_W_FS_G>:
* Input          : LSM6DSL_ACC_GYRO_FS_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_G(void *handle, LSM6DSL_ACC_GYRO_FS_G_t newValue)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b084      	sub	sp, #16
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
 8007246:	460b      	mov	r3, r1
 8007248:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 800724a:	f107 020f 	add.w	r2, r7, #15
 800724e:	2301      	movs	r3, #1
 8007250:	2111      	movs	r1, #17
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f7ff feb0 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007258:	4603      	mov	r3, r0
 800725a:	2b00      	cmp	r3, #0
 800725c:	d101      	bne.n	8007262 <LSM6DSL_ACC_GYRO_W_FS_G+0x24>
    return MEMS_ERROR;
 800725e:	2300      	movs	r3, #0
 8007260:	e016      	b.n	8007290 <LSM6DSL_ACC_GYRO_W_FS_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_G_MASK;
 8007262:	7bfb      	ldrb	r3, [r7, #15]
 8007264:	f023 030c 	bic.w	r3, r3, #12
 8007268:	b2db      	uxtb	r3, r3
 800726a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800726c:	7bfa      	ldrb	r2, [r7, #15]
 800726e:	78fb      	ldrb	r3, [r7, #3]
 8007270:	4313      	orrs	r3, r2
 8007272:	b2db      	uxtb	r3, r3
 8007274:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 8007276:	f107 020f 	add.w	r2, r7, #15
 800727a:	2301      	movs	r3, #1
 800727c:	2111      	movs	r1, #17
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f7ff feb4 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8007284:	4603      	mov	r3, r0
 8007286:	2b00      	cmp	r3, #0
 8007288:	d101      	bne.n	800728e <LSM6DSL_ACC_GYRO_W_FS_G+0x50>
    return MEMS_ERROR;
 800728a:	2300      	movs	r3, #0
 800728c:	e000      	b.n	8007290 <LSM6DSL_ACC_GYRO_W_FS_G+0x52>

  return MEMS_SUCCESS;
 800728e:	2301      	movs	r3, #1
}
 8007290:	4618      	mov	r0, r3
 8007292:	3710      	adds	r7, #16
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}

08007298 <LSM6DSL_ACC_GYRO_R_FS_G>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_G_t
* Output         : Status of FS_G see LSM6DSL_ACC_GYRO_FS_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_G(void *handle, LSM6DSL_ACC_GYRO_FS_G_t *value)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b082      	sub	sp, #8
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 80072a2:	2301      	movs	r3, #1
 80072a4:	683a      	ldr	r2, [r7, #0]
 80072a6:	2111      	movs	r1, #17
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f7ff fe85 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80072ae:	4603      	mov	r3, r0
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d101      	bne.n	80072b8 <LSM6DSL_ACC_GYRO_R_FS_G+0x20>
    return MEMS_ERROR;
 80072b4:	2300      	movs	r3, #0
 80072b6:	e007      	b.n	80072c8 <LSM6DSL_ACC_GYRO_R_FS_G+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_G_MASK; //mask
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	f003 030c 	and.w	r3, r3, #12
 80072c0:	b2da      	uxtb	r2, r3
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80072c6:	2301      	movs	r3, #1
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3708      	adds	r7, #8
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <LSM6DSL_ACC_GYRO_GetRawGyroData>:
* Input          : pointer to [u8_t]
* Output         : GetGyroData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_GetRawGyroData(void *handle, u8_t *buff)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b084      	sub	sp, #16
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 80072da:	2302      	movs	r3, #2
 80072dc:	733b      	strb	r3, [r7, #12]

  k = 0;
 80072de:	2300      	movs	r3, #0
 80072e0:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 80072e2:	2300      	movs	r3, #0
 80072e4:	73fb      	strb	r3, [r7, #15]
 80072e6:	e01e      	b.n	8007326 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 80072e8:	2300      	movs	r3, #0
 80072ea:	73bb      	strb	r3, [r7, #14]
 80072ec:	e014      	b.n	8007318 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_OUTX_L_G + k, &buff[k], 1))
 80072ee:	7b7b      	ldrb	r3, [r7, #13]
 80072f0:	3322      	adds	r3, #34	; 0x22
 80072f2:	b2d9      	uxtb	r1, r3
 80072f4:	7b7b      	ldrb	r3, [r7, #13]
 80072f6:	683a      	ldr	r2, [r7, #0]
 80072f8:	441a      	add	r2, r3
 80072fa:	2301      	movs	r3, #1
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f7ff fe5b 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007302:	4603      	mov	r3, r0
 8007304:	2b00      	cmp	r3, #0
 8007306:	d101      	bne.n	800730c <LSM6DSL_ACC_GYRO_GetRawGyroData+0x3c>
        return MEMS_ERROR;
 8007308:	2300      	movs	r3, #0
 800730a:	e010      	b.n	800732e <LSM6DSL_ACC_GYRO_GetRawGyroData+0x5e>
      k++;
 800730c:	7b7b      	ldrb	r3, [r7, #13]
 800730e:	3301      	adds	r3, #1
 8007310:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 8007312:	7bbb      	ldrb	r3, [r7, #14]
 8007314:	3301      	adds	r3, #1
 8007316:	73bb      	strb	r3, [r7, #14]
 8007318:	7bba      	ldrb	r2, [r7, #14]
 800731a:	7b3b      	ldrb	r3, [r7, #12]
 800731c:	429a      	cmp	r2, r3
 800731e:	d3e6      	bcc.n	80072ee <LSM6DSL_ACC_GYRO_GetRawGyroData+0x1e>
  for (i = 0; i < 3; i++ )
 8007320:	7bfb      	ldrb	r3, [r7, #15]
 8007322:	3301      	adds	r3, #1
 8007324:	73fb      	strb	r3, [r7, #15]
 8007326:	7bfb      	ldrb	r3, [r7, #15]
 8007328:	2b02      	cmp	r3, #2
 800732a:	d9dd      	bls.n	80072e8 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x18>
    }
  }

  return MEMS_SUCCESS;
 800732c:	2301      	movs	r3, #1
}
 800732e:	4618      	mov	r0, r3
 8007330:	3710      	adds	r7, #16
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}

08007336 <LSM6DSL_ACC_GYRO_W_ODR_G>:
* Input          : LSM6DSL_ACC_GYRO_ODR_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_G(void *handle, LSM6DSL_ACC_GYRO_ODR_G_t newValue)
{
 8007336:	b580      	push	{r7, lr}
 8007338:	b084      	sub	sp, #16
 800733a:	af00      	add	r7, sp, #0
 800733c:	6078      	str	r0, [r7, #4]
 800733e:	460b      	mov	r3, r1
 8007340:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 8007342:	f107 020f 	add.w	r2, r7, #15
 8007346:	2301      	movs	r3, #1
 8007348:	2111      	movs	r1, #17
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f7ff fe34 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d101      	bne.n	800735a <LSM6DSL_ACC_GYRO_W_ODR_G+0x24>
    return MEMS_ERROR;
 8007356:	2300      	movs	r3, #0
 8007358:	e016      	b.n	8007388 <LSM6DSL_ACC_GYRO_W_ODR_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_G_MASK;
 800735a:	7bfb      	ldrb	r3, [r7, #15]
 800735c:	f003 030f 	and.w	r3, r3, #15
 8007360:	b2db      	uxtb	r3, r3
 8007362:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007364:	7bfa      	ldrb	r2, [r7, #15]
 8007366:	78fb      	ldrb	r3, [r7, #3]
 8007368:	4313      	orrs	r3, r2
 800736a:	b2db      	uxtb	r3, r3
 800736c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 800736e:	f107 020f 	add.w	r2, r7, #15
 8007372:	2301      	movs	r3, #1
 8007374:	2111      	movs	r1, #17
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f7ff fe38 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 800737c:	4603      	mov	r3, r0
 800737e:	2b00      	cmp	r3, #0
 8007380:	d101      	bne.n	8007386 <LSM6DSL_ACC_GYRO_W_ODR_G+0x50>
    return MEMS_ERROR;
 8007382:	2300      	movs	r3, #0
 8007384:	e000      	b.n	8007388 <LSM6DSL_ACC_GYRO_W_ODR_G+0x52>

  return MEMS_SUCCESS;
 8007386:	2301      	movs	r3, #1
}
 8007388:	4618      	mov	r0, r3
 800738a:	3710      	adds	r7, #16
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <LSM6DSL_ACC_GYRO_R_ODR_G>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_ODR_G_t
* Output         : Status of ODR_G see LSM6DSL_ACC_GYRO_ODR_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_ODR_G(void *handle, LSM6DSL_ACC_GYRO_ODR_G_t *value)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b082      	sub	sp, #8
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 800739a:	2301      	movs	r3, #1
 800739c:	683a      	ldr	r2, [r7, #0]
 800739e:	2111      	movs	r1, #17
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f7ff fe09 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80073a6:	4603      	mov	r3, r0
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d101      	bne.n	80073b0 <LSM6DSL_ACC_GYRO_R_ODR_G+0x20>
    return MEMS_ERROR;
 80073ac:	2300      	movs	r3, #0
 80073ae:	e007      	b.n	80073c0 <LSM6DSL_ACC_GYRO_R_ODR_G+0x30>

  *value &= LSM6DSL_ACC_GYRO_ODR_G_MASK; //mask
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	781b      	ldrb	r3, [r3, #0]
 80073b4:	f023 030f 	bic.w	r3, r3, #15
 80073b8:	b2da      	uxtb	r2, r3
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80073be:	2301      	movs	r3, #1
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3708      	adds	r7, #8
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <LSM6DSL_ACC_GYRO_W_FS_125>:
* Input          : LSM6DSL_ACC_GYRO_FS_125_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_125(void *handle, LSM6DSL_ACC_GYRO_FS_125_t newValue)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	460b      	mov	r3, r1
 80073d2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 80073d4:	f107 020f 	add.w	r2, r7, #15
 80073d8:	2301      	movs	r3, #1
 80073da:	2111      	movs	r1, #17
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f7ff fdeb 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80073e2:	4603      	mov	r3, r0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d101      	bne.n	80073ec <LSM6DSL_ACC_GYRO_W_FS_125+0x24>
    return MEMS_ERROR;
 80073e8:	2300      	movs	r3, #0
 80073ea:	e016      	b.n	800741a <LSM6DSL_ACC_GYRO_W_FS_125+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_125_MASK;
 80073ec:	7bfb      	ldrb	r3, [r7, #15]
 80073ee:	f023 0302 	bic.w	r3, r3, #2
 80073f2:	b2db      	uxtb	r3, r3
 80073f4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80073f6:	7bfa      	ldrb	r2, [r7, #15]
 80073f8:	78fb      	ldrb	r3, [r7, #3]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 8007400:	f107 020f 	add.w	r2, r7, #15
 8007404:	2301      	movs	r3, #1
 8007406:	2111      	movs	r1, #17
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f7ff fdef 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 800740e:	4603      	mov	r3, r0
 8007410:	2b00      	cmp	r3, #0
 8007412:	d101      	bne.n	8007418 <LSM6DSL_ACC_GYRO_W_FS_125+0x50>
    return MEMS_ERROR;
 8007414:	2300      	movs	r3, #0
 8007416:	e000      	b.n	800741a <LSM6DSL_ACC_GYRO_W_FS_125+0x52>

  return MEMS_SUCCESS;
 8007418:	2301      	movs	r3, #1
}
 800741a:	4618      	mov	r0, r3
 800741c:	3710      	adds	r7, #16
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}

08007422 <LSM6DSL_ACC_GYRO_R_FS_125>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_125_t
* Output         : Status of FS_125 see LSM6DSL_ACC_GYRO_FS_125_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_125(void *handle, LSM6DSL_ACC_GYRO_FS_125_t *value)
{
 8007422:	b580      	push	{r7, lr}
 8007424:	b082      	sub	sp, #8
 8007426:	af00      	add	r7, sp, #0
 8007428:	6078      	str	r0, [r7, #4]
 800742a:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 800742c:	2301      	movs	r3, #1
 800742e:	683a      	ldr	r2, [r7, #0]
 8007430:	2111      	movs	r1, #17
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	f7ff fdc0 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007438:	4603      	mov	r3, r0
 800743a:	2b00      	cmp	r3, #0
 800743c:	d101      	bne.n	8007442 <LSM6DSL_ACC_GYRO_R_FS_125+0x20>
    return MEMS_ERROR;
 800743e:	2300      	movs	r3, #0
 8007440:	e007      	b.n	8007452 <LSM6DSL_ACC_GYRO_R_FS_125+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_125_MASK; //mask
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	781b      	ldrb	r3, [r3, #0]
 8007446:	f003 0302 	and.w	r3, r3, #2
 800744a:	b2da      	uxtb	r2, r3
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007450:	2301      	movs	r3, #1
}
 8007452:	4618      	mov	r0, r3
 8007454:	3708      	adds	r7, #8
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}

0800745a <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>:
* Input          : LSM6DSL_ACC_GYRO_EMB_ACC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(void *handle, LSM6DSL_ACC_GYRO_EMB_ACC_t newValue)
{
 800745a:	b580      	push	{r7, lr}
 800745c:	b084      	sub	sp, #16
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
 8007462:	460b      	mov	r3, r1
 8007464:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_CFG_ACCESS, &value, 1) )
 8007466:	f107 020f 	add.w	r2, r7, #15
 800746a:	2301      	movs	r3, #1
 800746c:	2101      	movs	r1, #1
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f7ff fda2 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007474:	4603      	mov	r3, r0
 8007476:	2b00      	cmp	r3, #0
 8007478:	d101      	bne.n	800747e <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x24>
    return MEMS_ERROR;
 800747a:	2300      	movs	r3, #0
 800747c:	e016      	b.n	80074ac <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x52>

  value &= ~LSM6DSL_ACC_GYRO_EMB_ACC_MASK;
 800747e:	7bfb      	ldrb	r3, [r7, #15]
 8007480:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007484:	b2db      	uxtb	r3, r3
 8007486:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007488:	7bfa      	ldrb	r2, [r7, #15]
 800748a:	78fb      	ldrb	r3, [r7, #3]
 800748c:	4313      	orrs	r3, r2
 800748e:	b2db      	uxtb	r3, r3
 8007490:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FUNC_CFG_ACCESS, &value, 1) )
 8007492:	f107 020f 	add.w	r2, r7, #15
 8007496:	2301      	movs	r3, #1
 8007498:	2101      	movs	r1, #1
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f7ff fda6 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80074a0:	4603      	mov	r3, r0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d101      	bne.n	80074aa <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x50>
    return MEMS_ERROR;
 80074a6:	2300      	movs	r3, #0
 80074a8:	e000      	b.n	80074ac <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x52>

  return MEMS_SUCCESS;
 80074aa:	2301      	movs	r3, #1
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	3710      	adds	r7, #16
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}

080074b4 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark>:
* Input          : u16_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FIFO_Watermark(void *handle, u16_t newValue)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b084      	sub	sp, #16
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
 80074bc:	460b      	mov	r3, r1
 80074be:	807b      	strh	r3, [r7, #2]
  u8_t valueH, valueL;
  u8_t value;

  valueL = newValue & 0xFF;
 80074c0:	887b      	ldrh	r3, [r7, #2]
 80074c2:	73fb      	strb	r3, [r7, #15]
  valueH = (newValue >> 8) & 0xFF;
 80074c4:	887b      	ldrh	r3, [r7, #2]
 80074c6:	0a1b      	lsrs	r3, r3, #8
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	73bb      	strb	r3, [r7, #14]

  /* Low part goes in FIFO_CTRL1 */
  valueL = valueL << LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_POSITION; //mask
  valueL &= LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_MASK; //coerce

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL1, &value, 1) )
 80074cc:	f107 020d 	add.w	r2, r7, #13
 80074d0:	2301      	movs	r3, #1
 80074d2:	2106      	movs	r1, #6
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f7ff fd6f 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80074da:	4603      	mov	r3, r0
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d101      	bne.n	80074e4 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x30>
    return MEMS_ERROR;
 80074e0:	2300      	movs	r3, #0
 80074e2:	e039      	b.n	8007558 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  value &= (u8_t)~LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_MASK;
 80074e4:	2300      	movs	r3, #0
 80074e6:	737b      	strb	r3, [r7, #13]
  value |= valueL;
 80074e8:	7b7a      	ldrb	r2, [r7, #13]
 80074ea:	7bfb      	ldrb	r3, [r7, #15]
 80074ec:	4313      	orrs	r3, r2
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL1, &value, 1) )
 80074f2:	f107 020d 	add.w	r2, r7, #13
 80074f6:	2301      	movs	r3, #1
 80074f8:	2106      	movs	r1, #6
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f7ff fd76 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8007500:	4603      	mov	r3, r0
 8007502:	2b00      	cmp	r3, #0
 8007504:	d101      	bne.n	800750a <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x56>
    return MEMS_ERROR;
 8007506:	2300      	movs	r3, #0
 8007508:	e026      	b.n	8007558 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  /* High part goes in FIFO_CTRL2 */
  valueH = valueH << LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_POSITION; //mask
  valueH &= LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_MASK; //coerce
 800750a:	7bbb      	ldrb	r3, [r7, #14]
 800750c:	f003 0307 	and.w	r3, r3, #7
 8007510:	73bb      	strb	r3, [r7, #14]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL2, &value, 1) )
 8007512:	f107 020d 	add.w	r2, r7, #13
 8007516:	2301      	movs	r3, #1
 8007518:	2107      	movs	r1, #7
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f7ff fd4c 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007520:	4603      	mov	r3, r0
 8007522:	2b00      	cmp	r3, #0
 8007524:	d101      	bne.n	800752a <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x76>
    return MEMS_ERROR;
 8007526:	2300      	movs	r3, #0
 8007528:	e016      	b.n	8007558 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  value &= ~LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_MASK;
 800752a:	7b7b      	ldrb	r3, [r7, #13]
 800752c:	f023 0307 	bic.w	r3, r3, #7
 8007530:	b2db      	uxtb	r3, r3
 8007532:	737b      	strb	r3, [r7, #13]
  value |= valueH;
 8007534:	7b7a      	ldrb	r2, [r7, #13]
 8007536:	7bbb      	ldrb	r3, [r7, #14]
 8007538:	4313      	orrs	r3, r2
 800753a:	b2db      	uxtb	r3, r3
 800753c:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL2, &value, 1) )
 800753e:	f107 020d 	add.w	r2, r7, #13
 8007542:	2301      	movs	r3, #1
 8007544:	2107      	movs	r1, #7
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f7ff fd50 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 800754c:	4603      	mov	r3, r0
 800754e:	2b00      	cmp	r3, #0
 8007550:	d101      	bne.n	8007556 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa2>
    return MEMS_ERROR;
 8007552:	2300      	movs	r3, #0
 8007554:	e000      	b.n	8007558 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  return MEMS_SUCCESS;
 8007556:	2301      	movs	r3, #1
}
 8007558:	4618      	mov	r0, r3
 800755a:	3710      	adds	r7, #16
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL>:
* Input          : LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL(void *handle, LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t newValue)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b084      	sub	sp, #16
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
 8007568:	460b      	mov	r3, r1
 800756a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL3, &value, 1) )
 800756c:	f107 020f 	add.w	r2, r7, #15
 8007570:	2301      	movs	r3, #1
 8007572:	2108      	movs	r1, #8
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f7ff fd1f 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d101      	bne.n	8007584 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x24>
    return MEMS_ERROR;
 8007580:	2300      	movs	r3, #0
 8007582:	e016      	b.n	80075b2 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_DEC_FIFO_XL_MASK;
 8007584:	7bfb      	ldrb	r3, [r7, #15]
 8007586:	f023 0307 	bic.w	r3, r3, #7
 800758a:	b2db      	uxtb	r3, r3
 800758c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800758e:	7bfa      	ldrb	r2, [r7, #15]
 8007590:	78fb      	ldrb	r3, [r7, #3]
 8007592:	4313      	orrs	r3, r2
 8007594:	b2db      	uxtb	r3, r3
 8007596:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL3, &value, 1) )
 8007598:	f107 020f 	add.w	r2, r7, #15
 800759c:	2301      	movs	r3, #1
 800759e:	2108      	movs	r1, #8
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f7ff fd23 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d101      	bne.n	80075b0 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x50>
    return MEMS_ERROR;
 80075ac:	2300      	movs	r3, #0
 80075ae:	e000      	b.n	80075b2 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x52>

  return MEMS_SUCCESS;
 80075b0:	2301      	movs	r3, #1
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3710      	adds	r7, #16
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}

080075ba <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH>:
* Input          : LSM6DSL_ACC_GYRO_STOP_ON_FTH_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_STOP_ON_FTH(void *handle, LSM6DSL_ACC_GYRO_STOP_ON_FTH_t newValue)
{
 80075ba:	b580      	push	{r7, lr}
 80075bc:	b084      	sub	sp, #16
 80075be:	af00      	add	r7, sp, #0
 80075c0:	6078      	str	r0, [r7, #4]
 80075c2:	460b      	mov	r3, r1
 80075c4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL4, &value, 1))
 80075c6:	f107 020f 	add.w	r2, r7, #15
 80075ca:	2301      	movs	r3, #1
 80075cc:	2109      	movs	r1, #9
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f7ff fcf2 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80075d4:	4603      	mov	r3, r0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d101      	bne.n	80075de <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x24>
    return MEMS_ERROR;
 80075da:	2300      	movs	r3, #0
 80075dc:	e016      	b.n	800760c <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x52>

  value &= ~LSM6DSL_ACC_GYRO_STOP_ON_FTH_MASK;
 80075de:	7bfb      	ldrb	r3, [r7, #15]
 80075e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80075e8:	7bfa      	ldrb	r2, [r7, #15]
 80075ea:	78fb      	ldrb	r3, [r7, #3]
 80075ec:	4313      	orrs	r3, r2
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL4, &value, 1) )
 80075f2:	f107 020f 	add.w	r2, r7, #15
 80075f6:	2301      	movs	r3, #1
 80075f8:	2109      	movs	r1, #9
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f7ff fcf6 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	d101      	bne.n	800760a <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x50>
    return MEMS_ERROR;
 8007606:	2300      	movs	r3, #0
 8007608:	e000      	b.n	800760c <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x52>

  return MEMS_SUCCESS;
 800760a:	2301      	movs	r3, #1
}
 800760c:	4618      	mov	r0, r3
 800760e:	3710      	adds	r7, #16
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>:
* Input          : LSM6DSL_ACC_GYRO_FIFO_MODE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FIFO_MODE(void *handle, LSM6DSL_ACC_GYRO_FIFO_MODE_t newValue)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b084      	sub	sp, #16
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	460b      	mov	r3, r1
 800761e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1))
 8007620:	f107 020f 	add.w	r2, r7, #15
 8007624:	2301      	movs	r3, #1
 8007626:	210a      	movs	r1, #10
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f7ff fcc5 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 800762e:	4603      	mov	r3, r0
 8007630:	2b00      	cmp	r3, #0
 8007632:	d101      	bne.n	8007638 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x24>
    return MEMS_ERROR;
 8007634:	2300      	movs	r3, #0
 8007636:	e016      	b.n	8007666 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FIFO_MODE_MASK;
 8007638:	7bfb      	ldrb	r3, [r7, #15]
 800763a:	f023 0307 	bic.w	r3, r3, #7
 800763e:	b2db      	uxtb	r3, r3
 8007640:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007642:	7bfa      	ldrb	r2, [r7, #15]
 8007644:	78fb      	ldrb	r3, [r7, #3]
 8007646:	4313      	orrs	r3, r2
 8007648:	b2db      	uxtb	r3, r3
 800764a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1) )
 800764c:	f107 020f 	add.w	r2, r7, #15
 8007650:	2301      	movs	r3, #1
 8007652:	210a      	movs	r1, #10
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f7ff fcc9 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 800765a:	4603      	mov	r3, r0
 800765c:	2b00      	cmp	r3, #0
 800765e:	d101      	bne.n	8007664 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x50>
    return MEMS_ERROR;
 8007660:	2300      	movs	r3, #0
 8007662:	e000      	b.n	8007666 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x52>

  return MEMS_SUCCESS;
 8007664:	2301      	movs	r3, #1
}
 8007666:	4618      	mov	r0, r3
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}

0800766e <LSM6DSL_ACC_GYRO_W_ODR_FIFO>:
* Input          : LSM6DSL_ACC_GYRO_ODR_FIFO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_FIFO(void *handle, LSM6DSL_ACC_GYRO_ODR_FIFO_t newValue)
{
 800766e:	b580      	push	{r7, lr}
 8007670:	b084      	sub	sp, #16
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
 8007676:	460b      	mov	r3, r1
 8007678:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1))
 800767a:	f107 020f 	add.w	r2, r7, #15
 800767e:	2301      	movs	r3, #1
 8007680:	210a      	movs	r1, #10
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f7ff fc98 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007688:	4603      	mov	r3, r0
 800768a:	2b00      	cmp	r3, #0
 800768c:	d101      	bne.n	8007692 <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x24>
    return MEMS_ERROR;
 800768e:	2300      	movs	r3, #0
 8007690:	e016      	b.n	80076c0 <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_FIFO_MASK;
 8007692:	7bfb      	ldrb	r3, [r7, #15]
 8007694:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8007698:	b2db      	uxtb	r3, r3
 800769a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800769c:	7bfa      	ldrb	r2, [r7, #15]
 800769e:	78fb      	ldrb	r3, [r7, #3]
 80076a0:	4313      	orrs	r3, r2
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1) )
 80076a6:	f107 020f 	add.w	r2, r7, #15
 80076aa:	2301      	movs	r3, #1
 80076ac:	210a      	movs	r1, #10
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7ff fc9c 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d101      	bne.n	80076be <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x50>
    return MEMS_ERROR;
 80076ba:	2300      	movs	r3, #0
 80076bc:	e000      	b.n	80076c0 <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x52>

  return MEMS_SUCCESS;
 80076be:	2301      	movs	r3, #1
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3710      	adds	r7, #16
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}

080076c8 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1(void *handle, LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t newValue)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b084      	sub	sp, #16
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	460b      	mov	r3, r1
 80076d2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1))
 80076d4:	f107 020f 	add.w	r2, r7, #15
 80076d8:	2301      	movs	r3, #1
 80076da:	210d      	movs	r1, #13
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f7ff fc6b 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80076e2:	4603      	mov	r3, r0
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d101      	bne.n	80076ec <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x24>
    return MEMS_ERROR;
 80076e8:	2300      	movs	r3, #0
 80076ea:	e016      	b.n	800771a <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_MASK;
 80076ec:	7bfb      	ldrb	r3, [r7, #15]
 80076ee:	f023 0320 	bic.w	r3, r3, #32
 80076f2:	b2db      	uxtb	r3, r3
 80076f4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80076f6:	7bfa      	ldrb	r2, [r7, #15]
 80076f8:	78fb      	ldrb	r3, [r7, #3]
 80076fa:	4313      	orrs	r3, r2
 80076fc:	b2db      	uxtb	r3, r3
 80076fe:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1) )
 8007700:	f107 020f 	add.w	r2, r7, #15
 8007704:	2301      	movs	r3, #1
 8007706:	210d      	movs	r1, #13
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f7ff fc6f 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d101      	bne.n	8007718 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x50>
    return MEMS_ERROR;
 8007714:	2300      	movs	r3, #0
 8007716:	e000      	b.n	800771a <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x52>

  return MEMS_SUCCESS;
 8007718:	2301      	movs	r3, #1
}
 800771a:	4618      	mov	r0, r3
 800771c:	3710      	adds	r7, #16
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}

08007722 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_PEDO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1(void *handle, LSM6DSL_ACC_GYRO_INT1_PEDO_t newValue)
{
 8007722:	b580      	push	{r7, lr}
 8007724:	b084      	sub	sp, #16
 8007726:	af00      	add	r7, sp, #0
 8007728:	6078      	str	r0, [r7, #4]
 800772a:	460b      	mov	r3, r1
 800772c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1))
 800772e:	f107 020f 	add.w	r2, r7, #15
 8007732:	2301      	movs	r3, #1
 8007734:	210d      	movs	r1, #13
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f7ff fc3e 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 800773c:	4603      	mov	r3, r0
 800773e:	2b00      	cmp	r3, #0
 8007740:	d101      	bne.n	8007746 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x24>
    return MEMS_ERROR;
 8007742:	2300      	movs	r3, #0
 8007744:	e016      	b.n	8007774 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_PEDO_MASK;
 8007746:	7bfb      	ldrb	r3, [r7, #15]
 8007748:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800774c:	b2db      	uxtb	r3, r3
 800774e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007750:	7bfa      	ldrb	r2, [r7, #15]
 8007752:	78fb      	ldrb	r3, [r7, #3]
 8007754:	4313      	orrs	r3, r2
 8007756:	b2db      	uxtb	r3, r3
 8007758:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1) )
 800775a:	f107 020f 	add.w	r2, r7, #15
 800775e:	2301      	movs	r3, #1
 8007760:	210d      	movs	r1, #13
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f7ff fc42 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d101      	bne.n	8007772 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x50>
    return MEMS_ERROR;
 800776e:	2300      	movs	r3, #0
 8007770:	e000      	b.n	8007774 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x52>

  return MEMS_SUCCESS;
 8007772:	2301      	movs	r3, #1
}
 8007774:	4618      	mov	r0, r3
 8007776:	3710      	adds	r7, #16
 8007778:	46bd      	mov	sp, r7
 800777a:	bd80      	pop	{r7, pc}

0800777c <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>:
* Input          : LSM6DSL_ACC_GYRO_IF_INC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_IF_Addr_Incr(void *handle, LSM6DSL_ACC_GYRO_IF_INC_t newValue)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b084      	sub	sp, #16
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	460b      	mov	r3, r1
 8007786:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1))
 8007788:	f107 020f 	add.w	r2, r7, #15
 800778c:	2301      	movs	r3, #1
 800778e:	2112      	movs	r1, #18
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f7ff fc11 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007796:	4603      	mov	r3, r0
 8007798:	2b00      	cmp	r3, #0
 800779a:	d101      	bne.n	80077a0 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x24>
    return MEMS_ERROR;
 800779c:	2300      	movs	r3, #0
 800779e:	e016      	b.n	80077ce <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x52>

  value &= ~LSM6DSL_ACC_GYRO_IF_INC_MASK;
 80077a0:	7bfb      	ldrb	r3, [r7, #15]
 80077a2:	f023 0304 	bic.w	r3, r3, #4
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80077aa:	7bfa      	ldrb	r2, [r7, #15]
 80077ac:	78fb      	ldrb	r3, [r7, #3]
 80077ae:	4313      	orrs	r3, r2
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1) )
 80077b4:	f107 020f 	add.w	r2, r7, #15
 80077b8:	2301      	movs	r3, #1
 80077ba:	2112      	movs	r1, #18
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f7ff fc15 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80077c2:	4603      	mov	r3, r0
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d101      	bne.n	80077cc <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x50>
    return MEMS_ERROR;
 80077c8:	2300      	movs	r3, #0
 80077ca:	e000      	b.n	80077ce <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x52>

  return MEMS_SUCCESS;
 80077cc:	2301      	movs	r3, #1
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3710      	adds	r7, #16
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}

080077d6 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>:
* Input          : LSM6DSL_ACC_GYRO_I2C_DISABLE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_I2C_DISABLE(void *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_t newValue)
{
 80077d6:	b580      	push	{r7, lr}
 80077d8:	b084      	sub	sp, #16
 80077da:	af00      	add	r7, sp, #0
 80077dc:	6078      	str	r0, [r7, #4]
 80077de:	460b      	mov	r3, r1
 80077e0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL4_C, &value, 1))
 80077e2:	f107 020f 	add.w	r2, r7, #15
 80077e6:	2301      	movs	r3, #1
 80077e8:	2113      	movs	r1, #19
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f7ff fbe4 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d101      	bne.n	80077fa <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x24>
    return MEMS_ERROR;
 80077f6:	2300      	movs	r3, #0
 80077f8:	e016      	b.n	8007828 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x52>

  value &= ~LSM6DSL_ACC_GYRO_I2C_DISABLE_MASK;
 80077fa:	7bfb      	ldrb	r3, [r7, #15]
 80077fc:	f023 0304 	bic.w	r3, r3, #4
 8007800:	b2db      	uxtb	r3, r3
 8007802:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007804:	7bfa      	ldrb	r2, [r7, #15]
 8007806:	78fb      	ldrb	r3, [r7, #3]
 8007808:	4313      	orrs	r3, r2
 800780a:	b2db      	uxtb	r3, r3
 800780c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL4_C, &value, 1) )
 800780e:	f107 020f 	add.w	r2, r7, #15
 8007812:	2301      	movs	r3, #1
 8007814:	2113      	movs	r1, #19
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f7ff fbe8 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 800781c:	4603      	mov	r3, r0
 800781e:	2b00      	cmp	r3, #0
 8007820:	d101      	bne.n	8007826 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x50>
    return MEMS_ERROR;
 8007822:	2300      	movs	r3, #0
 8007824:	e000      	b.n	8007828 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x52>

  return MEMS_SUCCESS;
 8007826:	2301      	movs	r3, #1
}
 8007828:	4618      	mov	r0, r3
 800782a:	3710      	adds	r7, #16
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}

08007830 <LSM6DSL_ACC_GYRO_W_SelfTest_XL>:
* Input          : LSM6DSL_ACC_GYRO_ST_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SelfTest_XL(void *handle, LSM6DSL_ACC_GYRO_ST_XL_t newValue)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b084      	sub	sp, #16
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
 8007838:	460b      	mov	r3, r1
 800783a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL5_C, &value, 1))
 800783c:	f107 020f 	add.w	r2, r7, #15
 8007840:	2301      	movs	r3, #1
 8007842:	2114      	movs	r1, #20
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f7ff fbb7 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 800784a:	4603      	mov	r3, r0
 800784c:	2b00      	cmp	r3, #0
 800784e:	d101      	bne.n	8007854 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x24>
    return MEMS_ERROR;
 8007850:	2300      	movs	r3, #0
 8007852:	e016      	b.n	8007882 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ST_XL_MASK;
 8007854:	7bfb      	ldrb	r3, [r7, #15]
 8007856:	f023 0303 	bic.w	r3, r3, #3
 800785a:	b2db      	uxtb	r3, r3
 800785c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800785e:	7bfa      	ldrb	r2, [r7, #15]
 8007860:	78fb      	ldrb	r3, [r7, #3]
 8007862:	4313      	orrs	r3, r2
 8007864:	b2db      	uxtb	r3, r3
 8007866:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL5_C, &value, 1) )
 8007868:	f107 020f 	add.w	r2, r7, #15
 800786c:	2301      	movs	r3, #1
 800786e:	2114      	movs	r1, #20
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f7ff fbbb 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8007876:	4603      	mov	r3, r0
 8007878:	2b00      	cmp	r3, #0
 800787a:	d101      	bne.n	8007880 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x50>
    return MEMS_ERROR;
 800787c:	2300      	movs	r3, #0
 800787e:	e000      	b.n	8007882 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x52>

  return MEMS_SUCCESS;
 8007880:	2301      	movs	r3, #1
}
 8007882:	4618      	mov	r0, r3
 8007884:	3710      	adds	r7, #16
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}

0800788a <LSM6DSL_ACC_GYRO_W_PedoStepReset>:
* Input          : LSM6DSL_ACC_GYRO_PEDO_RST_STEP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PedoStepReset(void *handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_t newValue)
{
 800788a:	b580      	push	{r7, lr}
 800788c:	b084      	sub	sp, #16
 800788e:	af00      	add	r7, sp, #0
 8007890:	6078      	str	r0, [r7, #4]
 8007892:	460b      	mov	r3, r1
 8007894:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8007896:	f107 020f 	add.w	r2, r7, #15
 800789a:	2301      	movs	r3, #1
 800789c:	2119      	movs	r1, #25
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f7ff fb8a 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80078a4:	4603      	mov	r3, r0
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d101      	bne.n	80078ae <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x24>
    return MEMS_ERROR;
 80078aa:	2300      	movs	r3, #0
 80078ac:	e016      	b.n	80078dc <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x52>

  value &= ~LSM6DSL_ACC_GYRO_PEDO_RST_STEP_MASK;
 80078ae:	7bfb      	ldrb	r3, [r7, #15]
 80078b0:	f023 0302 	bic.w	r3, r3, #2
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80078b8:	7bfa      	ldrb	r2, [r7, #15]
 80078ba:	78fb      	ldrb	r3, [r7, #3]
 80078bc:	4313      	orrs	r3, r2
 80078be:	b2db      	uxtb	r3, r3
 80078c0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 80078c2:	f107 020f 	add.w	r2, r7, #15
 80078c6:	2301      	movs	r3, #1
 80078c8:	2119      	movs	r1, #25
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f7ff fb8e 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80078d0:	4603      	mov	r3, r0
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d101      	bne.n	80078da <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x50>
    return MEMS_ERROR;
 80078d6:	2300      	movs	r3, #0
 80078d8:	e000      	b.n	80078dc <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x52>

  return MEMS_SUCCESS;
 80078da:	2301      	movs	r3, #1
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3710      	adds	r7, #16
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <LSM6DSL_ACC_GYRO_W_TILT>:
* Input          : LSM6DSL_ACC_GYRO_TILT_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TILT(void *handle, LSM6DSL_ACC_GYRO_TILT_G_t newValue)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b084      	sub	sp, #16
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	460b      	mov	r3, r1
 80078ee:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 80078f0:	f107 020f 	add.w	r2, r7, #15
 80078f4:	2301      	movs	r3, #1
 80078f6:	2119      	movs	r1, #25
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f7ff fb5d 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80078fe:	4603      	mov	r3, r0
 8007900:	2b00      	cmp	r3, #0
 8007902:	d101      	bne.n	8007908 <LSM6DSL_ACC_GYRO_W_TILT+0x24>
    return MEMS_ERROR;
 8007904:	2300      	movs	r3, #0
 8007906:	e016      	b.n	8007936 <LSM6DSL_ACC_GYRO_W_TILT+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TILT_MASK;
 8007908:	7bfb      	ldrb	r3, [r7, #15]
 800790a:	f023 0308 	bic.w	r3, r3, #8
 800790e:	b2db      	uxtb	r3, r3
 8007910:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007912:	7bfa      	ldrb	r2, [r7, #15]
 8007914:	78fb      	ldrb	r3, [r7, #3]
 8007916:	4313      	orrs	r3, r2
 8007918:	b2db      	uxtb	r3, r3
 800791a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 800791c:	f107 020f 	add.w	r2, r7, #15
 8007920:	2301      	movs	r3, #1
 8007922:	2119      	movs	r1, #25
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f7ff fb61 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 800792a:	4603      	mov	r3, r0
 800792c:	2b00      	cmp	r3, #0
 800792e:	d101      	bne.n	8007934 <LSM6DSL_ACC_GYRO_W_TILT+0x50>
    return MEMS_ERROR;
 8007930:	2300      	movs	r3, #0
 8007932:	e000      	b.n	8007936 <LSM6DSL_ACC_GYRO_W_TILT+0x52>

  return MEMS_SUCCESS;
 8007934:	2301      	movs	r3, #1
}
 8007936:	4618      	mov	r0, r3
 8007938:	3710      	adds	r7, #16
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}

0800793e <LSM6DSL_ACC_GYRO_W_PEDO>:
* Input          : LSM6DSL_ACC_GYRO_PEDO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PEDO(void *handle, LSM6DSL_ACC_GYRO_PEDO_t newValue)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b084      	sub	sp, #16
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
 8007946:	460b      	mov	r3, r1
 8007948:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 800794a:	f107 020f 	add.w	r2, r7, #15
 800794e:	2301      	movs	r3, #1
 8007950:	2119      	movs	r1, #25
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f7ff fb30 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007958:	4603      	mov	r3, r0
 800795a:	2b00      	cmp	r3, #0
 800795c:	d101      	bne.n	8007962 <LSM6DSL_ACC_GYRO_W_PEDO+0x24>
    return MEMS_ERROR;
 800795e:	2300      	movs	r3, #0
 8007960:	e016      	b.n	8007990 <LSM6DSL_ACC_GYRO_W_PEDO+0x52>

  value &= ~LSM6DSL_ACC_GYRO_PEDO_MASK;
 8007962:	7bfb      	ldrb	r3, [r7, #15]
 8007964:	f023 0310 	bic.w	r3, r3, #16
 8007968:	b2db      	uxtb	r3, r3
 800796a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800796c:	7bfa      	ldrb	r2, [r7, #15]
 800796e:	78fb      	ldrb	r3, [r7, #3]
 8007970:	4313      	orrs	r3, r2
 8007972:	b2db      	uxtb	r3, r3
 8007974:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8007976:	f107 020f 	add.w	r2, r7, #15
 800797a:	2301      	movs	r3, #1
 800797c:	2119      	movs	r1, #25
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f7ff fb34 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8007984:	4603      	mov	r3, r0
 8007986:	2b00      	cmp	r3, #0
 8007988:	d101      	bne.n	800798e <LSM6DSL_ACC_GYRO_W_PEDO+0x50>
    return MEMS_ERROR;
 800798a:	2300      	movs	r3, #0
 800798c:	e000      	b.n	8007990 <LSM6DSL_ACC_GYRO_W_PEDO+0x52>

  return MEMS_SUCCESS;
 800798e:	2301      	movs	r3, #1
}
 8007990:	4618      	mov	r0, r3
 8007992:	3710      	adds	r7, #16
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}

08007998 <LSM6DSL_ACC_GYRO_W_FUNC_EN>:
* Input          : LSM6DSL_ACC_GYRO_FUNC_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FUNC_EN(void *handle, LSM6DSL_ACC_GYRO_FUNC_EN_t newValue)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b084      	sub	sp, #16
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	460b      	mov	r3, r1
 80079a2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 80079a4:	f107 020f 	add.w	r2, r7, #15
 80079a8:	2301      	movs	r3, #1
 80079aa:	2119      	movs	r1, #25
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f7ff fb03 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80079b2:	4603      	mov	r3, r0
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d101      	bne.n	80079bc <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x24>
    return MEMS_ERROR;
 80079b8:	2300      	movs	r3, #0
 80079ba:	e016      	b.n	80079ea <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FUNC_EN_MASK;
 80079bc:	7bfb      	ldrb	r3, [r7, #15]
 80079be:	f023 0304 	bic.w	r3, r3, #4
 80079c2:	b2db      	uxtb	r3, r3
 80079c4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80079c6:	7bfa      	ldrb	r2, [r7, #15]
 80079c8:	78fb      	ldrb	r3, [r7, #3]
 80079ca:	4313      	orrs	r3, r2
 80079cc:	b2db      	uxtb	r3, r3
 80079ce:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 80079d0:	f107 020f 	add.w	r2, r7, #15
 80079d4:	2301      	movs	r3, #1
 80079d6:	2119      	movs	r1, #25
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f7ff fb07 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80079de:	4603      	mov	r3, r0
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d101      	bne.n	80079e8 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x50>
    return MEMS_ERROR;
 80079e4:	2300      	movs	r3, #0
 80079e6:	e000      	b.n	80079ea <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x52>

  return MEMS_SUCCESS;
 80079e8:	2301      	movs	r3, #1
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3710      	adds	r7, #16
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}

080079f2 <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_WU_EV_STATUS_t
* Output         : Status of WU_EV_STATUS see LSM6DSL_ACC_GYRO_WU_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_WU_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_WU_EV_STATUS_t *value)
{
 80079f2:	b580      	push	{r7, lr}
 80079f4:	b082      	sub	sp, #8
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
 80079fa:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value, 1) )
 80079fc:	2301      	movs	r3, #1
 80079fe:	683a      	ldr	r2, [r7, #0]
 8007a00:	211b      	movs	r1, #27
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f7ff fad8 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d101      	bne.n	8007a12 <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	e007      	b.n	8007a22 <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_WU_EV_STATUS_MASK; //mask
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	781b      	ldrb	r3, [r3, #0]
 8007a16:	f003 0308 	and.w	r3, r3, #8
 8007a1a:	b2da      	uxtb	r2, r3
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007a20:	2301      	movs	r3, #1
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3708      	adds	r7, #8
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}

08007a2a <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FF_EV_STATUS_t
* Output         : Status of FF_EV_STATUS see LSM6DSL_ACC_GYRO_FF_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FF_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_FF_EV_STATUS_t *value)
{
 8007a2a:	b580      	push	{r7, lr}
 8007a2c:	b082      	sub	sp, #8
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
 8007a32:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value, 1) )
 8007a34:	2301      	movs	r3, #1
 8007a36:	683a      	ldr	r2, [r7, #0]
 8007a38:	211b      	movs	r1, #27
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f7ff fabc 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007a40:	4603      	mov	r3, r0
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d101      	bne.n	8007a4a <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007a46:	2300      	movs	r3, #0
 8007a48:	e007      	b.n	8007a5a <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_FF_EV_STATUS_MASK; //mask
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	781b      	ldrb	r3, [r3, #0]
 8007a4e:	f003 0320 	and.w	r3, r3, #32
 8007a52:	b2da      	uxtb	r2, r3
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007a58:	2301      	movs	r3, #1
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3708      	adds	r7, #8
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}

08007a62 <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t
* Output         : Status of DOUBLE_TAP_EV_STATUS see LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t *value)
{
 8007a62:	b580      	push	{r7, lr}
 8007a64:	b082      	sub	sp, #8
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	6078      	str	r0, [r7, #4]
 8007a6a:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_SRC, (u8_t *)value, 1) )
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	683a      	ldr	r2, [r7, #0]
 8007a70:	211c      	movs	r1, #28
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f7ff faa0 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d101      	bne.n	8007a82 <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007a7e:	2300      	movs	r3, #0
 8007a80:	e007      	b.n	8007a92 <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_MASK; //mask
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	f003 0310 	and.w	r3, r3, #16
 8007a8a:	b2da      	uxtb	r2, r3
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007a90:	2301      	movs	r3, #1
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3708      	adds	r7, #8
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}

08007a9a <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t
* Output         : Status of SINGLE_TAP_EV_STATUS see LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t *value)
{
 8007a9a:	b580      	push	{r7, lr}
 8007a9c:	b082      	sub	sp, #8
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	6078      	str	r0, [r7, #4]
 8007aa2:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_SRC, (u8_t *)value, 1) )
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	683a      	ldr	r2, [r7, #0]
 8007aa8:	211c      	movs	r1, #28
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f7ff fa84 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d101      	bne.n	8007aba <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	e007      	b.n	8007aca <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_MASK; //mask
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	781b      	ldrb	r3, [r3, #0]
 8007abe:	f003 0320 	and.w	r3, r3, #32
 8007ac2:	b2da      	uxtb	r2, r3
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007ac8:	2301      	movs	r3, #1
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3708      	adds	r7, #8
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}

08007ad2 <LSM6DSL_ACC_GYRO_R_DSD_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_XL_t
* Output         : Status of DSD_XL see LSM6DSL_ACC_GYRO_DSD_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_XL(void *handle, LSM6DSL_ACC_GYRO_DSD_XL_t *value)
{
 8007ad2:	b580      	push	{r7, lr}
 8007ad4:	b082      	sub	sp, #8
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	6078      	str	r0, [r7, #4]
 8007ada:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007adc:	2301      	movs	r3, #1
 8007ade:	683a      	ldr	r2, [r7, #0]
 8007ae0:	211d      	movs	r1, #29
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f7ff fa68 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d101      	bne.n	8007af2 <LSM6DSL_ACC_GYRO_R_DSD_XL+0x20>
    return MEMS_ERROR;
 8007aee:	2300      	movs	r3, #0
 8007af0:	e007      	b.n	8007b02 <LSM6DSL_ACC_GYRO_R_DSD_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_XL_MASK; //mask
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	781b      	ldrb	r3, [r3, #0]
 8007af6:	f003 0301 	and.w	r3, r3, #1
 8007afa:	b2da      	uxtb	r2, r3
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007b00:	2301      	movs	r3, #1
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	3708      	adds	r7, #8
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}

08007b0a <LSM6DSL_ACC_GYRO_R_DSD_XH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_XH_t
* Output         : Status of DSD_XH see LSM6DSL_ACC_GYRO_DSD_XH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_XH(void *handle, LSM6DSL_ACC_GYRO_DSD_XH_t *value)
{
 8007b0a:	b580      	push	{r7, lr}
 8007b0c:	b082      	sub	sp, #8
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
 8007b12:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007b14:	2301      	movs	r3, #1
 8007b16:	683a      	ldr	r2, [r7, #0]
 8007b18:	211d      	movs	r1, #29
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f7ff fa4c 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007b20:	4603      	mov	r3, r0
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d101      	bne.n	8007b2a <LSM6DSL_ACC_GYRO_R_DSD_XH+0x20>
    return MEMS_ERROR;
 8007b26:	2300      	movs	r3, #0
 8007b28:	e007      	b.n	8007b3a <LSM6DSL_ACC_GYRO_R_DSD_XH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_XH_MASK; //mask
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	781b      	ldrb	r3, [r3, #0]
 8007b2e:	f003 0302 	and.w	r3, r3, #2
 8007b32:	b2da      	uxtb	r2, r3
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007b38:	2301      	movs	r3, #1
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3708      	adds	r7, #8
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}

08007b42 <LSM6DSL_ACC_GYRO_R_DSD_YL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_YL_t
* Output         : Status of DSD_YL see LSM6DSL_ACC_GYRO_DSD_YL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_YL(void *handle, LSM6DSL_ACC_GYRO_DSD_YL_t *value)
{
 8007b42:	b580      	push	{r7, lr}
 8007b44:	b082      	sub	sp, #8
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
 8007b4a:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	683a      	ldr	r2, [r7, #0]
 8007b50:	211d      	movs	r1, #29
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f7ff fa30 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d101      	bne.n	8007b62 <LSM6DSL_ACC_GYRO_R_DSD_YL+0x20>
    return MEMS_ERROR;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	e007      	b.n	8007b72 <LSM6DSL_ACC_GYRO_R_DSD_YL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_YL_MASK; //mask
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	781b      	ldrb	r3, [r3, #0]
 8007b66:	f003 0304 	and.w	r3, r3, #4
 8007b6a:	b2da      	uxtb	r2, r3
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007b70:	2301      	movs	r3, #1
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3708      	adds	r7, #8
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}

08007b7a <LSM6DSL_ACC_GYRO_R_DSD_YH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_YH_t
* Output         : Status of DSD_YH see LSM6DSL_ACC_GYRO_DSD_YH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_YH(void *handle, LSM6DSL_ACC_GYRO_DSD_YH_t *value)
{
 8007b7a:	b580      	push	{r7, lr}
 8007b7c:	b082      	sub	sp, #8
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6078      	str	r0, [r7, #4]
 8007b82:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007b84:	2301      	movs	r3, #1
 8007b86:	683a      	ldr	r2, [r7, #0]
 8007b88:	211d      	movs	r1, #29
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f7ff fa14 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007b90:	4603      	mov	r3, r0
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d101      	bne.n	8007b9a <LSM6DSL_ACC_GYRO_R_DSD_YH+0x20>
    return MEMS_ERROR;
 8007b96:	2300      	movs	r3, #0
 8007b98:	e007      	b.n	8007baa <LSM6DSL_ACC_GYRO_R_DSD_YH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_YH_MASK; //mask
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	781b      	ldrb	r3, [r3, #0]
 8007b9e:	f003 0308 	and.w	r3, r3, #8
 8007ba2:	b2da      	uxtb	r2, r3
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007ba8:	2301      	movs	r3, #1
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3708      	adds	r7, #8
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}

08007bb2 <LSM6DSL_ACC_GYRO_R_DSD_ZL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_ZL_t
* Output         : Status of DSD_ZL see LSM6DSL_ACC_GYRO_DSD_ZL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_ZL(void *handle, LSM6DSL_ACC_GYRO_DSD_ZL_t *value)
{
 8007bb2:	b580      	push	{r7, lr}
 8007bb4:	b082      	sub	sp, #8
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	6078      	str	r0, [r7, #4]
 8007bba:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	683a      	ldr	r2, [r7, #0]
 8007bc0:	211d      	movs	r1, #29
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f7ff f9f8 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d101      	bne.n	8007bd2 <LSM6DSL_ACC_GYRO_R_DSD_ZL+0x20>
    return MEMS_ERROR;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	e007      	b.n	8007be2 <LSM6DSL_ACC_GYRO_R_DSD_ZL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_ZL_MASK; //mask
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	781b      	ldrb	r3, [r3, #0]
 8007bd6:	f003 0310 	and.w	r3, r3, #16
 8007bda:	b2da      	uxtb	r2, r3
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007be0:	2301      	movs	r3, #1
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3708      	adds	r7, #8
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}

08007bea <LSM6DSL_ACC_GYRO_R_DSD_ZH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_ZH_t
* Output         : Status of DSD_ZH see LSM6DSL_ACC_GYRO_DSD_ZH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_ZH(void *handle, LSM6DSL_ACC_GYRO_DSD_ZH_t *value)
{
 8007bea:	b580      	push	{r7, lr}
 8007bec:	b082      	sub	sp, #8
 8007bee:	af00      	add	r7, sp, #0
 8007bf0:	6078      	str	r0, [r7, #4]
 8007bf2:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	683a      	ldr	r2, [r7, #0]
 8007bf8:	211d      	movs	r1, #29
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f7ff f9dc 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007c00:	4603      	mov	r3, r0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d101      	bne.n	8007c0a <LSM6DSL_ACC_GYRO_R_DSD_ZH+0x20>
    return MEMS_ERROR;
 8007c06:	2300      	movs	r3, #0
 8007c08:	e007      	b.n	8007c1a <LSM6DSL_ACC_GYRO_R_DSD_ZH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_ZH_MASK; //mask
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	781b      	ldrb	r3, [r3, #0]
 8007c0e:	f003 0320 	and.w	r3, r3, #32
 8007c12:	b2da      	uxtb	r2, r3
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007c18:	2301      	movs	r3, #1
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3708      	adds	r7, #8
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}

08007c22 <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t
* Output         : Status of D6D_EV_STATUS see LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t *value)
{
 8007c22:	b580      	push	{r7, lr}
 8007c24:	b082      	sub	sp, #8
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
 8007c2a:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	683a      	ldr	r2, [r7, #0]
 8007c30:	211d      	movs	r1, #29
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f7ff f9c0 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d101      	bne.n	8007c42 <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	e007      	b.n	8007c52 <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_D6D_EV_STATUS_MASK; //mask
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	781b      	ldrb	r3, [r3, #0]
 8007c46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c4a:	b2da      	uxtb	r2, r3
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007c50:	2301      	movs	r3, #1
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	3708      	adds	r7, #8
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}

08007c5a <LSM6DSL_ACC_GYRO_R_XLDA>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_XLDA_t
* Output         : Status of XLDA see LSM6DSL_ACC_GYRO_XLDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_XLDA(void *handle, LSM6DSL_ACC_GYRO_XLDA_t *value)
{
 8007c5a:	b580      	push	{r7, lr}
 8007c5c:	b082      	sub	sp, #8
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	6078      	str	r0, [r7, #4]
 8007c62:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STATUS_REG, (u8_t *)value, 1) )
 8007c64:	2301      	movs	r3, #1
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	211e      	movs	r1, #30
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f7ff f9a4 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007c70:	4603      	mov	r3, r0
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d101      	bne.n	8007c7a <LSM6DSL_ACC_GYRO_R_XLDA+0x20>
    return MEMS_ERROR;
 8007c76:	2300      	movs	r3, #0
 8007c78:	e007      	b.n	8007c8a <LSM6DSL_ACC_GYRO_R_XLDA+0x30>

  *value &= LSM6DSL_ACC_GYRO_XLDA_MASK; //mask
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	781b      	ldrb	r3, [r3, #0]
 8007c7e:	f003 0301 	and.w	r3, r3, #1
 8007c82:	b2da      	uxtb	r2, r3
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007c88:	2301      	movs	r3, #1
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3708      	adds	r7, #8
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}

08007c92 <LSM6DSL_ACC_GYRO_R_GDA>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_GDA_t
* Output         : Status of GDA see LSM6DSL_ACC_GYRO_GDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_GDA(void *handle, LSM6DSL_ACC_GYRO_GDA_t *value)
{
 8007c92:	b580      	push	{r7, lr}
 8007c94:	b082      	sub	sp, #8
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	6078      	str	r0, [r7, #4]
 8007c9a:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STATUS_REG, (u8_t *)value, 1) )
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	683a      	ldr	r2, [r7, #0]
 8007ca0:	211e      	movs	r1, #30
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f7ff f988 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d101      	bne.n	8007cb2 <LSM6DSL_ACC_GYRO_R_GDA+0x20>
    return MEMS_ERROR;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	e007      	b.n	8007cc2 <LSM6DSL_ACC_GYRO_R_GDA+0x30>

  *value &= LSM6DSL_ACC_GYRO_GDA_MASK; //mask
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	781b      	ldrb	r3, [r3, #0]
 8007cb6:	f003 0302 	and.w	r3, r3, #2
 8007cba:	b2da      	uxtb	r2, r3
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007cc0:	2301      	movs	r3, #1
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3708      	adds	r7, #8
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}

08007cca <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries>:
* Input          : Pointer to u16_t
* Output         : Status of DIFF_FIFO
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFONumOfEntries(void *handle, u16_t *value)
{
 8007cca:	b580      	push	{r7, lr}
 8007ccc:	b084      	sub	sp, #16
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
 8007cd2:	6039      	str	r1, [r7, #0]
  u8_t valueH, valueL;

  /* Low part from FIFO_STATUS1 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS1, (u8_t *)&valueL, 1) )
 8007cd4:	f107 020e 	add.w	r2, r7, #14
 8007cd8:	2301      	movs	r3, #1
 8007cda:	213a      	movs	r1, #58	; 0x3a
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f7ff f96b 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d101      	bne.n	8007cec <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x22>
    return MEMS_ERROR;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	e021      	b.n	8007d30 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x66>

  valueL &= LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS1_MASK; //coerce
 8007cec:	7bbb      	ldrb	r3, [r7, #14]
 8007cee:	73bb      	strb	r3, [r7, #14]
  valueL = valueL >> LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS1_POSITION; //mask
 8007cf0:	7bbb      	ldrb	r3, [r7, #14]
 8007cf2:	73bb      	strb	r3, [r7, #14]

  /* High part from FIFO_STATUS2 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)&valueH, 1) )
 8007cf4:	f107 020f 	add.w	r2, r7, #15
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	213b      	movs	r1, #59	; 0x3b
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f7ff f95b 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d101      	bne.n	8007d0c <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x42>
    return MEMS_ERROR;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	e011      	b.n	8007d30 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x66>

  valueH &= LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS2_MASK; //coerce
 8007d0c:	7bfb      	ldrb	r3, [r7, #15]
 8007d0e:	f003 030f 	and.w	r3, r3, #15
 8007d12:	b2db      	uxtb	r3, r3
 8007d14:	73fb      	strb	r3, [r7, #15]
  valueH = valueH >> LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS2_POSITION; //mask
 8007d16:	7bfb      	ldrb	r3, [r7, #15]
 8007d18:	73fb      	strb	r3, [r7, #15]

  *value = ((valueH << 8) & 0xFF00) | valueL;
 8007d1a:	7bfb      	ldrb	r3, [r7, #15]
 8007d1c:	021b      	lsls	r3, r3, #8
 8007d1e:	b21a      	sxth	r2, r3
 8007d20:	7bbb      	ldrb	r3, [r7, #14]
 8007d22:	b21b      	sxth	r3, r3
 8007d24:	4313      	orrs	r3, r2
 8007d26:	b21b      	sxth	r3, r3
 8007d28:	b29a      	uxth	r2, r3
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	801a      	strh	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007d2e:	2301      	movs	r3, #1
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3710      	adds	r7, #16
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}

08007d38 <LSM6DSL_ACC_GYRO_R_FIFOEmpty>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FIFO_EMPTY_t
* Output         : Status of FIFO_EMPTY see LSM6DSL_ACC_GYRO_FIFO_EMPTY_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOEmpty(void *handle, LSM6DSL_ACC_GYRO_FIFO_EMPTY_t *value)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b082      	sub	sp, #8
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 8007d42:	2301      	movs	r3, #1
 8007d44:	683a      	ldr	r2, [r7, #0]
 8007d46:	213b      	movs	r1, #59	; 0x3b
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f7ff f935 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d101      	bne.n	8007d58 <LSM6DSL_ACC_GYRO_R_FIFOEmpty+0x20>
    return MEMS_ERROR;
 8007d54:	2300      	movs	r3, #0
 8007d56:	e007      	b.n	8007d68 <LSM6DSL_ACC_GYRO_R_FIFOEmpty+0x30>

  *value &= LSM6DSL_ACC_GYRO_FIFO_EMPTY_MASK; //mask
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	781b      	ldrb	r3, [r3, #0]
 8007d5c:	f003 0310 	and.w	r3, r3, #16
 8007d60:	b2da      	uxtb	r2, r3
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007d66:	2301      	movs	r3, #1
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3708      	adds	r7, #8
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}

08007d70 <LSM6DSL_ACC_GYRO_R_FIFOFull>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FIFO_FULL_t
* Output         : Status of FIFO_FULL see LSM6DSL_ACC_GYRO_FIFO_FULL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOFull(void *handle, LSM6DSL_ACC_GYRO_FIFO_FULL_t *value)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b082      	sub	sp, #8
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	683a      	ldr	r2, [r7, #0]
 8007d7e:	213b      	movs	r1, #59	; 0x3b
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f7ff f919 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007d86:	4603      	mov	r3, r0
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d101      	bne.n	8007d90 <LSM6DSL_ACC_GYRO_R_FIFOFull+0x20>
    return MEMS_ERROR;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	e007      	b.n	8007da0 <LSM6DSL_ACC_GYRO_R_FIFOFull+0x30>

  *value &= LSM6DSL_ACC_GYRO_FIFO_FULL_MASK; //mask
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	781b      	ldrb	r3, [r3, #0]
 8007d94:	f003 0320 	and.w	r3, r3, #32
 8007d98:	b2da      	uxtb	r2, r3
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007d9e:	2301      	movs	r3, #1
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3708      	adds	r7, #8
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <LSM6DSL_ACC_GYRO_R_OVERRUN>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_OVERRUN_t
* Output         : Status of OVERRUN see LSM6DSL_ACC_GYRO_OVERRUN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_OVERRUN(void *handle, LSM6DSL_ACC_GYRO_OVERRUN_t *value)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b082      	sub	sp, #8
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
 8007db0:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 8007db2:	2301      	movs	r3, #1
 8007db4:	683a      	ldr	r2, [r7, #0]
 8007db6:	213b      	movs	r1, #59	; 0x3b
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f7ff f8fd 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d101      	bne.n	8007dc8 <LSM6DSL_ACC_GYRO_R_OVERRUN+0x20>
    return MEMS_ERROR;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	e007      	b.n	8007dd8 <LSM6DSL_ACC_GYRO_R_OVERRUN+0x30>

  *value &= LSM6DSL_ACC_GYRO_OVERRUN_MASK; //mask
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	781b      	ldrb	r3, [r3, #0]
 8007dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dd0:	b2da      	uxtb	r2, r3
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007dd6:	2301      	movs	r3, #1
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3708      	adds	r7, #8
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <LSM6DSL_ACC_GYRO_R_FIFOPattern>:
* Input          : Pointer to u16_t
* Output         : Status of FIFO_PATTERN
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOPattern(void *handle, u16_t *value)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b084      	sub	sp, #16
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	6039      	str	r1, [r7, #0]
  u8_t valueH, valueL;

  /* Low part from FIFO_STATUS3 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS3, (u8_t *)&valueL, 1) )
 8007dea:	f107 020e 	add.w	r2, r7, #14
 8007dee:	2301      	movs	r3, #1
 8007df0:	213c      	movs	r1, #60	; 0x3c
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f7ff f8e0 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d101      	bne.n	8007e02 <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x22>
    return MEMS_ERROR;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	e021      	b.n	8007e46 <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x66>

  valueL &= LSM6DSL_ACC_GYRO_FIFO_STATUS3_PATTERN_MASK; //coerce
 8007e02:	7bbb      	ldrb	r3, [r7, #14]
 8007e04:	73bb      	strb	r3, [r7, #14]
  valueL = valueL >> LSM6DSL_ACC_GYRO_FIFO_STATUS3_PATTERN_POSITION; //mask
 8007e06:	7bbb      	ldrb	r3, [r7, #14]
 8007e08:	73bb      	strb	r3, [r7, #14]

  /* High part from FIFO_STATUS4 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS4, (u8_t *)&valueH, 1) )
 8007e0a:	f107 020f 	add.w	r2, r7, #15
 8007e0e:	2301      	movs	r3, #1
 8007e10:	213d      	movs	r1, #61	; 0x3d
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f7ff f8d0 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d101      	bne.n	8007e22 <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x42>
    return MEMS_ERROR;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	e011      	b.n	8007e46 <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x66>

  valueH &= LSM6DSL_ACC_GYRO_FIFO_STATUS4_PATTERN_MASK; //coerce
 8007e22:	7bfb      	ldrb	r3, [r7, #15]
 8007e24:	f003 0303 	and.w	r3, r3, #3
 8007e28:	b2db      	uxtb	r3, r3
 8007e2a:	73fb      	strb	r3, [r7, #15]
  valueH = valueH >> LSM6DSL_ACC_GYRO_FIFO_STATUS4_PATTERN_POSITION; //mask
 8007e2c:	7bfb      	ldrb	r3, [r7, #15]
 8007e2e:	73fb      	strb	r3, [r7, #15]

  *value = ((valueH << 8) & 0xFF00) | valueL;
 8007e30:	7bfb      	ldrb	r3, [r7, #15]
 8007e32:	021b      	lsls	r3, r3, #8
 8007e34:	b21a      	sxth	r2, r3
 8007e36:	7bbb      	ldrb	r3, [r7, #14]
 8007e38:	b21b      	sxth	r3, r3
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	b21b      	sxth	r3, r3
 8007e3e:	b29a      	uxth	r2, r3
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	801a      	strh	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007e44:	2301      	movs	r3, #1
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3710      	adds	r7, #16
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}

08007e4e <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t
* Output         : Status of PEDO_EV_STATUS see LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t *value)
{
 8007e4e:	b580      	push	{r7, lr}
 8007e50:	b082      	sub	sp, #8
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	6078      	str	r0, [r7, #4]
 8007e56:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_SRC, (u8_t *)value, 1) )
 8007e58:	2301      	movs	r3, #1
 8007e5a:	683a      	ldr	r2, [r7, #0]
 8007e5c:	2153      	movs	r1, #83	; 0x53
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f7ff f8aa 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d101      	bne.n	8007e6e <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	e007      	b.n	8007e7e <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_MASK; //mask
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	f003 0310 	and.w	r3, r3, #16
 8007e76:	b2da      	uxtb	r2, r3
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007e7c:	2301      	movs	r3, #1
}
 8007e7e:	4618      	mov	r0, r3
 8007e80:	3708      	adds	r7, #8
 8007e82:	46bd      	mov	sp, r7
 8007e84:	bd80      	pop	{r7, pc}

08007e86 <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t
* Output         : Status of TILT_EV_STATUS see LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t *value)
{
 8007e86:	b580      	push	{r7, lr}
 8007e88:	b082      	sub	sp, #8
 8007e8a:	af00      	add	r7, sp, #0
 8007e8c:	6078      	str	r0, [r7, #4]
 8007e8e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_SRC, (u8_t *)value, 1) )
 8007e90:	2301      	movs	r3, #1
 8007e92:	683a      	ldr	r2, [r7, #0]
 8007e94:	2153      	movs	r1, #83	; 0x53
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f7ff f88e 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d101      	bne.n	8007ea6 <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	e007      	b.n	8007eb6 <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_TILT_EV_STATUS_MASK; //mask
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	781b      	ldrb	r3, [r3, #0]
 8007eaa:	f003 0320 	and.w	r3, r3, #32
 8007eae:	b2da      	uxtb	r2, r3
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007eb4:	2301      	movs	r3, #1
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3708      	adds	r7, #8
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}

08007ebe <LSM6DSL_ACC_GYRO_W_LIR>:
* Input          : LSM6DSL_ACC_GYRO_LIR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_LIR(void *handle, LSM6DSL_ACC_GYRO_LIR_t newValue)
{
 8007ebe:	b580      	push	{r7, lr}
 8007ec0:	b084      	sub	sp, #16
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	6078      	str	r0, [r7, #4]
 8007ec6:	460b      	mov	r3, r1
 8007ec8:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8007eca:	f107 020f 	add.w	r2, r7, #15
 8007ece:	2301      	movs	r3, #1
 8007ed0:	2158      	movs	r1, #88	; 0x58
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f7ff f870 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d101      	bne.n	8007ee2 <LSM6DSL_ACC_GYRO_W_LIR+0x24>
    return MEMS_ERROR;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	e016      	b.n	8007f10 <LSM6DSL_ACC_GYRO_W_LIR+0x52>

  value &= ~LSM6DSL_ACC_GYRO_LIR_MASK;
 8007ee2:	7bfb      	ldrb	r3, [r7, #15]
 8007ee4:	f023 0301 	bic.w	r3, r3, #1
 8007ee8:	b2db      	uxtb	r3, r3
 8007eea:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007eec:	7bfa      	ldrb	r2, [r7, #15]
 8007eee:	78fb      	ldrb	r3, [r7, #3]
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	b2db      	uxtb	r3, r3
 8007ef4:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8007ef6:	f107 020f 	add.w	r2, r7, #15
 8007efa:	2301      	movs	r3, #1
 8007efc:	2158      	movs	r1, #88	; 0x58
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f7ff f874 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d101      	bne.n	8007f0e <LSM6DSL_ACC_GYRO_W_LIR+0x50>
    return MEMS_ERROR;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	e000      	b.n	8007f10 <LSM6DSL_ACC_GYRO_W_LIR+0x52>

  return MEMS_SUCCESS;
 8007f0e:	2301      	movs	r3, #1
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3710      	adds	r7, #16
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_Z_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_Z_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_t newValue)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b084      	sub	sp, #16
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	460b      	mov	r3, r1
 8007f22:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8007f24:	f107 020f 	add.w	r2, r7, #15
 8007f28:	2301      	movs	r3, #1
 8007f2a:	2158      	movs	r1, #88	; 0x58
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f7ff f843 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007f32:	4603      	mov	r3, r0
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d101      	bne.n	8007f3c <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x24>
    return MEMS_ERROR;
 8007f38:	2300      	movs	r3, #0
 8007f3a:	e016      	b.n	8007f6a <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_Z_EN_MASK;
 8007f3c:	7bfb      	ldrb	r3, [r7, #15]
 8007f3e:	f023 0302 	bic.w	r3, r3, #2
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007f46:	7bfa      	ldrb	r2, [r7, #15]
 8007f48:	78fb      	ldrb	r3, [r7, #3]
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	b2db      	uxtb	r3, r3
 8007f4e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8007f50:	f107 020f 	add.w	r2, r7, #15
 8007f54:	2301      	movs	r3, #1
 8007f56:	2158      	movs	r1, #88	; 0x58
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f7ff f847 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d101      	bne.n	8007f68 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x50>
    return MEMS_ERROR;
 8007f64:	2300      	movs	r3, #0
 8007f66:	e000      	b.n	8007f6a <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x52>

  return MEMS_SUCCESS;
 8007f68:	2301      	movs	r3, #1
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3710      	adds	r7, #16
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}

08007f72 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_Y_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_Y_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_t newValue)
{
 8007f72:	b580      	push	{r7, lr}
 8007f74:	b084      	sub	sp, #16
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	6078      	str	r0, [r7, #4]
 8007f7a:	460b      	mov	r3, r1
 8007f7c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8007f7e:	f107 020f 	add.w	r2, r7, #15
 8007f82:	2301      	movs	r3, #1
 8007f84:	2158      	movs	r1, #88	; 0x58
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f7ff f816 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d101      	bne.n	8007f96 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x24>
    return MEMS_ERROR;
 8007f92:	2300      	movs	r3, #0
 8007f94:	e016      	b.n	8007fc4 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_Y_EN_MASK;
 8007f96:	7bfb      	ldrb	r3, [r7, #15]
 8007f98:	f023 0304 	bic.w	r3, r3, #4
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007fa0:	7bfa      	ldrb	r2, [r7, #15]
 8007fa2:	78fb      	ldrb	r3, [r7, #3]
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8007faa:	f107 020f 	add.w	r2, r7, #15
 8007fae:	2301      	movs	r3, #1
 8007fb0:	2158      	movs	r1, #88	; 0x58
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f7ff f81a 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d101      	bne.n	8007fc2 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x50>
    return MEMS_ERROR;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	e000      	b.n	8007fc4 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x52>

  return MEMS_SUCCESS;
 8007fc2:	2301      	movs	r3, #1
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3710      	adds	r7, #16
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <LSM6DSL_ACC_GYRO_W_TAP_X_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_X_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_X_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_X_EN_t newValue)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b084      	sub	sp, #16
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8007fd8:	f107 020f 	add.w	r2, r7, #15
 8007fdc:	2301      	movs	r3, #1
 8007fde:	2158      	movs	r1, #88	; 0x58
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f7fe ffe9 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d101      	bne.n	8007ff0 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x24>
    return MEMS_ERROR;
 8007fec:	2300      	movs	r3, #0
 8007fee:	e016      	b.n	800801e <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_X_EN_MASK;
 8007ff0:	7bfb      	ldrb	r3, [r7, #15]
 8007ff2:	f023 0308 	bic.w	r3, r3, #8
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007ffa:	7bfa      	ldrb	r2, [r7, #15]
 8007ffc:	78fb      	ldrb	r3, [r7, #3]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	b2db      	uxtb	r3, r3
 8008002:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8008004:	f107 020f 	add.w	r2, r7, #15
 8008008:	2301      	movs	r3, #1
 800800a:	2158      	movs	r1, #88	; 0x58
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f7fe ffed 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8008012:	4603      	mov	r3, r0
 8008014:	2b00      	cmp	r3, #0
 8008016:	d101      	bne.n	800801c <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x50>
    return MEMS_ERROR;
 8008018:	2300      	movs	r3, #0
 800801a:	e000      	b.n	800801e <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x52>

  return MEMS_SUCCESS;
 800801c:	2301      	movs	r3, #1
}
 800801e:	4618      	mov	r0, r3
 8008020:	3710      	adds	r7, #16
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}

08008026 <LSM6DSL_ACC_GYRO_W_BASIC_INT>:
* Input          : LSM6DSL_ACC_GYRO_INT_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_BASIC_INT(void *handle, LSM6DSL_ACC_GYRO_INT_EN_t newValue)
{
 8008026:	b580      	push	{r7, lr}
 8008028:	b084      	sub	sp, #16
 800802a:	af00      	add	r7, sp, #0
 800802c:	6078      	str	r0, [r7, #4]
 800802e:	460b      	mov	r3, r1
 8008030:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8008032:	f107 020f 	add.w	r2, r7, #15
 8008036:	2301      	movs	r3, #1
 8008038:	2158      	movs	r1, #88	; 0x58
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f7fe ffbc 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8008040:	4603      	mov	r3, r0
 8008042:	2b00      	cmp	r3, #0
 8008044:	d101      	bne.n	800804a <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x24>
    return MEMS_ERROR;
 8008046:	2300      	movs	r3, #0
 8008048:	e016      	b.n	8008078 <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT_EN_MASK;
 800804a:	7bfb      	ldrb	r3, [r7, #15]
 800804c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008050:	b2db      	uxtb	r3, r3
 8008052:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008054:	7bfa      	ldrb	r2, [r7, #15]
 8008056:	78fb      	ldrb	r3, [r7, #3]
 8008058:	4313      	orrs	r3, r2
 800805a:	b2db      	uxtb	r3, r3
 800805c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800805e:	f107 020f 	add.w	r2, r7, #15
 8008062:	2301      	movs	r3, #1
 8008064:	2158      	movs	r1, #88	; 0x58
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f7fe ffc0 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 800806c:	4603      	mov	r3, r0
 800806e:	2b00      	cmp	r3, #0
 8008070:	d101      	bne.n	8008076 <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x50>
    return MEMS_ERROR;
 8008072:	2300      	movs	r3, #0
 8008074:	e000      	b.n	8008078 <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x52>

  return MEMS_SUCCESS;
 8008076:	2301      	movs	r3, #1
}
 8008078:	4618      	mov	r0, r3
 800807a:	3710      	adds	r7, #16
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <LSM6DSL_ACC_GYRO_W_TAP_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_THS(void *handle, u8_t newValue)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
 8008088:	460b      	mov	r3, r1
 800808a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_TAP_THS_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_TAP_THS_MASK; //coerce
 800808c:	78fb      	ldrb	r3, [r7, #3]
 800808e:	f003 031f 	and.w	r3, r3, #31
 8008092:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 8008094:	f107 020f 	add.w	r2, r7, #15
 8008098:	2301      	movs	r3, #1
 800809a:	2159      	movs	r1, #89	; 0x59
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f7fe ff8b 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80080a2:	4603      	mov	r3, r0
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d101      	bne.n	80080ac <LSM6DSL_ACC_GYRO_W_TAP_THS+0x2c>
    return MEMS_ERROR;
 80080a8:	2300      	movs	r3, #0
 80080aa:	e016      	b.n	80080da <LSM6DSL_ACC_GYRO_W_TAP_THS+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_TAP_THS_MASK;
 80080ac:	7bfb      	ldrb	r3, [r7, #15]
 80080ae:	f023 031f 	bic.w	r3, r3, #31
 80080b2:	b2db      	uxtb	r3, r3
 80080b4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80080b6:	7bfa      	ldrb	r2, [r7, #15]
 80080b8:	78fb      	ldrb	r3, [r7, #3]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	b2db      	uxtb	r3, r3
 80080be:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 80080c0:	f107 020f 	add.w	r2, r7, #15
 80080c4:	2301      	movs	r3, #1
 80080c6:	2159      	movs	r1, #89	; 0x59
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f7fe ff8f 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80080ce:	4603      	mov	r3, r0
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d101      	bne.n	80080d8 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x58>
    return MEMS_ERROR;
 80080d4:	2300      	movs	r3, #0
 80080d6:	e000      	b.n	80080da <LSM6DSL_ACC_GYRO_W_TAP_THS+0x5a>

  return MEMS_SUCCESS;
 80080d8:	2301      	movs	r3, #1
}
 80080da:	4618      	mov	r0, r3
 80080dc:	3710      	adds	r7, #16
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}

080080e2 <LSM6DSL_ACC_GYRO_W_SIXD_THS>:
* Input          : LSM6DSL_ACC_GYRO_SIXD_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SIXD_THS(void *handle, LSM6DSL_ACC_GYRO_SIXD_THS_t newValue)
{
 80080e2:	b580      	push	{r7, lr}
 80080e4:	b084      	sub	sp, #16
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	6078      	str	r0, [r7, #4]
 80080ea:	460b      	mov	r3, r1
 80080ec:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 80080ee:	f107 020f 	add.w	r2, r7, #15
 80080f2:	2301      	movs	r3, #1
 80080f4:	2159      	movs	r1, #89	; 0x59
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f7fe ff5e 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d101      	bne.n	8008106 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x24>
    return MEMS_ERROR;
 8008102:	2300      	movs	r3, #0
 8008104:	e016      	b.n	8008134 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x52>

  value &= ~LSM6DSL_ACC_GYRO_SIXD_THS_MASK;
 8008106:	7bfb      	ldrb	r3, [r7, #15]
 8008108:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800810c:	b2db      	uxtb	r3, r3
 800810e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008110:	7bfa      	ldrb	r2, [r7, #15]
 8008112:	78fb      	ldrb	r3, [r7, #3]
 8008114:	4313      	orrs	r3, r2
 8008116:	b2db      	uxtb	r3, r3
 8008118:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 800811a:	f107 020f 	add.w	r2, r7, #15
 800811e:	2301      	movs	r3, #1
 8008120:	2159      	movs	r1, #89	; 0x59
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f7fe ff62 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8008128:	4603      	mov	r3, r0
 800812a:	2b00      	cmp	r3, #0
 800812c:	d101      	bne.n	8008132 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x50>
    return MEMS_ERROR;
 800812e:	2300      	movs	r3, #0
 8008130:	e000      	b.n	8008134 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x52>

  return MEMS_SUCCESS;
 8008132:	2301      	movs	r3, #1
}
 8008134:	4618      	mov	r0, r3
 8008136:	3710      	adds	r7, #16
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <LSM6DSL_ACC_GYRO_W_SHOCK_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SHOCK_Duration(void *handle, u8_t newValue)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b084      	sub	sp, #16
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	460b      	mov	r3, r1
 8008146:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_SHOCK_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_SHOCK_MASK; //coerce
 8008148:	78fb      	ldrb	r3, [r7, #3]
 800814a:	f003 0303 	and.w	r3, r3, #3
 800814e:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 8008150:	f107 020f 	add.w	r2, r7, #15
 8008154:	2301      	movs	r3, #1
 8008156:	215a      	movs	r1, #90	; 0x5a
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f7fe ff2d 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 800815e:	4603      	mov	r3, r0
 8008160:	2b00      	cmp	r3, #0
 8008162:	d101      	bne.n	8008168 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x2c>
    return MEMS_ERROR;
 8008164:	2300      	movs	r3, #0
 8008166:	e016      	b.n	8008196 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_SHOCK_MASK;
 8008168:	7bfb      	ldrb	r3, [r7, #15]
 800816a:	f023 0303 	bic.w	r3, r3, #3
 800816e:	b2db      	uxtb	r3, r3
 8008170:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008172:	7bfa      	ldrb	r2, [r7, #15]
 8008174:	78fb      	ldrb	r3, [r7, #3]
 8008176:	4313      	orrs	r3, r2
 8008178:	b2db      	uxtb	r3, r3
 800817a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800817c:	f107 020f 	add.w	r2, r7, #15
 8008180:	2301      	movs	r3, #1
 8008182:	215a      	movs	r1, #90	; 0x5a
 8008184:	6878      	ldr	r0, [r7, #4]
 8008186:	f7fe ff31 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 800818a:	4603      	mov	r3, r0
 800818c:	2b00      	cmp	r3, #0
 800818e:	d101      	bne.n	8008194 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x58>
    return MEMS_ERROR;
 8008190:	2300      	movs	r3, #0
 8008192:	e000      	b.n	8008196 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x5a>

  return MEMS_SUCCESS;
 8008194:	2301      	movs	r3, #1
}
 8008196:	4618      	mov	r0, r3
 8008198:	3710      	adds	r7, #16
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}

0800819e <LSM6DSL_ACC_GYRO_W_QUIET_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_QUIET_Duration(void *handle, u8_t newValue)
{
 800819e:	b580      	push	{r7, lr}
 80081a0:	b084      	sub	sp, #16
 80081a2:	af00      	add	r7, sp, #0
 80081a4:	6078      	str	r0, [r7, #4]
 80081a6:	460b      	mov	r3, r1
 80081a8:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_QUIET_POSITION; //mask
 80081aa:	78fb      	ldrb	r3, [r7, #3]
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_QUIET_MASK; //coerce
 80081b0:	78fb      	ldrb	r3, [r7, #3]
 80081b2:	f003 030c 	and.w	r3, r3, #12
 80081b6:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 80081b8:	f107 020f 	add.w	r2, r7, #15
 80081bc:	2301      	movs	r3, #1
 80081be:	215a      	movs	r1, #90	; 0x5a
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f7fe fef9 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d101      	bne.n	80081d0 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x32>
    return MEMS_ERROR;
 80081cc:	2300      	movs	r3, #0
 80081ce:	e016      	b.n	80081fe <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x60>

  value &= ~LSM6DSL_ACC_GYRO_QUIET_MASK;
 80081d0:	7bfb      	ldrb	r3, [r7, #15]
 80081d2:	f023 030c 	bic.w	r3, r3, #12
 80081d6:	b2db      	uxtb	r3, r3
 80081d8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80081da:	7bfa      	ldrb	r2, [r7, #15]
 80081dc:	78fb      	ldrb	r3, [r7, #3]
 80081de:	4313      	orrs	r3, r2
 80081e0:	b2db      	uxtb	r3, r3
 80081e2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 80081e4:	f107 020f 	add.w	r2, r7, #15
 80081e8:	2301      	movs	r3, #1
 80081ea:	215a      	movs	r1, #90	; 0x5a
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f7fe fefd 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80081f2:	4603      	mov	r3, r0
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d101      	bne.n	80081fc <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x5e>
    return MEMS_ERROR;
 80081f8:	2300      	movs	r3, #0
 80081fa:	e000      	b.n	80081fe <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x60>

  return MEMS_SUCCESS;
 80081fc:	2301      	movs	r3, #1
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3710      	adds	r7, #16
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}

08008206 <LSM6DSL_ACC_GYRO_W_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_DUR(void *handle, u8_t newValue)
{
 8008206:	b580      	push	{r7, lr}
 8008208:	b084      	sub	sp, #16
 800820a:	af00      	add	r7, sp, #0
 800820c:	6078      	str	r0, [r7, #4]
 800820e:	460b      	mov	r3, r1
 8008210:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_DUR_POSITION; //mask
 8008212:	78fb      	ldrb	r3, [r7, #3]
 8008214:	011b      	lsls	r3, r3, #4
 8008216:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_DUR_MASK; //coerce
 8008218:	78fb      	ldrb	r3, [r7, #3]
 800821a:	f023 030f 	bic.w	r3, r3, #15
 800821e:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 8008220:	f107 020f 	add.w	r2, r7, #15
 8008224:	2301      	movs	r3, #1
 8008226:	215a      	movs	r1, #90	; 0x5a
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f7fe fec5 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 800822e:	4603      	mov	r3, r0
 8008230:	2b00      	cmp	r3, #0
 8008232:	d101      	bne.n	8008238 <LSM6DSL_ACC_GYRO_W_DUR+0x32>
    return MEMS_ERROR;
 8008234:	2300      	movs	r3, #0
 8008236:	e016      	b.n	8008266 <LSM6DSL_ACC_GYRO_W_DUR+0x60>

  value &= ~LSM6DSL_ACC_GYRO_DUR_MASK;
 8008238:	7bfb      	ldrb	r3, [r7, #15]
 800823a:	f003 030f 	and.w	r3, r3, #15
 800823e:	b2db      	uxtb	r3, r3
 8008240:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008242:	7bfa      	ldrb	r2, [r7, #15]
 8008244:	78fb      	ldrb	r3, [r7, #3]
 8008246:	4313      	orrs	r3, r2
 8008248:	b2db      	uxtb	r3, r3
 800824a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800824c:	f107 020f 	add.w	r2, r7, #15
 8008250:	2301      	movs	r3, #1
 8008252:	215a      	movs	r1, #90	; 0x5a
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f7fe fec9 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 800825a:	4603      	mov	r3, r0
 800825c:	2b00      	cmp	r3, #0
 800825e:	d101      	bne.n	8008264 <LSM6DSL_ACC_GYRO_W_DUR+0x5e>
    return MEMS_ERROR;
 8008260:	2300      	movs	r3, #0
 8008262:	e000      	b.n	8008266 <LSM6DSL_ACC_GYRO_W_DUR+0x60>

  return MEMS_SUCCESS;
 8008264:	2301      	movs	r3, #1
}
 8008266:	4618      	mov	r0, r3
 8008268:	3710      	adds	r7, #16
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}

0800826e <LSM6DSL_ACC_GYRO_W_WK_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WK_THS(void *handle, u8_t newValue)
{
 800826e:	b580      	push	{r7, lr}
 8008270:	b084      	sub	sp, #16
 8008272:	af00      	add	r7, sp, #0
 8008274:	6078      	str	r0, [r7, #4]
 8008276:	460b      	mov	r3, r1
 8008278:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_WK_THS_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_WK_THS_MASK; //coerce
 800827a:	78fb      	ldrb	r3, [r7, #3]
 800827c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008280:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 8008282:	f107 020f 	add.w	r2, r7, #15
 8008286:	2301      	movs	r3, #1
 8008288:	215b      	movs	r1, #91	; 0x5b
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f7fe fe94 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8008290:	4603      	mov	r3, r0
 8008292:	2b00      	cmp	r3, #0
 8008294:	d101      	bne.n	800829a <LSM6DSL_ACC_GYRO_W_WK_THS+0x2c>
    return MEMS_ERROR;
 8008296:	2300      	movs	r3, #0
 8008298:	e016      	b.n	80082c8 <LSM6DSL_ACC_GYRO_W_WK_THS+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_WK_THS_MASK;
 800829a:	7bfb      	ldrb	r3, [r7, #15]
 800829c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80082a0:	b2db      	uxtb	r3, r3
 80082a2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80082a4:	7bfa      	ldrb	r2, [r7, #15]
 80082a6:	78fb      	ldrb	r3, [r7, #3]
 80082a8:	4313      	orrs	r3, r2
 80082aa:	b2db      	uxtb	r3, r3
 80082ac:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 80082ae:	f107 020f 	add.w	r2, r7, #15
 80082b2:	2301      	movs	r3, #1
 80082b4:	215b      	movs	r1, #91	; 0x5b
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f7fe fe98 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80082bc:	4603      	mov	r3, r0
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d101      	bne.n	80082c6 <LSM6DSL_ACC_GYRO_W_WK_THS+0x58>
    return MEMS_ERROR;
 80082c2:	2300      	movs	r3, #0
 80082c4:	e000      	b.n	80082c8 <LSM6DSL_ACC_GYRO_W_WK_THS+0x5a>

  return MEMS_SUCCESS;
 80082c6:	2301      	movs	r3, #1
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3710      	adds	r7, #16
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}

080082d0 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>:
* Input          : LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV(void *handle, LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_t newValue)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b084      	sub	sp, #16
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
 80082d8:	460b      	mov	r3, r1
 80082da:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 80082dc:	f107 020f 	add.w	r2, r7, #15
 80082e0:	2301      	movs	r3, #1
 80082e2:	215b      	movs	r1, #91	; 0x5b
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f7fe fe67 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80082ea:	4603      	mov	r3, r0
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d101      	bne.n	80082f4 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x24>
    return MEMS_ERROR;
 80082f0:	2300      	movs	r3, #0
 80082f2:	e016      	b.n	8008322 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x52>

  value &= ~LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_MASK;
 80082f4:	7bfb      	ldrb	r3, [r7, #15]
 80082f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082fa:	b2db      	uxtb	r3, r3
 80082fc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80082fe:	7bfa      	ldrb	r2, [r7, #15]
 8008300:	78fb      	ldrb	r3, [r7, #3]
 8008302:	4313      	orrs	r3, r2
 8008304:	b2db      	uxtb	r3, r3
 8008306:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 8008308:	f107 020f 	add.w	r2, r7, #15
 800830c:	2301      	movs	r3, #1
 800830e:	215b      	movs	r1, #91	; 0x5b
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f7fe fe6b 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8008316:	4603      	mov	r3, r0
 8008318:	2b00      	cmp	r3, #0
 800831a:	d101      	bne.n	8008320 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x50>
    return MEMS_ERROR;
 800831c:	2300      	movs	r3, #0
 800831e:	e000      	b.n	8008322 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x52>

  return MEMS_SUCCESS;
 8008320:	2301      	movs	r3, #1
}
 8008322:	4618      	mov	r0, r3
 8008324:	3710      	adds	r7, #16
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}

0800832a <LSM6DSL_ACC_GYRO_W_SLEEP_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SLEEP_DUR(void *handle, u8_t newValue)
{
 800832a:	b580      	push	{r7, lr}
 800832c:	b084      	sub	sp, #16
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
 8008332:	460b      	mov	r3, r1
 8008334:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_SLEEP_DUR_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_SLEEP_DUR_MASK; //coerce
 8008336:	78fb      	ldrb	r3, [r7, #3]
 8008338:	f003 030f 	and.w	r3, r3, #15
 800833c:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800833e:	f107 020f 	add.w	r2, r7, #15
 8008342:	2301      	movs	r3, #1
 8008344:	215c      	movs	r1, #92	; 0x5c
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f7fe fe36 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 800834c:	4603      	mov	r3, r0
 800834e:	2b00      	cmp	r3, #0
 8008350:	d101      	bne.n	8008356 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x2c>
    return MEMS_ERROR;
 8008352:	2300      	movs	r3, #0
 8008354:	e016      	b.n	8008384 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_SLEEP_DUR_MASK;
 8008356:	7bfb      	ldrb	r3, [r7, #15]
 8008358:	f023 030f 	bic.w	r3, r3, #15
 800835c:	b2db      	uxtb	r3, r3
 800835e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008360:	7bfa      	ldrb	r2, [r7, #15]
 8008362:	78fb      	ldrb	r3, [r7, #3]
 8008364:	4313      	orrs	r3, r2
 8008366:	b2db      	uxtb	r3, r3
 8008368:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800836a:	f107 020f 	add.w	r2, r7, #15
 800836e:	2301      	movs	r3, #1
 8008370:	215c      	movs	r1, #92	; 0x5c
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f7fe fe3a 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8008378:	4603      	mov	r3, r0
 800837a:	2b00      	cmp	r3, #0
 800837c:	d101      	bne.n	8008382 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x58>
    return MEMS_ERROR;
 800837e:	2300      	movs	r3, #0
 8008380:	e000      	b.n	8008384 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x5a>

  return MEMS_SUCCESS;
 8008382:	2301      	movs	r3, #1
}
 8008384:	4618      	mov	r0, r3
 8008386:	3710      	adds	r7, #16
 8008388:	46bd      	mov	sp, r7
 800838a:	bd80      	pop	{r7, pc}

0800838c <LSM6DSL_ACC_GYRO_W_TIMER_HR>:
* Input          : LSM6DSL_ACC_GYRO_TIMER_HR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TIMER_HR(void *handle, LSM6DSL_ACC_GYRO_TIMER_HR_t newValue)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b084      	sub	sp, #16
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	460b      	mov	r3, r1
 8008396:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 8008398:	f107 020f 	add.w	r2, r7, #15
 800839c:	2301      	movs	r3, #1
 800839e:	215c      	movs	r1, #92	; 0x5c
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f7fe fe09 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80083a6:	4603      	mov	r3, r0
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d101      	bne.n	80083b0 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x24>
    return MEMS_ERROR;
 80083ac:	2300      	movs	r3, #0
 80083ae:	e016      	b.n	80083de <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TIMER_HR_MASK;
 80083b0:	7bfb      	ldrb	r3, [r7, #15]
 80083b2:	f023 0310 	bic.w	r3, r3, #16
 80083b6:	b2db      	uxtb	r3, r3
 80083b8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80083ba:	7bfa      	ldrb	r2, [r7, #15]
 80083bc:	78fb      	ldrb	r3, [r7, #3]
 80083be:	4313      	orrs	r3, r2
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 80083c4:	f107 020f 	add.w	r2, r7, #15
 80083c8:	2301      	movs	r3, #1
 80083ca:	215c      	movs	r1, #92	; 0x5c
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f7fe fe0d 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d101      	bne.n	80083dc <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x50>
    return MEMS_ERROR;
 80083d8:	2300      	movs	r3, #0
 80083da:	e000      	b.n	80083de <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x52>

  return MEMS_SUCCESS;
 80083dc:	2301      	movs	r3, #1
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}

080083e6 <LSM6DSL_ACC_GYRO_W_WAKE_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WAKE_DUR(void *handle, u8_t newValue)
{
 80083e6:	b580      	push	{r7, lr}
 80083e8:	b084      	sub	sp, #16
 80083ea:	af00      	add	r7, sp, #0
 80083ec:	6078      	str	r0, [r7, #4]
 80083ee:	460b      	mov	r3, r1
 80083f0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_WAKE_DUR_POSITION; //mask
 80083f2:	78fb      	ldrb	r3, [r7, #3]
 80083f4:	015b      	lsls	r3, r3, #5
 80083f6:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_WAKE_DUR_MASK; //coerce
 80083f8:	78fb      	ldrb	r3, [r7, #3]
 80083fa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80083fe:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 8008400:	f107 020f 	add.w	r2, r7, #15
 8008404:	2301      	movs	r3, #1
 8008406:	215c      	movs	r1, #92	; 0x5c
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f7fe fdd5 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 800840e:	4603      	mov	r3, r0
 8008410:	2b00      	cmp	r3, #0
 8008412:	d101      	bne.n	8008418 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x32>
    return MEMS_ERROR;
 8008414:	2300      	movs	r3, #0
 8008416:	e016      	b.n	8008446 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x60>

  value &= ~LSM6DSL_ACC_GYRO_WAKE_DUR_MASK;
 8008418:	7bfb      	ldrb	r3, [r7, #15]
 800841a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800841e:	b2db      	uxtb	r3, r3
 8008420:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008422:	7bfa      	ldrb	r2, [r7, #15]
 8008424:	78fb      	ldrb	r3, [r7, #3]
 8008426:	4313      	orrs	r3, r2
 8008428:	b2db      	uxtb	r3, r3
 800842a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800842c:	f107 020f 	add.w	r2, r7, #15
 8008430:	2301      	movs	r3, #1
 8008432:	215c      	movs	r1, #92	; 0x5c
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f7fe fdd9 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 800843a:	4603      	mov	r3, r0
 800843c:	2b00      	cmp	r3, #0
 800843e:	d101      	bne.n	8008444 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x5e>
    return MEMS_ERROR;
 8008440:	2300      	movs	r3, #0
 8008442:	e000      	b.n	8008446 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x60>

  return MEMS_SUCCESS;
 8008444:	2301      	movs	r3, #1
}
 8008446:	4618      	mov	r0, r3
 8008448:	3710      	adds	r7, #16
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}

0800844e <LSM6DSL_ACC_GYRO_W_FF_THS>:
* Input          : LSM6DSL_ACC_GYRO_FF_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FF_THS(void *handle, LSM6DSL_ACC_GYRO_FF_THS_t newValue)
{
 800844e:	b580      	push	{r7, lr}
 8008450:	b084      	sub	sp, #16
 8008452:	af00      	add	r7, sp, #0
 8008454:	6078      	str	r0, [r7, #4]
 8008456:	460b      	mov	r3, r1
 8008458:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 800845a:	f107 020f 	add.w	r2, r7, #15
 800845e:	2301      	movs	r3, #1
 8008460:	215d      	movs	r1, #93	; 0x5d
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7fe fda8 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8008468:	4603      	mov	r3, r0
 800846a:	2b00      	cmp	r3, #0
 800846c:	d101      	bne.n	8008472 <LSM6DSL_ACC_GYRO_W_FF_THS+0x24>
    return MEMS_ERROR;
 800846e:	2300      	movs	r3, #0
 8008470:	e016      	b.n	80084a0 <LSM6DSL_ACC_GYRO_W_FF_THS+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FF_THS_MASK;
 8008472:	7bfb      	ldrb	r3, [r7, #15]
 8008474:	f023 0307 	bic.w	r3, r3, #7
 8008478:	b2db      	uxtb	r3, r3
 800847a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800847c:	7bfa      	ldrb	r2, [r7, #15]
 800847e:	78fb      	ldrb	r3, [r7, #3]
 8008480:	4313      	orrs	r3, r2
 8008482:	b2db      	uxtb	r3, r3
 8008484:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 8008486:	f107 020f 	add.w	r2, r7, #15
 800848a:	2301      	movs	r3, #1
 800848c:	215d      	movs	r1, #93	; 0x5d
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f7fe fdac 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8008494:	4603      	mov	r3, r0
 8008496:	2b00      	cmp	r3, #0
 8008498:	d101      	bne.n	800849e <LSM6DSL_ACC_GYRO_W_FF_THS+0x50>
    return MEMS_ERROR;
 800849a:	2300      	movs	r3, #0
 800849c:	e000      	b.n	80084a0 <LSM6DSL_ACC_GYRO_W_FF_THS+0x52>

  return MEMS_SUCCESS;
 800849e:	2301      	movs	r3, #1
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	3710      	adds	r7, #16
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bd80      	pop	{r7, pc}

080084a8 <LSM6DSL_ACC_GYRO_W_FF_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FF_Duration(void *handle, u8_t newValue)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b084      	sub	sp, #16
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
 80084b0:	460b      	mov	r3, r1
 80084b2:	70fb      	strb	r3, [r7, #3]
  u8_t valueH, valueL;
  u8_t value;

  valueL = newValue & 0x1F;
 80084b4:	78fb      	ldrb	r3, [r7, #3]
 80084b6:	f003 031f 	and.w	r3, r3, #31
 80084ba:	73fb      	strb	r3, [r7, #15]
  valueH = (newValue >> 5) & 0x1;
 80084bc:	78fb      	ldrb	r3, [r7, #3]
 80084be:	095b      	lsrs	r3, r3, #5
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	f003 0301 	and.w	r3, r3, #1
 80084c6:	73bb      	strb	r3, [r7, #14]

  /* Low part in FREE_FALL reg */
  valueL = valueL << LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_POSITION; //mask
 80084c8:	7bfb      	ldrb	r3, [r7, #15]
 80084ca:	00db      	lsls	r3, r3, #3
 80084cc:	73fb      	strb	r3, [r7, #15]
  valueL &= LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_MASK; //coerce
 80084ce:	7bfb      	ldrb	r3, [r7, #15]
 80084d0:	f023 0307 	bic.w	r3, r3, #7
 80084d4:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 80084d6:	f107 020d 	add.w	r2, r7, #13
 80084da:	2301      	movs	r3, #1
 80084dc:	215d      	movs	r1, #93	; 0x5d
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f7fe fd6a 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80084e4:	4603      	mov	r3, r0
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d101      	bne.n	80084ee <LSM6DSL_ACC_GYRO_W_FF_Duration+0x46>
    return MEMS_ERROR;
 80084ea:	2300      	movs	r3, #0
 80084ec:	e03f      	b.n	800856e <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  value &= ~LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_MASK;
 80084ee:	7b7b      	ldrb	r3, [r7, #13]
 80084f0:	f003 0307 	and.w	r3, r3, #7
 80084f4:	b2db      	uxtb	r3, r3
 80084f6:	737b      	strb	r3, [r7, #13]
  value |= valueL;
 80084f8:	7b7a      	ldrb	r2, [r7, #13]
 80084fa:	7bfb      	ldrb	r3, [r7, #15]
 80084fc:	4313      	orrs	r3, r2
 80084fe:	b2db      	uxtb	r3, r3
 8008500:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 8008502:	f107 020d 	add.w	r2, r7, #13
 8008506:	2301      	movs	r3, #1
 8008508:	215d      	movs	r1, #93	; 0x5d
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f7fe fd6e 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8008510:	4603      	mov	r3, r0
 8008512:	2b00      	cmp	r3, #0
 8008514:	d101      	bne.n	800851a <LSM6DSL_ACC_GYRO_W_FF_Duration+0x72>
    return MEMS_ERROR;
 8008516:	2300      	movs	r3, #0
 8008518:	e029      	b.n	800856e <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  /* High part in WAKE_UP_DUR reg */
  valueH = valueH << LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_POSITION; //mask
 800851a:	7bbb      	ldrb	r3, [r7, #14]
 800851c:	01db      	lsls	r3, r3, #7
 800851e:	73bb      	strb	r3, [r7, #14]
  valueH &= LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_MASK; //coerce
 8008520:	7bbb      	ldrb	r3, [r7, #14]
 8008522:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008526:	73bb      	strb	r3, [r7, #14]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 8008528:	f107 020d 	add.w	r2, r7, #13
 800852c:	2301      	movs	r3, #1
 800852e:	215c      	movs	r1, #92	; 0x5c
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f7fe fd41 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8008536:	4603      	mov	r3, r0
 8008538:	2b00      	cmp	r3, #0
 800853a:	d101      	bne.n	8008540 <LSM6DSL_ACC_GYRO_W_FF_Duration+0x98>
    return MEMS_ERROR;
 800853c:	2300      	movs	r3, #0
 800853e:	e016      	b.n	800856e <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  value &= ~LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_MASK;
 8008540:	7b7b      	ldrb	r3, [r7, #13]
 8008542:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008546:	b2db      	uxtb	r3, r3
 8008548:	737b      	strb	r3, [r7, #13]
  value |= valueH;
 800854a:	7b7a      	ldrb	r2, [r7, #13]
 800854c:	7bbb      	ldrb	r3, [r7, #14]
 800854e:	4313      	orrs	r3, r2
 8008550:	b2db      	uxtb	r3, r3
 8008552:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 8008554:	f107 020d 	add.w	r2, r7, #13
 8008558:	2301      	movs	r3, #1
 800855a:	215c      	movs	r1, #92	; 0x5c
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	f7fe fd45 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8008562:	4603      	mov	r3, r0
 8008564:	2b00      	cmp	r3, #0
 8008566:	d101      	bne.n	800856c <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc4>
    return MEMS_ERROR;
 8008568:	2300      	movs	r3, #0
 800856a:	e000      	b.n	800856e <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  return MEMS_SUCCESS;
 800856c:	2301      	movs	r3, #1
}
 800856e:	4618      	mov	r0, r3
 8008570:	3710      	adds	r7, #16
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_TILT_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TiltEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_TILT_t newValue)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b084      	sub	sp, #16
 800857a:	af00      	add	r7, sp, #0
 800857c:	6078      	str	r0, [r7, #4]
 800857e:	460b      	mov	r3, r1
 8008580:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8008582:	f107 020f 	add.w	r2, r7, #15
 8008586:	2301      	movs	r3, #1
 8008588:	215e      	movs	r1, #94	; 0x5e
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f7fe fd14 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8008590:	4603      	mov	r3, r0
 8008592:	2b00      	cmp	r3, #0
 8008594:	d101      	bne.n	800859a <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x24>
    return MEMS_ERROR;
 8008596:	2300      	movs	r3, #0
 8008598:	e016      	b.n	80085c8 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_TILT_MASK;
 800859a:	7bfb      	ldrb	r3, [r7, #15]
 800859c:	f023 0302 	bic.w	r3, r3, #2
 80085a0:	b2db      	uxtb	r3, r3
 80085a2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80085a4:	7bfa      	ldrb	r2, [r7, #15]
 80085a6:	78fb      	ldrb	r3, [r7, #3]
 80085a8:	4313      	orrs	r3, r2
 80085aa:	b2db      	uxtb	r3, r3
 80085ac:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 80085ae:	f107 020f 	add.w	r2, r7, #15
 80085b2:	2301      	movs	r3, #1
 80085b4:	215e      	movs	r1, #94	; 0x5e
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f7fe fd18 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80085bc:	4603      	mov	r3, r0
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d101      	bne.n	80085c6 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x50>
    return MEMS_ERROR;
 80085c2:	2300      	movs	r3, #0
 80085c4:	e000      	b.n	80085c8 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x52>

  return MEMS_SUCCESS;
 80085c6:	2301      	movs	r3, #1
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3710      	adds	r7, #16
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}

080085d0 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_6D_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_6DEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_6D_t newValue)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b084      	sub	sp, #16
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	460b      	mov	r3, r1
 80085da:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 80085dc:	f107 020f 	add.w	r2, r7, #15
 80085e0:	2301      	movs	r3, #1
 80085e2:	215e      	movs	r1, #94	; 0x5e
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f7fe fce7 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80085ea:	4603      	mov	r3, r0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d101      	bne.n	80085f4 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x24>
    return MEMS_ERROR;
 80085f0:	2300      	movs	r3, #0
 80085f2:	e016      	b.n	8008622 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_6D_MASK;
 80085f4:	7bfb      	ldrb	r3, [r7, #15]
 80085f6:	f023 0304 	bic.w	r3, r3, #4
 80085fa:	b2db      	uxtb	r3, r3
 80085fc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80085fe:	7bfa      	ldrb	r2, [r7, #15]
 8008600:	78fb      	ldrb	r3, [r7, #3]
 8008602:	4313      	orrs	r3, r2
 8008604:	b2db      	uxtb	r3, r3
 8008606:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8008608:	f107 020f 	add.w	r2, r7, #15
 800860c:	2301      	movs	r3, #1
 800860e:	215e      	movs	r1, #94	; 0x5e
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f7fe fceb 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8008616:	4603      	mov	r3, r0
 8008618:	2b00      	cmp	r3, #0
 800861a:	d101      	bne.n	8008620 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x50>
    return MEMS_ERROR;
 800861c:	2300      	movs	r3, #0
 800861e:	e000      	b.n	8008622 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x52>

  return MEMS_SUCCESS;
 8008620:	2301      	movs	r3, #1
}
 8008622:	4618      	mov	r0, r3
 8008624:	3710      	adds	r7, #16
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}

0800862a <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TapEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_TAP_t newValue)
{
 800862a:	b580      	push	{r7, lr}
 800862c:	b084      	sub	sp, #16
 800862e:	af00      	add	r7, sp, #0
 8008630:	6078      	str	r0, [r7, #4]
 8008632:	460b      	mov	r3, r1
 8008634:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8008636:	f107 020f 	add.w	r2, r7, #15
 800863a:	2301      	movs	r3, #1
 800863c:	215e      	movs	r1, #94	; 0x5e
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f7fe fcba 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8008644:	4603      	mov	r3, r0
 8008646:	2b00      	cmp	r3, #0
 8008648:	d101      	bne.n	800864e <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x24>
    return MEMS_ERROR;
 800864a:	2300      	movs	r3, #0
 800864c:	e016      	b.n	800867c <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_TAP_MASK;
 800864e:	7bfb      	ldrb	r3, [r7, #15]
 8008650:	f023 0308 	bic.w	r3, r3, #8
 8008654:	b2db      	uxtb	r3, r3
 8008656:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008658:	7bfa      	ldrb	r2, [r7, #15]
 800865a:	78fb      	ldrb	r3, [r7, #3]
 800865c:	4313      	orrs	r3, r2
 800865e:	b2db      	uxtb	r3, r3
 8008660:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8008662:	f107 020f 	add.w	r2, r7, #15
 8008666:	2301      	movs	r3, #1
 8008668:	215e      	movs	r1, #94	; 0x5e
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f7fe fcbe 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8008670:	4603      	mov	r3, r0
 8008672:	2b00      	cmp	r3, #0
 8008674:	d101      	bne.n	800867a <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x50>
    return MEMS_ERROR;
 8008676:	2300      	movs	r3, #0
 8008678:	e000      	b.n	800867c <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800867a:	2301      	movs	r3, #1
}
 800867c:	4618      	mov	r0, r3
 800867e:	3710      	adds	r7, #16
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_FF_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FFEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_FF_t newValue)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b084      	sub	sp, #16
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	460b      	mov	r3, r1
 800868e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8008690:	f107 020f 	add.w	r2, r7, #15
 8008694:	2301      	movs	r3, #1
 8008696:	215e      	movs	r1, #94	; 0x5e
 8008698:	6878      	ldr	r0, [r7, #4]
 800869a:	f7fe fc8d 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 800869e:	4603      	mov	r3, r0
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d101      	bne.n	80086a8 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x24>
    return MEMS_ERROR;
 80086a4:	2300      	movs	r3, #0
 80086a6:	e016      	b.n	80086d6 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_FF_MASK;
 80086a8:	7bfb      	ldrb	r3, [r7, #15]
 80086aa:	f023 0310 	bic.w	r3, r3, #16
 80086ae:	b2db      	uxtb	r3, r3
 80086b0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80086b2:	7bfa      	ldrb	r2, [r7, #15]
 80086b4:	78fb      	ldrb	r3, [r7, #3]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	b2db      	uxtb	r3, r3
 80086ba:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 80086bc:	f107 020f 	add.w	r2, r7, #15
 80086c0:	2301      	movs	r3, #1
 80086c2:	215e      	movs	r1, #94	; 0x5e
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f7fe fc91 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 80086ca:	4603      	mov	r3, r0
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d101      	bne.n	80086d4 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x50>
    return MEMS_ERROR;
 80086d0:	2300      	movs	r3, #0
 80086d2:	e000      	b.n	80086d6 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x52>

  return MEMS_SUCCESS;
 80086d4:	2301      	movs	r3, #1
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3710      	adds	r7, #16
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}

080086de <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_WU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WUEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_WU_t newValue)
{
 80086de:	b580      	push	{r7, lr}
 80086e0:	b084      	sub	sp, #16
 80086e2:	af00      	add	r7, sp, #0
 80086e4:	6078      	str	r0, [r7, #4]
 80086e6:	460b      	mov	r3, r1
 80086e8:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 80086ea:	f107 020f 	add.w	r2, r7, #15
 80086ee:	2301      	movs	r3, #1
 80086f0:	215e      	movs	r1, #94	; 0x5e
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f7fe fc60 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80086f8:	4603      	mov	r3, r0
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d101      	bne.n	8008702 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x24>
    return MEMS_ERROR;
 80086fe:	2300      	movs	r3, #0
 8008700:	e016      	b.n	8008730 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_WU_MASK;
 8008702:	7bfb      	ldrb	r3, [r7, #15]
 8008704:	f023 0320 	bic.w	r3, r3, #32
 8008708:	b2db      	uxtb	r3, r3
 800870a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800870c:	7bfa      	ldrb	r2, [r7, #15]
 800870e:	78fb      	ldrb	r3, [r7, #3]
 8008710:	4313      	orrs	r3, r2
 8008712:	b2db      	uxtb	r3, r3
 8008714:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8008716:	f107 020f 	add.w	r2, r7, #15
 800871a:	2301      	movs	r3, #1
 800871c:	215e      	movs	r1, #94	; 0x5e
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f7fe fc64 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8008724:	4603      	mov	r3, r0
 8008726:	2b00      	cmp	r3, #0
 8008728:	d101      	bne.n	800872e <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x50>
    return MEMS_ERROR;
 800872a:	2300      	movs	r3, #0
 800872c:	e000      	b.n	8008730 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800872e:	2301      	movs	r3, #1
}
 8008730:	4618      	mov	r0, r3
 8008732:	3710      	adds	r7, #16
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}

08008738 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SingleTapOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_t newValue)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b084      	sub	sp, #16
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	460b      	mov	r3, r1
 8008742:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8008744:	f107 020f 	add.w	r2, r7, #15
 8008748:	2301      	movs	r3, #1
 800874a:	215e      	movs	r1, #94	; 0x5e
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f7fe fc33 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8008752:	4603      	mov	r3, r0
 8008754:	2b00      	cmp	r3, #0
 8008756:	d101      	bne.n	800875c <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x24>
    return MEMS_ERROR;
 8008758:	2300      	movs	r3, #0
 800875a:	e016      	b.n	800878a <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_MASK;
 800875c:	7bfb      	ldrb	r3, [r7, #15]
 800875e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008762:	b2db      	uxtb	r3, r3
 8008764:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008766:	7bfa      	ldrb	r2, [r7, #15]
 8008768:	78fb      	ldrb	r3, [r7, #3]
 800876a:	4313      	orrs	r3, r2
 800876c:	b2db      	uxtb	r3, r3
 800876e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8008770:	f107 020f 	add.w	r2, r7, #15
 8008774:	2301      	movs	r3, #1
 8008776:	215e      	movs	r1, #94	; 0x5e
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f7fe fc37 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 800877e:	4603      	mov	r3, r0
 8008780:	2b00      	cmp	r3, #0
 8008782:	d101      	bne.n	8008788 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x50>
    return MEMS_ERROR;
 8008784:	2300      	movs	r3, #0
 8008786:	e000      	b.n	800878a <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x52>

  return MEMS_SUCCESS;
 8008788:	2301      	movs	r3, #1
}
 800878a:	4618      	mov	r0, r3
 800878c:	3710      	adds	r7, #16
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}

08008792 <LSM6DSL_ACC_GYRO_Get_GetFIFOData>:
* Input          : pointer to [u8_t]
* Output         : GetFIFOData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_Get_GetFIFOData(void *handle, u8_t *buff)
{
 8008792:	b580      	push	{r7, lr}
 8008794:	b084      	sub	sp, #16
 8008796:	af00      	add	r7, sp, #0
 8008798:	6078      	str	r0, [r7, #4]
 800879a:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 2 / 1;
 800879c:	2302      	movs	r3, #2
 800879e:	733b      	strb	r3, [r7, #12]

  k = 0;
 80087a0:	2300      	movs	r3, #0
 80087a2:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 1; i++ )
 80087a4:	2300      	movs	r3, #0
 80087a6:	73fb      	strb	r3, [r7, #15]
 80087a8:	e01e      	b.n	80087e8 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 80087aa:	2300      	movs	r3, #0
 80087ac:	73bb      	strb	r3, [r7, #14]
 80087ae:	e014      	b.n	80087da <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_DATA_OUT_L + k, &buff[k], 1))
 80087b0:	7b7b      	ldrb	r3, [r7, #13]
 80087b2:	333e      	adds	r3, #62	; 0x3e
 80087b4:	b2d9      	uxtb	r1, r3
 80087b6:	7b7b      	ldrb	r3, [r7, #13]
 80087b8:	683a      	ldr	r2, [r7, #0]
 80087ba:	441a      	add	r2, r3
 80087bc:	2301      	movs	r3, #1
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f7fe fbfa 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 80087c4:	4603      	mov	r3, r0
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d101      	bne.n	80087ce <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x3c>
        return MEMS_ERROR;
 80087ca:	2300      	movs	r3, #0
 80087cc:	e010      	b.n	80087f0 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x5e>
      k++;
 80087ce:	7b7b      	ldrb	r3, [r7, #13]
 80087d0:	3301      	adds	r3, #1
 80087d2:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 80087d4:	7bbb      	ldrb	r3, [r7, #14]
 80087d6:	3301      	adds	r3, #1
 80087d8:	73bb      	strb	r3, [r7, #14]
 80087da:	7bba      	ldrb	r2, [r7, #14]
 80087dc:	7b3b      	ldrb	r3, [r7, #12]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d3e6      	bcc.n	80087b0 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x1e>
  for (i = 0; i < 1; i++ )
 80087e2:	7bfb      	ldrb	r3, [r7, #15]
 80087e4:	3301      	adds	r3, #1
 80087e6:	73fb      	strb	r3, [r7, #15]
 80087e8:	7bfb      	ldrb	r3, [r7, #15]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d0dd      	beq.n	80087aa <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x18>
    }
  }

  return MEMS_SUCCESS;
 80087ee:	2301      	movs	r3, #1
}
 80087f0:	4618      	mov	r0, r3
 80087f2:	3710      	adds	r7, #16
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}

080087f8 <LSM6DSL_ACC_GYRO_Get_GetStepCounter>:
* Input          : pointer to [u8_t]
* Output         : GetStepCounter buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_Get_GetStepCounter(void *handle, u8_t *buff)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b084      	sub	sp, #16
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
 8008800:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 2 / 1;
 8008802:	2302      	movs	r3, #2
 8008804:	733b      	strb	r3, [r7, #12]

  k = 0;
 8008806:	2300      	movs	r3, #0
 8008808:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 1; i++ )
 800880a:	2300      	movs	r3, #0
 800880c:	73fb      	strb	r3, [r7, #15]
 800880e:	e01e      	b.n	800884e <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8008810:	2300      	movs	r3, #0
 8008812:	73bb      	strb	r3, [r7, #14]
 8008814:	e014      	b.n	8008840 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STEP_COUNTER_L + k, &buff[k], 1))
 8008816:	7b7b      	ldrb	r3, [r7, #13]
 8008818:	334b      	adds	r3, #75	; 0x4b
 800881a:	b2d9      	uxtb	r1, r3
 800881c:	7b7b      	ldrb	r3, [r7, #13]
 800881e:	683a      	ldr	r2, [r7, #0]
 8008820:	441a      	add	r2, r3
 8008822:	2301      	movs	r3, #1
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f7fe fbc7 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 800882a:	4603      	mov	r3, r0
 800882c:	2b00      	cmp	r3, #0
 800882e:	d101      	bne.n	8008834 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x3c>
        return MEMS_ERROR;
 8008830:	2300      	movs	r3, #0
 8008832:	e010      	b.n	8008856 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x5e>
      k++;
 8008834:	7b7b      	ldrb	r3, [r7, #13]
 8008836:	3301      	adds	r3, #1
 8008838:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 800883a:	7bbb      	ldrb	r3, [r7, #14]
 800883c:	3301      	adds	r3, #1
 800883e:	73bb      	strb	r3, [r7, #14]
 8008840:	7bba      	ldrb	r2, [r7, #14]
 8008842:	7b3b      	ldrb	r3, [r7, #12]
 8008844:	429a      	cmp	r2, r3
 8008846:	d3e6      	bcc.n	8008816 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x1e>
  for (i = 0; i < 1; i++ )
 8008848:	7bfb      	ldrb	r3, [r7, #15]
 800884a:	3301      	adds	r3, #1
 800884c:	73fb      	strb	r3, [r7, #15]
 800884e:	7bfb      	ldrb	r3, [r7, #15]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d0dd      	beq.n	8008810 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x18>
    }
  }

  return MEMS_SUCCESS;
 8008854:	2301      	movs	r3, #1
}
 8008856:	4618      	mov	r0, r3
 8008858:	3710      	adds	r7, #16
 800885a:	46bd      	mov	sp, r7
 800885c:	bd80      	pop	{r7, pc}

0800885e <LSM6DSL_ACC_GYRO_W_PedoThreshold>:
* Input          : pointer to [u8_t]
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PedoThreshold(void *handle, u8_t newValue)
{
 800885e:	b580      	push	{r7, lr}
 8008860:	b084      	sub	sp, #16
 8008862:	af00      	add	r7, sp, #0
 8008864:	6078      	str	r0, [r7, #4]
 8008866:	460b      	mov	r3, r1
 8008868:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  /* Open Embedded Function Register page*/
  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSL_ACC_GYRO_EMBEDDED_ACCESS_ENABLED);
 800886a:	2180      	movs	r1, #128	; 0x80
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f7fe fdf4 	bl	800745a <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>

  /* read current value */
  LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CONFIG_PEDO_THS_MIN, &value, 1);
 8008872:	f107 020f 	add.w	r2, r7, #15
 8008876:	2301      	movs	r3, #1
 8008878:	210f      	movs	r1, #15
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f7fe fb9c 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>

  value &= ~0x1F;
 8008880:	7bfb      	ldrb	r3, [r7, #15]
 8008882:	f023 031f 	bic.w	r3, r3, #31
 8008886:	b2db      	uxtb	r3, r3
 8008888:	73fb      	strb	r3, [r7, #15]
  value |= (newValue & 0x1F);
 800888a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800888e:	f003 031f 	and.w	r3, r3, #31
 8008892:	b25a      	sxtb	r2, r3
 8008894:	7bfb      	ldrb	r3, [r7, #15]
 8008896:	b25b      	sxtb	r3, r3
 8008898:	4313      	orrs	r3, r2
 800889a:	b25b      	sxtb	r3, r3
 800889c:	b2db      	uxtb	r3, r3
 800889e:	73fb      	strb	r3, [r7, #15]

  /* write new value */
  LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CONFIG_PEDO_THS_MIN, &value, 1);
 80088a0:	f107 020f 	add.w	r2, r7, #15
 80088a4:	2301      	movs	r3, #1
 80088a6:	210f      	movs	r1, #15
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f7fe fb9f 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>

  /* Close Embedded Function Register page*/
  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSL_ACC_GYRO_EMBEDDED_ACCESS_DISABLED);
 80088ae:	2100      	movs	r1, #0
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f7fe fdd2 	bl	800745a <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>

  return MEMS_SUCCESS;
 80088b6:	2301      	movs	r3, #1
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	3710      	adds	r7, #16
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}

080088c0 <LSM6DSL_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Init( DrvContextTypeDef *handle )
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b086      	sub	sp, #24
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	617b      	str	r3, [r7, #20]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 80088ce:	697b      	ldr	r3, [r7, #20]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f000 ff96 	bl	800980c <LSM6DSL_Check_WhoAmI>
 80088e0:	4603      	mov	r3, r0
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	d101      	bne.n	80088ea <LSM6DSL_X_Init+0x2a>
  {
    return COMPONENT_ERROR;
 80088e6:	2301      	movs	r3, #1
 80088e8:	e036      	b.n	8008958 <LSM6DSL_X_Init+0x98>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSL_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSL_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 80088ea:	2104      	movs	r1, #4
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f7fe ff45 	bl	800777c <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>
 80088f2:	4603      	mov	r3, r0
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d101      	bne.n	80088fc <LSM6DSL_X_Init+0x3c>
  {
    return COMPONENT_ERROR;
 80088f8:	2301      	movs	r3, #1
 80088fa:	e02d      	b.n	8008958 <LSM6DSL_X_Init+0x98>
  }

  /* Enable BDU */
  if ( LSM6DSL_ACC_GYRO_W_BDU( (void *)handle, LSM6DSL_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 80088fc:	2140      	movs	r1, #64	; 0x40
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f7fe fbab 	bl	800705a <LSM6DSL_ACC_GYRO_W_BDU>
 8008904:	4603      	mov	r3, r0
 8008906:	2b00      	cmp	r3, #0
 8008908:	d101      	bne.n	800890e <LSM6DSL_X_Init+0x4e>
  {
    return COMPONENT_ERROR;
 800890a:	2301      	movs	r3, #1
 800890c:	e024      	b.n	8008958 <LSM6DSL_X_Init+0x98>
  }

  /* FIFO mode selection */
  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSL_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 800890e:	2100      	movs	r1, #0
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f7fe fe7f 	bl	8007614 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 8008916:	4603      	mov	r3, r0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d101      	bne.n	8008920 <LSM6DSL_X_Init+0x60>
  {
    return COMPONENT_ERROR;
 800891c:	2301      	movs	r3, #1
 800891e:	e01b      	b.n	8008958 <LSM6DSL_X_Init+0x98>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	4a0f      	ldr	r2, [pc, #60]	; (8008960 <LSM6DSL_X_Init+0xa0>)
 8008924:	605a      	str	r2, [r3, #4]

  /* Output data rate selection - power down. */
  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 8008926:	2100      	movs	r1, #0
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f7fe fc3f 	bl	80071ac <LSM6DSL_ACC_GYRO_W_ODR_XL>
 800892e:	4603      	mov	r3, r0
 8008930:	2b00      	cmp	r3, #0
 8008932:	d101      	bne.n	8008938 <LSM6DSL_X_Init+0x78>
  {
    return COMPONENT_ERROR;
 8008934:	2301      	movs	r3, #1
 8008936:	e00f      	b.n	8008958 <LSM6DSL_X_Init+0x98>
  }

  /* Full scale selection. */
  if ( LSM6DSL_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 8008938:	2100      	movs	r1, #0
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f000 fac8 	bl	8008ed0 <LSM6DSL_X_Set_FS>
 8008940:	4603      	mov	r3, r0
 8008942:	2b01      	cmp	r3, #1
 8008944:	d101      	bne.n	800894a <LSM6DSL_X_Init+0x8a>
  {
    return COMPONENT_ERROR;
 8008946:	2301      	movs	r3, #1
 8008948:	e006      	b.n	8008958 <LSM6DSL_X_Init+0x98>
  }

  comboData->isAccInitialized = 1;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	2201      	movs	r2, #1
 800894e:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2201      	movs	r2, #1
 8008954:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8008956:	2300      	movs	r3, #0
}
 8008958:	4618      	mov	r0, r3
 800895a:	3718      	adds	r7, #24
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}
 8008960:	42d00000 	.word	0x42d00000

08008964 <LSM6DSL_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_DeInit( DrvContextTypeDef *handle )
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b086      	sub	sp, #24
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	689b      	ldr	r3, [r3, #8]
 8008970:	617b      	str	r3, [r7, #20]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 8008972:	697b      	ldr	r3, [r7, #20]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f000 ff44 	bl	800980c <LSM6DSL_Check_WhoAmI>
 8008984:	4603      	mov	r3, r0
 8008986:	2b01      	cmp	r3, #1
 8008988:	d101      	bne.n	800898e <LSM6DSL_X_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 800898a:	2301      	movs	r3, #1
 800898c:	e04a      	b.n	8008a24 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable free fall detection */
  if( LSM6DSL_X_Disable_Free_Fall_Detection( handle ) == COMPONENT_ERROR )
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f001 fbbe 	bl	800a110 <LSM6DSL_X_Disable_Free_Fall_Detection>
 8008994:	4603      	mov	r3, r0
 8008996:	2b01      	cmp	r3, #1
 8008998:	d101      	bne.n	800899e <LSM6DSL_X_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 800899a:	2301      	movs	r3, #1
 800899c:	e042      	b.n	8008a24 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable 6D orientation */
  if( LSM6DSL_X_Disable_6D_Orientation( handle ) == COMPONENT_ERROR )
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f002 f88a 	bl	800aab8 <LSM6DSL_X_Disable_6D_Orientation>
 80089a4:	4603      	mov	r3, r0
 80089a6:	2b01      	cmp	r3, #1
 80089a8:	d101      	bne.n	80089ae <LSM6DSL_X_DeInit+0x4a>
  {
    return COMPONENT_ERROR;
 80089aa:	2301      	movs	r3, #1
 80089ac:	e03a      	b.n	8008a24 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable pedometer */
  if( LSM6DSL_X_Disable_Pedometer( handle ) == COMPONENT_ERROR )
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f001 fc54 	bl	800a25c <LSM6DSL_X_Disable_Pedometer>
 80089b4:	4603      	mov	r3, r0
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d101      	bne.n	80089be <LSM6DSL_X_DeInit+0x5a>
  {
    return COMPONENT_ERROR;
 80089ba:	2301      	movs	r3, #1
 80089bc:	e032      	b.n	8008a24 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable single tap detection */
  if( LSM6DSL_X_Disable_Single_Tap_Detection( handle ) == COMPONENT_ERROR )
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f001 fe76 	bl	800a6b0 <LSM6DSL_X_Disable_Single_Tap_Detection>
 80089c4:	4603      	mov	r3, r0
 80089c6:	2b01      	cmp	r3, #1
 80089c8:	d101      	bne.n	80089ce <LSM6DSL_X_DeInit+0x6a>
  {
    return COMPONENT_ERROR;
 80089ca:	2301      	movs	r3, #1
 80089cc:	e02a      	b.n	8008a24 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable double tap detection */
  if( LSM6DSL_X_Disable_Double_Tap_Detection( handle ) == COMPONENT_ERROR )
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f001 ff5c 	bl	800a88c <LSM6DSL_X_Disable_Double_Tap_Detection>
 80089d4:	4603      	mov	r3, r0
 80089d6:	2b01      	cmp	r3, #1
 80089d8:	d101      	bne.n	80089de <LSM6DSL_X_DeInit+0x7a>
  {
    return COMPONENT_ERROR;
 80089da:	2301      	movs	r3, #1
 80089dc:	e022      	b.n	8008a24 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable tilt detection */
  if( LSM6DSL_X_Disable_Tilt_Detection( handle ) == COMPONENT_ERROR )
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f001 fd10 	bl	800a404 <LSM6DSL_X_Disable_Tilt_Detection>
 80089e4:	4603      	mov	r3, r0
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d101      	bne.n	80089ee <LSM6DSL_X_DeInit+0x8a>
  {
    return COMPONENT_ERROR;
 80089ea:	2301      	movs	r3, #1
 80089ec:	e01a      	b.n	8008a24 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable wake up detection */
  if( LSM6DSL_X_Disable_Wake_Up_Detection( handle ) == COMPONENT_ERROR )
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f001 fd92 	bl	800a518 <LSM6DSL_X_Disable_Wake_Up_Detection>
 80089f4:	4603      	mov	r3, r0
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	d101      	bne.n	80089fe <LSM6DSL_X_DeInit+0x9a>
  {
    return COMPONENT_ERROR;
 80089fa:	2301      	movs	r3, #1
 80089fc:	e012      	b.n	8008a24 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Disable the component */
  if( LSM6DSL_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f000 f839 	bl	8008a76 <LSM6DSL_X_Sensor_Disable>
 8008a04:	4603      	mov	r3, r0
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d101      	bne.n	8008a0e <LSM6DSL_X_DeInit+0xaa>
  {
    return COMPONENT_ERROR;
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	e00a      	b.n	8008a24 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	f04f 0200 	mov.w	r2, #0
 8008a14:	605a      	str	r2, [r3, #4]

  comboData->isAccInitialized = 0;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2200      	movs	r2, #0
 8008a1a:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8008a22:	2300      	movs	r3, #0
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	3718      	adds	r7, #24
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	bd80      	pop	{r7, pc}

08008a2c <LSM6DSL_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b084      	sub	sp, #16
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	689b      	ldr	r3, [r3, #8]
 8008a38:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	799b      	ldrb	r3, [r3, #6]
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d101      	bne.n	8008a4c <LSM6DSL_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	e010      	b.n	8008a6e <LSM6DSL_X_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM6DSL_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	edd3 7a01 	vldr	s15, [r3, #4]
 8008a52:	eeb0 0a67 	vmov.f32	s0, s15
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f000 fffa 	bl	8009a50 <LSM6DSL_X_Set_ODR_Value_When_Enabled>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	2b01      	cmp	r3, #1
 8008a60:	d101      	bne.n	8008a66 <LSM6DSL_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 8008a62:	2301      	movs	r3, #1
 8008a64:	e003      	b.n	8008a6e <LSM6DSL_X_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2201      	movs	r2, #1
 8008a6a:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008a6c:	2300      	movs	r3, #0
}
 8008a6e:	4618      	mov	r0, r3
 8008a70:	3710      	adds	r7, #16
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}

08008a76 <LSM6DSL_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 8008a76:	b580      	push	{r7, lr}
 8008a78:	b084      	sub	sp, #16
 8008a7a:	af00      	add	r7, sp, #0
 8008a7c:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	689b      	ldr	r3, [r3, #8]
 8008a82:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	799b      	ldrb	r3, [r3, #6]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d101      	bne.n	8008a96 <LSM6DSL_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 8008a92:	2300      	movs	r3, #0
 8008a94:	e017      	b.n	8008ac6 <LSM6DSL_X_Sensor_Disable+0x50>
  }

  /* Store actual output data rate. */
  if ( LSM6DSL_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	3304      	adds	r3, #4
 8008a9a:	4619      	mov	r1, r3
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	f000 f8f9 	bl	8008c94 <LSM6DSL_X_Get_ODR>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	2b01      	cmp	r3, #1
 8008aa6:	d101      	bne.n	8008aac <LSM6DSL_X_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	e00c      	b.n	8008ac6 <LSM6DSL_X_Sensor_Disable+0x50>
  }

  /* Output data rate selection - power down. */
  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 8008aac:	2100      	movs	r1, #0
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f7fe fb7c 	bl	80071ac <LSM6DSL_ACC_GYRO_W_ODR_XL>
 8008ab4:	4603      	mov	r3, r0
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d101      	bne.n	8008abe <LSM6DSL_X_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 8008aba:	2301      	movs	r3, #1
 8008abc:	e003      	b.n	8008ac6 <LSM6DSL_X_Sensor_Disable+0x50>
  }

  handle->isEnabled = 0;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008ac4:	2300      	movs	r3, #0
}
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	3710      	adds	r7, #16
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bd80      	pop	{r7, pc}

08008ace <LSM6DSL_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8008ace:	b580      	push	{r7, lr}
 8008ad0:	b082      	sub	sp, #8
 8008ad2:	af00      	add	r7, sp, #0
 8008ad4:	6078      	str	r0, [r7, #4]
 8008ad6:	6039      	str	r1, [r7, #0]

  return LSM6DSL_Get_WhoAmI(handle, who_am_i);
 8008ad8:	6839      	ldr	r1, [r7, #0]
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f000 fe83 	bl	80097e6 <LSM6DSL_Get_WhoAmI>
 8008ae0:	4603      	mov	r3, r0
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3708      	adds	r7, #8
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}

08008aea <LSM6DSL_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8008aea:	b580      	push	{r7, lr}
 8008aec:	b082      	sub	sp, #8
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	6078      	str	r0, [r7, #4]

  return LSM6DSL_Check_WhoAmI(handle);
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f000 fe8a 	bl	800980c <LSM6DSL_Check_WhoAmI>
 8008af8:	4603      	mov	r3, r0
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3708      	adds	r7, #8
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}

08008b02 <LSM6DSL_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 8008b02:	b580      	push	{r7, lr}
 8008b04:	b086      	sub	sp, #24
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	6078      	str	r0, [r7, #4]
 8008b0a:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float sensitivity = 0;
 8008b0c:	f04f 0300 	mov.w	r3, #0
 8008b10:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 8008b12:	f107 0310 	add.w	r3, r7, #16
 8008b16:	4619      	mov	r1, r3
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f000 fedf 	bl	80098dc <LSM6DSL_X_Get_Axes_Raw>
 8008b1e:	4603      	mov	r3, r0
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d101      	bne.n	8008b28 <LSM6DSL_X_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 8008b24:	2301      	movs	r3, #1
 8008b26:	e03b      	b.n	8008ba0 <LSM6DSL_X_Get_Axes+0x9e>
  }

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_X_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 8008b28:	f107 030c 	add.w	r3, r7, #12
 8008b2c:	4619      	mov	r1, r3
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 f85c 	bl	8008bec <LSM6DSL_X_Get_Sensitivity>
 8008b34:	4603      	mov	r3, r0
 8008b36:	2b01      	cmp	r3, #1
 8008b38:	d101      	bne.n	8008b3e <LSM6DSL_X_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	e030      	b.n	8008ba0 <LSM6DSL_X_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  acceleration->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 8008b3e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008b42:	ee07 3a90 	vmov	s15, r3
 8008b46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008b4a:	edd7 7a03 	vldr	s15, [r7, #12]
 8008b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008b56:	ee17 2a90 	vmov	r2, s15
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 8008b5e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008b62:	ee07 3a90 	vmov	s15, r3
 8008b66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008b6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8008b6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008b76:	ee17 2a90 	vmov	r2, s15
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 8008b7e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8008b82:	ee07 3a90 	vmov	s15, r3
 8008b86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008b8a:	edd7 7a03 	vldr	s15, [r7, #12]
 8008b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008b96:	ee17 2a90 	vmov	r2, s15
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 8008b9e:	2300      	movs	r3, #0
}
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	3718      	adds	r7, #24
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}

08008ba8 <LSM6DSL_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b084      	sub	sp, #16
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 8008bb2:	f107 0308 	add.w	r3, r7, #8
 8008bb6:	4619      	mov	r1, r3
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f000 fe8f 	bl	80098dc <LSM6DSL_X_Get_Axes_Raw>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	2b01      	cmp	r3, #1
 8008bc2:	d101      	bne.n	8008bc8 <LSM6DSL_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	e00c      	b.n	8008be2 <LSM6DSL_X_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 8008bc8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 8008bd0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 8008bd8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 8008be0:	2300      	movs	r3, #0
}
 8008be2:	4618      	mov	r0, r3
 8008be4:	3710      	adds	r7, #16
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}
	...

08008bec <LSM6DSL_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b084      	sub	sp, #16
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_XL_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM6DSL_ACC_GYRO_R_FS_XL( (void *)handle, &fullScale ) == MEMS_ERROR )
 8008bf6:	f107 030f 	add.w	r3, r7, #15
 8008bfa:	4619      	mov	r1, r3
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f7fe fa86 	bl	800710e <LSM6DSL_ACC_GYRO_R_FS_XL>
 8008c02:	4603      	mov	r3, r0
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d101      	bne.n	8008c0c <LSM6DSL_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	e035      	b.n	8008c78 <LSM6DSL_X_Get_Sensitivity+0x8c>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8008c0c:	7bfb      	ldrb	r3, [r7, #15]
 8008c0e:	2b0c      	cmp	r3, #12
 8008c10:	d82c      	bhi.n	8008c6c <LSM6DSL_X_Get_Sensitivity+0x80>
 8008c12:	a201      	add	r2, pc, #4	; (adr r2, 8008c18 <LSM6DSL_X_Get_Sensitivity+0x2c>)
 8008c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c18:	08008c4d 	.word	0x08008c4d
 8008c1c:	08008c6d 	.word	0x08008c6d
 8008c20:	08008c6d 	.word	0x08008c6d
 8008c24:	08008c6d 	.word	0x08008c6d
 8008c28:	08008c65 	.word	0x08008c65
 8008c2c:	08008c6d 	.word	0x08008c6d
 8008c30:	08008c6d 	.word	0x08008c6d
 8008c34:	08008c6d 	.word	0x08008c6d
 8008c38:	08008c55 	.word	0x08008c55
 8008c3c:	08008c6d 	.word	0x08008c6d
 8008c40:	08008c6d 	.word	0x08008c6d
 8008c44:	08008c6d 	.word	0x08008c6d
 8008c48:	08008c5d 	.word	0x08008c5d
  {
    case LSM6DSL_ACC_GYRO_FS_XL_2g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_2G;
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	4a0c      	ldr	r2, [pc, #48]	; (8008c80 <LSM6DSL_X_Get_Sensitivity+0x94>)
 8008c50:	601a      	str	r2, [r3, #0]
      break;
 8008c52:	e010      	b.n	8008c76 <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_4g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_4G;
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	4a0b      	ldr	r2, [pc, #44]	; (8008c84 <LSM6DSL_X_Get_Sensitivity+0x98>)
 8008c58:	601a      	str	r2, [r3, #0]
      break;
 8008c5a:	e00c      	b.n	8008c76 <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_8g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_8G;
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	4a0a      	ldr	r2, [pc, #40]	; (8008c88 <LSM6DSL_X_Get_Sensitivity+0x9c>)
 8008c60:	601a      	str	r2, [r3, #0]
      break;
 8008c62:	e008      	b.n	8008c76 <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_16g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_16G;
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	4a09      	ldr	r2, [pc, #36]	; (8008c8c <LSM6DSL_X_Get_Sensitivity+0xa0>)
 8008c68:	601a      	str	r2, [r3, #0]
      break;
 8008c6a:	e004      	b.n	8008c76 <LSM6DSL_X_Get_Sensitivity+0x8a>
    default:
      *sensitivity = -1.0f;
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	4a08      	ldr	r2, [pc, #32]	; (8008c90 <LSM6DSL_X_Get_Sensitivity+0xa4>)
 8008c70:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8008c72:	2301      	movs	r3, #1
 8008c74:	e000      	b.n	8008c78 <LSM6DSL_X_Get_Sensitivity+0x8c>
  }

  return COMPONENT_OK;
 8008c76:	2300      	movs	r3, #0
}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	3710      	adds	r7, #16
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}
 8008c80:	3d79db23 	.word	0x3d79db23
 8008c84:	3df9db23 	.word	0x3df9db23
 8008c88:	3e79db23 	.word	0x3e79db23
 8008c8c:	3ef9db23 	.word	0x3ef9db23
 8008c90:	bf800000 	.word	0xbf800000

08008c94 <LSM6DSL_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b084      	sub	sp, #16
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
 8008c9c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_ODR_XL_t odr_low_level;

  if ( LSM6DSL_ACC_GYRO_R_ODR_XL( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 8008c9e:	f107 030f 	add.w	r3, r7, #15
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f7fe faae 	bl	8007206 <LSM6DSL_ACC_GYRO_R_ODR_XL>
 8008caa:	4603      	mov	r3, r0
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d101      	bne.n	8008cb4 <LSM6DSL_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	e05c      	b.n	8008d6e <LSM6DSL_X_Get_ODR+0xda>
  }

  switch( odr_low_level )
 8008cb4:	7bfb      	ldrb	r3, [r7, #15]
 8008cb6:	2ba0      	cmp	r3, #160	; 0xa0
 8008cb8:	d04f      	beq.n	8008d5a <LSM6DSL_X_Get_ODR+0xc6>
 8008cba:	2ba0      	cmp	r3, #160	; 0xa0
 8008cbc:	dc51      	bgt.n	8008d62 <LSM6DSL_X_Get_ODR+0xce>
 8008cbe:	2b90      	cmp	r3, #144	; 0x90
 8008cc0:	d047      	beq.n	8008d52 <LSM6DSL_X_Get_ODR+0xbe>
 8008cc2:	2b90      	cmp	r3, #144	; 0x90
 8008cc4:	dc4d      	bgt.n	8008d62 <LSM6DSL_X_Get_ODR+0xce>
 8008cc6:	2b80      	cmp	r3, #128	; 0x80
 8008cc8:	d03f      	beq.n	8008d4a <LSM6DSL_X_Get_ODR+0xb6>
 8008cca:	2b80      	cmp	r3, #128	; 0x80
 8008ccc:	dc49      	bgt.n	8008d62 <LSM6DSL_X_Get_ODR+0xce>
 8008cce:	2b70      	cmp	r3, #112	; 0x70
 8008cd0:	d037      	beq.n	8008d42 <LSM6DSL_X_Get_ODR+0xae>
 8008cd2:	2b70      	cmp	r3, #112	; 0x70
 8008cd4:	dc45      	bgt.n	8008d62 <LSM6DSL_X_Get_ODR+0xce>
 8008cd6:	2b60      	cmp	r3, #96	; 0x60
 8008cd8:	d02f      	beq.n	8008d3a <LSM6DSL_X_Get_ODR+0xa6>
 8008cda:	2b60      	cmp	r3, #96	; 0x60
 8008cdc:	dc41      	bgt.n	8008d62 <LSM6DSL_X_Get_ODR+0xce>
 8008cde:	2b50      	cmp	r3, #80	; 0x50
 8008ce0:	d027      	beq.n	8008d32 <LSM6DSL_X_Get_ODR+0x9e>
 8008ce2:	2b50      	cmp	r3, #80	; 0x50
 8008ce4:	dc3d      	bgt.n	8008d62 <LSM6DSL_X_Get_ODR+0xce>
 8008ce6:	2b40      	cmp	r3, #64	; 0x40
 8008ce8:	d01f      	beq.n	8008d2a <LSM6DSL_X_Get_ODR+0x96>
 8008cea:	2b40      	cmp	r3, #64	; 0x40
 8008cec:	dc39      	bgt.n	8008d62 <LSM6DSL_X_Get_ODR+0xce>
 8008cee:	2b30      	cmp	r3, #48	; 0x30
 8008cf0:	d017      	beq.n	8008d22 <LSM6DSL_X_Get_ODR+0x8e>
 8008cf2:	2b30      	cmp	r3, #48	; 0x30
 8008cf4:	dc35      	bgt.n	8008d62 <LSM6DSL_X_Get_ODR+0xce>
 8008cf6:	2b20      	cmp	r3, #32
 8008cf8:	d00f      	beq.n	8008d1a <LSM6DSL_X_Get_ODR+0x86>
 8008cfa:	2b20      	cmp	r3, #32
 8008cfc:	dc31      	bgt.n	8008d62 <LSM6DSL_X_Get_ODR+0xce>
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d002      	beq.n	8008d08 <LSM6DSL_X_Get_ODR+0x74>
 8008d02:	2b10      	cmp	r3, #16
 8008d04:	d005      	beq.n	8008d12 <LSM6DSL_X_Get_ODR+0x7e>
 8008d06:	e02c      	b.n	8008d62 <LSM6DSL_X_Get_ODR+0xce>
  {
    case LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN:
      *odr =     0.0f;
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	f04f 0200 	mov.w	r2, #0
 8008d0e:	601a      	str	r2, [r3, #0]
      break;
 8008d10:	e02c      	b.n	8008d6c <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_13Hz:
      *odr =    13.0f;
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	4a18      	ldr	r2, [pc, #96]	; (8008d78 <LSM6DSL_X_Get_ODR+0xe4>)
 8008d16:	601a      	str	r2, [r3, #0]
      break;
 8008d18:	e028      	b.n	8008d6c <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_26Hz:
      *odr =    26.0f;
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	4a17      	ldr	r2, [pc, #92]	; (8008d7c <LSM6DSL_X_Get_ODR+0xe8>)
 8008d1e:	601a      	str	r2, [r3, #0]
      break;
 8008d20:	e024      	b.n	8008d6c <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_52Hz:
      *odr =    52.0f;
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	4a16      	ldr	r2, [pc, #88]	; (8008d80 <LSM6DSL_X_Get_ODR+0xec>)
 8008d26:	601a      	str	r2, [r3, #0]
      break;
 8008d28:	e020      	b.n	8008d6c <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_104Hz:
      *odr =   104.0f;
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	4a15      	ldr	r2, [pc, #84]	; (8008d84 <LSM6DSL_X_Get_ODR+0xf0>)
 8008d2e:	601a      	str	r2, [r3, #0]
      break;
 8008d30:	e01c      	b.n	8008d6c <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_208Hz:
      *odr =   208.0f;
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	4a14      	ldr	r2, [pc, #80]	; (8008d88 <LSM6DSL_X_Get_ODR+0xf4>)
 8008d36:	601a      	str	r2, [r3, #0]
      break;
 8008d38:	e018      	b.n	8008d6c <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_416Hz:
      *odr =   416.0f;
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	4a13      	ldr	r2, [pc, #76]	; (8008d8c <LSM6DSL_X_Get_ODR+0xf8>)
 8008d3e:	601a      	str	r2, [r3, #0]
      break;
 8008d40:	e014      	b.n	8008d6c <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_833Hz:
      *odr =   833.0f;
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	4a12      	ldr	r2, [pc, #72]	; (8008d90 <LSM6DSL_X_Get_ODR+0xfc>)
 8008d46:	601a      	str	r2, [r3, #0]
      break;
 8008d48:	e010      	b.n	8008d6c <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_1660Hz:
      *odr =  1660.0f;
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	4a11      	ldr	r2, [pc, #68]	; (8008d94 <LSM6DSL_X_Get_ODR+0x100>)
 8008d4e:	601a      	str	r2, [r3, #0]
      break;
 8008d50:	e00c      	b.n	8008d6c <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_3330Hz:
      *odr =  3330.0f;
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	4a10      	ldr	r2, [pc, #64]	; (8008d98 <LSM6DSL_X_Get_ODR+0x104>)
 8008d56:	601a      	str	r2, [r3, #0]
      break;
 8008d58:	e008      	b.n	8008d6c <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_6660Hz:
      *odr =  6660.0f;
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	4a0f      	ldr	r2, [pc, #60]	; (8008d9c <LSM6DSL_X_Get_ODR+0x108>)
 8008d5e:	601a      	str	r2, [r3, #0]
      break;
 8008d60:	e004      	b.n	8008d6c <LSM6DSL_X_Get_ODR+0xd8>
    default:
      *odr =    -1.0f;
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	4a0e      	ldr	r2, [pc, #56]	; (8008da0 <LSM6DSL_X_Get_ODR+0x10c>)
 8008d66:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8008d68:	2301      	movs	r3, #1
 8008d6a:	e000      	b.n	8008d6e <LSM6DSL_X_Get_ODR+0xda>
  }

  return COMPONENT_OK;
 8008d6c:	2300      	movs	r3, #0
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3710      	adds	r7, #16
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}
 8008d76:	bf00      	nop
 8008d78:	41500000 	.word	0x41500000
 8008d7c:	41d00000 	.word	0x41d00000
 8008d80:	42500000 	.word	0x42500000
 8008d84:	42d00000 	.word	0x42d00000
 8008d88:	43500000 	.word	0x43500000
 8008d8c:	43d00000 	.word	0x43d00000
 8008d90:	44504000 	.word	0x44504000
 8008d94:	44cf8000 	.word	0x44cf8000
 8008d98:	45502000 	.word	0x45502000
 8008d9c:	45d02000 	.word	0x45d02000
 8008da0:	bf800000 	.word	0xbf800000

08008da4 <LSM6DSL_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b082      	sub	sp, #8
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	460b      	mov	r3, r1
 8008dae:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	799b      	ldrb	r3, [r3, #6]
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	d109      	bne.n	8008dcc <LSM6DSL_X_Set_ODR+0x28>
  {
    if(LSM6DSL_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8008db8:	78fb      	ldrb	r3, [r7, #3]
 8008dba:	4619      	mov	r1, r3
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f000 fdcf 	bl	8009960 <LSM6DSL_X_Set_ODR_When_Enabled>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d10b      	bne.n	8008de0 <LSM6DSL_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	e00a      	b.n	8008de2 <LSM6DSL_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8008dcc:	78fb      	ldrb	r3, [r7, #3]
 8008dce:	4619      	mov	r1, r3
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f000 fdfb 	bl	80099cc <LSM6DSL_X_Set_ODR_When_Disabled>
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	d101      	bne.n	8008de0 <LSM6DSL_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8008ddc:	2301      	movs	r3, #1
 8008dde:	e000      	b.n	8008de2 <LSM6DSL_X_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 8008de0:	2300      	movs	r3, #0
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	3708      	adds	r7, #8
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}

08008dea <LSM6DSL_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8008dea:	b580      	push	{r7, lr}
 8008dec:	b082      	sub	sp, #8
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	6078      	str	r0, [r7, #4]
 8008df2:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	799b      	ldrb	r3, [r3, #6]
 8008dfa:	2b01      	cmp	r3, #1
 8008dfc:	d109      	bne.n	8008e12 <LSM6DSL_X_Set_ODR_Value+0x28>
  {
    if(LSM6DSL_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8008dfe:	ed97 0a00 	vldr	s0, [r7]
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f000 fe24 	bl	8009a50 <LSM6DSL_X_Set_ODR_Value_When_Enabled>
 8008e08:	4603      	mov	r3, r0
 8008e0a:	2b01      	cmp	r3, #1
 8008e0c:	d10b      	bne.n	8008e26 <LSM6DSL_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	e00a      	b.n	8008e28 <LSM6DSL_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8008e12:	ed97 0a00 	vldr	s0, [r7]
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f000 fea2 	bl	8009b60 <LSM6DSL_X_Set_ODR_Value_When_Disabled>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	2b01      	cmp	r3, #1
 8008e20:	d101      	bne.n	8008e26 <LSM6DSL_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8008e22:	2301      	movs	r3, #1
 8008e24:	e000      	b.n	8008e28 <LSM6DSL_X_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 8008e26:	2300      	movs	r3, #0
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3708      	adds	r7, #8
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <LSM6DSL_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b084      	sub	sp, #16
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
 8008e38:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_XL_t fs_low_level;

  if ( LSM6DSL_ACC_GYRO_R_FS_XL( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 8008e3a:	f107 030f 	add.w	r3, r7, #15
 8008e3e:	4619      	mov	r1, r3
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f7fe f964 	bl	800710e <LSM6DSL_ACC_GYRO_R_FS_XL>
 8008e46:	4603      	mov	r3, r0
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d101      	bne.n	8008e50 <LSM6DSL_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e039      	b.n	8008ec4 <LSM6DSL_X_Get_FS+0x94>
  }

  switch( fs_low_level )
 8008e50:	7bfb      	ldrb	r3, [r7, #15]
 8008e52:	2b0c      	cmp	r3, #12
 8008e54:	d830      	bhi.n	8008eb8 <LSM6DSL_X_Get_FS+0x88>
 8008e56:	a201      	add	r2, pc, #4	; (adr r2, 8008e5c <LSM6DSL_X_Get_FS+0x2c>)
 8008e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e5c:	08008e91 	.word	0x08008e91
 8008e60:	08008eb9 	.word	0x08008eb9
 8008e64:	08008eb9 	.word	0x08008eb9
 8008e68:	08008eb9 	.word	0x08008eb9
 8008e6c:	08008eaf 	.word	0x08008eaf
 8008e70:	08008eb9 	.word	0x08008eb9
 8008e74:	08008eb9 	.word	0x08008eb9
 8008e78:	08008eb9 	.word	0x08008eb9
 8008e7c:	08008e9b 	.word	0x08008e9b
 8008e80:	08008eb9 	.word	0x08008eb9
 8008e84:	08008eb9 	.word	0x08008eb9
 8008e88:	08008eb9 	.word	0x08008eb9
 8008e8c:	08008ea5 	.word	0x08008ea5
  {
    case LSM6DSL_ACC_GYRO_FS_XL_2g:
      *fullScale =  2.0f;
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008e96:	601a      	str	r2, [r3, #0]
      break;
 8008e98:	e013      	b.n	8008ec2 <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_4g:
      *fullScale =  4.0f;
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8008ea0:	601a      	str	r2, [r3, #0]
      break;
 8008ea2:	e00e      	b.n	8008ec2 <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_8g:
      *fullScale =  8.0f;
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 8008eaa:	601a      	str	r2, [r3, #0]
      break;
 8008eac:	e009      	b.n	8008ec2 <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_16g:
      *fullScale = 16.0f;
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 8008eb4:	601a      	str	r2, [r3, #0]
      break;
 8008eb6:	e004      	b.n	8008ec2 <LSM6DSL_X_Get_FS+0x92>
    default:
      *fullScale = -1.0f;
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	4a04      	ldr	r2, [pc, #16]	; (8008ecc <LSM6DSL_X_Get_FS+0x9c>)
 8008ebc:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	e000      	b.n	8008ec4 <LSM6DSL_X_Get_FS+0x94>
  }

  return COMPONENT_OK;
 8008ec2:	2300      	movs	r3, #0
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3710      	adds	r7, #16
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}
 8008ecc:	bf800000 	.word	0xbf800000

08008ed0 <LSM6DSL_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b084      	sub	sp, #16
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	460b      	mov	r3, r1
 8008eda:	70fb      	strb	r3, [r7, #3]

  LSM6DSL_ACC_GYRO_FS_XL_t new_fs;

  switch( fullScale )
 8008edc:	78fb      	ldrb	r3, [r7, #3]
 8008ede:	2b04      	cmp	r3, #4
 8008ee0:	d00c      	beq.n	8008efc <LSM6DSL_X_Set_FS+0x2c>
 8008ee2:	2b04      	cmp	r3, #4
 8008ee4:	dc0d      	bgt.n	8008f02 <LSM6DSL_X_Set_FS+0x32>
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d002      	beq.n	8008ef0 <LSM6DSL_X_Set_FS+0x20>
 8008eea:	2b02      	cmp	r3, #2
 8008eec:	d003      	beq.n	8008ef6 <LSM6DSL_X_Set_FS+0x26>
 8008eee:	e008      	b.n	8008f02 <LSM6DSL_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_2g;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	73fb      	strb	r3, [r7, #15]
      break;
 8008ef4:	e007      	b.n	8008f06 <LSM6DSL_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_4g;
 8008ef6:	2308      	movs	r3, #8
 8008ef8:	73fb      	strb	r3, [r7, #15]
      break;
 8008efa:	e004      	b.n	8008f06 <LSM6DSL_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_8g;
 8008efc:	230c      	movs	r3, #12
 8008efe:	73fb      	strb	r3, [r7, #15]
      break;
 8008f00:	e001      	b.n	8008f06 <LSM6DSL_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 8008f02:	2301      	movs	r3, #1
 8008f04:	e00a      	b.n	8008f1c <LSM6DSL_X_Set_FS+0x4c>
  }

  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 8008f06:	7bfb      	ldrb	r3, [r7, #15]
 8008f08:	4619      	mov	r1, r3
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f7fe f8d2 	bl	80070b4 <LSM6DSL_ACC_GYRO_W_FS_XL>
 8008f10:	4603      	mov	r3, r0
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d101      	bne.n	8008f1a <LSM6DSL_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 8008f16:	2301      	movs	r3, #1
 8008f18:	e000      	b.n	8008f1c <LSM6DSL_X_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 8008f1a:	2300      	movs	r3, #0
}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	3710      	adds	r7, #16
 8008f20:	46bd      	mov	sp, r7
 8008f22:	bd80      	pop	{r7, pc}

08008f24 <LSM6DSL_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b084      	sub	sp, #16
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
 8008f2c:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_FS_XL_t new_fs;

  new_fs = ( fullScale <= 2.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_2g
           : ( fullScale <= 4.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_4g
 8008f30:	edd7 7a00 	vldr	s15, [r7]
 8008f34:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8008f38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f40:	d801      	bhi.n	8008f46 <LSM6DSL_X_Set_FS_Value+0x22>
 8008f42:	2300      	movs	r3, #0
 8008f44:	e016      	b.n	8008f74 <LSM6DSL_X_Set_FS_Value+0x50>
 8008f46:	edd7 7a00 	vldr	s15, [r7]
 8008f4a:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8008f4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f56:	d801      	bhi.n	8008f5c <LSM6DSL_X_Set_FS_Value+0x38>
 8008f58:	2308      	movs	r3, #8
 8008f5a:	e00b      	b.n	8008f74 <LSM6DSL_X_Set_FS_Value+0x50>
 8008f5c:	edd7 7a00 	vldr	s15, [r7]
 8008f60:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8008f64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f6c:	d801      	bhi.n	8008f72 <LSM6DSL_X_Set_FS_Value+0x4e>
 8008f6e:	230c      	movs	r3, #12
 8008f70:	e000      	b.n	8008f74 <LSM6DSL_X_Set_FS_Value+0x50>
 8008f72:	2304      	movs	r3, #4
  new_fs = ( fullScale <= 2.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_2g
 8008f74:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_8g
           :                         LSM6DSL_ACC_GYRO_FS_XL_16g;

  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 8008f76:	7bfb      	ldrb	r3, [r7, #15]
 8008f78:	4619      	mov	r1, r3
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f7fe f89a 	bl	80070b4 <LSM6DSL_ACC_GYRO_W_FS_XL>
 8008f80:	4603      	mov	r3, r0
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d101      	bne.n	8008f8a <LSM6DSL_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 8008f86:	2301      	movs	r3, #1
 8008f88:	e000      	b.n	8008f8c <LSM6DSL_X_Set_FS_Value+0x68>
  }

  return COMPONENT_OK;
 8008f8a:	2300      	movs	r3, #0
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3710      	adds	r7, #16
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}

08008f94 <LSM6DSL_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b084      	sub	sp, #16
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	60f8      	str	r0, [r7, #12]
 8008f9c:	460b      	mov	r3, r1
 8008f9e:	607a      	str	r2, [r7, #4]
 8008fa0:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8008fa2:	7afb      	ldrb	r3, [r7, #11]
 8008fa4:	687a      	ldr	r2, [r7, #4]
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	68f8      	ldr	r0, [r7, #12]
 8008faa:	f000 fc4c 	bl	8009846 <LSM6DSL_Read_Reg>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d101      	bne.n	8008fb8 <LSM6DSL_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e000      	b.n	8008fba <LSM6DSL_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8008fb8:	2300      	movs	r3, #0
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	3710      	adds	r7, #16
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd80      	pop	{r7, pc}

08008fc2 <LSM6DSL_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8008fc2:	b580      	push	{r7, lr}
 8008fc4:	b082      	sub	sp, #8
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	6078      	str	r0, [r7, #4]
 8008fca:	460b      	mov	r3, r1
 8008fcc:	70fb      	strb	r3, [r7, #3]
 8008fce:	4613      	mov	r3, r2
 8008fd0:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8008fd2:	78ba      	ldrb	r2, [r7, #2]
 8008fd4:	78fb      	ldrb	r3, [r7, #3]
 8008fd6:	4619      	mov	r1, r3
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 fc4b 	bl	8009874 <LSM6DSL_Write_Reg>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	2b01      	cmp	r3, #1
 8008fe2:	d101      	bne.n	8008fe8 <LSM6DSL_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	e000      	b.n	8008fea <LSM6DSL_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8008fe8:	2300      	movs	r3, #0
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	3708      	adds	r7, #8
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}

08008ff2 <LSM6DSL_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8008ff2:	b580      	push	{r7, lr}
 8008ff4:	b084      	sub	sp, #16
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	6078      	str	r0, [r7, #4]
 8008ffa:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_XLDA_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_XLDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 8008ffc:	f107 030f 	add.w	r3, r7, #15
 8009000:	4619      	mov	r1, r3
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f7fe fe29 	bl	8007c5a <LSM6DSL_ACC_GYRO_R_XLDA>
 8009008:	4603      	mov	r3, r0
 800900a:	2b00      	cmp	r3, #0
 800900c:	d101      	bne.n	8009012 <LSM6DSL_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800900e:	2301      	movs	r3, #1
 8009010:	e00f      	b.n	8009032 <LSM6DSL_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 8009012:	7bfb      	ldrb	r3, [r7, #15]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d005      	beq.n	8009024 <LSM6DSL_X_Get_DRDY_Status+0x32>
 8009018:	2b01      	cmp	r3, #1
 800901a:	d107      	bne.n	800902c <LSM6DSL_X_Get_DRDY_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_XLDA_DATA_AVAIL:
      *status = 1;
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	2201      	movs	r2, #1
 8009020:	701a      	strb	r2, [r3, #0]
      break;
 8009022:	e005      	b.n	8009030 <LSM6DSL_X_Get_DRDY_Status+0x3e>
    case LSM6DSL_ACC_GYRO_XLDA_NO_DATA_AVAIL:
      *status = 0;
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	2200      	movs	r2, #0
 8009028:	701a      	strb	r2, [r3, #0]
      break;
 800902a:	e001      	b.n	8009030 <LSM6DSL_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800902c:	2301      	movs	r3, #1
 800902e:	e000      	b.n	8009032 <LSM6DSL_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 8009030:	2300      	movs	r3, #0
}
 8009032:	4618      	mov	r0, r3
 8009034:	3710      	adds	r7, #16
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}
	...

0800903c <LSM6DSL_G_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Init( DrvContextTypeDef *handle )
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b086      	sub	sp, #24
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	689b      	ldr	r3, [r3, #8]
 8009048:	617b      	str	r3, [r7, #20]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 8009050:	693b      	ldr	r3, [r7, #16]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f000 fbd8 	bl	800980c <LSM6DSL_Check_WhoAmI>
 800905c:	4603      	mov	r3, r0
 800905e:	2b01      	cmp	r3, #1
 8009060:	d101      	bne.n	8009066 <LSM6DSL_G_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8009062:	2301      	movs	r3, #1
 8009064:	e036      	b.n	80090d4 <LSM6DSL_G_Init+0x98>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSL_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSL_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 8009066:	2104      	movs	r1, #4
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f7fe fb87 	bl	800777c <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>
 800906e:	4603      	mov	r3, r0
 8009070:	2b00      	cmp	r3, #0
 8009072:	d101      	bne.n	8009078 <LSM6DSL_G_Init+0x3c>
  {
    return COMPONENT_ERROR;
 8009074:	2301      	movs	r3, #1
 8009076:	e02d      	b.n	80090d4 <LSM6DSL_G_Init+0x98>
  }

  /* Enable BDU */
  if ( LSM6DSL_ACC_GYRO_W_BDU( (void *)handle, LSM6DSL_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 8009078:	2140      	movs	r1, #64	; 0x40
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f7fd ffed 	bl	800705a <LSM6DSL_ACC_GYRO_W_BDU>
 8009080:	4603      	mov	r3, r0
 8009082:	2b00      	cmp	r3, #0
 8009084:	d101      	bne.n	800908a <LSM6DSL_G_Init+0x4e>
  {
    return COMPONENT_ERROR;
 8009086:	2301      	movs	r3, #1
 8009088:	e024      	b.n	80090d4 <LSM6DSL_G_Init+0x98>
  }

  /* FIFO mode selection */
  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSL_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 800908a:	2100      	movs	r1, #0
 800908c:	6878      	ldr	r0, [r7, #4]
 800908e:	f7fe fac1 	bl	8007614 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 8009092:	4603      	mov	r3, r0
 8009094:	2b00      	cmp	r3, #0
 8009096:	d101      	bne.n	800909c <LSM6DSL_G_Init+0x60>
  {
    return COMPONENT_ERROR;
 8009098:	2301      	movs	r3, #1
 800909a:	e01b      	b.n	80090d4 <LSM6DSL_G_Init+0x98>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	4a0f      	ldr	r2, [pc, #60]	; (80090dc <LSM6DSL_G_Init+0xa0>)
 80090a0:	605a      	str	r2, [r3, #4]

  /* Output data rate selection - power down */
  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 80090a2:	2100      	movs	r1, #0
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	f7fe f946 	bl	8007336 <LSM6DSL_ACC_GYRO_W_ODR_G>
 80090aa:	4603      	mov	r3, r0
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d101      	bne.n	80090b4 <LSM6DSL_G_Init+0x78>
  {
    return COMPONENT_ERROR;
 80090b0:	2301      	movs	r3, #1
 80090b2:	e00f      	b.n	80090d4 <LSM6DSL_G_Init+0x98>
  }

  /* Full scale selection. */
  if ( LSM6DSL_G_Set_FS( handle, FS_HIGH ) == COMPONENT_ERROR )
 80090b4:	2104      	movs	r1, #4
 80090b6:	6878      	ldr	r0, [r7, #4]
 80090b8:	f000 fabc 	bl	8009634 <LSM6DSL_G_Set_FS>
 80090bc:	4603      	mov	r3, r0
 80090be:	2b01      	cmp	r3, #1
 80090c0:	d101      	bne.n	80090c6 <LSM6DSL_G_Init+0x8a>
  {
    return COMPONENT_ERROR;
 80090c2:	2301      	movs	r3, #1
 80090c4:	e006      	b.n	80090d4 <LSM6DSL_G_Init+0x98>
  }

  comboData->isGyroInitialized = 1;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2201      	movs	r2, #1
 80090ca:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2201      	movs	r2, #1
 80090d0:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 80090d2:	2300      	movs	r3, #0
}
 80090d4:	4618      	mov	r0, r3
 80090d6:	3718      	adds	r7, #24
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}
 80090dc:	42d00000 	.word	0x42d00000

080090e0 <LSM6DSL_G_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_DeInit( DrvContextTypeDef *handle )
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b086      	sub	sp, #24
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	689b      	ldr	r3, [r3, #8]
 80090ec:	617b      	str	r3, [r7, #20]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 80090ee:	697b      	ldr	r3, [r7, #20]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 80090fa:	6878      	ldr	r0, [r7, #4]
 80090fc:	f000 fb86 	bl	800980c <LSM6DSL_Check_WhoAmI>
 8009100:	4603      	mov	r3, r0
 8009102:	2b01      	cmp	r3, #1
 8009104:	d101      	bne.n	800910a <LSM6DSL_G_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 8009106:	2301      	movs	r3, #1
 8009108:	e012      	b.n	8009130 <LSM6DSL_G_DeInit+0x50>
  }

  /* Disable the component */
  if ( LSM6DSL_G_Sensor_Disable( handle ) == COMPONENT_ERROR )
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f000 f839 	bl	8009182 <LSM6DSL_G_Sensor_Disable>
 8009110:	4603      	mov	r3, r0
 8009112:	2b01      	cmp	r3, #1
 8009114:	d101      	bne.n	800911a <LSM6DSL_G_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 8009116:	2301      	movs	r3, #1
 8009118:	e00a      	b.n	8009130 <LSM6DSL_G_DeInit+0x50>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 800911a:	693b      	ldr	r3, [r7, #16]
 800911c:	f04f 0200 	mov.w	r2, #0
 8009120:	605a      	str	r2, [r3, #4]

  comboData->isGyroInitialized = 0;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	2200      	movs	r2, #0
 8009126:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2200      	movs	r2, #0
 800912c:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800912e:	2300      	movs	r3, #0
}
 8009130:	4618      	mov	r0, r3
 8009132:	3718      	adds	r7, #24
 8009134:	46bd      	mov	sp, r7
 8009136:	bd80      	pop	{r7, pc}

08009138 <LSM6DSL_G_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Sensor_Enable( DrvContextTypeDef *handle )
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b084      	sub	sp, #16
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	689b      	ldr	r3, [r3, #8]
 8009144:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	799b      	ldrb	r3, [r3, #6]
 8009150:	2b01      	cmp	r3, #1
 8009152:	d101      	bne.n	8009158 <LSM6DSL_G_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 8009154:	2300      	movs	r3, #0
 8009156:	e010      	b.n	800917a <LSM6DSL_G_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM6DSL_G_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	edd3 7a01 	vldr	s15, [r3, #4]
 800915e:	eeb0 0a67 	vmov.f32	s0, s15
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f000 fe52 	bl	8009e0c <LSM6DSL_G_Set_ODR_Value_When_Enabled>
 8009168:	4603      	mov	r3, r0
 800916a:	2b01      	cmp	r3, #1
 800916c:	d101      	bne.n	8009172 <LSM6DSL_G_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800916e:	2301      	movs	r3, #1
 8009170:	e003      	b.n	800917a <LSM6DSL_G_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2201      	movs	r2, #1
 8009176:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8009178:	2300      	movs	r3, #0
}
 800917a:	4618      	mov	r0, r3
 800917c:	3710      	adds	r7, #16
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}

08009182 <LSM6DSL_G_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Sensor_Disable( DrvContextTypeDef *handle )
{
 8009182:	b580      	push	{r7, lr}
 8009184:	b084      	sub	sp, #16
 8009186:	af00      	add	r7, sp, #0
 8009188:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	799b      	ldrb	r3, [r3, #6]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d101      	bne.n	80091a2 <LSM6DSL_G_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 800919e:	2300      	movs	r3, #0
 80091a0:	e017      	b.n	80091d2 <LSM6DSL_G_Sensor_Disable+0x50>
  }

  /* Store actual output data rate. */
  if ( LSM6DSL_G_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	3304      	adds	r3, #4
 80091a6:	4619      	mov	r1, r3
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	f000 f90d 	bl	80093c8 <LSM6DSL_G_Get_ODR>
 80091ae:	4603      	mov	r3, r0
 80091b0:	2b01      	cmp	r3, #1
 80091b2:	d101      	bne.n	80091b8 <LSM6DSL_G_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 80091b4:	2301      	movs	r3, #1
 80091b6:	e00c      	b.n	80091d2 <LSM6DSL_G_Sensor_Disable+0x50>
  }

  /* Output data rate selection - power down */
  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 80091b8:	2100      	movs	r1, #0
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f7fe f8bb 	bl	8007336 <LSM6DSL_ACC_GYRO_W_ODR_G>
 80091c0:	4603      	mov	r3, r0
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d101      	bne.n	80091ca <LSM6DSL_G_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 80091c6:	2301      	movs	r3, #1
 80091c8:	e003      	b.n	80091d2 <LSM6DSL_G_Sensor_Disable+0x50>
  }

  handle->isEnabled = 0;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80091d0:	2300      	movs	r3, #0
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3710      	adds	r7, #16
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}

080091da <LSM6DSL_G_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80091da:	b580      	push	{r7, lr}
 80091dc:	b082      	sub	sp, #8
 80091de:	af00      	add	r7, sp, #0
 80091e0:	6078      	str	r0, [r7, #4]
 80091e2:	6039      	str	r1, [r7, #0]

  return LSM6DSL_Get_WhoAmI(handle, who_am_i);
 80091e4:	6839      	ldr	r1, [r7, #0]
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f000 fafd 	bl	80097e6 <LSM6DSL_Get_WhoAmI>
 80091ec:	4603      	mov	r3, r0
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3708      	adds	r7, #8
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}

080091f6 <LSM6DSL_G_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Check_WhoAmI( DrvContextTypeDef *handle )
{
 80091f6:	b580      	push	{r7, lr}
 80091f8:	b082      	sub	sp, #8
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	6078      	str	r0, [r7, #4]

  return LSM6DSL_Check_WhoAmI(handle);
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 fb04 	bl	800980c <LSM6DSL_Check_WhoAmI>
 8009204:	4603      	mov	r3, r0
}
 8009206:	4618      	mov	r0, r3
 8009208:	3708      	adds	r7, #8
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}

0800920e <LSM6DSL_G_Get_Axes>:
 * @param angular_velocity pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *angular_velocity )
{
 800920e:	b580      	push	{r7, lr}
 8009210:	b086      	sub	sp, #24
 8009212:	af00      	add	r7, sp, #0
 8009214:	6078      	str	r0, [r7, #4]
 8009216:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float   sensitivity = 0;
 8009218:	f04f 0300 	mov.w	r3, #0
 800921c:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800921e:	f107 0310 	add.w	r3, r7, #16
 8009222:	4619      	mov	r1, r3
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	f000 fd37 	bl	8009c98 <LSM6DSL_G_Get_Axes_Raw>
 800922a:	4603      	mov	r3, r0
 800922c:	2b01      	cmp	r3, #1
 800922e:	d101      	bne.n	8009234 <LSM6DSL_G_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 8009230:	2301      	movs	r3, #1
 8009232:	e03b      	b.n	80092ac <LSM6DSL_G_Get_Axes+0x9e>
  }

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_G_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 8009234:	f107 030c 	add.w	r3, r7, #12
 8009238:	4619      	mov	r1, r3
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f000 f85c 	bl	80092f8 <LSM6DSL_G_Get_Sensitivity>
 8009240:	4603      	mov	r3, r0
 8009242:	2b01      	cmp	r3, #1
 8009244:	d101      	bne.n	800924a <LSM6DSL_G_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 8009246:	2301      	movs	r3, #1
 8009248:	e030      	b.n	80092ac <LSM6DSL_G_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  angular_velocity->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 800924a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800924e:	ee07 3a90 	vmov	s15, r3
 8009252:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009256:	edd7 7a03 	vldr	s15, [r7, #12]
 800925a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800925e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009262:	ee17 2a90 	vmov	r2, s15
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	601a      	str	r2, [r3, #0]
  angular_velocity->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 800926a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800926e:	ee07 3a90 	vmov	s15, r3
 8009272:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009276:	edd7 7a03 	vldr	s15, [r7, #12]
 800927a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800927e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009282:	ee17 2a90 	vmov	r2, s15
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	605a      	str	r2, [r3, #4]
  angular_velocity->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 800928a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800928e:	ee07 3a90 	vmov	s15, r3
 8009292:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009296:	edd7 7a03 	vldr	s15, [r7, #12]
 800929a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800929e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80092a2:	ee17 2a90 	vmov	r2, s15
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 80092aa:	2300      	movs	r3, #0
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3718      	adds	r7, #24
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bd80      	pop	{r7, pc}

080092b4 <LSM6DSL_G_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b084      	sub	sp, #16
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
 80092bc:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 80092be:	f107 0308 	add.w	r3, r7, #8
 80092c2:	4619      	mov	r1, r3
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f000 fce7 	bl	8009c98 <LSM6DSL_G_Get_Axes_Raw>
 80092ca:	4603      	mov	r3, r0
 80092cc:	2b01      	cmp	r3, #1
 80092ce:	d101      	bne.n	80092d4 <LSM6DSL_G_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 80092d0:	2301      	movs	r3, #1
 80092d2:	e00c      	b.n	80092ee <LSM6DSL_G_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 80092d4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 80092dc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 80092e4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 80092ec:	2300      	movs	r3, #0
}
 80092ee:	4618      	mov	r0, r3
 80092f0:	3710      	adds	r7, #16
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}
	...

080092f8 <LSM6DSL_G_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b084      	sub	sp, #16
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_125_t fullScale125;
  LSM6DSL_ACC_GYRO_FS_G_t   fullScale;

  /* Read full scale 125 selection from sensor. */
  if ( LSM6DSL_ACC_GYRO_R_FS_125( (void *)handle, &fullScale125 ) == MEMS_ERROR )
 8009302:	f107 030f 	add.w	r3, r7, #15
 8009306:	4619      	mov	r1, r3
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f7fe f88a 	bl	8007422 <LSM6DSL_ACC_GYRO_R_FS_125>
 800930e:	4603      	mov	r3, r0
 8009310:	2b00      	cmp	r3, #0
 8009312:	d101      	bne.n	8009318 <LSM6DSL_G_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 8009314:	2301      	movs	r3, #1
 8009316:	e047      	b.n	80093a8 <LSM6DSL_G_Get_Sensitivity+0xb0>
  }

  if ( fullScale125 == LSM6DSL_ACC_GYRO_FS_125_ENABLED )
 8009318:	7bfb      	ldrb	r3, [r7, #15]
 800931a:	2b02      	cmp	r3, #2
 800931c:	d103      	bne.n	8009326 <LSM6DSL_G_Get_Sensitivity+0x2e>
  {
    *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_125DPS;
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	4a23      	ldr	r2, [pc, #140]	; (80093b0 <LSM6DSL_G_Get_Sensitivity+0xb8>)
 8009322:	601a      	str	r2, [r3, #0]
 8009324:	e03f      	b.n	80093a6 <LSM6DSL_G_Get_Sensitivity+0xae>

  else
  {

    /* Read actual full scale selection from sensor. */
    if ( LSM6DSL_ACC_GYRO_R_FS_G( (void *)handle, &fullScale ) == MEMS_ERROR )
 8009326:	f107 030e 	add.w	r3, r7, #14
 800932a:	4619      	mov	r1, r3
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f7fd ffb3 	bl	8007298 <LSM6DSL_ACC_GYRO_R_FS_G>
 8009332:	4603      	mov	r3, r0
 8009334:	2b00      	cmp	r3, #0
 8009336:	d101      	bne.n	800933c <LSM6DSL_G_Get_Sensitivity+0x44>
    {
      return COMPONENT_ERROR;
 8009338:	2301      	movs	r3, #1
 800933a:	e035      	b.n	80093a8 <LSM6DSL_G_Get_Sensitivity+0xb0>
    }

    /* Store the sensitivity based on actual full scale. */
    switch( fullScale )
 800933c:	7bbb      	ldrb	r3, [r7, #14]
 800933e:	2b0c      	cmp	r3, #12
 8009340:	d82c      	bhi.n	800939c <LSM6DSL_G_Get_Sensitivity+0xa4>
 8009342:	a201      	add	r2, pc, #4	; (adr r2, 8009348 <LSM6DSL_G_Get_Sensitivity+0x50>)
 8009344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009348:	0800937d 	.word	0x0800937d
 800934c:	0800939d 	.word	0x0800939d
 8009350:	0800939d 	.word	0x0800939d
 8009354:	0800939d 	.word	0x0800939d
 8009358:	08009385 	.word	0x08009385
 800935c:	0800939d 	.word	0x0800939d
 8009360:	0800939d 	.word	0x0800939d
 8009364:	0800939d 	.word	0x0800939d
 8009368:	0800938d 	.word	0x0800938d
 800936c:	0800939d 	.word	0x0800939d
 8009370:	0800939d 	.word	0x0800939d
 8009374:	0800939d 	.word	0x0800939d
 8009378:	08009395 	.word	0x08009395
    {
      case LSM6DSL_ACC_GYRO_FS_G_245dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_245DPS;
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	4a0d      	ldr	r2, [pc, #52]	; (80093b4 <LSM6DSL_G_Get_Sensitivity+0xbc>)
 8009380:	601a      	str	r2, [r3, #0]
        break;
 8009382:	e010      	b.n	80093a6 <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_500dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_500DPS;
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	4a0c      	ldr	r2, [pc, #48]	; (80093b8 <LSM6DSL_G_Get_Sensitivity+0xc0>)
 8009388:	601a      	str	r2, [r3, #0]
        break;
 800938a:	e00c      	b.n	80093a6 <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_1000dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_1000DPS;
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	4a0b      	ldr	r2, [pc, #44]	; (80093bc <LSM6DSL_G_Get_Sensitivity+0xc4>)
 8009390:	601a      	str	r2, [r3, #0]
        break;
 8009392:	e008      	b.n	80093a6 <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_2000dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_2000DPS;
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	4a0a      	ldr	r2, [pc, #40]	; (80093c0 <LSM6DSL_G_Get_Sensitivity+0xc8>)
 8009398:	601a      	str	r2, [r3, #0]
        break;
 800939a:	e004      	b.n	80093a6 <LSM6DSL_G_Get_Sensitivity+0xae>
      default:
        *sensitivity = -1.0f;
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	4a09      	ldr	r2, [pc, #36]	; (80093c4 <LSM6DSL_G_Get_Sensitivity+0xcc>)
 80093a0:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 80093a2:	2301      	movs	r3, #1
 80093a4:	e000      	b.n	80093a8 <LSM6DSL_G_Get_Sensitivity+0xb0>
    }
  }

  return COMPONENT_OK;
 80093a6:	2300      	movs	r3, #0
}
 80093a8:	4618      	mov	r0, r3
 80093aa:	3710      	adds	r7, #16
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}
 80093b0:	408c0000 	.word	0x408c0000
 80093b4:	410c0000 	.word	0x410c0000
 80093b8:	418c0000 	.word	0x418c0000
 80093bc:	420c0000 	.word	0x420c0000
 80093c0:	428c0000 	.word	0x428c0000
 80093c4:	bf800000 	.word	0xbf800000

080093c8 <LSM6DSL_G_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b084      	sub	sp, #16
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
 80093d0:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_ODR_G_t odr_low_level;

  if ( LSM6DSL_ACC_GYRO_R_ODR_G( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 80093d2:	f107 030f 	add.w	r3, r7, #15
 80093d6:	4619      	mov	r1, r3
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f7fd ffd9 	bl	8007390 <LSM6DSL_ACC_GYRO_R_ODR_G>
 80093de:	4603      	mov	r3, r0
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d101      	bne.n	80093e8 <LSM6DSL_G_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 80093e4:	2301      	movs	r3, #1
 80093e6:	e05c      	b.n	80094a2 <LSM6DSL_G_Get_ODR+0xda>
  }

  switch( odr_low_level )
 80093e8:	7bfb      	ldrb	r3, [r7, #15]
 80093ea:	2ba0      	cmp	r3, #160	; 0xa0
 80093ec:	d04f      	beq.n	800948e <LSM6DSL_G_Get_ODR+0xc6>
 80093ee:	2ba0      	cmp	r3, #160	; 0xa0
 80093f0:	dc51      	bgt.n	8009496 <LSM6DSL_G_Get_ODR+0xce>
 80093f2:	2b90      	cmp	r3, #144	; 0x90
 80093f4:	d047      	beq.n	8009486 <LSM6DSL_G_Get_ODR+0xbe>
 80093f6:	2b90      	cmp	r3, #144	; 0x90
 80093f8:	dc4d      	bgt.n	8009496 <LSM6DSL_G_Get_ODR+0xce>
 80093fa:	2b80      	cmp	r3, #128	; 0x80
 80093fc:	d03f      	beq.n	800947e <LSM6DSL_G_Get_ODR+0xb6>
 80093fe:	2b80      	cmp	r3, #128	; 0x80
 8009400:	dc49      	bgt.n	8009496 <LSM6DSL_G_Get_ODR+0xce>
 8009402:	2b70      	cmp	r3, #112	; 0x70
 8009404:	d037      	beq.n	8009476 <LSM6DSL_G_Get_ODR+0xae>
 8009406:	2b70      	cmp	r3, #112	; 0x70
 8009408:	dc45      	bgt.n	8009496 <LSM6DSL_G_Get_ODR+0xce>
 800940a:	2b60      	cmp	r3, #96	; 0x60
 800940c:	d02f      	beq.n	800946e <LSM6DSL_G_Get_ODR+0xa6>
 800940e:	2b60      	cmp	r3, #96	; 0x60
 8009410:	dc41      	bgt.n	8009496 <LSM6DSL_G_Get_ODR+0xce>
 8009412:	2b50      	cmp	r3, #80	; 0x50
 8009414:	d027      	beq.n	8009466 <LSM6DSL_G_Get_ODR+0x9e>
 8009416:	2b50      	cmp	r3, #80	; 0x50
 8009418:	dc3d      	bgt.n	8009496 <LSM6DSL_G_Get_ODR+0xce>
 800941a:	2b40      	cmp	r3, #64	; 0x40
 800941c:	d01f      	beq.n	800945e <LSM6DSL_G_Get_ODR+0x96>
 800941e:	2b40      	cmp	r3, #64	; 0x40
 8009420:	dc39      	bgt.n	8009496 <LSM6DSL_G_Get_ODR+0xce>
 8009422:	2b30      	cmp	r3, #48	; 0x30
 8009424:	d017      	beq.n	8009456 <LSM6DSL_G_Get_ODR+0x8e>
 8009426:	2b30      	cmp	r3, #48	; 0x30
 8009428:	dc35      	bgt.n	8009496 <LSM6DSL_G_Get_ODR+0xce>
 800942a:	2b20      	cmp	r3, #32
 800942c:	d00f      	beq.n	800944e <LSM6DSL_G_Get_ODR+0x86>
 800942e:	2b20      	cmp	r3, #32
 8009430:	dc31      	bgt.n	8009496 <LSM6DSL_G_Get_ODR+0xce>
 8009432:	2b00      	cmp	r3, #0
 8009434:	d002      	beq.n	800943c <LSM6DSL_G_Get_ODR+0x74>
 8009436:	2b10      	cmp	r3, #16
 8009438:	d005      	beq.n	8009446 <LSM6DSL_G_Get_ODR+0x7e>
 800943a:	e02c      	b.n	8009496 <LSM6DSL_G_Get_ODR+0xce>
  {
    case LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN:
      *odr =    0.0f;
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	f04f 0200 	mov.w	r2, #0
 8009442:	601a      	str	r2, [r3, #0]
      break;
 8009444:	e02c      	b.n	80094a0 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_13Hz:
      *odr =   13.0f;
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	4a18      	ldr	r2, [pc, #96]	; (80094ac <LSM6DSL_G_Get_ODR+0xe4>)
 800944a:	601a      	str	r2, [r3, #0]
      break;
 800944c:	e028      	b.n	80094a0 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_26Hz:
      *odr =   26.0f;
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	4a17      	ldr	r2, [pc, #92]	; (80094b0 <LSM6DSL_G_Get_ODR+0xe8>)
 8009452:	601a      	str	r2, [r3, #0]
      break;
 8009454:	e024      	b.n	80094a0 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_52Hz:
      *odr =   52.0f;
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	4a16      	ldr	r2, [pc, #88]	; (80094b4 <LSM6DSL_G_Get_ODR+0xec>)
 800945a:	601a      	str	r2, [r3, #0]
      break;
 800945c:	e020      	b.n	80094a0 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_104Hz:
      *odr =  104.0f;
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	4a15      	ldr	r2, [pc, #84]	; (80094b8 <LSM6DSL_G_Get_ODR+0xf0>)
 8009462:	601a      	str	r2, [r3, #0]
      break;
 8009464:	e01c      	b.n	80094a0 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_208Hz:
      *odr =  208.0f;
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	4a14      	ldr	r2, [pc, #80]	; (80094bc <LSM6DSL_G_Get_ODR+0xf4>)
 800946a:	601a      	str	r2, [r3, #0]
      break;
 800946c:	e018      	b.n	80094a0 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_416Hz:
      *odr =  416.0f;
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	4a13      	ldr	r2, [pc, #76]	; (80094c0 <LSM6DSL_G_Get_ODR+0xf8>)
 8009472:	601a      	str	r2, [r3, #0]
      break;
 8009474:	e014      	b.n	80094a0 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_833Hz:
      *odr =  833.0f;
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	4a12      	ldr	r2, [pc, #72]	; (80094c4 <LSM6DSL_G_Get_ODR+0xfc>)
 800947a:	601a      	str	r2, [r3, #0]
      break;
 800947c:	e010      	b.n	80094a0 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_1660Hz:
      *odr = 1660.0f;
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	4a11      	ldr	r2, [pc, #68]	; (80094c8 <LSM6DSL_G_Get_ODR+0x100>)
 8009482:	601a      	str	r2, [r3, #0]
      break;
 8009484:	e00c      	b.n	80094a0 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_3330Hz:
      *odr = 3330.0f;
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	4a10      	ldr	r2, [pc, #64]	; (80094cc <LSM6DSL_G_Get_ODR+0x104>)
 800948a:	601a      	str	r2, [r3, #0]
      break;
 800948c:	e008      	b.n	80094a0 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_6660Hz:
      *odr = 6660.0f;
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	4a0f      	ldr	r2, [pc, #60]	; (80094d0 <LSM6DSL_G_Get_ODR+0x108>)
 8009492:	601a      	str	r2, [r3, #0]
      break;
 8009494:	e004      	b.n	80094a0 <LSM6DSL_G_Get_ODR+0xd8>
    default:
      *odr =   -1.0f;
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	4a0e      	ldr	r2, [pc, #56]	; (80094d4 <LSM6DSL_G_Get_ODR+0x10c>)
 800949a:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800949c:	2301      	movs	r3, #1
 800949e:	e000      	b.n	80094a2 <LSM6DSL_G_Get_ODR+0xda>
  }

  return COMPONENT_OK;
 80094a0:	2300      	movs	r3, #0
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3710      	adds	r7, #16
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	bf00      	nop
 80094ac:	41500000 	.word	0x41500000
 80094b0:	41d00000 	.word	0x41d00000
 80094b4:	42500000 	.word	0x42500000
 80094b8:	42d00000 	.word	0x42d00000
 80094bc:	43500000 	.word	0x43500000
 80094c0:	43d00000 	.word	0x43d00000
 80094c4:	44504000 	.word	0x44504000
 80094c8:	44cf8000 	.word	0x44cf8000
 80094cc:	45502000 	.word	0x45502000
 80094d0:	45d02000 	.word	0x45d02000
 80094d4:	bf800000 	.word	0xbf800000

080094d8 <LSM6DSL_G_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b082      	sub	sp, #8
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
 80094e0:	460b      	mov	r3, r1
 80094e2:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	799b      	ldrb	r3, [r3, #6]
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	d109      	bne.n	8009500 <LSM6DSL_G_Set_ODR+0x28>
  {
    if(LSM6DSL_G_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 80094ec:	78fb      	ldrb	r3, [r7, #3]
 80094ee:	4619      	mov	r1, r3
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f000 fc13 	bl	8009d1c <LSM6DSL_G_Set_ODR_When_Enabled>
 80094f6:	4603      	mov	r3, r0
 80094f8:	2b01      	cmp	r3, #1
 80094fa:	d10b      	bne.n	8009514 <LSM6DSL_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 80094fc:	2301      	movs	r3, #1
 80094fe:	e00a      	b.n	8009516 <LSM6DSL_G_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_G_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8009500:	78fb      	ldrb	r3, [r7, #3]
 8009502:	4619      	mov	r1, r3
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f000 fc3f 	bl	8009d88 <LSM6DSL_G_Set_ODR_When_Disabled>
 800950a:	4603      	mov	r3, r0
 800950c:	2b01      	cmp	r3, #1
 800950e:	d101      	bne.n	8009514 <LSM6DSL_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8009510:	2301      	movs	r3, #1
 8009512:	e000      	b.n	8009516 <LSM6DSL_G_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 8009514:	2300      	movs	r3, #0
}
 8009516:	4618      	mov	r0, r3
 8009518:	3708      	adds	r7, #8
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}

0800951e <LSM6DSL_G_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800951e:	b580      	push	{r7, lr}
 8009520:	b082      	sub	sp, #8
 8009522:	af00      	add	r7, sp, #0
 8009524:	6078      	str	r0, [r7, #4]
 8009526:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	799b      	ldrb	r3, [r3, #6]
 800952e:	2b01      	cmp	r3, #1
 8009530:	d109      	bne.n	8009546 <LSM6DSL_G_Set_ODR_Value+0x28>
  {
    if(LSM6DSL_G_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8009532:	ed97 0a00 	vldr	s0, [r7]
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f000 fc68 	bl	8009e0c <LSM6DSL_G_Set_ODR_Value_When_Enabled>
 800953c:	4603      	mov	r3, r0
 800953e:	2b01      	cmp	r3, #1
 8009540:	d10b      	bne.n	800955a <LSM6DSL_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8009542:	2301      	movs	r3, #1
 8009544:	e00a      	b.n	800955c <LSM6DSL_G_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_G_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8009546:	ed97 0a00 	vldr	s0, [r7]
 800954a:	6878      	ldr	r0, [r7, #4]
 800954c:	f000 fce6 	bl	8009f1c <LSM6DSL_G_Set_ODR_Value_When_Disabled>
 8009550:	4603      	mov	r3, r0
 8009552:	2b01      	cmp	r3, #1
 8009554:	d101      	bne.n	800955a <LSM6DSL_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8009556:	2301      	movs	r3, #1
 8009558:	e000      	b.n	800955c <LSM6DSL_G_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 800955a:	2300      	movs	r3, #0
}
 800955c:	4618      	mov	r0, r3
 800955e:	3708      	adds	r7, #8
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}

08009564 <LSM6DSL_G_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b084      	sub	sp, #16
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_G_t fs_low_level;
  LSM6DSL_ACC_GYRO_FS_125_t fs_125;

  if ( LSM6DSL_ACC_GYRO_R_FS_125( (void *)handle, &fs_125 ) == MEMS_ERROR )
 800956e:	f107 030e 	add.w	r3, r7, #14
 8009572:	4619      	mov	r1, r3
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f7fd ff54 	bl	8007422 <LSM6DSL_ACC_GYRO_R_FS_125>
 800957a:	4603      	mov	r3, r0
 800957c:	2b00      	cmp	r3, #0
 800957e:	d101      	bne.n	8009584 <LSM6DSL_G_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 8009580:	2301      	movs	r3, #1
 8009582:	e047      	b.n	8009614 <LSM6DSL_G_Get_FS+0xb0>
  }
  if ( LSM6DSL_ACC_GYRO_R_FS_G( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 8009584:	f107 030f 	add.w	r3, r7, #15
 8009588:	4619      	mov	r1, r3
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f7fd fe84 	bl	8007298 <LSM6DSL_ACC_GYRO_R_FS_G>
 8009590:	4603      	mov	r3, r0
 8009592:	2b00      	cmp	r3, #0
 8009594:	d101      	bne.n	800959a <LSM6DSL_G_Get_FS+0x36>
  {
    return COMPONENT_ERROR;
 8009596:	2301      	movs	r3, #1
 8009598:	e03c      	b.n	8009614 <LSM6DSL_G_Get_FS+0xb0>
  }

  if ( fs_125 == LSM6DSL_ACC_GYRO_FS_125_ENABLED )
 800959a:	7bbb      	ldrb	r3, [r7, #14]
 800959c:	2b02      	cmp	r3, #2
 800959e:	d103      	bne.n	80095a8 <LSM6DSL_G_Get_FS+0x44>
  {
    *fullScale = 125.0f;
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	4a1e      	ldr	r2, [pc, #120]	; (800961c <LSM6DSL_G_Get_FS+0xb8>)
 80095a4:	601a      	str	r2, [r3, #0]
 80095a6:	e034      	b.n	8009612 <LSM6DSL_G_Get_FS+0xae>
  }

  else
  {
    switch( fs_low_level )
 80095a8:	7bfb      	ldrb	r3, [r7, #15]
 80095aa:	2b0c      	cmp	r3, #12
 80095ac:	d82c      	bhi.n	8009608 <LSM6DSL_G_Get_FS+0xa4>
 80095ae:	a201      	add	r2, pc, #4	; (adr r2, 80095b4 <LSM6DSL_G_Get_FS+0x50>)
 80095b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095b4:	080095e9 	.word	0x080095e9
 80095b8:	08009609 	.word	0x08009609
 80095bc:	08009609 	.word	0x08009609
 80095c0:	08009609 	.word	0x08009609
 80095c4:	080095f1 	.word	0x080095f1
 80095c8:	08009609 	.word	0x08009609
 80095cc:	08009609 	.word	0x08009609
 80095d0:	08009609 	.word	0x08009609
 80095d4:	080095f9 	.word	0x080095f9
 80095d8:	08009609 	.word	0x08009609
 80095dc:	08009609 	.word	0x08009609
 80095e0:	08009609 	.word	0x08009609
 80095e4:	08009601 	.word	0x08009601
    {
      case LSM6DSL_ACC_GYRO_FS_G_245dps:
        *fullScale =  245.0f;
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	4a0d      	ldr	r2, [pc, #52]	; (8009620 <LSM6DSL_G_Get_FS+0xbc>)
 80095ec:	601a      	str	r2, [r3, #0]
        break;
 80095ee:	e010      	b.n	8009612 <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_500dps:
        *fullScale =  500.0f;
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	4a0c      	ldr	r2, [pc, #48]	; (8009624 <LSM6DSL_G_Get_FS+0xc0>)
 80095f4:	601a      	str	r2, [r3, #0]
        break;
 80095f6:	e00c      	b.n	8009612 <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_1000dps:
        *fullScale = 1000.0f;
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	4a0b      	ldr	r2, [pc, #44]	; (8009628 <LSM6DSL_G_Get_FS+0xc4>)
 80095fc:	601a      	str	r2, [r3, #0]
        break;
 80095fe:	e008      	b.n	8009612 <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_2000dps:
        *fullScale = 2000.0f;
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	4a0a      	ldr	r2, [pc, #40]	; (800962c <LSM6DSL_G_Get_FS+0xc8>)
 8009604:	601a      	str	r2, [r3, #0]
        break;
 8009606:	e004      	b.n	8009612 <LSM6DSL_G_Get_FS+0xae>
      default:
        *fullScale =   -1.0f;
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	4a09      	ldr	r2, [pc, #36]	; (8009630 <LSM6DSL_G_Get_FS+0xcc>)
 800960c:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 800960e:	2301      	movs	r3, #1
 8009610:	e000      	b.n	8009614 <LSM6DSL_G_Get_FS+0xb0>
    }
  }

  return COMPONENT_OK;
 8009612:	2300      	movs	r3, #0
}
 8009614:	4618      	mov	r0, r3
 8009616:	3710      	adds	r7, #16
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}
 800961c:	42fa0000 	.word	0x42fa0000
 8009620:	43750000 	.word	0x43750000
 8009624:	43fa0000 	.word	0x43fa0000
 8009628:	447a0000 	.word	0x447a0000
 800962c:	44fa0000 	.word	0x44fa0000
 8009630:	bf800000 	.word	0xbf800000

08009634 <LSM6DSL_G_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b084      	sub	sp, #16
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
 800963c:	460b      	mov	r3, r1
 800963e:	70fb      	strb	r3, [r7, #3]

  LSM6DSL_ACC_GYRO_FS_G_t new_fs;

  switch( fullScale )
 8009640:	78fb      	ldrb	r3, [r7, #3]
 8009642:	2b04      	cmp	r3, #4
 8009644:	d00c      	beq.n	8009660 <LSM6DSL_G_Set_FS+0x2c>
 8009646:	2b04      	cmp	r3, #4
 8009648:	dc0d      	bgt.n	8009666 <LSM6DSL_G_Set_FS+0x32>
 800964a:	2b00      	cmp	r3, #0
 800964c:	d002      	beq.n	8009654 <LSM6DSL_G_Set_FS+0x20>
 800964e:	2b02      	cmp	r3, #2
 8009650:	d003      	beq.n	800965a <LSM6DSL_G_Set_FS+0x26>
 8009652:	e008      	b.n	8009666 <LSM6DSL_G_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_245dps;
 8009654:	2300      	movs	r3, #0
 8009656:	73fb      	strb	r3, [r7, #15]
      break;
 8009658:	e007      	b.n	800966a <LSM6DSL_G_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_500dps;
 800965a:	2304      	movs	r3, #4
 800965c:	73fb      	strb	r3, [r7, #15]
      break;
 800965e:	e004      	b.n	800966a <LSM6DSL_G_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_2000dps;
 8009660:	230c      	movs	r3, #12
 8009662:	73fb      	strb	r3, [r7, #15]
      break;
 8009664:	e001      	b.n	800966a <LSM6DSL_G_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 8009666:	2301      	movs	r3, #1
 8009668:	e00a      	b.n	8009680 <LSM6DSL_G_Set_FS+0x4c>
  }

  if ( LSM6DSL_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 800966a:	7bfb      	ldrb	r3, [r7, #15]
 800966c:	4619      	mov	r1, r3
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f7fd fde5 	bl	800723e <LSM6DSL_ACC_GYRO_W_FS_G>
 8009674:	4603      	mov	r3, r0
 8009676:	2b00      	cmp	r3, #0
 8009678:	d101      	bne.n	800967e <LSM6DSL_G_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 800967a:	2301      	movs	r3, #1
 800967c:	e000      	b.n	8009680 <LSM6DSL_G_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 800967e:	2300      	movs	r3, #0
}
 8009680:	4618      	mov	r0, r3
 8009682:	3710      	adds	r7, #16
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}

08009688 <LSM6DSL_G_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b084      	sub	sp, #16
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
 8009690:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_FS_G_t new_fs;

  if ( fullScale <= 125.0f )
 8009694:	edd7 7a00 	vldr	s15, [r7]
 8009698:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8009730 <LSM6DSL_G_Set_FS_Value+0xa8>
 800969c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80096a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096a4:	d808      	bhi.n	80096b8 <LSM6DSL_G_Set_FS_Value+0x30>
  {
    if ( LSM6DSL_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSL_ACC_GYRO_FS_125_ENABLED ) == MEMS_ERROR )
 80096a6:	2102      	movs	r1, #2
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f7fd fe8d 	bl	80073c8 <LSM6DSL_ACC_GYRO_W_FS_125>
 80096ae:	4603      	mov	r3, r0
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d137      	bne.n	8009724 <LSM6DSL_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 80096b4:	2301      	movs	r3, #1
 80096b6:	e036      	b.n	8009726 <LSM6DSL_G_Set_FS_Value+0x9e>
  }

  else
  {
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSL_ACC_GYRO_FS_G_245dps
             : ( fullScale <=  500.0f ) ? LSM6DSL_ACC_GYRO_FS_G_500dps
 80096b8:	edd7 7a00 	vldr	s15, [r7]
 80096bc:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8009734 <LSM6DSL_G_Set_FS_Value+0xac>
 80096c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80096c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096c8:	d801      	bhi.n	80096ce <LSM6DSL_G_Set_FS_Value+0x46>
 80096ca:	2300      	movs	r3, #0
 80096cc:	e016      	b.n	80096fc <LSM6DSL_G_Set_FS_Value+0x74>
 80096ce:	edd7 7a00 	vldr	s15, [r7]
 80096d2:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8009738 <LSM6DSL_G_Set_FS_Value+0xb0>
 80096d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80096da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096de:	d801      	bhi.n	80096e4 <LSM6DSL_G_Set_FS_Value+0x5c>
 80096e0:	2304      	movs	r3, #4
 80096e2:	e00b      	b.n	80096fc <LSM6DSL_G_Set_FS_Value+0x74>
 80096e4:	edd7 7a00 	vldr	s15, [r7]
 80096e8:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800973c <LSM6DSL_G_Set_FS_Value+0xb4>
 80096ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80096f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096f4:	d801      	bhi.n	80096fa <LSM6DSL_G_Set_FS_Value+0x72>
 80096f6:	2308      	movs	r3, #8
 80096f8:	e000      	b.n	80096fc <LSM6DSL_G_Set_FS_Value+0x74>
 80096fa:	230c      	movs	r3, #12
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSL_ACC_GYRO_FS_G_245dps
 80096fc:	73fb      	strb	r3, [r7, #15]
             : ( fullScale <= 1000.0f ) ? LSM6DSL_ACC_GYRO_FS_G_1000dps
             :                            LSM6DSL_ACC_GYRO_FS_G_2000dps;

    if ( LSM6DSL_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSL_ACC_GYRO_FS_125_DISABLED ) == MEMS_ERROR )
 80096fe:	2100      	movs	r1, #0
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	f7fd fe61 	bl	80073c8 <LSM6DSL_ACC_GYRO_W_FS_125>
 8009706:	4603      	mov	r3, r0
 8009708:	2b00      	cmp	r3, #0
 800970a:	d101      	bne.n	8009710 <LSM6DSL_G_Set_FS_Value+0x88>
    {
      return COMPONENT_ERROR;
 800970c:	2301      	movs	r3, #1
 800970e:	e00a      	b.n	8009726 <LSM6DSL_G_Set_FS_Value+0x9e>
    }
    if ( LSM6DSL_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 8009710:	7bfb      	ldrb	r3, [r7, #15]
 8009712:	4619      	mov	r1, r3
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f7fd fd92 	bl	800723e <LSM6DSL_ACC_GYRO_W_FS_G>
 800971a:	4603      	mov	r3, r0
 800971c:	2b00      	cmp	r3, #0
 800971e:	d101      	bne.n	8009724 <LSM6DSL_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 8009720:	2301      	movs	r3, #1
 8009722:	e000      	b.n	8009726 <LSM6DSL_G_Set_FS_Value+0x9e>
    }
  }

  return COMPONENT_OK;
 8009724:	2300      	movs	r3, #0
}
 8009726:	4618      	mov	r0, r3
 8009728:	3710      	adds	r7, #16
 800972a:	46bd      	mov	sp, r7
 800972c:	bd80      	pop	{r7, pc}
 800972e:	bf00      	nop
 8009730:	42fa0000 	.word	0x42fa0000
 8009734:	43750000 	.word	0x43750000
 8009738:	43fa0000 	.word	0x43fa0000
 800973c:	447a0000 	.word	0x447a0000

08009740 <LSM6DSL_G_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b084      	sub	sp, #16
 8009744:	af00      	add	r7, sp, #0
 8009746:	60f8      	str	r0, [r7, #12]
 8009748:	460b      	mov	r3, r1
 800974a:	607a      	str	r2, [r7, #4]
 800974c:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800974e:	7afb      	ldrb	r3, [r7, #11]
 8009750:	687a      	ldr	r2, [r7, #4]
 8009752:	4619      	mov	r1, r3
 8009754:	68f8      	ldr	r0, [r7, #12]
 8009756:	f000 f876 	bl	8009846 <LSM6DSL_Read_Reg>
 800975a:	4603      	mov	r3, r0
 800975c:	2b01      	cmp	r3, #1
 800975e:	d101      	bne.n	8009764 <LSM6DSL_G_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8009760:	2301      	movs	r3, #1
 8009762:	e000      	b.n	8009766 <LSM6DSL_G_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8009764:	2300      	movs	r3, #0
}
 8009766:	4618      	mov	r0, r3
 8009768:	3710      	adds	r7, #16
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}

0800976e <LSM6DSL_G_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800976e:	b580      	push	{r7, lr}
 8009770:	b082      	sub	sp, #8
 8009772:	af00      	add	r7, sp, #0
 8009774:	6078      	str	r0, [r7, #4]
 8009776:	460b      	mov	r3, r1
 8009778:	70fb      	strb	r3, [r7, #3]
 800977a:	4613      	mov	r3, r2
 800977c:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800977e:	78ba      	ldrb	r2, [r7, #2]
 8009780:	78fb      	ldrb	r3, [r7, #3]
 8009782:	4619      	mov	r1, r3
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f000 f875 	bl	8009874 <LSM6DSL_Write_Reg>
 800978a:	4603      	mov	r3, r0
 800978c:	2b01      	cmp	r3, #1
 800978e:	d101      	bne.n	8009794 <LSM6DSL_G_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8009790:	2301      	movs	r3, #1
 8009792:	e000      	b.n	8009796 <LSM6DSL_G_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8009794:	2300      	movs	r3, #0
}
 8009796:	4618      	mov	r0, r3
 8009798:	3708      	adds	r7, #8
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}

0800979e <LSM6DSL_G_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800979e:	b580      	push	{r7, lr}
 80097a0:	b084      	sub	sp, #16
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	6078      	str	r0, [r7, #4]
 80097a6:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_GDA_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_GDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 80097a8:	f107 030f 	add.w	r3, r7, #15
 80097ac:	4619      	mov	r1, r3
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f7fe fa6f 	bl	8007c92 <LSM6DSL_ACC_GYRO_R_GDA>
 80097b4:	4603      	mov	r3, r0
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d101      	bne.n	80097be <LSM6DSL_G_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 80097ba:	2301      	movs	r3, #1
 80097bc:	e00f      	b.n	80097de <LSM6DSL_G_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 80097be:	7bfb      	ldrb	r3, [r7, #15]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d005      	beq.n	80097d0 <LSM6DSL_G_Get_DRDY_Status+0x32>
 80097c4:	2b02      	cmp	r3, #2
 80097c6:	d107      	bne.n	80097d8 <LSM6DSL_G_Get_DRDY_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_GDA_DATA_AVAIL:
      *status = 1;
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	2201      	movs	r2, #1
 80097cc:	701a      	strb	r2, [r3, #0]
      break;
 80097ce:	e005      	b.n	80097dc <LSM6DSL_G_Get_DRDY_Status+0x3e>
    case LSM6DSL_ACC_GYRO_GDA_NO_DATA_AVAIL:
      *status = 0;
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	2200      	movs	r2, #0
 80097d4:	701a      	strb	r2, [r3, #0]
      break;
 80097d6:	e001      	b.n	80097dc <LSM6DSL_G_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 80097d8:	2301      	movs	r3, #1
 80097da:	e000      	b.n	80097de <LSM6DSL_G_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 80097dc:	2300      	movs	r3, #0
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3710      	adds	r7, #16
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}

080097e6 <LSM6DSL_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80097e6:	b580      	push	{r7, lr}
 80097e8:	b082      	sub	sp, #8
 80097ea:	af00      	add	r7, sp, #0
 80097ec:	6078      	str	r0, [r7, #4]
 80097ee:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM6DSL_ACC_GYRO_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 80097f0:	6839      	ldr	r1, [r7, #0]
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f7fd fc14 	bl	8007020 <LSM6DSL_ACC_GYRO_R_WHO_AM_I>
 80097f8:	4603      	mov	r3, r0
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d101      	bne.n	8009802 <LSM6DSL_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 80097fe:	2301      	movs	r3, #1
 8009800:	e000      	b.n	8009804 <LSM6DSL_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8009802:	2300      	movs	r3, #0
}
 8009804:	4618      	mov	r0, r3
 8009806:	3708      	adds	r7, #8
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}

0800980c <LSM6DSL_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b084      	sub	sp, #16
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8009814:	2300      	movs	r3, #0
 8009816:	73fb      	strb	r3, [r7, #15]

  if ( LSM6DSL_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8009818:	f107 030f 	add.w	r3, r7, #15
 800981c:	4619      	mov	r1, r3
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f7ff ffe1 	bl	80097e6 <LSM6DSL_Get_WhoAmI>
 8009824:	4603      	mov	r3, r0
 8009826:	2b01      	cmp	r3, #1
 8009828:	d101      	bne.n	800982e <LSM6DSL_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 800982a:	2301      	movs	r3, #1
 800982c:	e007      	b.n	800983e <LSM6DSL_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	781a      	ldrb	r2, [r3, #0]
 8009832:	7bfb      	ldrb	r3, [r7, #15]
 8009834:	429a      	cmp	r2, r3
 8009836:	d001      	beq.n	800983c <LSM6DSL_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8009838:	2301      	movs	r3, #1
 800983a:	e000      	b.n	800983e <LSM6DSL_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 800983c:	2300      	movs	r3, #0
}
 800983e:	4618      	mov	r0, r3
 8009840:	3710      	adds	r7, #16
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}

08009846 <LSM6DSL_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8009846:	b580      	push	{r7, lr}
 8009848:	b084      	sub	sp, #16
 800984a:	af00      	add	r7, sp, #0
 800984c:	60f8      	str	r0, [r7, #12]
 800984e:	460b      	mov	r3, r1
 8009850:	607a      	str	r2, [r7, #4]
 8009852:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_ACC_GYRO_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 8009854:	7af9      	ldrb	r1, [r7, #11]
 8009856:	2301      	movs	r3, #1
 8009858:	687a      	ldr	r2, [r7, #4]
 800985a:	68f8      	ldr	r0, [r7, #12]
 800985c:	f7fd fbac 	bl	8006fb8 <LSM6DSL_ACC_GYRO_ReadReg>
 8009860:	4603      	mov	r3, r0
 8009862:	2b00      	cmp	r3, #0
 8009864:	d101      	bne.n	800986a <LSM6DSL_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8009866:	2301      	movs	r3, #1
 8009868:	e000      	b.n	800986c <LSM6DSL_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800986a:	2300      	movs	r3, #0
}
 800986c:	4618      	mov	r0, r3
 800986e:	3710      	adds	r7, #16
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}

08009874 <LSM6DSL_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b082      	sub	sp, #8
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
 800987c:	460b      	mov	r3, r1
 800987e:	70fb      	strb	r3, [r7, #3]
 8009880:	4613      	mov	r3, r2
 8009882:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_ACC_GYRO_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 8009884:	1cba      	adds	r2, r7, #2
 8009886:	78f9      	ldrb	r1, [r7, #3]
 8009888:	2301      	movs	r3, #1
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f7fd fbae 	bl	8006fec <LSM6DSL_ACC_GYRO_WriteReg>
 8009890:	4603      	mov	r3, r0
 8009892:	2b00      	cmp	r3, #0
 8009894:	d101      	bne.n	800989a <LSM6DSL_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8009896:	2301      	movs	r3, #1
 8009898:	e000      	b.n	800989c <LSM6DSL_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800989a:	2300      	movs	r3, #0
}
 800989c:	4618      	mov	r0, r3
 800989e:	3708      	adds	r7, #8
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <LSM6DSL_Set_Interrupt_Latch>:
 * @param status interrupt latch enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_Set_Interrupt_Latch( DrvContextTypeDef *handle, uint8_t status )
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b082      	sub	sp, #8
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	460b      	mov	r3, r1
 80098ae:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_LIR_t )status )
 80098b0:	78fb      	ldrb	r3, [r7, #3]
 80098b2:	2b01      	cmp	r3, #1
 80098b4:	d901      	bls.n	80098ba <LSM6DSL_Set_Interrupt_Latch+0x16>
  {
    case LSM6DSL_ACC_GYRO_LIR_DISABLED:
    case LSM6DSL_ACC_GYRO_LIR_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	e00b      	b.n	80098d2 <LSM6DSL_Set_Interrupt_Latch+0x2e>
      break;
 80098ba:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_LIR( handle, ( LSM6DSL_ACC_GYRO_LIR_t )status ) == MEMS_ERROR )
 80098bc:	78fb      	ldrb	r3, [r7, #3]
 80098be:	4619      	mov	r1, r3
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f7fe fafc 	bl	8007ebe <LSM6DSL_ACC_GYRO_W_LIR>
 80098c6:	4603      	mov	r3, r0
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d101      	bne.n	80098d0 <LSM6DSL_Set_Interrupt_Latch+0x2c>
  {
    return COMPONENT_ERROR;
 80098cc:	2301      	movs	r3, #1
 80098ce:	e000      	b.n	80098d2 <LSM6DSL_Set_Interrupt_Latch+0x2e>
  }

  return COMPONENT_OK;
 80098d0:	2300      	movs	r3, #0
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	3708      	adds	r7, #8
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}
	...

080098dc <LSM6DSL_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b084      	sub	sp, #16
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
 80098e4:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 80098e6:	4a1d      	ldr	r2, [pc, #116]	; (800995c <LSM6DSL_X_Get_Axes_Raw+0x80>)
 80098e8:	f107 0308 	add.w	r3, r7, #8
 80098ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80098f0:	6018      	str	r0, [r3, #0]
 80098f2:	3304      	adds	r3, #4
 80098f4:	8019      	strh	r1, [r3, #0]

  /* Read output registers from LSM6DSL_ACC_GYRO_OUTX_L_XL to LSM6DSL_ACC_GYRO_OUTZ_H_XL. */
  if ( LSM6DSL_ACC_GYRO_GetRawAccData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 80098f6:	f107 0308 	add.w	r3, r7, #8
 80098fa:	4619      	mov	r1, r3
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f7fd fc22 	bl	8007146 <LSM6DSL_ACC_GYRO_GetRawAccData>
 8009902:	4603      	mov	r3, r0
 8009904:	2b00      	cmp	r3, #0
 8009906:	d101      	bne.n	800990c <LSM6DSL_X_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 8009908:	2301      	movs	r3, #1
 800990a:	e023      	b.n	8009954 <LSM6DSL_X_Get_Axes_Raw+0x78>
  }

  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 800990c:	7a7b      	ldrb	r3, [r7, #9]
 800990e:	b29b      	uxth	r3, r3
 8009910:	021b      	lsls	r3, r3, #8
 8009912:	b29a      	uxth	r2, r3
 8009914:	7a3b      	ldrb	r3, [r7, #8]
 8009916:	b29b      	uxth	r3, r3
 8009918:	4413      	add	r3, r2
 800991a:	b29b      	uxth	r3, r3
 800991c:	b21a      	sxth	r2, r3
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 8009922:	7afb      	ldrb	r3, [r7, #11]
 8009924:	b29b      	uxth	r3, r3
 8009926:	021b      	lsls	r3, r3, #8
 8009928:	b29a      	uxth	r2, r3
 800992a:	7abb      	ldrb	r3, [r7, #10]
 800992c:	b29b      	uxth	r3, r3
 800992e:	4413      	add	r3, r2
 8009930:	b29a      	uxth	r2, r3
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	3302      	adds	r3, #2
 8009936:	b212      	sxth	r2, r2
 8009938:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 800993a:	7b7b      	ldrb	r3, [r7, #13]
 800993c:	b29b      	uxth	r3, r3
 800993e:	021b      	lsls	r3, r3, #8
 8009940:	b29a      	uxth	r2, r3
 8009942:	7b3b      	ldrb	r3, [r7, #12]
 8009944:	b29b      	uxth	r3, r3
 8009946:	4413      	add	r3, r2
 8009948:	b29a      	uxth	r2, r3
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	3304      	adds	r3, #4
 800994e:	b212      	sxth	r2, r2
 8009950:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 8009952:	2300      	movs	r3, #0
}
 8009954:	4618      	mov	r0, r3
 8009956:	3710      	adds	r7, #16
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}
 800995c:	08014748 	.word	0x08014748

08009960 <LSM6DSL_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b084      	sub	sp, #16
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	460b      	mov	r3, r1
 800996a:	70fb      	strb	r3, [r7, #3]
  LSM6DSL_ACC_GYRO_ODR_XL_t new_odr;

  switch( odr )
 800996c:	78fb      	ldrb	r3, [r7, #3]
 800996e:	2b04      	cmp	r3, #4
 8009970:	d81b      	bhi.n	80099aa <LSM6DSL_X_Set_ODR_When_Enabled+0x4a>
 8009972:	a201      	add	r2, pc, #4	; (adr r2, 8009978 <LSM6DSL_X_Set_ODR_When_Enabled+0x18>)
 8009974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009978:	0800998d 	.word	0x0800998d
 800997c:	08009993 	.word	0x08009993
 8009980:	08009999 	.word	0x08009999
 8009984:	0800999f 	.word	0x0800999f
 8009988:	080099a5 	.word	0x080099a5
  {
    case ODR_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_13Hz;
 800998c:	2310      	movs	r3, #16
 800998e:	73fb      	strb	r3, [r7, #15]
      break;
 8009990:	e00d      	b.n	80099ae <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_13Hz;
 8009992:	2310      	movs	r3, #16
 8009994:	73fb      	strb	r3, [r7, #15]
      break;
 8009996:	e00a      	b.n	80099ae <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_26Hz;
 8009998:	2320      	movs	r3, #32
 800999a:	73fb      	strb	r3, [r7, #15]
      break;
 800999c:	e007      	b.n	80099ae <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_52Hz;
 800999e:	2330      	movs	r3, #48	; 0x30
 80099a0:	73fb      	strb	r3, [r7, #15]
      break;
 80099a2:	e004      	b.n	80099ae <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_104Hz;
 80099a4:	2340      	movs	r3, #64	; 0x40
 80099a6:	73fb      	strb	r3, [r7, #15]
      break;
 80099a8:	e001      	b.n	80099ae <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 80099aa:	2301      	movs	r3, #1
 80099ac:	e00a      	b.n	80099c4 <LSM6DSL_X_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 80099ae:	7bfb      	ldrb	r3, [r7, #15]
 80099b0:	4619      	mov	r1, r3
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f7fd fbfa 	bl	80071ac <LSM6DSL_ACC_GYRO_W_ODR_XL>
 80099b8:	4603      	mov	r3, r0
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d101      	bne.n	80099c2 <LSM6DSL_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 80099be:	2301      	movs	r3, #1
 80099c0:	e000      	b.n	80099c4 <LSM6DSL_X_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 80099c2:	2300      	movs	r3, #0
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3710      	adds	r7, #16
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <LSM6DSL_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 80099cc:	b480      	push	{r7}
 80099ce:	b085      	sub	sp, #20
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
 80099d4:	460b      	mov	r3, r1
 80099d6:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	689b      	ldr	r3, [r3, #8]
 80099dc:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	60bb      	str	r3, [r7, #8]

  switch( odr )
 80099e4:	78fb      	ldrb	r3, [r7, #3]
 80099e6:	2b04      	cmp	r3, #4
 80099e8:	d820      	bhi.n	8009a2c <LSM6DSL_X_Set_ODR_When_Disabled+0x60>
 80099ea:	a201      	add	r2, pc, #4	; (adr r2, 80099f0 <LSM6DSL_X_Set_ODR_When_Disabled+0x24>)
 80099ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099f0:	08009a05 	.word	0x08009a05
 80099f4:	08009a0d 	.word	0x08009a0d
 80099f8:	08009a15 	.word	0x08009a15
 80099fc:	08009a1d 	.word	0x08009a1d
 8009a00:	08009a25 	.word	0x08009a25
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	4a0e      	ldr	r2, [pc, #56]	; (8009a40 <LSM6DSL_X_Set_ODR_When_Disabled+0x74>)
 8009a08:	605a      	str	r2, [r3, #4]
      break;
 8009a0a:	e011      	b.n	8009a30 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 8009a0c:	68bb      	ldr	r3, [r7, #8]
 8009a0e:	4a0c      	ldr	r2, [pc, #48]	; (8009a40 <LSM6DSL_X_Set_ODR_When_Disabled+0x74>)
 8009a10:	605a      	str	r2, [r3, #4]
      break;
 8009a12:	e00d      	b.n	8009a30 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 8009a14:	68bb      	ldr	r3, [r7, #8]
 8009a16:	4a0b      	ldr	r2, [pc, #44]	; (8009a44 <LSM6DSL_X_Set_ODR_When_Disabled+0x78>)
 8009a18:	605a      	str	r2, [r3, #4]
      break;
 8009a1a:	e009      	b.n	8009a30 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	4a0a      	ldr	r2, [pc, #40]	; (8009a48 <LSM6DSL_X_Set_ODR_When_Disabled+0x7c>)
 8009a20:	605a      	str	r2, [r3, #4]
      break;
 8009a22:	e005      	b.n	8009a30 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	4a09      	ldr	r2, [pc, #36]	; (8009a4c <LSM6DSL_X_Set_ODR_When_Disabled+0x80>)
 8009a28:	605a      	str	r2, [r3, #4]
      break;
 8009a2a:	e001      	b.n	8009a30 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	e000      	b.n	8009a32 <LSM6DSL_X_Set_ODR_When_Disabled+0x66>
  }

  return COMPONENT_OK;
 8009a30:	2300      	movs	r3, #0
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3714      	adds	r7, #20
 8009a36:	46bd      	mov	sp, r7
 8009a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3c:	4770      	bx	lr
 8009a3e:	bf00      	nop
 8009a40:	41500000 	.word	0x41500000
 8009a44:	41d00000 	.word	0x41d00000
 8009a48:	42500000 	.word	0x42500000
 8009a4c:	42d00000 	.word	0x42d00000

08009a50 <LSM6DSL_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b084      	sub	sp, #16
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
 8009a58:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_XL_t new_odr;

  new_odr = ( odr <=   13.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_13Hz
            : ( odr <=   26.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_26Hz
 8009a5c:	edd7 7a00 	vldr	s15, [r7]
 8009a60:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8009a64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a6c:	d801      	bhi.n	8009a72 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x22>
 8009a6e:	2310      	movs	r3, #16
 8009a70:	e058      	b.n	8009b24 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009a72:	edd7 7a00 	vldr	s15, [r7]
 8009a76:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8009a7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a82:	d801      	bhi.n	8009a88 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x38>
 8009a84:	2320      	movs	r3, #32
 8009a86:	e04d      	b.n	8009b24 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009a88:	edd7 7a00 	vldr	s15, [r7]
 8009a8c:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8009b44 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xf4>
 8009a90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a98:	d801      	bhi.n	8009a9e <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x4e>
 8009a9a:	2330      	movs	r3, #48	; 0x30
 8009a9c:	e042      	b.n	8009b24 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009a9e:	edd7 7a00 	vldr	s15, [r7]
 8009aa2:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8009b48 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xf8>
 8009aa6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aae:	d801      	bhi.n	8009ab4 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x64>
 8009ab0:	2340      	movs	r3, #64	; 0x40
 8009ab2:	e037      	b.n	8009b24 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009ab4:	edd7 7a00 	vldr	s15, [r7]
 8009ab8:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8009b4c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xfc>
 8009abc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ac4:	d801      	bhi.n	8009aca <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x7a>
 8009ac6:	2350      	movs	r3, #80	; 0x50
 8009ac8:	e02c      	b.n	8009b24 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009aca:	edd7 7a00 	vldr	s15, [r7]
 8009ace:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8009b50 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x100>
 8009ad2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ada:	d801      	bhi.n	8009ae0 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x90>
 8009adc:	2360      	movs	r3, #96	; 0x60
 8009ade:	e021      	b.n	8009b24 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009ae0:	edd7 7a00 	vldr	s15, [r7]
 8009ae4:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8009b54 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x104>
 8009ae8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009af0:	d801      	bhi.n	8009af6 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xa6>
 8009af2:	2370      	movs	r3, #112	; 0x70
 8009af4:	e016      	b.n	8009b24 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009af6:	edd7 7a00 	vldr	s15, [r7]
 8009afa:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8009b58 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x108>
 8009afe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b06:	d801      	bhi.n	8009b0c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xbc>
 8009b08:	2380      	movs	r3, #128	; 0x80
 8009b0a:	e00b      	b.n	8009b24 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009b0c:	edd7 7a00 	vldr	s15, [r7]
 8009b10:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8009b5c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x10c>
 8009b14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b1c:	d801      	bhi.n	8009b22 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd2>
 8009b1e:	2390      	movs	r3, #144	; 0x90
 8009b20:	e000      	b.n	8009b24 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009b22:	23a0      	movs	r3, #160	; 0xa0
  new_odr = ( odr <=   13.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_13Hz
 8009b24:	73fb      	strb	r3, [r7, #15]
            : ( odr <=  833.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_833Hz
            : ( odr <= 1660.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_1660Hz
            : ( odr <= 3330.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_3330Hz
            :                      LSM6DSL_ACC_GYRO_ODR_XL_6660Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 8009b26:	7bfb      	ldrb	r3, [r7, #15]
 8009b28:	4619      	mov	r1, r3
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f7fd fb3e 	bl	80071ac <LSM6DSL_ACC_GYRO_W_ODR_XL>
 8009b30:	4603      	mov	r3, r0
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d101      	bne.n	8009b3a <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 8009b36:	2301      	movs	r3, #1
 8009b38:	e000      	b.n	8009b3c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xec>
  }

  return COMPONENT_OK;
 8009b3a:	2300      	movs	r3, #0
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3710      	adds	r7, #16
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}
 8009b44:	42500000 	.word	0x42500000
 8009b48:	42d00000 	.word	0x42d00000
 8009b4c:	43500000 	.word	0x43500000
 8009b50:	43d00000 	.word	0x43d00000
 8009b54:	44504000 	.word	0x44504000
 8009b58:	44cf8000 	.word	0x44cf8000
 8009b5c:	45502000 	.word	0x45502000

08009b60 <LSM6DSL_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 8009b60:	b480      	push	{r7}
 8009b62:	b085      	sub	sp, #20
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	689b      	ldr	r3, [r3, #8]
 8009b70:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
                                 : ( odr <=   26.0f ) ? 26.0f
 8009b78:	edd7 7a00 	vldr	s15, [r7]
 8009b7c:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8009b80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b88:	d801      	bhi.n	8009b8e <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x2e>
 8009b8a:	4b32      	ldr	r3, [pc, #200]	; (8009c54 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xf4>)
 8009b8c:	e058      	b.n	8009c40 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=   52.0f ) ? 52.0f
 8009b8e:	edd7 7a00 	vldr	s15, [r7]
 8009b92:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8009b96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b9e:	d801      	bhi.n	8009ba4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x44>
 8009ba0:	4b2d      	ldr	r3, [pc, #180]	; (8009c58 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xf8>)
 8009ba2:	e04d      	b.n	8009c40 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  104.0f ) ? 104.0f
 8009ba4:	edd7 7a00 	vldr	s15, [r7]
 8009ba8:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8009c5c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xfc>
 8009bac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bb4:	d801      	bhi.n	8009bba <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x5a>
 8009bb6:	4b2a      	ldr	r3, [pc, #168]	; (8009c60 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x100>)
 8009bb8:	e042      	b.n	8009c40 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  208.0f ) ? 208.0f
 8009bba:	edd7 7a00 	vldr	s15, [r7]
 8009bbe:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8009c64 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x104>
 8009bc2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bca:	d801      	bhi.n	8009bd0 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x70>
 8009bcc:	4b26      	ldr	r3, [pc, #152]	; (8009c68 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x108>)
 8009bce:	e037      	b.n	8009c40 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  416.0f ) ? 416.0f
 8009bd0:	edd7 7a00 	vldr	s15, [r7]
 8009bd4:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8009c6c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x10c>
 8009bd8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009be0:	d801      	bhi.n	8009be6 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x86>
 8009be2:	4b23      	ldr	r3, [pc, #140]	; (8009c70 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x110>)
 8009be4:	e02c      	b.n	8009c40 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  833.0f ) ? 833.0f
 8009be6:	edd7 7a00 	vldr	s15, [r7]
 8009bea:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8009c74 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x114>
 8009bee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bf6:	d801      	bhi.n	8009bfc <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x9c>
 8009bf8:	4b1f      	ldr	r3, [pc, #124]	; (8009c78 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x118>)
 8009bfa:	e021      	b.n	8009c40 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 1660.0f ) ? 1660.0f
 8009bfc:	edd7 7a00 	vldr	s15, [r7]
 8009c00:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8009c7c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x11c>
 8009c04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c0c:	d801      	bhi.n	8009c12 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xb2>
 8009c0e:	4b1c      	ldr	r3, [pc, #112]	; (8009c80 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x120>)
 8009c10:	e016      	b.n	8009c40 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 3330.0f ) ? 3330.0f
 8009c12:	edd7 7a00 	vldr	s15, [r7]
 8009c16:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8009c84 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x124>
 8009c1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c22:	d801      	bhi.n	8009c28 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xc8>
 8009c24:	4b18      	ldr	r3, [pc, #96]	; (8009c88 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x128>)
 8009c26:	e00b      	b.n	8009c40 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 :                      6660.0f;
 8009c28:	edd7 7a00 	vldr	s15, [r7]
 8009c2c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8009c8c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x12c>
 8009c30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c38:	d801      	bhi.n	8009c3e <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xde>
 8009c3a:	4b15      	ldr	r3, [pc, #84]	; (8009c90 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x130>)
 8009c3c:	e000      	b.n	8009c40 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
 8009c3e:	4b15      	ldr	r3, [pc, #84]	; (8009c94 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
 8009c40:	68ba      	ldr	r2, [r7, #8]
 8009c42:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 8009c44:	2300      	movs	r3, #0
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3714      	adds	r7, #20
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c50:	4770      	bx	lr
 8009c52:	bf00      	nop
 8009c54:	41500000 	.word	0x41500000
 8009c58:	41d00000 	.word	0x41d00000
 8009c5c:	42500000 	.word	0x42500000
 8009c60:	42500000 	.word	0x42500000
 8009c64:	42d00000 	.word	0x42d00000
 8009c68:	42d00000 	.word	0x42d00000
 8009c6c:	43500000 	.word	0x43500000
 8009c70:	43500000 	.word	0x43500000
 8009c74:	43d00000 	.word	0x43d00000
 8009c78:	43d00000 	.word	0x43d00000
 8009c7c:	44504000 	.word	0x44504000
 8009c80:	44504000 	.word	0x44504000
 8009c84:	44cf8000 	.word	0x44cf8000
 8009c88:	44cf8000 	.word	0x44cf8000
 8009c8c:	45502000 	.word	0x45502000
 8009c90:	45502000 	.word	0x45502000
 8009c94:	45d02000 	.word	0x45d02000

08009c98 <LSM6DSL_G_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b084      	sub	sp, #16
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
 8009ca0:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 8009ca2:	4a1d      	ldr	r2, [pc, #116]	; (8009d18 <LSM6DSL_G_Get_Axes_Raw+0x80>)
 8009ca4:	f107 0308 	add.w	r3, r7, #8
 8009ca8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009cac:	6018      	str	r0, [r3, #0]
 8009cae:	3304      	adds	r3, #4
 8009cb0:	8019      	strh	r1, [r3, #0]

  /* Read output registers from LSM6DSL_ACC_GYRO_OUTX_L_G to LSM6DSL_ACC_GYRO_OUTZ_H_G. */
  if ( LSM6DSL_ACC_GYRO_GetRawGyroData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 8009cb2:	f107 0308 	add.w	r3, r7, #8
 8009cb6:	4619      	mov	r1, r3
 8009cb8:	6878      	ldr	r0, [r7, #4]
 8009cba:	f7fd fb09 	bl	80072d0 <LSM6DSL_ACC_GYRO_GetRawGyroData>
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d101      	bne.n	8009cc8 <LSM6DSL_G_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	e023      	b.n	8009d10 <LSM6DSL_G_Get_Axes_Raw+0x78>
  }

  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 8009cc8:	7a7b      	ldrb	r3, [r7, #9]
 8009cca:	b29b      	uxth	r3, r3
 8009ccc:	021b      	lsls	r3, r3, #8
 8009cce:	b29a      	uxth	r2, r3
 8009cd0:	7a3b      	ldrb	r3, [r7, #8]
 8009cd2:	b29b      	uxth	r3, r3
 8009cd4:	4413      	add	r3, r2
 8009cd6:	b29b      	uxth	r3, r3
 8009cd8:	b21a      	sxth	r2, r3
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 8009cde:	7afb      	ldrb	r3, [r7, #11]
 8009ce0:	b29b      	uxth	r3, r3
 8009ce2:	021b      	lsls	r3, r3, #8
 8009ce4:	b29a      	uxth	r2, r3
 8009ce6:	7abb      	ldrb	r3, [r7, #10]
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	4413      	add	r3, r2
 8009cec:	b29a      	uxth	r2, r3
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	3302      	adds	r3, #2
 8009cf2:	b212      	sxth	r2, r2
 8009cf4:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 8009cf6:	7b7b      	ldrb	r3, [r7, #13]
 8009cf8:	b29b      	uxth	r3, r3
 8009cfa:	021b      	lsls	r3, r3, #8
 8009cfc:	b29a      	uxth	r2, r3
 8009cfe:	7b3b      	ldrb	r3, [r7, #12]
 8009d00:	b29b      	uxth	r3, r3
 8009d02:	4413      	add	r3, r2
 8009d04:	b29a      	uxth	r2, r3
 8009d06:	683b      	ldr	r3, [r7, #0]
 8009d08:	3304      	adds	r3, #4
 8009d0a:	b212      	sxth	r2, r2
 8009d0c:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 8009d0e:	2300      	movs	r3, #0
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	3710      	adds	r7, #16
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}
 8009d18:	08014748 	.word	0x08014748

08009d1c <LSM6DSL_G_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b084      	sub	sp, #16
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
 8009d24:	460b      	mov	r3, r1
 8009d26:	70fb      	strb	r3, [r7, #3]
  LSM6DSL_ACC_GYRO_ODR_G_t new_odr;

  switch( odr )
 8009d28:	78fb      	ldrb	r3, [r7, #3]
 8009d2a:	2b04      	cmp	r3, #4
 8009d2c:	d81b      	bhi.n	8009d66 <LSM6DSL_G_Set_ODR_When_Enabled+0x4a>
 8009d2e:	a201      	add	r2, pc, #4	; (adr r2, 8009d34 <LSM6DSL_G_Set_ODR_When_Enabled+0x18>)
 8009d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d34:	08009d49 	.word	0x08009d49
 8009d38:	08009d4f 	.word	0x08009d4f
 8009d3c:	08009d55 	.word	0x08009d55
 8009d40:	08009d5b 	.word	0x08009d5b
 8009d44:	08009d61 	.word	0x08009d61
  {
    case ODR_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_13Hz;
 8009d48:	2310      	movs	r3, #16
 8009d4a:	73fb      	strb	r3, [r7, #15]
      break;
 8009d4c:	e00d      	b.n	8009d6a <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_13Hz;
 8009d4e:	2310      	movs	r3, #16
 8009d50:	73fb      	strb	r3, [r7, #15]
      break;
 8009d52:	e00a      	b.n	8009d6a <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_26Hz;
 8009d54:	2320      	movs	r3, #32
 8009d56:	73fb      	strb	r3, [r7, #15]
      break;
 8009d58:	e007      	b.n	8009d6a <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_52Hz;
 8009d5a:	2330      	movs	r3, #48	; 0x30
 8009d5c:	73fb      	strb	r3, [r7, #15]
      break;
 8009d5e:	e004      	b.n	8009d6a <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_104Hz;
 8009d60:	2340      	movs	r3, #64	; 0x40
 8009d62:	73fb      	strb	r3, [r7, #15]
      break;
 8009d64:	e001      	b.n	8009d6a <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 8009d66:	2301      	movs	r3, #1
 8009d68:	e00a      	b.n	8009d80 <LSM6DSL_G_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 8009d6a:	7bfb      	ldrb	r3, [r7, #15]
 8009d6c:	4619      	mov	r1, r3
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f7fd fae1 	bl	8007336 <LSM6DSL_ACC_GYRO_W_ODR_G>
 8009d74:	4603      	mov	r3, r0
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d101      	bne.n	8009d7e <LSM6DSL_G_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	e000      	b.n	8009d80 <LSM6DSL_G_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 8009d7e:	2300      	movs	r3, #0
}
 8009d80:	4618      	mov	r0, r3
 8009d82:	3710      	adds	r7, #16
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}

08009d88 <LSM6DSL_G_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b085      	sub	sp, #20
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
 8009d90:	460b      	mov	r3, r1
 8009d92:	70fb      	strb	r3, [r7, #3]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	689b      	ldr	r3, [r3, #8]
 8009d98:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	60bb      	str	r3, [r7, #8]

  switch( odr )
 8009da0:	78fb      	ldrb	r3, [r7, #3]
 8009da2:	2b04      	cmp	r3, #4
 8009da4:	d820      	bhi.n	8009de8 <LSM6DSL_G_Set_ODR_When_Disabled+0x60>
 8009da6:	a201      	add	r2, pc, #4	; (adr r2, 8009dac <LSM6DSL_G_Set_ODR_When_Disabled+0x24>)
 8009da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dac:	08009dc1 	.word	0x08009dc1
 8009db0:	08009dc9 	.word	0x08009dc9
 8009db4:	08009dd1 	.word	0x08009dd1
 8009db8:	08009dd9 	.word	0x08009dd9
 8009dbc:	08009de1 	.word	0x08009de1
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	4a0e      	ldr	r2, [pc, #56]	; (8009dfc <LSM6DSL_G_Set_ODR_When_Disabled+0x74>)
 8009dc4:	605a      	str	r2, [r3, #4]
      break;
 8009dc6:	e011      	b.n	8009dec <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	4a0c      	ldr	r2, [pc, #48]	; (8009dfc <LSM6DSL_G_Set_ODR_When_Disabled+0x74>)
 8009dcc:	605a      	str	r2, [r3, #4]
      break;
 8009dce:	e00d      	b.n	8009dec <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	4a0b      	ldr	r2, [pc, #44]	; (8009e00 <LSM6DSL_G_Set_ODR_When_Disabled+0x78>)
 8009dd4:	605a      	str	r2, [r3, #4]
      break;
 8009dd6:	e009      	b.n	8009dec <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	4a0a      	ldr	r2, [pc, #40]	; (8009e04 <LSM6DSL_G_Set_ODR_When_Disabled+0x7c>)
 8009ddc:	605a      	str	r2, [r3, #4]
      break;
 8009dde:	e005      	b.n	8009dec <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	4a09      	ldr	r2, [pc, #36]	; (8009e08 <LSM6DSL_G_Set_ODR_When_Disabled+0x80>)
 8009de4:	605a      	str	r2, [r3, #4]
      break;
 8009de6:	e001      	b.n	8009dec <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 8009de8:	2301      	movs	r3, #1
 8009dea:	e000      	b.n	8009dee <LSM6DSL_G_Set_ODR_When_Disabled+0x66>
  }

  return COMPONENT_OK;
 8009dec:	2300      	movs	r3, #0
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	3714      	adds	r7, #20
 8009df2:	46bd      	mov	sp, r7
 8009df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df8:	4770      	bx	lr
 8009dfa:	bf00      	nop
 8009dfc:	41500000 	.word	0x41500000
 8009e00:	41d00000 	.word	0x41d00000
 8009e04:	42500000 	.word	0x42500000
 8009e08:	42d00000 	.word	0x42d00000

08009e0c <LSM6DSL_G_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b084      	sub	sp, #16
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
 8009e14:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_G_t new_odr;

  new_odr = ( odr <=  13.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_13Hz
            : ( odr <=  26.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_26Hz
 8009e18:	edd7 7a00 	vldr	s15, [r7]
 8009e1c:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8009e20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009e24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e28:	d801      	bhi.n	8009e2e <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x22>
 8009e2a:	2310      	movs	r3, #16
 8009e2c:	e058      	b.n	8009ee0 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009e2e:	edd7 7a00 	vldr	s15, [r7]
 8009e32:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8009e36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e3e:	d801      	bhi.n	8009e44 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x38>
 8009e40:	2320      	movs	r3, #32
 8009e42:	e04d      	b.n	8009ee0 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009e44:	edd7 7a00 	vldr	s15, [r7]
 8009e48:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8009f00 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xf4>
 8009e4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e54:	d801      	bhi.n	8009e5a <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x4e>
 8009e56:	2330      	movs	r3, #48	; 0x30
 8009e58:	e042      	b.n	8009ee0 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009e5a:	edd7 7a00 	vldr	s15, [r7]
 8009e5e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8009f04 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xf8>
 8009e62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e6a:	d801      	bhi.n	8009e70 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x64>
 8009e6c:	2340      	movs	r3, #64	; 0x40
 8009e6e:	e037      	b.n	8009ee0 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009e70:	edd7 7a00 	vldr	s15, [r7]
 8009e74:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8009f08 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xfc>
 8009e78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009e7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e80:	d801      	bhi.n	8009e86 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x7a>
 8009e82:	2350      	movs	r3, #80	; 0x50
 8009e84:	e02c      	b.n	8009ee0 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009e86:	edd7 7a00 	vldr	s15, [r7]
 8009e8a:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8009f0c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x100>
 8009e8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e96:	d801      	bhi.n	8009e9c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x90>
 8009e98:	2360      	movs	r3, #96	; 0x60
 8009e9a:	e021      	b.n	8009ee0 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009e9c:	edd7 7a00 	vldr	s15, [r7]
 8009ea0:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8009f10 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x104>
 8009ea4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009eac:	d801      	bhi.n	8009eb2 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xa6>
 8009eae:	2370      	movs	r3, #112	; 0x70
 8009eb0:	e016      	b.n	8009ee0 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009eb2:	edd7 7a00 	vldr	s15, [r7]
 8009eb6:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8009f14 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x108>
 8009eba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ec2:	d801      	bhi.n	8009ec8 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xbc>
 8009ec4:	2380      	movs	r3, #128	; 0x80
 8009ec6:	e00b      	b.n	8009ee0 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009ec8:	edd7 7a00 	vldr	s15, [r7]
 8009ecc:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8009f18 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x10c>
 8009ed0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009ed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ed8:	d801      	bhi.n	8009ede <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd2>
 8009eda:	2390      	movs	r3, #144	; 0x90
 8009edc:	e000      	b.n	8009ee0 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009ede:	23a0      	movs	r3, #160	; 0xa0
  new_odr = ( odr <=  13.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_13Hz
 8009ee0:	73fb      	strb	r3, [r7, #15]
            : ( odr <= 833.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_833Hz
            : ( odr <= 1660.0f ) ? LSM6DSL_ACC_GYRO_ODR_G_1660Hz
            : ( odr <= 3330.0f ) ? LSM6DSL_ACC_GYRO_ODR_G_3330Hz
            :                      LSM6DSL_ACC_GYRO_ODR_G_6660Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 8009ee2:	7bfb      	ldrb	r3, [r7, #15]
 8009ee4:	4619      	mov	r1, r3
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	f7fd fa25 	bl	8007336 <LSM6DSL_ACC_GYRO_W_ODR_G>
 8009eec:	4603      	mov	r3, r0
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d101      	bne.n	8009ef6 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 8009ef2:	2301      	movs	r3, #1
 8009ef4:	e000      	b.n	8009ef8 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xec>
  }

  return COMPONENT_OK;
 8009ef6:	2300      	movs	r3, #0
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	3710      	adds	r7, #16
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}
 8009f00:	42500000 	.word	0x42500000
 8009f04:	42d00000 	.word	0x42d00000
 8009f08:	43500000 	.word	0x43500000
 8009f0c:	43d00000 	.word	0x43d00000
 8009f10:	44504000 	.word	0x44504000
 8009f14:	44cf8000 	.word	0x44cf8000
 8009f18:	45502000 	.word	0x45502000

08009f1c <LSM6DSL_G_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b085      	sub	sp, #20
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
 8009f24:	ed87 0a00 	vstr	s0, [r7]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	689b      	ldr	r3, [r3, #8]
 8009f2c:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
                                 : ( odr <=  26.0f )  ? 26.0f
 8009f34:	edd7 7a00 	vldr	s15, [r7]
 8009f38:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8009f3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f44:	d801      	bhi.n	8009f4a <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x2e>
 8009f46:	4b32      	ldr	r3, [pc, #200]	; (800a010 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xf4>)
 8009f48:	e058      	b.n	8009ffc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  52.0f )  ? 52.0f
 8009f4a:	edd7 7a00 	vldr	s15, [r7]
 8009f4e:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8009f52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f5a:	d801      	bhi.n	8009f60 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x44>
 8009f5c:	4b2d      	ldr	r3, [pc, #180]	; (800a014 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xf8>)
 8009f5e:	e04d      	b.n	8009ffc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 104.0f )  ? 104.0f
 8009f60:	edd7 7a00 	vldr	s15, [r7]
 8009f64:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800a018 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xfc>
 8009f68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f70:	d801      	bhi.n	8009f76 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x5a>
 8009f72:	4b2a      	ldr	r3, [pc, #168]	; (800a01c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x100>)
 8009f74:	e042      	b.n	8009ffc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 208.0f )  ? 208.0f
 8009f76:	edd7 7a00 	vldr	s15, [r7]
 8009f7a:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800a020 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x104>
 8009f7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f86:	d801      	bhi.n	8009f8c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x70>
 8009f88:	4b26      	ldr	r3, [pc, #152]	; (800a024 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x108>)
 8009f8a:	e037      	b.n	8009ffc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 416.0f )  ? 416.0f
 8009f8c:	edd7 7a00 	vldr	s15, [r7]
 8009f90:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800a028 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x10c>
 8009f94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f9c:	d801      	bhi.n	8009fa2 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x86>
 8009f9e:	4b23      	ldr	r3, [pc, #140]	; (800a02c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x110>)
 8009fa0:	e02c      	b.n	8009ffc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 833.0f )  ? 833.0f
 8009fa2:	edd7 7a00 	vldr	s15, [r7]
 8009fa6:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800a030 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x114>
 8009faa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fb2:	d801      	bhi.n	8009fb8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x9c>
 8009fb4:	4b1f      	ldr	r3, [pc, #124]	; (800a034 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x118>)
 8009fb6:	e021      	b.n	8009ffc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 1660.0f ) ? 1660.0f
 8009fb8:	edd7 7a00 	vldr	s15, [r7]
 8009fbc:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800a038 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x11c>
 8009fc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fc8:	d801      	bhi.n	8009fce <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xb2>
 8009fca:	4b1c      	ldr	r3, [pc, #112]	; (800a03c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x120>)
 8009fcc:	e016      	b.n	8009ffc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 3330.0f ) ? 3330.0f
 8009fce:	edd7 7a00 	vldr	s15, [r7]
 8009fd2:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800a040 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x124>
 8009fd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fde:	d801      	bhi.n	8009fe4 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xc8>
 8009fe0:	4b18      	ldr	r3, [pc, #96]	; (800a044 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x128>)
 8009fe2:	e00b      	b.n	8009ffc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 :                      6660.0f;
 8009fe4:	edd7 7a00 	vldr	s15, [r7]
 8009fe8:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800a048 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x12c>
 8009fec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ff4:	d801      	bhi.n	8009ffa <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xde>
 8009ff6:	4b15      	ldr	r3, [pc, #84]	; (800a04c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x130>)
 8009ff8:	e000      	b.n	8009ffc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
 8009ffa:	4b15      	ldr	r3, [pc, #84]	; (800a050 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
 8009ffc:	68ba      	ldr	r2, [r7, #8]
 8009ffe:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 800a000:	2300      	movs	r3, #0
}
 800a002:	4618      	mov	r0, r3
 800a004:	3714      	adds	r7, #20
 800a006:	46bd      	mov	sp, r7
 800a008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00c:	4770      	bx	lr
 800a00e:	bf00      	nop
 800a010:	41500000 	.word	0x41500000
 800a014:	41d00000 	.word	0x41d00000
 800a018:	42500000 	.word	0x42500000
 800a01c:	42500000 	.word	0x42500000
 800a020:	42d00000 	.word	0x42d00000
 800a024:	42d00000 	.word	0x42d00000
 800a028:	43500000 	.word	0x43500000
 800a02c:	43500000 	.word	0x43500000
 800a030:	43d00000 	.word	0x43d00000
 800a034:	43d00000 	.word	0x43d00000
 800a038:	44504000 	.word	0x44504000
 800a03c:	44504000 	.word	0x44504000
 800a040:	44cf8000 	.word	0x44cf8000
 800a044:	44cf8000 	.word	0x44cf8000
 800a048:	45502000 	.word	0x45502000
 800a04c:	45502000 	.word	0x45502000
 800a050:	45d02000 	.word	0x45d02000

0800a054 <LSM6DSL_X_Enable_Free_Fall_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800a054:	b580      	push	{r7, lr}
 800a056:	b082      	sub	sp, #8
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800a05c:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 800a10c <LSM6DSL_X_Enable_Free_Fall_Detection+0xb8>
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f7fe fec2 	bl	8008dea <LSM6DSL_X_Set_ODR_Value>
 800a066:	4603      	mov	r3, r0
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d101      	bne.n	800a070 <LSM6DSL_X_Enable_Free_Fall_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800a06c:	2301      	movs	r3, #1
 800a06e:	e048      	b.n	800a102 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800a070:	2100      	movs	r1, #0
 800a072:	6878      	ldr	r0, [r7, #4]
 800a074:	f7fd f81e 	bl	80070b4 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800a078:	4603      	mov	r3, r0
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d101      	bne.n	800a082 <LSM6DSL_X_Enable_Free_Fall_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800a07e:	2301      	movs	r3, #1
 800a080:	e03f      	b.n	800a102 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* FF_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_Duration( (void *)handle, 0x06 ) == MEMS_ERROR )
 800a082:	2106      	movs	r1, #6
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f7fe fa0f 	bl	80084a8 <LSM6DSL_ACC_GYRO_W_FF_Duration>
 800a08a:	4603      	mov	r3, r0
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d101      	bne.n	800a094 <LSM6DSL_X_Enable_Free_Fall_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800a090:	2301      	movs	r3, #1
 800a092:	e036      	b.n	800a102 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* WAKE_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800a094:	2100      	movs	r1, #0
 800a096:	6878      	ldr	r0, [r7, #4]
 800a098:	f7fe f9a5 	bl	80083e6 <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800a09c:	4603      	mov	r3, r0
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d101      	bne.n	800a0a6 <LSM6DSL_X_Enable_Free_Fall_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	e02d      	b.n	800a102 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* TIMER_HR setting */
  if ( LSM6DSL_ACC_GYRO_W_TIMER_HR( (void *)handle, LSM6DSL_ACC_GYRO_TIMER_HR_6_4ms ) == MEMS_ERROR )
 800a0a6:	2100      	movs	r1, #0
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f7fe f96f 	bl	800838c <LSM6DSL_ACC_GYRO_W_TIMER_HR>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d101      	bne.n	800a0b8 <LSM6DSL_X_Enable_Free_Fall_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	e024      	b.n	800a102 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* SLEEP_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_SLEEP_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800a0b8:	2100      	movs	r1, #0
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f7fe f935 	bl	800832a <LSM6DSL_ACC_GYRO_W_SLEEP_DUR>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d101      	bne.n	800a0ca <LSM6DSL_X_Enable_Free_Fall_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800a0c6:	2301      	movs	r3, #1
 800a0c8:	e01b      	b.n	800a102 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* FF_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *) handle, LSM6DSL_ACC_GYRO_FF_THS_312mg ) == MEMS_ERROR )
 800a0ca:	2103      	movs	r1, #3
 800a0cc:	6878      	ldr	r0, [r7, #4]
 800a0ce:	f7fe f9be 	bl	800844e <LSM6DSL_ACC_GYRO_W_FF_THS>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d101      	bne.n	800a0dc <LSM6DSL_X_Enable_Free_Fall_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800a0d8:	2301      	movs	r3, #1
 800a0da:	e012      	b.n	800a102 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800a0dc:	2180      	movs	r1, #128	; 0x80
 800a0de:	6878      	ldr	r0, [r7, #4]
 800a0e0:	f7fd ffa1 	bl	8008026 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d101      	bne.n	800a0ee <LSM6DSL_X_Enable_Free_Fall_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	e009      	b.n	800a102 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* INT1_FF setting */
  if ( LSM6DSL_ACC_GYRO_W_FFEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_FF_ENABLED ) == MEMS_ERROR )
 800a0ee:	2110      	movs	r1, #16
 800a0f0:	6878      	ldr	r0, [r7, #4]
 800a0f2:	f7fe fac7 	bl	8008684 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d101      	bne.n	800a100 <LSM6DSL_X_Enable_Free_Fall_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	e000      	b.n	800a102 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  return COMPONENT_OK;
 800a100:	2300      	movs	r3, #0
}
 800a102:	4618      	mov	r0, r3
 800a104:	3708      	adds	r7, #8
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop
 800a10c:	43d00000 	.word	0x43d00000

0800a110 <LSM6DSL_X_Disable_Free_Fall_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b082      	sub	sp, #8
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]

  /* INT1_FF setting */
  if ( LSM6DSL_ACC_GYRO_W_FFEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_FF_DISABLED ) == MEMS_ERROR )
 800a118:	2100      	movs	r1, #0
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f7fe fab2 	bl	8008684 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>
 800a120:	4603      	mov	r3, r0
 800a122:	2b00      	cmp	r3, #0
 800a124:	d101      	bne.n	800a12a <LSM6DSL_X_Disable_Free_Fall_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800a126:	2301      	movs	r3, #1
 800a128:	e01b      	b.n	800a162 <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800a12a:	2100      	movs	r1, #0
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f7fd ff7a 	bl	8008026 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a132:	4603      	mov	r3, r0
 800a134:	2b00      	cmp	r3, #0
 800a136:	d101      	bne.n	800a13c <LSM6DSL_X_Disable_Free_Fall_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800a138:	2301      	movs	r3, #1
 800a13a:	e012      	b.n	800a162 <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* FF_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_Duration( (void *)handle, 0x00 ) == MEMS_ERROR )
 800a13c:	2100      	movs	r1, #0
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	f7fe f9b2 	bl	80084a8 <LSM6DSL_ACC_GYRO_W_FF_Duration>
 800a144:	4603      	mov	r3, r0
 800a146:	2b00      	cmp	r3, #0
 800a148:	d101      	bne.n	800a14e <LSM6DSL_X_Disable_Free_Fall_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800a14a:	2301      	movs	r3, #1
 800a14c:	e009      	b.n	800a162 <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* FF_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *)handle, LSM6DSL_ACC_GYRO_FF_THS_156mg ) == MEMS_ERROR )
 800a14e:	2100      	movs	r1, #0
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f7fe f97c 	bl	800844e <LSM6DSL_ACC_GYRO_W_FF_THS>
 800a156:	4603      	mov	r3, r0
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d101      	bne.n	800a160 <LSM6DSL_X_Disable_Free_Fall_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800a15c:	2301      	movs	r3, #1
 800a15e:	e000      	b.n	800a162 <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  return COMPONENT_OK;
 800a160:	2300      	movs	r3, #0
}
 800a162:	4618      	mov	r0, r3
 800a164:	3708      	adds	r7, #8
 800a166:	46bd      	mov	sp, r7
 800a168:	bd80      	pop	{r7, pc}

0800a16a <LSM6DSL_X_Get_Free_Fall_Detection_Status>:
 * @param status the pointer to the status of free fall detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Free_Fall_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a16a:	b580      	push	{r7, lr}
 800a16c:	b084      	sub	sp, #16
 800a16e:	af00      	add	r7, sp, #0
 800a170:	6078      	str	r0, [r7, #4]
 800a172:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FF_EV_STATUS_t free_fall_status;

  if ( LSM6DSL_ACC_GYRO_R_FF_EV_STATUS( (void *)handle, &free_fall_status ) == MEMS_ERROR )
 800a174:	f107 030f 	add.w	r3, r7, #15
 800a178:	4619      	mov	r1, r3
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f7fd fc55 	bl	8007a2a <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS>
 800a180:	4603      	mov	r3, r0
 800a182:	2b00      	cmp	r3, #0
 800a184:	d101      	bne.n	800a18a <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a186:	2301      	movs	r3, #1
 800a188:	e00f      	b.n	800a1aa <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x40>
  }

  switch( free_fall_status )
 800a18a:	7bfb      	ldrb	r3, [r7, #15]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d005      	beq.n	800a19c <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x32>
 800a190:	2b20      	cmp	r3, #32
 800a192:	d107      	bne.n	800a1a4 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_FF_EV_STATUS_DETECTED:
      *status = 1;
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	2201      	movs	r2, #1
 800a198:	701a      	strb	r2, [r3, #0]
      break;
 800a19a:	e005      	b.n	800a1a8 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_FF_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	2200      	movs	r2, #0
 800a1a0:	701a      	strb	r2, [r3, #0]
      break;
 800a1a2:	e001      	b.n	800a1a8 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	e000      	b.n	800a1aa <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800a1a8:	2300      	movs	r3, #0
}
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	3710      	adds	r7, #16
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}

0800a1b2 <LSM6DSL_X_Set_Free_Fall_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Free_Fall_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800a1b2:	b580      	push	{r7, lr}
 800a1b4:	b082      	sub	sp, #8
 800a1b6:	af00      	add	r7, sp, #0
 800a1b8:	6078      	str	r0, [r7, #4]
 800a1ba:	460b      	mov	r3, r1
 800a1bc:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *)handle, (LSM6DSL_ACC_GYRO_FF_THS_t)thr ) == MEMS_ERROR )
 800a1be:	78fb      	ldrb	r3, [r7, #3]
 800a1c0:	4619      	mov	r1, r3
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f7fe f943 	bl	800844e <LSM6DSL_ACC_GYRO_W_FF_THS>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d101      	bne.n	800a1d2 <LSM6DSL_X_Set_Free_Fall_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	e000      	b.n	800a1d4 <LSM6DSL_X_Set_Free_Fall_Threshold+0x22>
  }

  return COMPONENT_OK;
 800a1d2:	2300      	movs	r3, #0
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3708      	adds	r7, #8
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}

0800a1dc <LSM6DSL_X_Enable_Pedometer>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 26Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Pedometer( DrvContextTypeDef *handle )
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b082      	sub	sp, #8
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800a1e4:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f7fe fdfe 	bl	8008dea <LSM6DSL_X_Set_ODR_Value>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	2b01      	cmp	r3, #1
 800a1f2:	d101      	bne.n	800a1f8 <LSM6DSL_X_Enable_Pedometer+0x1c>
  {
    return COMPONENT_ERROR;
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	e02d      	b.n	800a254 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Full scale selection. */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800a1f8:	2100      	movs	r1, #0
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f7fc ff5a 	bl	80070b4 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800a200:	4603      	mov	r3, r0
 800a202:	2b00      	cmp	r3, #0
 800a204:	d101      	bne.n	800a20a <LSM6DSL_X_Enable_Pedometer+0x2e>
  {
    return COMPONENT_ERROR;
 800a206:	2301      	movs	r3, #1
 800a208:	e024      	b.n	800a254 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Set pedometer threshold. */
  if ( LSM6DSL_X_Set_Pedometer_Threshold( handle, LSM6DSL_PEDOMETER_THRESHOLD_MID_HIGH ) == COMPONENT_ERROR )
 800a20a:	2117      	movs	r1, #23
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f000 f8ad 	bl	800a36c <LSM6DSL_X_Set_Pedometer_Threshold>
 800a212:	4603      	mov	r3, r0
 800a214:	2b01      	cmp	r3, #1
 800a216:	d101      	bne.n	800a21c <LSM6DSL_X_Enable_Pedometer+0x40>
  {
    return COMPONENT_ERROR;
 800a218:	2301      	movs	r3, #1
 800a21a:	e01b      	b.n	800a254 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable embedded functionalities. */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 800a21c:	2104      	movs	r1, #4
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	f7fd fbba 	bl	8007998 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800a224:	4603      	mov	r3, r0
 800a226:	2b00      	cmp	r3, #0
 800a228:	d101      	bne.n	800a22e <LSM6DSL_X_Enable_Pedometer+0x52>
  {
    return COMPONENT_ERROR;
 800a22a:	2301      	movs	r3, #1
 800a22c:	e012      	b.n	800a254 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable pedometer algorithm. */
  if ( LSM6DSL_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_ENABLED ) == MEMS_ERROR )
 800a22e:	2110      	movs	r1, #16
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f7fd fb84 	bl	800793e <LSM6DSL_ACC_GYRO_W_PEDO>
 800a236:	4603      	mov	r3, r0
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d101      	bne.n	800a240 <LSM6DSL_X_Enable_Pedometer+0x64>
  {
    return COMPONENT_ERROR;
 800a23c:	2301      	movs	r3, #1
 800a23e:	e009      	b.n	800a254 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable pedometer on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_PEDO_ENABLED ) == MEMS_ERROR )
 800a240:	2180      	movs	r1, #128	; 0x80
 800a242:	6878      	ldr	r0, [r7, #4]
 800a244:	f7fd fa6d 	bl	8007722 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>
 800a248:	4603      	mov	r3, r0
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d101      	bne.n	800a252 <LSM6DSL_X_Enable_Pedometer+0x76>
  {
    return COMPONENT_ERROR;
 800a24e:	2301      	movs	r3, #1
 800a250:	e000      	b.n	800a254 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  return COMPONENT_OK;
 800a252:	2300      	movs	r3, #0
}
 800a254:	4618      	mov	r0, r3
 800a256:	3708      	adds	r7, #8
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <LSM6DSL_X_Disable_Pedometer>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Pedometer( DrvContextTypeDef *handle )
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b082      	sub	sp, #8
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]

  /* Disable pedometer on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_PEDO_DISABLED ) == MEMS_ERROR )
 800a264:	2100      	movs	r1, #0
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f7fd fa5b 	bl	8007722 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>
 800a26c:	4603      	mov	r3, r0
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d101      	bne.n	800a276 <LSM6DSL_X_Disable_Pedometer+0x1a>
  {
    return COMPONENT_ERROR;
 800a272:	2301      	movs	r3, #1
 800a274:	e01b      	b.n	800a2ae <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Disable pedometer algorithm. */
  if ( LSM6DSL_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_DISABLED ) == MEMS_ERROR )
 800a276:	2100      	movs	r1, #0
 800a278:	6878      	ldr	r0, [r7, #4]
 800a27a:	f7fd fb60 	bl	800793e <LSM6DSL_ACC_GYRO_W_PEDO>
 800a27e:	4603      	mov	r3, r0
 800a280:	2b00      	cmp	r3, #0
 800a282:	d101      	bne.n	800a288 <LSM6DSL_X_Disable_Pedometer+0x2c>
  {
    return COMPONENT_ERROR;
 800a284:	2301      	movs	r3, #1
 800a286:	e012      	b.n	800a2ae <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Disable embedded functionalities. */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 800a288:	2100      	movs	r1, #0
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f7fd fb84 	bl	8007998 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800a290:	4603      	mov	r3, r0
 800a292:	2b00      	cmp	r3, #0
 800a294:	d101      	bne.n	800a29a <LSM6DSL_X_Disable_Pedometer+0x3e>
  {
    return COMPONENT_ERROR;
 800a296:	2301      	movs	r3, #1
 800a298:	e009      	b.n	800a2ae <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Reset pedometer threshold. */
  if ( LSM6DSL_X_Set_Pedometer_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800a29a:	2100      	movs	r1, #0
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f000 f865 	bl	800a36c <LSM6DSL_X_Set_Pedometer_Threshold>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	2b01      	cmp	r3, #1
 800a2a6:	d101      	bne.n	800a2ac <LSM6DSL_X_Disable_Pedometer+0x50>
  {
    return COMPONENT_ERROR;
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	e000      	b.n	800a2ae <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  return COMPONENT_OK;
 800a2ac:	2300      	movs	r3, #0
}
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	3708      	adds	r7, #8
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	bd80      	pop	{r7, pc}

0800a2b6 <LSM6DSL_X_Get_Pedometer_Status>:
 * @param status the pointer to the pedometer status: 0 means no step detected, 1 means step detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Pedometer_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a2b6:	b580      	push	{r7, lr}
 800a2b8:	b084      	sub	sp, #16
 800a2ba:	af00      	add	r7, sp, #0
 800a2bc:	6078      	str	r0, [r7, #4]
 800a2be:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t pedometer_status;

  if ( LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS( (void *)handle, &pedometer_status ) == MEMS_ERROR )
 800a2c0:	f107 030f 	add.w	r3, r7, #15
 800a2c4:	4619      	mov	r1, r3
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f7fd fdc1 	bl	8007e4e <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d101      	bne.n	800a2d6 <LSM6DSL_X_Get_Pedometer_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	e00f      	b.n	800a2f6 <LSM6DSL_X_Get_Pedometer_Status+0x40>
  }

  switch( pedometer_status )
 800a2d6:	7bfb      	ldrb	r3, [r7, #15]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d005      	beq.n	800a2e8 <LSM6DSL_X_Get_Pedometer_Status+0x32>
 800a2dc:	2b10      	cmp	r3, #16
 800a2de:	d107      	bne.n	800a2f0 <LSM6DSL_X_Get_Pedometer_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_DETECTED:
      *status = 1;
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	2201      	movs	r2, #1
 800a2e4:	701a      	strb	r2, [r3, #0]
      break;
 800a2e6:	e005      	b.n	800a2f4 <LSM6DSL_X_Get_Pedometer_Status+0x3e>
    case LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	701a      	strb	r2, [r3, #0]
      break;
 800a2ee:	e001      	b.n	800a2f4 <LSM6DSL_X_Get_Pedometer_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	e000      	b.n	800a2f6 <LSM6DSL_X_Get_Pedometer_Status+0x40>
  }

  return COMPONENT_OK;
 800a2f4:	2300      	movs	r3, #0
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	3710      	adds	r7, #16
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}

0800a2fe <LSM6DSL_X_Get_Step_Count>:
 * @param step_count the pointer to the step counter
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Step_Count( DrvContextTypeDef *handle, uint16_t *step_count )
{
 800a2fe:	b580      	push	{r7, lr}
 800a300:	b082      	sub	sp, #8
 800a302:	af00      	add	r7, sp, #0
 800a304:	6078      	str	r0, [r7, #4]
 800a306:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_Get_GetStepCounter( (void *)handle, ( uint8_t* )step_count ) == MEMS_ERROR )
 800a308:	6839      	ldr	r1, [r7, #0]
 800a30a:	6878      	ldr	r0, [r7, #4]
 800a30c:	f7fe fa74 	bl	80087f8 <LSM6DSL_ACC_GYRO_Get_GetStepCounter>
 800a310:	4603      	mov	r3, r0
 800a312:	2b00      	cmp	r3, #0
 800a314:	d101      	bne.n	800a31a <LSM6DSL_X_Get_Step_Count+0x1c>
  {
    return COMPONENT_ERROR;
 800a316:	2301      	movs	r3, #1
 800a318:	e000      	b.n	800a31c <LSM6DSL_X_Get_Step_Count+0x1e>
  }

  return COMPONENT_OK;
 800a31a:	2300      	movs	r3, #0
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	3708      	adds	r7, #8
 800a320:	46bd      	mov	sp, r7
 800a322:	bd80      	pop	{r7, pc}

0800a324 <LSM6DSL_X_Enable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b082      	sub	sp, #8
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]

  if ( LSM6DSL_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_ENABLED ) == MEMS_ERROR )
 800a32c:	2102      	movs	r1, #2
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f7fd faab 	bl	800788a <LSM6DSL_ACC_GYRO_W_PedoStepReset>
 800a334:	4603      	mov	r3, r0
 800a336:	2b00      	cmp	r3, #0
 800a338:	d101      	bne.n	800a33e <LSM6DSL_X_Enable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 800a33a:	2301      	movs	r3, #1
 800a33c:	e000      	b.n	800a340 <LSM6DSL_X_Enable_Step_Counter_Reset+0x1c>
  }

  return COMPONENT_OK;
 800a33e:	2300      	movs	r3, #0
}
 800a340:	4618      	mov	r0, r3
 800a342:	3708      	adds	r7, #8
 800a344:	46bd      	mov	sp, r7
 800a346:	bd80      	pop	{r7, pc}

0800a348 <LSM6DSL_X_Disable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b082      	sub	sp, #8
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]

  if ( LSM6DSL_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_DISABLED ) == MEMS_ERROR )
 800a350:	2100      	movs	r1, #0
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f7fd fa99 	bl	800788a <LSM6DSL_ACC_GYRO_W_PedoStepReset>
 800a358:	4603      	mov	r3, r0
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d101      	bne.n	800a362 <LSM6DSL_X_Disable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 800a35e:	2301      	movs	r3, #1
 800a360:	e000      	b.n	800a364 <LSM6DSL_X_Disable_Step_Counter_Reset+0x1c>
  }

  return COMPONENT_OK;
 800a362:	2300      	movs	r3, #0
}
 800a364:	4618      	mov	r0, r3
 800a366:	3708      	adds	r7, #8
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <LSM6DSL_X_Set_Pedometer_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Pedometer_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b082      	sub	sp, #8
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
 800a374:	460b      	mov	r3, r1
 800a376:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_PedoThreshold( (void *)handle, thr ) == MEMS_ERROR )
 800a378:	78fb      	ldrb	r3, [r7, #3]
 800a37a:	4619      	mov	r1, r3
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f7fe fa6e 	bl	800885e <LSM6DSL_ACC_GYRO_W_PedoThreshold>
 800a382:	4603      	mov	r3, r0
 800a384:	2b00      	cmp	r3, #0
 800a386:	d101      	bne.n	800a38c <LSM6DSL_X_Set_Pedometer_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800a388:	2301      	movs	r3, #1
 800a38a:	e000      	b.n	800a38e <LSM6DSL_X_Set_Pedometer_Threshold+0x22>
  }

  return COMPONENT_OK;
 800a38c:	2300      	movs	r3, #0
}
 800a38e:	4618      	mov	r0, r3
 800a390:	3708      	adds	r7, #8
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}

0800a396 <LSM6DSL_X_Enable_Tilt_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 26Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Tilt_Detection( DrvContextTypeDef *handle )
{
 800a396:	b580      	push	{r7, lr}
 800a398:	b082      	sub	sp, #8
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800a39e:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f7fe fd21 	bl	8008dea <LSM6DSL_X_Set_ODR_Value>
 800a3a8:	4603      	mov	r3, r0
 800a3aa:	2b01      	cmp	r3, #1
 800a3ac:	d101      	bne.n	800a3b2 <LSM6DSL_X_Enable_Tilt_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	e024      	b.n	800a3fc <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800a3b2:	2100      	movs	r1, #0
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	f7fc fe7d 	bl	80070b4 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d101      	bne.n	800a3c4 <LSM6DSL_X_Enable_Tilt_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	e01b      	b.n	800a3fc <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable embedded functionalities */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 800a3c4:	2104      	movs	r1, #4
 800a3c6:	6878      	ldr	r0, [r7, #4]
 800a3c8:	f7fd fae6 	bl	8007998 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d101      	bne.n	800a3d6 <LSM6DSL_X_Enable_Tilt_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	e012      	b.n	800a3fc <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable tilt calculation. */
  if ( LSM6DSL_ACC_GYRO_W_TILT( (void *)handle, LSM6DSL_ACC_GYRO_TILT_ENABLED ) == MEMS_ERROR )
 800a3d6:	2108      	movs	r1, #8
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f7fd fa83 	bl	80078e4 <LSM6DSL_ACC_GYRO_W_TILT>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d101      	bne.n	800a3e8 <LSM6DSL_X_Enable_Tilt_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800a3e4:	2301      	movs	r3, #1
 800a3e6:	e009      	b.n	800a3fc <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable tilt event on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_TiltEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TILT_ENABLED ) == MEMS_ERROR )
 800a3e8:	2102      	movs	r1, #2
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f7fe f8c3 	bl	8008576 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d101      	bne.n	800a3fa <LSM6DSL_X_Enable_Tilt_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	e000      	b.n	800a3fc <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  return COMPONENT_OK;
 800a3fa:	2300      	movs	r3, #0
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3708      	adds	r7, #8
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}

0800a404 <LSM6DSL_X_Disable_Tilt_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Tilt_Detection( DrvContextTypeDef *handle )
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b082      	sub	sp, #8
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]

  /* Disable tilt event on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_TiltEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TILT_DISABLED ) == MEMS_ERROR )
 800a40c:	2100      	movs	r1, #0
 800a40e:	6878      	ldr	r0, [r7, #4]
 800a410:	f7fe f8b1 	bl	8008576 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>
 800a414:	4603      	mov	r3, r0
 800a416:	2b00      	cmp	r3, #0
 800a418:	d101      	bne.n	800a41e <LSM6DSL_X_Disable_Tilt_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800a41a:	2301      	movs	r3, #1
 800a41c:	e012      	b.n	800a444 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  /* Disable tilt calculation. */
  if ( LSM6DSL_ACC_GYRO_W_TILT( (void *)handle, LSM6DSL_ACC_GYRO_TILT_DISABLED ) == MEMS_ERROR )
 800a41e:	2100      	movs	r1, #0
 800a420:	6878      	ldr	r0, [r7, #4]
 800a422:	f7fd fa5f 	bl	80078e4 <LSM6DSL_ACC_GYRO_W_TILT>
 800a426:	4603      	mov	r3, r0
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d101      	bne.n	800a430 <LSM6DSL_X_Disable_Tilt_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800a42c:	2301      	movs	r3, #1
 800a42e:	e009      	b.n	800a444 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  /* Disable embedded functionalities */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 800a430:	2100      	movs	r1, #0
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f7fd fab0 	bl	8007998 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d101      	bne.n	800a442 <LSM6DSL_X_Disable_Tilt_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800a43e:	2301      	movs	r3, #1
 800a440:	e000      	b.n	800a444 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  return COMPONENT_OK;
 800a442:	2300      	movs	r3, #0
}
 800a444:	4618      	mov	r0, r3
 800a446:	3708      	adds	r7, #8
 800a448:	46bd      	mov	sp, r7
 800a44a:	bd80      	pop	{r7, pc}

0800a44c <LSM6DSL_X_Get_Tilt_Detection_Status>:
 * @param status the pointer to the tilt detection status: 0 means no tilt detected, 1 means tilt detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Tilt_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b084      	sub	sp, #16
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
 800a454:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t tilt_status;

  if ( LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS( (void *)handle, &tilt_status ) == MEMS_ERROR )
 800a456:	f107 030f 	add.w	r3, r7, #15
 800a45a:	4619      	mov	r1, r3
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f7fd fd12 	bl	8007e86 <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS>
 800a462:	4603      	mov	r3, r0
 800a464:	2b00      	cmp	r3, #0
 800a466:	d101      	bne.n	800a46c <LSM6DSL_X_Get_Tilt_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a468:	2301      	movs	r3, #1
 800a46a:	e00f      	b.n	800a48c <LSM6DSL_X_Get_Tilt_Detection_Status+0x40>
  }

  switch( tilt_status )
 800a46c:	7bfb      	ldrb	r3, [r7, #15]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d005      	beq.n	800a47e <LSM6DSL_X_Get_Tilt_Detection_Status+0x32>
 800a472:	2b20      	cmp	r3, #32
 800a474:	d107      	bne.n	800a486 <LSM6DSL_X_Get_Tilt_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_TILT_EV_STATUS_DETECTED:
      *status = 1;
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	2201      	movs	r2, #1
 800a47a:	701a      	strb	r2, [r3, #0]
      break;
 800a47c:	e005      	b.n	800a48a <LSM6DSL_X_Get_Tilt_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_TILT_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	2200      	movs	r2, #0
 800a482:	701a      	strb	r2, [r3, #0]
      break;
 800a484:	e001      	b.n	800a48a <LSM6DSL_X_Get_Tilt_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800a486:	2301      	movs	r3, #1
 800a488:	e000      	b.n	800a48c <LSM6DSL_X_Get_Tilt_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800a48a:	2300      	movs	r3, #0
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3710      	adds	r7, #16
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}

0800a494 <LSM6DSL_X_Enable_Wake_Up_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b082      	sub	sp, #8
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800a49c:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800a514 <LSM6DSL_X_Enable_Wake_Up_Detection+0x80>
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	f7fe fca2 	bl	8008dea <LSM6DSL_X_Set_ODR_Value>
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	2b01      	cmp	r3, #1
 800a4aa:	d101      	bne.n	800a4b0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	e02d      	b.n	800a50c <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800a4b0:	2100      	movs	r1, #0
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f7fc fdfe 	bl	80070b4 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d101      	bne.n	800a4c2 <LSM6DSL_X_Enable_Wake_Up_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800a4be:	2301      	movs	r3, #1
 800a4c0:	e024      	b.n	800a50c <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* WAKE_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800a4c2:	2100      	movs	r1, #0
 800a4c4:	6878      	ldr	r0, [r7, #4]
 800a4c6:	f7fd ff8e 	bl	80083e6 <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d101      	bne.n	800a4d4 <LSM6DSL_X_Enable_Wake_Up_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	e01b      	b.n	800a50c <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Set wake up threshold. */
  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, 0x02 ) == MEMS_ERROR )
 800a4d4:	2102      	movs	r1, #2
 800a4d6:	6878      	ldr	r0, [r7, #4]
 800a4d8:	f7fd fec9 	bl	800826e <LSM6DSL_ACC_GYRO_W_WK_THS>
 800a4dc:	4603      	mov	r3, r0
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d101      	bne.n	800a4e6 <LSM6DSL_X_Enable_Wake_Up_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	e012      	b.n	800a50c <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800a4e6:	2180      	movs	r1, #128	; 0x80
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f7fd fd9c 	bl	8008026 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a4ee:	4603      	mov	r3, r0
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d101      	bne.n	800a4f8 <LSM6DSL_X_Enable_Wake_Up_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800a4f4:	2301      	movs	r3, #1
 800a4f6:	e009      	b.n	800a50c <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* INT1_WU setting */
  if ( LSM6DSL_ACC_GYRO_W_WUEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_WU_ENABLED ) == MEMS_ERROR )
 800a4f8:	2120      	movs	r1, #32
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f7fe f8ef 	bl	80086de <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>
 800a500:	4603      	mov	r3, r0
 800a502:	2b00      	cmp	r3, #0
 800a504:	d101      	bne.n	800a50a <LSM6DSL_X_Enable_Wake_Up_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800a506:	2301      	movs	r3, #1
 800a508:	e000      	b.n	800a50c <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  return COMPONENT_OK;
 800a50a:	2300      	movs	r3, #0
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	3708      	adds	r7, #8
 800a510:	46bd      	mov	sp, r7
 800a512:	bd80      	pop	{r7, pc}
 800a514:	43d00000 	.word	0x43d00000

0800a518 <LSM6DSL_X_Disable_Wake_Up_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b082      	sub	sp, #8
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]

  /* INT1_WU setting */
  if ( LSM6DSL_ACC_GYRO_W_WUEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_WU_DISABLED ) == MEMS_ERROR )
 800a520:	2100      	movs	r1, #0
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f7fe f8db 	bl	80086de <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>
 800a528:	4603      	mov	r3, r0
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d101      	bne.n	800a532 <LSM6DSL_X_Disable_Wake_Up_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800a52e:	2301      	movs	r3, #1
 800a530:	e01b      	b.n	800a56a <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800a532:	2100      	movs	r1, #0
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	f7fd fd76 	bl	8008026 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a53a:	4603      	mov	r3, r0
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d101      	bne.n	800a544 <LSM6DSL_X_Disable_Wake_Up_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800a540:	2301      	movs	r3, #1
 800a542:	e012      	b.n	800a56a <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* WU_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800a544:	2100      	movs	r1, #0
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f7fd ff4d 	bl	80083e6 <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800a54c:	4603      	mov	r3, r0
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d101      	bne.n	800a556 <LSM6DSL_X_Disable_Wake_Up_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800a552:	2301      	movs	r3, #1
 800a554:	e009      	b.n	800a56a <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* WU_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, 0x00 ) == MEMS_ERROR )
 800a556:	2100      	movs	r1, #0
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f7fd fe88 	bl	800826e <LSM6DSL_ACC_GYRO_W_WK_THS>
 800a55e:	4603      	mov	r3, r0
 800a560:	2b00      	cmp	r3, #0
 800a562:	d101      	bne.n	800a568 <LSM6DSL_X_Disable_Wake_Up_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800a564:	2301      	movs	r3, #1
 800a566:	e000      	b.n	800a56a <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  return COMPONENT_OK;
 800a568:	2300      	movs	r3, #0
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	3708      	adds	r7, #8
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}

0800a572 <LSM6DSL_X_Get_Wake_Up_Detection_Status>:
 * @param status the pointer to the status of the wake up detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Wake_Up_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a572:	b580      	push	{r7, lr}
 800a574:	b084      	sub	sp, #16
 800a576:	af00      	add	r7, sp, #0
 800a578:	6078      	str	r0, [r7, #4]
 800a57a:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_WU_EV_STATUS_t wake_up_status;

  if ( LSM6DSL_ACC_GYRO_R_WU_EV_STATUS( (void *)handle, &wake_up_status ) == MEMS_ERROR )
 800a57c:	f107 030f 	add.w	r3, r7, #15
 800a580:	4619      	mov	r1, r3
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	f7fd fa35 	bl	80079f2 <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS>
 800a588:	4603      	mov	r3, r0
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d101      	bne.n	800a592 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a58e:	2301      	movs	r3, #1
 800a590:	e00f      	b.n	800a5b2 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x40>
  }

  switch( wake_up_status )
 800a592:	7bfb      	ldrb	r3, [r7, #15]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d005      	beq.n	800a5a4 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x32>
 800a598:	2b08      	cmp	r3, #8
 800a59a:	d107      	bne.n	800a5ac <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_WU_EV_STATUS_DETECTED:
      *status = 1;
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	2201      	movs	r2, #1
 800a5a0:	701a      	strb	r2, [r3, #0]
      break;
 800a5a2:	e005      	b.n	800a5b0 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_WU_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	701a      	strb	r2, [r3, #0]
      break;
 800a5aa:	e001      	b.n	800a5b0 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800a5ac:	2301      	movs	r3, #1
 800a5ae:	e000      	b.n	800a5b2 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800a5b0:	2300      	movs	r3, #0
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3710      	adds	r7, #16
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}

0800a5ba <LSM6DSL_X_Set_Wake_Up_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Wake_Up_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800a5ba:	b580      	push	{r7, lr}
 800a5bc:	b082      	sub	sp, #8
 800a5be:	af00      	add	r7, sp, #0
 800a5c0:	6078      	str	r0, [r7, #4]
 800a5c2:	460b      	mov	r3, r1
 800a5c4:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, thr ) == MEMS_ERROR )
 800a5c6:	78fb      	ldrb	r3, [r7, #3]
 800a5c8:	4619      	mov	r1, r3
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f7fd fe4f 	bl	800826e <LSM6DSL_ACC_GYRO_W_WK_THS>
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d101      	bne.n	800a5da <LSM6DSL_X_Set_Wake_Up_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	e000      	b.n	800a5dc <LSM6DSL_X_Set_Wake_Up_Threshold+0x22>
  }

  return COMPONENT_OK;
 800a5da:	2300      	movs	r3, #0
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3708      	adds	r7, #8
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}

0800a5e4 <LSM6DSL_X_Enable_Single_Tap_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b082      	sub	sp, #8
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800a5ec:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 800a6ac <LSM6DSL_X_Enable_Single_Tap_Detection+0xc8>
 800a5f0:	6878      	ldr	r0, [r7, #4]
 800a5f2:	f7fe fbfa 	bl	8008dea <LSM6DSL_X_Set_ODR_Value>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	2b01      	cmp	r3, #1
 800a5fa:	d101      	bne.n	800a600 <LSM6DSL_X_Enable_Single_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800a5fc:	2301      	movs	r3, #1
 800a5fe:	e051      	b.n	800a6a4 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800a600:	2100      	movs	r1, #0
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	f7fc fd56 	bl	80070b4 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800a608:	4603      	mov	r3, r0
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d101      	bne.n	800a612 <LSM6DSL_X_Enable_Single_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800a60e:	2301      	movs	r3, #1
 800a610:	e048      	b.n	800a6a4 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 800a612:	2108      	movs	r1, #8
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f7fd fcd9 	bl	8007fcc <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800a61a:	4603      	mov	r3, r0
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d101      	bne.n	800a624 <LSM6DSL_X_Enable_Single_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800a620:	2301      	movs	r3, #1
 800a622:	e03f      	b.n	800a6a4 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 800a624:	2104      	movs	r1, #4
 800a626:	6878      	ldr	r0, [r7, #4]
 800a628:	f7fd fca3 	bl	8007f72 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800a62c:	4603      	mov	r3, r0
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d101      	bne.n	800a636 <LSM6DSL_X_Enable_Single_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800a632:	2301      	movs	r3, #1
 800a634:	e036      	b.n	800a6a4 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 800a636:	2102      	movs	r1, #2
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f7fd fc6d 	bl	8007f18 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800a63e:	4603      	mov	r3, r0
 800a640:	2b00      	cmp	r3, #0
 800a642:	d101      	bne.n	800a648 <LSM6DSL_X_Enable_Single_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800a644:	2301      	movs	r3, #1
 800a646:	e02d      	b.n	800a6a4 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, LSM6DSL_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 800a648:	2108      	movs	r1, #8
 800a64a:	6878      	ldr	r0, [r7, #4]
 800a64c:	f000 f9a5 	bl	800a99a <LSM6DSL_X_Set_Tap_Threshold>
 800a650:	4603      	mov	r3, r0
 800a652:	2b01      	cmp	r3, #1
 800a654:	d101      	bne.n	800a65a <LSM6DSL_X_Enable_Single_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800a656:	2301      	movs	r3, #1
 800a658:	e024      	b.n	800a6a4 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, LSM6DSL_TAP_SHOCK_TIME_MID_HIGH ) == COMPONENT_ERROR )
 800a65a:	2102      	movs	r1, #2
 800a65c:	6878      	ldr	r0, [r7, #4]
 800a65e:	f000 f9b1 	bl	800a9c4 <LSM6DSL_X_Set_Tap_Shock_Time>
 800a662:	4603      	mov	r3, r0
 800a664:	2b01      	cmp	r3, #1
 800a666:	d101      	bne.n	800a66c <LSM6DSL_X_Enable_Single_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800a668:	2301      	movs	r3, #1
 800a66a:	e01b      	b.n	800a6a4 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, LSM6DSL_TAP_QUIET_TIME_MID_LOW ) == COMPONENT_ERROR )
 800a66c:	2101      	movs	r1, #1
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f000 f9bd 	bl	800a9ee <LSM6DSL_X_Set_Tap_Quiet_Time>
 800a674:	4603      	mov	r3, r0
 800a676:	2b01      	cmp	r3, #1
 800a678:	d101      	bne.n	800a67e <LSM6DSL_X_Enable_Single_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800a67a:	2301      	movs	r3, #1
 800a67c:	e012      	b.n	800a6a4 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  /* _NOTE_: Tap duration time window - don't care for single tap. */

  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800a67e:	2180      	movs	r1, #128	; 0x80
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f7fd fcd0 	bl	8008026 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a686:	4603      	mov	r3, r0
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d101      	bne.n	800a690 <LSM6DSL_X_Enable_Single_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800a68c:	2301      	movs	r3, #1
 800a68e:	e009      	b.n	800a6a4 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable single tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_SingleTapOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_ENABLED ) == MEMS_ERROR )
 800a690:	2140      	movs	r1, #64	; 0x40
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f7fe f850 	bl	8008738 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>
 800a698:	4603      	mov	r3, r0
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d101      	bne.n	800a6a2 <LSM6DSL_X_Enable_Single_Tap_Detection+0xbe>
  {
    return COMPONENT_ERROR;
 800a69e:	2301      	movs	r3, #1
 800a6a0:	e000      	b.n	800a6a4 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  return COMPONENT_OK;
 800a6a2:	2300      	movs	r3, #0
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	3708      	adds	r7, #8
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bd80      	pop	{r7, pc}
 800a6ac:	43d00000 	.word	0x43d00000

0800a6b0 <LSM6DSL_X_Disable_Single_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b082      	sub	sp, #8
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]

  /* Disable single tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_SingleTapOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_DISABLED ) == MEMS_ERROR )
 800a6b8:	2100      	movs	r1, #0
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f7fe f83c 	bl	8008738 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d101      	bne.n	800a6ca <LSM6DSL_X_Disable_Single_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	e03f      	b.n	800a74a <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800a6ca:	2100      	movs	r1, #0
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f7fd fcaa 	bl	8008026 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d101      	bne.n	800a6dc <LSM6DSL_X_Disable_Single_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800a6d8:	2301      	movs	r3, #1
 800a6da:	e036      	b.n	800a74a <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800a6dc:	2100      	movs	r1, #0
 800a6de:	6878      	ldr	r0, [r7, #4]
 800a6e0:	f000 f95b 	bl	800a99a <LSM6DSL_X_Set_Tap_Threshold>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	2b01      	cmp	r3, #1
 800a6e8:	d101      	bne.n	800a6ee <LSM6DSL_X_Disable_Single_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	e02d      	b.n	800a74a <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800a6ee:	2100      	movs	r1, #0
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f000 f967 	bl	800a9c4 <LSM6DSL_X_Set_Tap_Shock_Time>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	2b01      	cmp	r3, #1
 800a6fa:	d101      	bne.n	800a700 <LSM6DSL_X_Disable_Single_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	e024      	b.n	800a74a <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800a700:	2100      	movs	r1, #0
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	f000 f973 	bl	800a9ee <LSM6DSL_X_Set_Tap_Quiet_Time>
 800a708:	4603      	mov	r3, r0
 800a70a:	2b01      	cmp	r3, #1
 800a70c:	d101      	bne.n	800a712 <LSM6DSL_X_Disable_Single_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 800a70e:	2301      	movs	r3, #1
 800a710:	e01b      	b.n	800a74a <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  /* _NOTE_: Tap duration time window - don't care for single tap. */

  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */

  /* Disable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 800a712:	2100      	movs	r1, #0
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f7fd fbff 	bl	8007f18 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800a71a:	4603      	mov	r3, r0
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d101      	bne.n	800a724 <LSM6DSL_X_Disable_Single_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 800a720:	2301      	movs	r3, #1
 800a722:	e012      	b.n	800a74a <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 800a724:	2100      	movs	r1, #0
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f7fd fc23 	bl	8007f72 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800a72c:	4603      	mov	r3, r0
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d101      	bne.n	800a736 <LSM6DSL_X_Disable_Single_Tap_Detection+0x86>
  {
    return COMPONENT_ERROR;
 800a732:	2301      	movs	r3, #1
 800a734:	e009      	b.n	800a74a <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 800a736:	2100      	movs	r1, #0
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f7fd fc47 	bl	8007fcc <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800a73e:	4603      	mov	r3, r0
 800a740:	2b00      	cmp	r3, #0
 800a742:	d101      	bne.n	800a748 <LSM6DSL_X_Disable_Single_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 800a744:	2301      	movs	r3, #1
 800a746:	e000      	b.n	800a74a <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  return COMPONENT_OK;
 800a748:	2300      	movs	r3, #0
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3708      	adds	r7, #8
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}

0800a752 <LSM6DSL_X_Get_Single_Tap_Detection_Status>:
 * @param status the pointer to the single tap detection status: 0 means no single tap detected, 1 means single tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Single_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a752:	b580      	push	{r7, lr}
 800a754:	b084      	sub	sp, #16
 800a756:	af00      	add	r7, sp, #0
 800a758:	6078      	str	r0, [r7, #4]
 800a75a:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t tap_status;

  if ( LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 800a75c:	f107 030f 	add.w	r3, r7, #15
 800a760:	4619      	mov	r1, r3
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f7fd f999 	bl	8007a9a <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>
 800a768:	4603      	mov	r3, r0
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d101      	bne.n	800a772 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a76e:	2301      	movs	r3, #1
 800a770:	e00f      	b.n	800a792 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x40>
  }

  switch( tap_status )
 800a772:	7bfb      	ldrb	r3, [r7, #15]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d005      	beq.n	800a784 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x32>
 800a778:	2b20      	cmp	r3, #32
 800a77a:	d107      	bne.n	800a78c <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	2201      	movs	r2, #1
 800a780:	701a      	strb	r2, [r3, #0]
      break;
 800a782:	e005      	b.n	800a790 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3e>

    case LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	2200      	movs	r2, #0
 800a788:	701a      	strb	r2, [r3, #0]
      break;
 800a78a:	e001      	b.n	800a790 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3e>

    default:
      return COMPONENT_ERROR;
 800a78c:	2301      	movs	r3, #1
 800a78e:	e000      	b.n	800a792 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800a790:	2300      	movs	r3, #0
}
 800a792:	4618      	mov	r0, r3
 800a794:	3710      	adds	r7, #16
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}
	...

0800a79c <LSM6DSL_X_Enable_Double_Tap_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b082      	sub	sp, #8
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800a7a4:	ed9f 0a38 	vldr	s0, [pc, #224]	; 800a888 <LSM6DSL_X_Enable_Double_Tap_Detection+0xec>
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f7fe fb1e 	bl	8008dea <LSM6DSL_X_Set_ODR_Value>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	2b01      	cmp	r3, #1
 800a7b2:	d101      	bne.n	800a7b8 <LSM6DSL_X_Enable_Double_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	e063      	b.n	800a880 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800a7b8:	2100      	movs	r1, #0
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f7fc fc7a 	bl	80070b4 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d101      	bne.n	800a7ca <LSM6DSL_X_Enable_Double_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	e05a      	b.n	800a880 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 800a7ca:	2108      	movs	r1, #8
 800a7cc:	6878      	ldr	r0, [r7, #4]
 800a7ce:	f7fd fbfd 	bl	8007fcc <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d101      	bne.n	800a7dc <LSM6DSL_X_Enable_Double_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800a7d8:	2301      	movs	r3, #1
 800a7da:	e051      	b.n	800a880 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 800a7dc:	2104      	movs	r1, #4
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f7fd fbc7 	bl	8007f72 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d101      	bne.n	800a7ee <LSM6DSL_X_Enable_Double_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	e048      	b.n	800a880 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 800a7ee:	2102      	movs	r1, #2
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f7fd fb91 	bl	8007f18 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d101      	bne.n	800a800 <LSM6DSL_X_Enable_Double_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	e03f      	b.n	800a880 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, LSM6DSL_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 800a800:	2108      	movs	r1, #8
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f000 f8c9 	bl	800a99a <LSM6DSL_X_Set_Tap_Threshold>
 800a808:	4603      	mov	r3, r0
 800a80a:	2b01      	cmp	r3, #1
 800a80c:	d101      	bne.n	800a812 <LSM6DSL_X_Enable_Double_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800a80e:	2301      	movs	r3, #1
 800a810:	e036      	b.n	800a880 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, LSM6DSL_TAP_SHOCK_TIME_HIGH ) == COMPONENT_ERROR )
 800a812:	2103      	movs	r1, #3
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	f000 f8d5 	bl	800a9c4 <LSM6DSL_X_Set_Tap_Shock_Time>
 800a81a:	4603      	mov	r3, r0
 800a81c:	2b01      	cmp	r3, #1
 800a81e:	d101      	bne.n	800a824 <LSM6DSL_X_Enable_Double_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800a820:	2301      	movs	r3, #1
 800a822:	e02d      	b.n	800a880 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, LSM6DSL_TAP_QUIET_TIME_HIGH ) == COMPONENT_ERROR )
 800a824:	2103      	movs	r1, #3
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	f000 f8e1 	bl	800a9ee <LSM6DSL_X_Set_Tap_Quiet_Time>
 800a82c:	4603      	mov	r3, r0
 800a82e:	2b01      	cmp	r3, #1
 800a830:	d101      	bne.n	800a836 <LSM6DSL_X_Enable_Double_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800a832:	2301      	movs	r3, #1
 800a834:	e024      	b.n	800a880 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap duration time window. */
  if ( LSM6DSL_X_Set_Tap_Duration_Time( handle, LSM6DSL_TAP_DURATION_TIME_MID ) == COMPONENT_ERROR )
 800a836:	2108      	movs	r1, #8
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f000 f8ed 	bl	800aa18 <LSM6DSL_X_Set_Tap_Duration_Time>
 800a83e:	4603      	mov	r3, r0
 800a840:	2b01      	cmp	r3, #1
 800a842:	d101      	bne.n	800a848 <LSM6DSL_X_Enable_Double_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800a844:	2301      	movs	r3, #1
 800a846:	e01b      	b.n	800a880 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Single and double tap enabled. */
  if ( LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle,
 800a848:	2180      	movs	r1, #128	; 0x80
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f7fd fd40 	bl	80082d0 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 800a850:	4603      	mov	r3, r0
 800a852:	2b00      	cmp	r3, #0
 800a854:	d101      	bne.n	800a85a <LSM6DSL_X_Enable_Double_Tap_Detection+0xbe>
       LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_DOUBLE_TAP ) == MEMS_ERROR )
  {
    return COMPONENT_ERROR;
 800a856:	2301      	movs	r3, #1
 800a858:	e012      	b.n	800a880 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800a85a:	2180      	movs	r1, #128	; 0x80
 800a85c:	6878      	ldr	r0, [r7, #4]
 800a85e:	f7fd fbe2 	bl	8008026 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a862:	4603      	mov	r3, r0
 800a864:	2b00      	cmp	r3, #0
 800a866:	d101      	bne.n	800a86c <LSM6DSL_X_Enable_Double_Tap_Detection+0xd0>
  {
    return COMPONENT_ERROR;
 800a868:	2301      	movs	r3, #1
 800a86a:	e009      	b.n	800a880 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable double tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_TapEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TAP_ENABLED ) == MEMS_ERROR )
 800a86c:	2108      	movs	r1, #8
 800a86e:	6878      	ldr	r0, [r7, #4]
 800a870:	f7fd fedb 	bl	800862a <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>
 800a874:	4603      	mov	r3, r0
 800a876:	2b00      	cmp	r3, #0
 800a878:	d101      	bne.n	800a87e <LSM6DSL_X_Enable_Double_Tap_Detection+0xe2>
  {
    return COMPONENT_ERROR;
 800a87a:	2301      	movs	r3, #1
 800a87c:	e000      	b.n	800a880 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  return COMPONENT_OK;
 800a87e:	2300      	movs	r3, #0
}
 800a880:	4618      	mov	r0, r3
 800a882:	3708      	adds	r7, #8
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}
 800a888:	43d00000 	.word	0x43d00000

0800a88c <LSM6DSL_X_Disable_Double_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b082      	sub	sp, #8
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]

  /* Disable double tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_TapEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TAP_DISABLED ) == MEMS_ERROR )
 800a894:	2100      	movs	r1, #0
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f7fd fec7 	bl	800862a <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>
 800a89c:	4603      	mov	r3, r0
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d101      	bne.n	800a8a6 <LSM6DSL_X_Disable_Double_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800a8a2:	2301      	movs	r3, #1
 800a8a4:	e051      	b.n	800a94a <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800a8a6:	2100      	movs	r1, #0
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	f7fd fbbc 	bl	8008026 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d101      	bne.n	800a8b8 <LSM6DSL_X_Disable_Double_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800a8b4:	2301      	movs	r3, #1
 800a8b6:	e048      	b.n	800a94a <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800a8b8:	2100      	movs	r1, #0
 800a8ba:	6878      	ldr	r0, [r7, #4]
 800a8bc:	f000 f86d 	bl	800a99a <LSM6DSL_X_Set_Tap_Threshold>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	2b01      	cmp	r3, #1
 800a8c4:	d101      	bne.n	800a8ca <LSM6DSL_X_Disable_Double_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	e03f      	b.n	800a94a <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800a8ca:	2100      	movs	r1, #0
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	f000 f879 	bl	800a9c4 <LSM6DSL_X_Set_Tap_Shock_Time>
 800a8d2:	4603      	mov	r3, r0
 800a8d4:	2b01      	cmp	r3, #1
 800a8d6:	d101      	bne.n	800a8dc <LSM6DSL_X_Disable_Double_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800a8d8:	2301      	movs	r3, #1
 800a8da:	e036      	b.n	800a94a <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800a8dc:	2100      	movs	r1, #0
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f000 f885 	bl	800a9ee <LSM6DSL_X_Set_Tap_Quiet_Time>
 800a8e4:	4603      	mov	r3, r0
 800a8e6:	2b01      	cmp	r3, #1
 800a8e8:	d101      	bne.n	800a8ee <LSM6DSL_X_Disable_Double_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 800a8ea:	2301      	movs	r3, #1
 800a8ec:	e02d      	b.n	800a94a <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap duration time window. */
  if ( LSM6DSL_X_Set_Tap_Duration_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800a8ee:	2100      	movs	r1, #0
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f000 f891 	bl	800aa18 <LSM6DSL_X_Set_Tap_Duration_Time>
 800a8f6:	4603      	mov	r3, r0
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d101      	bne.n	800a900 <LSM6DSL_X_Disable_Double_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 800a8fc:	2301      	movs	r3, #1
 800a8fe:	e024      	b.n	800a94a <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Only single tap enabled. */
  if ( LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle,
 800a900:	2100      	movs	r1, #0
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f7fd fce4 	bl	80082d0 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 800a908:	4603      	mov	r3, r0
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d101      	bne.n	800a912 <LSM6DSL_X_Disable_Double_Tap_Detection+0x86>
       LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_SINGLE_TAP ) == MEMS_ERROR )
  {
    return COMPONENT_ERROR;
 800a90e:	2301      	movs	r3, #1
 800a910:	e01b      	b.n	800a94a <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 800a912:	2100      	movs	r1, #0
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f7fd faff 	bl	8007f18 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800a91a:	4603      	mov	r3, r0
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d101      	bne.n	800a924 <LSM6DSL_X_Disable_Double_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 800a920:	2301      	movs	r3, #1
 800a922:	e012      	b.n	800a94a <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 800a924:	2100      	movs	r1, #0
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f7fd fb23 	bl	8007f72 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800a92c:	4603      	mov	r3, r0
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d101      	bne.n	800a936 <LSM6DSL_X_Disable_Double_Tap_Detection+0xaa>
  {
    return COMPONENT_ERROR;
 800a932:	2301      	movs	r3, #1
 800a934:	e009      	b.n	800a94a <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 800a936:	2100      	movs	r1, #0
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f7fd fb47 	bl	8007fcc <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800a93e:	4603      	mov	r3, r0
 800a940:	2b00      	cmp	r3, #0
 800a942:	d101      	bne.n	800a948 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbc>
  {
    return COMPONENT_ERROR;
 800a944:	2301      	movs	r3, #1
 800a946:	e000      	b.n	800a94a <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  return COMPONENT_OK;
 800a948:	2300      	movs	r3, #0
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	3708      	adds	r7, #8
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}

0800a952 <LSM6DSL_X_Get_Double_Tap_Detection_Status>:
 * @param status the pointer to the double tap detection status: 0 means no double tap detected, 1 means double tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Double_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a952:	b580      	push	{r7, lr}
 800a954:	b084      	sub	sp, #16
 800a956:	af00      	add	r7, sp, #0
 800a958:	6078      	str	r0, [r7, #4]
 800a95a:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t tap_status;

  if ( LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 800a95c:	f107 030f 	add.w	r3, r7, #15
 800a960:	4619      	mov	r1, r3
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f7fd f87d 	bl	8007a62 <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>
 800a968:	4603      	mov	r3, r0
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d101      	bne.n	800a972 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a96e:	2301      	movs	r3, #1
 800a970:	e00f      	b.n	800a992 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x40>
  }

  switch( tap_status )
 800a972:	7bfb      	ldrb	r3, [r7, #15]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d005      	beq.n	800a984 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x32>
 800a978:	2b10      	cmp	r3, #16
 800a97a:	d107      	bne.n	800a98c <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	2201      	movs	r2, #1
 800a980:	701a      	strb	r2, [r3, #0]
      break;
 800a982:	e005      	b.n	800a990 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3e>

    case LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	2200      	movs	r2, #0
 800a988:	701a      	strb	r2, [r3, #0]
      break;
 800a98a:	e001      	b.n	800a990 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3e>

    default:
      return COMPONENT_ERROR;
 800a98c:	2301      	movs	r3, #1
 800a98e:	e000      	b.n	800a992 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800a990:	2300      	movs	r3, #0
}
 800a992:	4618      	mov	r0, r3
 800a994:	3710      	adds	r7, #16
 800a996:	46bd      	mov	sp, r7
 800a998:	bd80      	pop	{r7, pc}

0800a99a <LSM6DSL_X_Set_Tap_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800a99a:	b580      	push	{r7, lr}
 800a99c:	b082      	sub	sp, #8
 800a99e:	af00      	add	r7, sp, #0
 800a9a0:	6078      	str	r0, [r7, #4]
 800a9a2:	460b      	mov	r3, r1
 800a9a4:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_TAP_THS( (void *)handle, thr ) == MEMS_ERROR )
 800a9a6:	78fb      	ldrb	r3, [r7, #3]
 800a9a8:	4619      	mov	r1, r3
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f7fd fb68 	bl	8008080 <LSM6DSL_ACC_GYRO_W_TAP_THS>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d101      	bne.n	800a9ba <LSM6DSL_X_Set_Tap_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	e000      	b.n	800a9bc <LSM6DSL_X_Set_Tap_Threshold+0x22>
  }

  return COMPONENT_OK;
 800a9ba:	2300      	movs	r3, #0
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	3708      	adds	r7, #8
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	bd80      	pop	{r7, pc}

0800a9c4 <LSM6DSL_X_Set_Tap_Shock_Time>:
 * @param time the shock time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Shock_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b082      	sub	sp, #8
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
 800a9cc:	460b      	mov	r3, r1
 800a9ce:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_SHOCK_Duration( (void *)handle, time ) == MEMS_ERROR )
 800a9d0:	78fb      	ldrb	r3, [r7, #3]
 800a9d2:	4619      	mov	r1, r3
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f7fd fbb1 	bl	800813c <LSM6DSL_ACC_GYRO_W_SHOCK_Duration>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d101      	bne.n	800a9e4 <LSM6DSL_X_Set_Tap_Shock_Time+0x20>
  {
    return COMPONENT_ERROR;
 800a9e0:	2301      	movs	r3, #1
 800a9e2:	e000      	b.n	800a9e6 <LSM6DSL_X_Set_Tap_Shock_Time+0x22>
  }

  return COMPONENT_OK;
 800a9e4:	2300      	movs	r3, #0
}
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	3708      	adds	r7, #8
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	bd80      	pop	{r7, pc}

0800a9ee <LSM6DSL_X_Set_Tap_Quiet_Time>:
 * @param time the quiet time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Quiet_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800a9ee:	b580      	push	{r7, lr}
 800a9f0:	b082      	sub	sp, #8
 800a9f2:	af00      	add	r7, sp, #0
 800a9f4:	6078      	str	r0, [r7, #4]
 800a9f6:	460b      	mov	r3, r1
 800a9f8:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_QUIET_Duration( (void *)handle, time ) == MEMS_ERROR )
 800a9fa:	78fb      	ldrb	r3, [r7, #3]
 800a9fc:	4619      	mov	r1, r3
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f7fd fbcd 	bl	800819e <LSM6DSL_ACC_GYRO_W_QUIET_Duration>
 800aa04:	4603      	mov	r3, r0
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d101      	bne.n	800aa0e <LSM6DSL_X_Set_Tap_Quiet_Time+0x20>
  {
    return COMPONENT_ERROR;
 800aa0a:	2301      	movs	r3, #1
 800aa0c:	e000      	b.n	800aa10 <LSM6DSL_X_Set_Tap_Quiet_Time+0x22>
  }

  return COMPONENT_OK;
 800aa0e:	2300      	movs	r3, #0
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	3708      	adds	r7, #8
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}

0800aa18 <LSM6DSL_X_Set_Tap_Duration_Time>:
 * @param time the duration of the time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Duration_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b082      	sub	sp, #8
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
 800aa20:	460b      	mov	r3, r1
 800aa22:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_DUR( (void *)handle, time ) == MEMS_ERROR )
 800aa24:	78fb      	ldrb	r3, [r7, #3]
 800aa26:	4619      	mov	r1, r3
 800aa28:	6878      	ldr	r0, [r7, #4]
 800aa2a:	f7fd fbec 	bl	8008206 <LSM6DSL_ACC_GYRO_W_DUR>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d101      	bne.n	800aa38 <LSM6DSL_X_Set_Tap_Duration_Time+0x20>
  {
    return COMPONENT_ERROR;
 800aa34:	2301      	movs	r3, #1
 800aa36:	e000      	b.n	800aa3a <LSM6DSL_X_Set_Tap_Duration_Time+0x22>
  }

  return COMPONENT_OK;
 800aa38:	2300      	movs	r3, #0
}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	3708      	adds	r7, #8
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bd80      	pop	{r7, pc}
	...

0800aa44 <LSM6DSL_X_Enable_6D_Orientation>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_6D_Orientation( DrvContextTypeDef *handle )
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b082      	sub	sp, #8
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800aa4c:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800aab4 <LSM6DSL_X_Enable_6D_Orientation+0x70>
 800aa50:	6878      	ldr	r0, [r7, #4]
 800aa52:	f7fe f9ca 	bl	8008dea <LSM6DSL_X_Set_ODR_Value>
 800aa56:	4603      	mov	r3, r0
 800aa58:	2b01      	cmp	r3, #1
 800aa5a:	d101      	bne.n	800aa60 <LSM6DSL_X_Enable_6D_Orientation+0x1c>
  {
    return COMPONENT_ERROR;
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	e024      	b.n	800aaaa <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Full scale selection. */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800aa60:	2100      	movs	r1, #0
 800aa62:	6878      	ldr	r0, [r7, #4]
 800aa64:	f7fc fb26 	bl	80070b4 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d101      	bne.n	800aa72 <LSM6DSL_X_Enable_6D_Orientation+0x2e>
  {
    return COMPONENT_ERROR;
 800aa6e:	2301      	movs	r3, #1
 800aa70:	e01b      	b.n	800aaaa <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Set 6D threshold. */
  if ( LSM6DSL_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSL_ACC_GYRO_SIXD_THS_60_degree ) == MEMS_ERROR )
 800aa72:	2140      	movs	r1, #64	; 0x40
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f7fd fb34 	bl	80080e2 <LSM6DSL_ACC_GYRO_W_SIXD_THS>
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d101      	bne.n	800aa84 <LSM6DSL_X_Enable_6D_Orientation+0x40>
  {
    return COMPONENT_ERROR;
 800aa80:	2301      	movs	r3, #1
 800aa82:	e012      	b.n	800aaaa <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800aa84:	2180      	movs	r1, #128	; 0x80
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f7fd facd 	bl	8008026 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d101      	bne.n	800aa96 <LSM6DSL_X_Enable_6D_Orientation+0x52>
  {
    return COMPONENT_ERROR;
 800aa92:	2301      	movs	r3, #1
 800aa94:	e009      	b.n	800aaaa <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* INT1_6D setting. */
  if ( LSM6DSL_ACC_GYRO_W_6DEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_6D_ENABLED ) == MEMS_ERROR )
 800aa96:	2104      	movs	r1, #4
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f7fd fd99 	bl	80085d0 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d101      	bne.n	800aaa8 <LSM6DSL_X_Enable_6D_Orientation+0x64>
  {
    return COMPONENT_ERROR;
 800aaa4:	2301      	movs	r3, #1
 800aaa6:	e000      	b.n	800aaaa <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  return COMPONENT_OK;
 800aaa8:	2300      	movs	r3, #0
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	3708      	adds	r7, #8
 800aaae:	46bd      	mov	sp, r7
 800aab0:	bd80      	pop	{r7, pc}
 800aab2:	bf00      	nop
 800aab4:	43d00000 	.word	0x43d00000

0800aab8 <LSM6DSL_X_Disable_6D_Orientation>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_6D_Orientation( DrvContextTypeDef *handle )
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b082      	sub	sp, #8
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]

  /* INT1_6D setting. */
  if ( LSM6DSL_ACC_GYRO_W_6DEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_6D_DISABLED ) == MEMS_ERROR )
 800aac0:	2100      	movs	r1, #0
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f7fd fd84 	bl	80085d0 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>
 800aac8:	4603      	mov	r3, r0
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d101      	bne.n	800aad2 <LSM6DSL_X_Disable_6D_Orientation+0x1a>
  {
    return COMPONENT_ERROR;
 800aace:	2301      	movs	r3, #1
 800aad0:	e012      	b.n	800aaf8 <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800aad2:	2100      	movs	r1, #0
 800aad4:	6878      	ldr	r0, [r7, #4]
 800aad6:	f7fd faa6 	bl	8008026 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800aada:	4603      	mov	r3, r0
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d101      	bne.n	800aae4 <LSM6DSL_X_Disable_6D_Orientation+0x2c>
  {
    return COMPONENT_ERROR;
 800aae0:	2301      	movs	r3, #1
 800aae2:	e009      	b.n	800aaf8 <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  /* Reset 6D threshold. */
  if ( LSM6DSL_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSL_ACC_GYRO_SIXD_THS_80_degree ) == MEMS_ERROR )
 800aae4:	2100      	movs	r1, #0
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f7fd fafb 	bl	80080e2 <LSM6DSL_ACC_GYRO_W_SIXD_THS>
 800aaec:	4603      	mov	r3, r0
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d101      	bne.n	800aaf6 <LSM6DSL_X_Disable_6D_Orientation+0x3e>
  {
    return COMPONENT_ERROR;
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	e000      	b.n	800aaf8 <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  return COMPONENT_OK;
 800aaf6:	2300      	movs	r3, #0
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	3708      	adds	r7, #8
 800aafc:	46bd      	mov	sp, r7
 800aafe:	bd80      	pop	{r7, pc}

0800ab00 <LSM6DSL_X_Get_6D_Orientation_Status>:
 * @param status the pointer to the status of the 6D orientation detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b084      	sub	sp, #16
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
 800ab08:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS( (void *)handle, &status_raw ) == MEMS_ERROR )
 800ab0a:	f107 030f 	add.w	r3, r7, #15
 800ab0e:	4619      	mov	r1, r3
 800ab10:	6878      	ldr	r0, [r7, #4]
 800ab12:	f7fd f886 	bl	8007c22 <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS>
 800ab16:	4603      	mov	r3, r0
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d101      	bne.n	800ab20 <LSM6DSL_X_Get_6D_Orientation_Status+0x20>
  {
    return COMPONENT_ERROR;
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	e00f      	b.n	800ab40 <LSM6DSL_X_Get_6D_Orientation_Status+0x40>
  }

  switch( status_raw )
 800ab20:	7bfb      	ldrb	r3, [r7, #15]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d005      	beq.n	800ab32 <LSM6DSL_X_Get_6D_Orientation_Status+0x32>
 800ab26:	2b40      	cmp	r3, #64	; 0x40
 800ab28:	d107      	bne.n	800ab3a <LSM6DSL_X_Get_6D_Orientation_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_D6D_EV_STATUS_DETECTED:
      *status = 1;
 800ab2a:	683b      	ldr	r3, [r7, #0]
 800ab2c:	2201      	movs	r2, #1
 800ab2e:	701a      	strb	r2, [r3, #0]
      break;
 800ab30:	e005      	b.n	800ab3e <LSM6DSL_X_Get_6D_Orientation_Status+0x3e>
    case LSM6DSL_ACC_GYRO_D6D_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	2200      	movs	r2, #0
 800ab36:	701a      	strb	r2, [r3, #0]
      break;
 800ab38:	e001      	b.n	800ab3e <LSM6DSL_X_Get_6D_Orientation_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	e000      	b.n	800ab40 <LSM6DSL_X_Get_6D_Orientation_Status+0x40>
  }

  return COMPONENT_OK;
 800ab3e:	2300      	movs	r3, #0
}
 800ab40:	4618      	mov	r0, r3
 800ab42:	3710      	adds	r7, #16
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bd80      	pop	{r7, pc}

0800ab48 <LSM6DSL_X_Get_6D_Orientation_XL>:
 * @param xl the pointer to the 6D orientation XL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_XL( DrvContextTypeDef *handle, uint8_t *xl )
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b084      	sub	sp, #16
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
 800ab50:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_XL_t xl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_XL( (void *)handle, &xl_raw ) == MEMS_ERROR )
 800ab52:	f107 030f 	add.w	r3, r7, #15
 800ab56:	4619      	mov	r1, r3
 800ab58:	6878      	ldr	r0, [r7, #4]
 800ab5a:	f7fc ffba 	bl	8007ad2 <LSM6DSL_ACC_GYRO_R_DSD_XL>
 800ab5e:	4603      	mov	r3, r0
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d101      	bne.n	800ab68 <LSM6DSL_X_Get_6D_Orientation_XL+0x20>
  {
    return COMPONENT_ERROR;
 800ab64:	2301      	movs	r3, #1
 800ab66:	e00f      	b.n	800ab88 <LSM6DSL_X_Get_6D_Orientation_XL+0x40>
  }

  switch( xl_raw )
 800ab68:	7bfb      	ldrb	r3, [r7, #15]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d005      	beq.n	800ab7a <LSM6DSL_X_Get_6D_Orientation_XL+0x32>
 800ab6e:	2b01      	cmp	r3, #1
 800ab70:	d107      	bne.n	800ab82 <LSM6DSL_X_Get_6D_Orientation_XL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_XL_DETECTED:
      *xl = 1;
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	2201      	movs	r2, #1
 800ab76:	701a      	strb	r2, [r3, #0]
      break;
 800ab78:	e005      	b.n	800ab86 <LSM6DSL_X_Get_6D_Orientation_XL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_XL_NOT_DETECTED:
      *xl = 0;
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	701a      	strb	r2, [r3, #0]
      break;
 800ab80:	e001      	b.n	800ab86 <LSM6DSL_X_Get_6D_Orientation_XL+0x3e>
    default:
      return COMPONENT_ERROR;
 800ab82:	2301      	movs	r3, #1
 800ab84:	e000      	b.n	800ab88 <LSM6DSL_X_Get_6D_Orientation_XL+0x40>
  }

  return COMPONENT_OK;
 800ab86:	2300      	movs	r3, #0
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	3710      	adds	r7, #16
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	bd80      	pop	{r7, pc}

0800ab90 <LSM6DSL_X_Get_6D_Orientation_XH>:
 * @param xh the pointer to the 6D orientation XH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_XH( DrvContextTypeDef *handle, uint8_t *xh )
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b084      	sub	sp, #16
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
 800ab98:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_XH_t xh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_XH( (void *)handle, &xh_raw ) == MEMS_ERROR )
 800ab9a:	f107 030f 	add.w	r3, r7, #15
 800ab9e:	4619      	mov	r1, r3
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f7fc ffb2 	bl	8007b0a <LSM6DSL_ACC_GYRO_R_DSD_XH>
 800aba6:	4603      	mov	r3, r0
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d101      	bne.n	800abb0 <LSM6DSL_X_Get_6D_Orientation_XH+0x20>
  {
    return COMPONENT_ERROR;
 800abac:	2301      	movs	r3, #1
 800abae:	e00f      	b.n	800abd0 <LSM6DSL_X_Get_6D_Orientation_XH+0x40>
  }

  switch( xh_raw )
 800abb0:	7bfb      	ldrb	r3, [r7, #15]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d005      	beq.n	800abc2 <LSM6DSL_X_Get_6D_Orientation_XH+0x32>
 800abb6:	2b02      	cmp	r3, #2
 800abb8:	d107      	bne.n	800abca <LSM6DSL_X_Get_6D_Orientation_XH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_XH_DETECTED:
      *xh = 1;
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	2201      	movs	r2, #1
 800abbe:	701a      	strb	r2, [r3, #0]
      break;
 800abc0:	e005      	b.n	800abce <LSM6DSL_X_Get_6D_Orientation_XH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_XH_NOT_DETECTED:
      *xh = 0;
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	2200      	movs	r2, #0
 800abc6:	701a      	strb	r2, [r3, #0]
      break;
 800abc8:	e001      	b.n	800abce <LSM6DSL_X_Get_6D_Orientation_XH+0x3e>
    default:
      return COMPONENT_ERROR;
 800abca:	2301      	movs	r3, #1
 800abcc:	e000      	b.n	800abd0 <LSM6DSL_X_Get_6D_Orientation_XH+0x40>
  }

  return COMPONENT_OK;
 800abce:	2300      	movs	r3, #0
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	3710      	adds	r7, #16
 800abd4:	46bd      	mov	sp, r7
 800abd6:	bd80      	pop	{r7, pc}

0800abd8 <LSM6DSL_X_Get_6D_Orientation_YL>:
 * @param yl the pointer to the 6D orientation YL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_YL( DrvContextTypeDef *handle, uint8_t *yl )
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b084      	sub	sp, #16
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
 800abe0:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_YL_t yl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_YL( (void *)handle, &yl_raw ) == MEMS_ERROR )
 800abe2:	f107 030f 	add.w	r3, r7, #15
 800abe6:	4619      	mov	r1, r3
 800abe8:	6878      	ldr	r0, [r7, #4]
 800abea:	f7fc ffaa 	bl	8007b42 <LSM6DSL_ACC_GYRO_R_DSD_YL>
 800abee:	4603      	mov	r3, r0
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d101      	bne.n	800abf8 <LSM6DSL_X_Get_6D_Orientation_YL+0x20>
  {
    return COMPONENT_ERROR;
 800abf4:	2301      	movs	r3, #1
 800abf6:	e00f      	b.n	800ac18 <LSM6DSL_X_Get_6D_Orientation_YL+0x40>
  }

  switch( yl_raw )
 800abf8:	7bfb      	ldrb	r3, [r7, #15]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d005      	beq.n	800ac0a <LSM6DSL_X_Get_6D_Orientation_YL+0x32>
 800abfe:	2b04      	cmp	r3, #4
 800ac00:	d107      	bne.n	800ac12 <LSM6DSL_X_Get_6D_Orientation_YL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_YL_DETECTED:
      *yl = 1;
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	2201      	movs	r2, #1
 800ac06:	701a      	strb	r2, [r3, #0]
      break;
 800ac08:	e005      	b.n	800ac16 <LSM6DSL_X_Get_6D_Orientation_YL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_YL_NOT_DETECTED:
      *yl = 0;
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	701a      	strb	r2, [r3, #0]
      break;
 800ac10:	e001      	b.n	800ac16 <LSM6DSL_X_Get_6D_Orientation_YL+0x3e>
    default:
      return COMPONENT_ERROR;
 800ac12:	2301      	movs	r3, #1
 800ac14:	e000      	b.n	800ac18 <LSM6DSL_X_Get_6D_Orientation_YL+0x40>
  }

  return COMPONENT_OK;
 800ac16:	2300      	movs	r3, #0
}
 800ac18:	4618      	mov	r0, r3
 800ac1a:	3710      	adds	r7, #16
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}

0800ac20 <LSM6DSL_X_Get_6D_Orientation_YH>:
 * @param yh the pointer to the 6D orientation YH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_YH( DrvContextTypeDef *handle, uint8_t *yh )
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b084      	sub	sp, #16
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
 800ac28:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_YH_t yh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_YH( (void *)handle, &yh_raw ) == MEMS_ERROR )
 800ac2a:	f107 030f 	add.w	r3, r7, #15
 800ac2e:	4619      	mov	r1, r3
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f7fc ffa2 	bl	8007b7a <LSM6DSL_ACC_GYRO_R_DSD_YH>
 800ac36:	4603      	mov	r3, r0
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d101      	bne.n	800ac40 <LSM6DSL_X_Get_6D_Orientation_YH+0x20>
  {
    return COMPONENT_ERROR;
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	e00f      	b.n	800ac60 <LSM6DSL_X_Get_6D_Orientation_YH+0x40>
  }

  switch( yh_raw )
 800ac40:	7bfb      	ldrb	r3, [r7, #15]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d005      	beq.n	800ac52 <LSM6DSL_X_Get_6D_Orientation_YH+0x32>
 800ac46:	2b08      	cmp	r3, #8
 800ac48:	d107      	bne.n	800ac5a <LSM6DSL_X_Get_6D_Orientation_YH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_YH_DETECTED:
      *yh = 1;
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	2201      	movs	r2, #1
 800ac4e:	701a      	strb	r2, [r3, #0]
      break;
 800ac50:	e005      	b.n	800ac5e <LSM6DSL_X_Get_6D_Orientation_YH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_YH_NOT_DETECTED:
      *yh = 0;
 800ac52:	683b      	ldr	r3, [r7, #0]
 800ac54:	2200      	movs	r2, #0
 800ac56:	701a      	strb	r2, [r3, #0]
      break;
 800ac58:	e001      	b.n	800ac5e <LSM6DSL_X_Get_6D_Orientation_YH+0x3e>
    default:
      return COMPONENT_ERROR;
 800ac5a:	2301      	movs	r3, #1
 800ac5c:	e000      	b.n	800ac60 <LSM6DSL_X_Get_6D_Orientation_YH+0x40>
  }

  return COMPONENT_OK;
 800ac5e:	2300      	movs	r3, #0
}
 800ac60:	4618      	mov	r0, r3
 800ac62:	3710      	adds	r7, #16
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd80      	pop	{r7, pc}

0800ac68 <LSM6DSL_X_Get_6D_Orientation_ZL>:
 * @param zl the pointer to the 6D orientation ZL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_ZL( DrvContextTypeDef *handle, uint8_t *zl )
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b084      	sub	sp, #16
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
 800ac70:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_ZL_t zl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_ZL( (void *)handle, &zl_raw ) == MEMS_ERROR )
 800ac72:	f107 030f 	add.w	r3, r7, #15
 800ac76:	4619      	mov	r1, r3
 800ac78:	6878      	ldr	r0, [r7, #4]
 800ac7a:	f7fc ff9a 	bl	8007bb2 <LSM6DSL_ACC_GYRO_R_DSD_ZL>
 800ac7e:	4603      	mov	r3, r0
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d101      	bne.n	800ac88 <LSM6DSL_X_Get_6D_Orientation_ZL+0x20>
  {
    return COMPONENT_ERROR;
 800ac84:	2301      	movs	r3, #1
 800ac86:	e00f      	b.n	800aca8 <LSM6DSL_X_Get_6D_Orientation_ZL+0x40>
  }

  switch( zl_raw )
 800ac88:	7bfb      	ldrb	r3, [r7, #15]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d005      	beq.n	800ac9a <LSM6DSL_X_Get_6D_Orientation_ZL+0x32>
 800ac8e:	2b10      	cmp	r3, #16
 800ac90:	d107      	bne.n	800aca2 <LSM6DSL_X_Get_6D_Orientation_ZL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_ZL_DETECTED:
      *zl = 1;
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	2201      	movs	r2, #1
 800ac96:	701a      	strb	r2, [r3, #0]
      break;
 800ac98:	e005      	b.n	800aca6 <LSM6DSL_X_Get_6D_Orientation_ZL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_ZL_NOT_DETECTED:
      *zl = 0;
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	701a      	strb	r2, [r3, #0]
      break;
 800aca0:	e001      	b.n	800aca6 <LSM6DSL_X_Get_6D_Orientation_ZL+0x3e>
    default:
      return COMPONENT_ERROR;
 800aca2:	2301      	movs	r3, #1
 800aca4:	e000      	b.n	800aca8 <LSM6DSL_X_Get_6D_Orientation_ZL+0x40>
  }

  return COMPONENT_OK;
 800aca6:	2300      	movs	r3, #0
}
 800aca8:	4618      	mov	r0, r3
 800acaa:	3710      	adds	r7, #16
 800acac:	46bd      	mov	sp, r7
 800acae:	bd80      	pop	{r7, pc}

0800acb0 <LSM6DSL_X_Get_6D_Orientation_ZH>:
 * @param zh the pointer to the 6D orientation ZH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_ZH( DrvContextTypeDef *handle, uint8_t *zh )
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b084      	sub	sp, #16
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
 800acb8:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_ZH_t zh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_ZH( (void *)handle, &zh_raw ) == MEMS_ERROR )
 800acba:	f107 030f 	add.w	r3, r7, #15
 800acbe:	4619      	mov	r1, r3
 800acc0:	6878      	ldr	r0, [r7, #4]
 800acc2:	f7fc ff92 	bl	8007bea <LSM6DSL_ACC_GYRO_R_DSD_ZH>
 800acc6:	4603      	mov	r3, r0
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d101      	bne.n	800acd0 <LSM6DSL_X_Get_6D_Orientation_ZH+0x20>
  {
    return COMPONENT_ERROR;
 800accc:	2301      	movs	r3, #1
 800acce:	e00f      	b.n	800acf0 <LSM6DSL_X_Get_6D_Orientation_ZH+0x40>
  }

  switch( zh_raw )
 800acd0:	7bfb      	ldrb	r3, [r7, #15]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d005      	beq.n	800ace2 <LSM6DSL_X_Get_6D_Orientation_ZH+0x32>
 800acd6:	2b20      	cmp	r3, #32
 800acd8:	d107      	bne.n	800acea <LSM6DSL_X_Get_6D_Orientation_ZH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_ZH_DETECTED:
      *zh = 1;
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	2201      	movs	r2, #1
 800acde:	701a      	strb	r2, [r3, #0]
      break;
 800ace0:	e005      	b.n	800acee <LSM6DSL_X_Get_6D_Orientation_ZH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_ZH_NOT_DETECTED:
      *zh = 0;
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	2200      	movs	r2, #0
 800ace6:	701a      	strb	r2, [r3, #0]
      break;
 800ace8:	e001      	b.n	800acee <LSM6DSL_X_Get_6D_Orientation_ZH+0x3e>
    default:
      return COMPONENT_ERROR;
 800acea:	2301      	movs	r3, #1
 800acec:	e000      	b.n	800acf0 <LSM6DSL_X_Get_6D_Orientation_ZH+0x40>
  }

  return COMPONENT_OK;
 800acee:	2300      	movs	r3, #0
}
 800acf0:	4618      	mov	r0, r3
 800acf2:	3710      	adds	r7, #16
 800acf4:	46bd      	mov	sp, r7
 800acf6:	bd80      	pop	{r7, pc}

0800acf8 <LSM6DSL_FIFO_Set_ODR_Value>:
 * @param odr Output data rate
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	b084      	sub	sp, #16
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	6078      	str	r0, [r7, #4]
 800ad00:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_FIFO_t new_odr;

  new_odr = ( odr <=   10.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_10Hz
            : ( odr <=   25.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_25Hz
 800ad04:	edd7 7a00 	vldr	s15, [r7]
 800ad08:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800ad0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad14:	d801      	bhi.n	800ad1a <LSM6DSL_FIFO_Set_ODR_Value+0x22>
 800ad16:	2308      	movs	r3, #8
 800ad18:	e058      	b.n	800adcc <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ad1a:	edd7 7a00 	vldr	s15, [r7]
 800ad1e:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800ad22:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad2a:	d801      	bhi.n	800ad30 <LSM6DSL_FIFO_Set_ODR_Value+0x38>
 800ad2c:	2310      	movs	r3, #16
 800ad2e:	e04d      	b.n	800adcc <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ad30:	edd7 7a00 	vldr	s15, [r7]
 800ad34:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800adec <LSM6DSL_FIFO_Set_ODR_Value+0xf4>
 800ad38:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad40:	d801      	bhi.n	800ad46 <LSM6DSL_FIFO_Set_ODR_Value+0x4e>
 800ad42:	2318      	movs	r3, #24
 800ad44:	e042      	b.n	800adcc <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ad46:	edd7 7a00 	vldr	s15, [r7]
 800ad4a:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800adf0 <LSM6DSL_FIFO_Set_ODR_Value+0xf8>
 800ad4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad56:	d801      	bhi.n	800ad5c <LSM6DSL_FIFO_Set_ODR_Value+0x64>
 800ad58:	2320      	movs	r3, #32
 800ad5a:	e037      	b.n	800adcc <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ad5c:	edd7 7a00 	vldr	s15, [r7]
 800ad60:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800adf4 <LSM6DSL_FIFO_Set_ODR_Value+0xfc>
 800ad64:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad6c:	d801      	bhi.n	800ad72 <LSM6DSL_FIFO_Set_ODR_Value+0x7a>
 800ad6e:	2328      	movs	r3, #40	; 0x28
 800ad70:	e02c      	b.n	800adcc <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ad72:	edd7 7a00 	vldr	s15, [r7]
 800ad76:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800adf8 <LSM6DSL_FIFO_Set_ODR_Value+0x100>
 800ad7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad82:	d801      	bhi.n	800ad88 <LSM6DSL_FIFO_Set_ODR_Value+0x90>
 800ad84:	2330      	movs	r3, #48	; 0x30
 800ad86:	e021      	b.n	800adcc <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ad88:	edd7 7a00 	vldr	s15, [r7]
 800ad8c:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800adfc <LSM6DSL_FIFO_Set_ODR_Value+0x104>
 800ad90:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad98:	d801      	bhi.n	800ad9e <LSM6DSL_FIFO_Set_ODR_Value+0xa6>
 800ad9a:	2338      	movs	r3, #56	; 0x38
 800ad9c:	e016      	b.n	800adcc <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ad9e:	edd7 7a00 	vldr	s15, [r7]
 800ada2:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800ae00 <LSM6DSL_FIFO_Set_ODR_Value+0x108>
 800ada6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800adaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adae:	d801      	bhi.n	800adb4 <LSM6DSL_FIFO_Set_ODR_Value+0xbc>
 800adb0:	2340      	movs	r3, #64	; 0x40
 800adb2:	e00b      	b.n	800adcc <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800adb4:	edd7 7a00 	vldr	s15, [r7]
 800adb8:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800ae04 <LSM6DSL_FIFO_Set_ODR_Value+0x10c>
 800adbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800adc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adc4:	d801      	bhi.n	800adca <LSM6DSL_FIFO_Set_ODR_Value+0xd2>
 800adc6:	2348      	movs	r3, #72	; 0x48
 800adc8:	e000      	b.n	800adcc <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800adca:	2350      	movs	r3, #80	; 0x50
  new_odr = ( odr <=   10.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_10Hz
 800adcc:	73fb      	strb	r3, [r7, #15]
            : ( odr <=  800.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_800Hz
            : ( odr <= 1600.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_1600Hz
            : ( odr <= 3300.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_3300Hz
            :                      LSM6DSL_ACC_GYRO_ODR_FIFO_6600Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_FIFO( handle, new_odr ) == MEMS_ERROR )
 800adce:	7bfb      	ldrb	r3, [r7, #15]
 800add0:	4619      	mov	r1, r3
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f7fc fc4b 	bl	800766e <LSM6DSL_ACC_GYRO_W_ODR_FIFO>
 800add8:	4603      	mov	r3, r0
 800adda:	2b00      	cmp	r3, #0
 800addc:	d101      	bne.n	800ade2 <LSM6DSL_FIFO_Set_ODR_Value+0xea>
  {
    return COMPONENT_ERROR;
 800adde:	2301      	movs	r3, #1
 800ade0:	e000      	b.n	800ade4 <LSM6DSL_FIFO_Set_ODR_Value+0xec>
  }

  return COMPONENT_OK;
 800ade2:	2300      	movs	r3, #0
}
 800ade4:	4618      	mov	r0, r3
 800ade6:	3710      	adds	r7, #16
 800ade8:	46bd      	mov	sp, r7
 800adea:	bd80      	pop	{r7, pc}
 800adec:	42480000 	.word	0x42480000
 800adf0:	42c80000 	.word	0x42c80000
 800adf4:	43480000 	.word	0x43480000
 800adf8:	43c80000 	.word	0x43c80000
 800adfc:	44480000 	.word	0x44480000
 800ae00:	44c80000 	.word	0x44c80000
 800ae04:	454e4000 	.word	0x454e4000

0800ae08 <LSM6DSL_FIFO_Get_Full_Status>:
 *        1 ... detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Full_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b084      	sub	sp, #16
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
 800ae10:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FIFO_FULL_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_FIFOFull( handle, &status_raw ) == MEMS_ERROR )
 800ae12:	f107 030f 	add.w	r3, r7, #15
 800ae16:	4619      	mov	r1, r3
 800ae18:	6878      	ldr	r0, [r7, #4]
 800ae1a:	f7fc ffa9 	bl	8007d70 <LSM6DSL_ACC_GYRO_R_FIFOFull>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d101      	bne.n	800ae28 <LSM6DSL_FIFO_Get_Full_Status+0x20>
  {
    return COMPONENT_ERROR;
 800ae24:	2301      	movs	r3, #1
 800ae26:	e010      	b.n	800ae4a <LSM6DSL_FIFO_Get_Full_Status+0x42>
  }

  switch( status_raw )
 800ae28:	7bfb      	ldrb	r3, [r7, #15]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d002      	beq.n	800ae34 <LSM6DSL_FIFO_Get_Full_Status+0x2c>
 800ae2e:	2b20      	cmp	r3, #32
 800ae30:	d004      	beq.n	800ae3c <LSM6DSL_FIFO_Get_Full_Status+0x34>
 800ae32:	e007      	b.n	800ae44 <LSM6DSL_FIFO_Get_Full_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_FIFO_FULL_FIFO_NOT_FULL:
      *status = 0;
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	2200      	movs	r2, #0
 800ae38:	701a      	strb	r2, [r3, #0]
      break;
 800ae3a:	e005      	b.n	800ae48 <LSM6DSL_FIFO_Get_Full_Status+0x40>
    case LSM6DSL_ACC_GYRO_FIFO_FULL_FIFO_FULL:
      *status = 1;
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	2201      	movs	r2, #1
 800ae40:	701a      	strb	r2, [r3, #0]
      break;
 800ae42:	e001      	b.n	800ae48 <LSM6DSL_FIFO_Get_Full_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800ae44:	2301      	movs	r3, #1
 800ae46:	e000      	b.n	800ae4a <LSM6DSL_FIFO_Get_Full_Status+0x42>
  }

  return COMPONENT_OK;
 800ae48:	2300      	movs	r3, #0
}
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	3710      	adds	r7, #16
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bd80      	pop	{r7, pc}

0800ae52 <LSM6DSL_FIFO_Get_Empty_Status>:
 *        1 ... FIFO is empty
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Empty_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800ae52:	b580      	push	{r7, lr}
 800ae54:	b084      	sub	sp, #16
 800ae56:	af00      	add	r7, sp, #0
 800ae58:	6078      	str	r0, [r7, #4]
 800ae5a:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FIFO_EMPTY_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_FIFOEmpty( handle, &status_raw ) == MEMS_ERROR )
 800ae5c:	f107 030f 	add.w	r3, r7, #15
 800ae60:	4619      	mov	r1, r3
 800ae62:	6878      	ldr	r0, [r7, #4]
 800ae64:	f7fc ff68 	bl	8007d38 <LSM6DSL_ACC_GYRO_R_FIFOEmpty>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d101      	bne.n	800ae72 <LSM6DSL_FIFO_Get_Empty_Status+0x20>
  {
    return COMPONENT_ERROR;
 800ae6e:	2301      	movs	r3, #1
 800ae70:	e010      	b.n	800ae94 <LSM6DSL_FIFO_Get_Empty_Status+0x42>
  }

  switch( status_raw )
 800ae72:	7bfb      	ldrb	r3, [r7, #15]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d002      	beq.n	800ae7e <LSM6DSL_FIFO_Get_Empty_Status+0x2c>
 800ae78:	2b10      	cmp	r3, #16
 800ae7a:	d004      	beq.n	800ae86 <LSM6DSL_FIFO_Get_Empty_Status+0x34>
 800ae7c:	e007      	b.n	800ae8e <LSM6DSL_FIFO_Get_Empty_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_FIFO_EMPTY_FIFO_NOT_EMPTY:
      *status = 0;
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	2200      	movs	r2, #0
 800ae82:	701a      	strb	r2, [r3, #0]
      break;
 800ae84:	e005      	b.n	800ae92 <LSM6DSL_FIFO_Get_Empty_Status+0x40>
    case LSM6DSL_ACC_GYRO_FIFO_EMPTY_FIFO_EMPTY:
      *status = 1;
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	2201      	movs	r2, #1
 800ae8a:	701a      	strb	r2, [r3, #0]
      break;
 800ae8c:	e001      	b.n	800ae92 <LSM6DSL_FIFO_Get_Empty_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800ae8e:	2301      	movs	r3, #1
 800ae90:	e000      	b.n	800ae94 <LSM6DSL_FIFO_Get_Empty_Status+0x42>
  }

  return COMPONENT_OK;
 800ae92:	2300      	movs	r3, #0
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3710      	adds	r7, #16
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}

0800ae9c <LSM6DSL_FIFO_Get_Overrun_Status>:
 *        1 ... at least 1 sample overrun
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Overrun_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b084      	sub	sp, #16
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
 800aea4:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_OVERRUN_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_OVERRUN( handle, &status_raw ) == MEMS_ERROR )
 800aea6:	f107 030f 	add.w	r3, r7, #15
 800aeaa:	4619      	mov	r1, r3
 800aeac:	6878      	ldr	r0, [r7, #4]
 800aeae:	f7fc ff7b 	bl	8007da8 <LSM6DSL_ACC_GYRO_R_OVERRUN>
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d101      	bne.n	800aebc <LSM6DSL_FIFO_Get_Overrun_Status+0x20>
  {
    return COMPONENT_ERROR;
 800aeb8:	2301      	movs	r3, #1
 800aeba:	e010      	b.n	800aede <LSM6DSL_FIFO_Get_Overrun_Status+0x42>
  }

  switch( status_raw )
 800aebc:	7bfb      	ldrb	r3, [r7, #15]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d002      	beq.n	800aec8 <LSM6DSL_FIFO_Get_Overrun_Status+0x2c>
 800aec2:	2b40      	cmp	r3, #64	; 0x40
 800aec4:	d004      	beq.n	800aed0 <LSM6DSL_FIFO_Get_Overrun_Status+0x34>
 800aec6:	e007      	b.n	800aed8 <LSM6DSL_FIFO_Get_Overrun_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_OVERRUN_NO_OVERRUN:
      *status = 0;
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	2200      	movs	r2, #0
 800aecc:	701a      	strb	r2, [r3, #0]
      break;
 800aece:	e005      	b.n	800aedc <LSM6DSL_FIFO_Get_Overrun_Status+0x40>
    case LSM6DSL_ACC_GYRO_OVERRUN_OVERRUN:
      *status = 1;
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	2201      	movs	r2, #1
 800aed4:	701a      	strb	r2, [r3, #0]
      break;
 800aed6:	e001      	b.n	800aedc <LSM6DSL_FIFO_Get_Overrun_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800aed8:	2301      	movs	r3, #1
 800aeda:	e000      	b.n	800aede <LSM6DSL_FIFO_Get_Overrun_Status+0x42>
  }

  return COMPONENT_OK;
 800aedc:	2300      	movs	r3, #0
}
 800aede:	4618      	mov	r0, r3
 800aee0:	3710      	adds	r7, #16
 800aee2:	46bd      	mov	sp, r7
 800aee4:	bd80      	pop	{r7, pc}

0800aee6 <LSM6DSL_FIFO_Get_Pattern>:
 * @param *pattern Pointer where the pattern is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Pattern( DrvContextTypeDef *handle, uint16_t *pattern)
{
 800aee6:	b580      	push	{r7, lr}
 800aee8:	b082      	sub	sp, #8
 800aeea:	af00      	add	r7, sp, #0
 800aeec:	6078      	str	r0, [r7, #4]
 800aeee:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_R_FIFOPattern( handle, pattern ) == MEMS_ERROR )
 800aef0:	6839      	ldr	r1, [r7, #0]
 800aef2:	6878      	ldr	r0, [r7, #4]
 800aef4:	f7fc ff74 	bl	8007de0 <LSM6DSL_ACC_GYRO_R_FIFOPattern>
 800aef8:	4603      	mov	r3, r0
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d101      	bne.n	800af02 <LSM6DSL_FIFO_Get_Pattern+0x1c>
  {
    return COMPONENT_ERROR;
 800aefe:	2301      	movs	r3, #1
 800af00:	e000      	b.n	800af04 <LSM6DSL_FIFO_Get_Pattern+0x1e>
  }

  return COMPONENT_OK;
 800af02:	2300      	movs	r3, #0
}
 800af04:	4618      	mov	r0, r3
 800af06:	3708      	adds	r7, #8
 800af08:	46bd      	mov	sp, r7
 800af0a:	bd80      	pop	{r7, pc}

0800af0c <LSM6DSL_FIFO_Get_Data>:
 * @param *aData Pointer to the array where the data are stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Data( DrvContextTypeDef *handle, uint8_t *aData )
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b082      	sub	sp, #8
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
 800af14:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_Get_GetFIFOData( handle, aData ) == MEMS_ERROR )
 800af16:	6839      	ldr	r1, [r7, #0]
 800af18:	6878      	ldr	r0, [r7, #4]
 800af1a:	f7fd fc3a 	bl	8008792 <LSM6DSL_ACC_GYRO_Get_GetFIFOData>
 800af1e:	4603      	mov	r3, r0
 800af20:	2b00      	cmp	r3, #0
 800af22:	d101      	bne.n	800af28 <LSM6DSL_FIFO_Get_Data+0x1c>
  {
    return COMPONENT_ERROR;
 800af24:	2301      	movs	r3, #1
 800af26:	e000      	b.n	800af2a <LSM6DSL_FIFO_Get_Data+0x1e>
  }

  return COMPONENT_OK;
 800af28:	2300      	movs	r3, #0
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3708      	adds	r7, #8
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}

0800af32 <LSM6DSL_FIFO_Get_Num_Of_Samples>:
 * @param *nSamples Number of unread FIFO samples
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Num_Of_Samples( DrvContextTypeDef *handle, uint16_t *nSamples )
{
 800af32:	b580      	push	{r7, lr}
 800af34:	b082      	sub	sp, #8
 800af36:	af00      	add	r7, sp, #0
 800af38:	6078      	str	r0, [r7, #4]
 800af3a:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_R_FIFONumOfEntries( handle, nSamples ) == MEMS_ERROR )
 800af3c:	6839      	ldr	r1, [r7, #0]
 800af3e:	6878      	ldr	r0, [r7, #4]
 800af40:	f7fc fec3 	bl	8007cca <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries>
 800af44:	4603      	mov	r3, r0
 800af46:	2b00      	cmp	r3, #0
 800af48:	d101      	bne.n	800af4e <LSM6DSL_FIFO_Get_Num_Of_Samples+0x1c>
  {
    return COMPONENT_ERROR;
 800af4a:	2301      	movs	r3, #1
 800af4c:	e000      	b.n	800af50 <LSM6DSL_FIFO_Get_Num_Of_Samples+0x1e>
  }

  return COMPONENT_OK;
 800af4e:	2300      	movs	r3, #0
}
 800af50:	4618      	mov	r0, r3
 800af52:	3708      	adds	r7, #8
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}

0800af58 <LSM6DSL_FIFO_X_Set_Decimation>:
 * @param decimation FIFO decimation for accelerometer
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_X_Set_Decimation( DrvContextTypeDef *handle, uint8_t decimation )
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b082      	sub	sp, #8
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
 800af60:	460b      	mov	r3, r1
 800af62:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t )decimation )
 800af64:	78fb      	ldrb	r3, [r7, #3]
 800af66:	2b07      	cmp	r3, #7
 800af68:	d901      	bls.n	800af6e <LSM6DSL_FIFO_X_Set_Decimation+0x16>
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_8:
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_16:
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_32:
      break;
    default:
      return COMPONENT_ERROR;
 800af6a:	2301      	movs	r3, #1
 800af6c:	e00b      	b.n	800af86 <LSM6DSL_FIFO_X_Set_Decimation+0x2e>
      break;
 800af6e:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL( handle, ( LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t )decimation ) == MEMS_ERROR )
 800af70:	78fb      	ldrb	r3, [r7, #3]
 800af72:	4619      	mov	r1, r3
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f7fc faf3 	bl	8007560 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL>
 800af7a:	4603      	mov	r3, r0
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d101      	bne.n	800af84 <LSM6DSL_FIFO_X_Set_Decimation+0x2c>
  {
    return COMPONENT_ERROR;
 800af80:	2301      	movs	r3, #1
 800af82:	e000      	b.n	800af86 <LSM6DSL_FIFO_X_Set_Decimation+0x2e>
  }

  return COMPONENT_OK;
 800af84:	2300      	movs	r3, #0
}
 800af86:	4618      	mov	r0, r3
 800af88:	3708      	adds	r7, #8
 800af8a:	46bd      	mov	sp, r7
 800af8c:	bd80      	pop	{r7, pc}

0800af8e <LSM6DSL_FIFO_X_Get_Axis>:
 * @param acceleration the pointer to the acceleration value
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_FIFO_X_Get_Axis( DrvContextTypeDef *handle, int32_t *acceleration )
{
 800af8e:	b580      	push	{r7, lr}
 800af90:	b084      	sub	sp, #16
 800af92:	af00      	add	r7, sp, #0
 800af94:	6078      	str	r0, [r7, #4]
 800af96:	6039      	str	r1, [r7, #0]

  uint8_t aData[2];
  int16_t rawData = 0;
 800af98:	2300      	movs	r3, #0
 800af9a:	81fb      	strh	r3, [r7, #14]
  float sensitivity = 0;
 800af9c:	f04f 0300 	mov.w	r3, #0
 800afa0:	60bb      	str	r3, [r7, #8]

  /* Read single axis raw data from LSM6DSL FIFO output registers. */
  if ( LSM6DSL_FIFO_Get_Data( handle, aData ) == COMPONENT_ERROR )
 800afa2:	f107 030c 	add.w	r3, r7, #12
 800afa6:	4619      	mov	r1, r3
 800afa8:	6878      	ldr	r0, [r7, #4]
 800afaa:	f7ff ffaf 	bl	800af0c <LSM6DSL_FIFO_Get_Data>
 800afae:	4603      	mov	r3, r0
 800afb0:	2b01      	cmp	r3, #1
 800afb2:	d101      	bne.n	800afb8 <LSM6DSL_FIFO_X_Get_Axis+0x2a>
  {
    return COMPONENT_ERROR;
 800afb4:	2301      	movs	r3, #1
 800afb6:	e022      	b.n	800affe <LSM6DSL_FIFO_X_Get_Axis+0x70>
  }

  rawData = ( aData[1] << 8 ) | aData[0];
 800afb8:	7b7b      	ldrb	r3, [r7, #13]
 800afba:	021b      	lsls	r3, r3, #8
 800afbc:	b21a      	sxth	r2, r3
 800afbe:	7b3b      	ldrb	r3, [r7, #12]
 800afc0:	b21b      	sxth	r3, r3
 800afc2:	4313      	orrs	r3, r2
 800afc4:	81fb      	strh	r3, [r7, #14]

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_X_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800afc6:	f107 0308 	add.w	r3, r7, #8
 800afca:	4619      	mov	r1, r3
 800afcc:	6878      	ldr	r0, [r7, #4]
 800afce:	f7fd fe0d 	bl	8008bec <LSM6DSL_X_Get_Sensitivity>
 800afd2:	4603      	mov	r3, r0
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	d101      	bne.n	800afdc <LSM6DSL_FIFO_X_Get_Axis+0x4e>
  {
    return COMPONENT_ERROR;
 800afd8:	2301      	movs	r3, #1
 800afda:	e010      	b.n	800affe <LSM6DSL_FIFO_X_Get_Axis+0x70>
  }

  /* Calculate the acceleration. */
  *acceleration = ( int32_t )( rawData * sensitivity );
 800afdc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800afe0:	ee07 3a90 	vmov	s15, r3
 800afe4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800afe8:	edd7 7a02 	vldr	s15, [r7, #8]
 800afec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aff0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aff4:	ee17 2a90 	vmov	r2, s15
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 800affc:	2300      	movs	r3, #0
}
 800affe:	4618      	mov	r0, r3
 800b000:	3710      	adds	r7, #16
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}

0800b006 <LSM6DSL_FIFO_Set_Mode>:
 * @param mode FIFO mode
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Mode( DrvContextTypeDef *handle, uint8_t mode )
{
 800b006:	b580      	push	{r7, lr}
 800b008:	b082      	sub	sp, #8
 800b00a:	af00      	add	r7, sp, #0
 800b00c:	6078      	str	r0, [r7, #4]
 800b00e:	460b      	mov	r3, r1
 800b010:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_FIFO_MODE_t )mode )
 800b012:	78fb      	ldrb	r3, [r7, #3]
 800b014:	2b06      	cmp	r3, #6
 800b016:	bf8c      	ite	hi
 800b018:	2201      	movhi	r2, #1
 800b01a:	2200      	movls	r2, #0
 800b01c:	b2d2      	uxtb	r2, r2
 800b01e:	2a00      	cmp	r2, #0
 800b020:	d10b      	bne.n	800b03a <LSM6DSL_FIFO_Set_Mode+0x34>
 800b022:	2201      	movs	r2, #1
 800b024:	fa02 f303 	lsl.w	r3, r2, r3
 800b028:	f003 035b 	and.w	r3, r3, #91	; 0x5b
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	bf14      	ite	ne
 800b030:	2301      	movne	r3, #1
 800b032:	2300      	moveq	r3, #0
 800b034:	b2db      	uxtb	r3, r3
 800b036:	2b00      	cmp	r3, #0
 800b038:	d101      	bne.n	800b03e <LSM6DSL_FIFO_Set_Mode+0x38>
    case LSM6DSL_ACC_GYRO_FIFO_MODE_DYN_STREAM_2: /* Continuous mode. */
    case LSM6DSL_ACC_GYRO_FIFO_MODE_BTS:          /* Bypass to Continuous mode. */
    case LSM6DSL_ACC_GYRO_FIFO_MODE_STF:          /* Continuous to FIFO mode. */
      break;
    default:
      return COMPONENT_ERROR;
 800b03a:	2301      	movs	r3, #1
 800b03c:	e00b      	b.n	800b056 <LSM6DSL_FIFO_Set_Mode+0x50>
      break;
 800b03e:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( handle, ( LSM6DSL_ACC_GYRO_FIFO_MODE_t )mode ) == MEMS_ERROR )
 800b040:	78fb      	ldrb	r3, [r7, #3]
 800b042:	4619      	mov	r1, r3
 800b044:	6878      	ldr	r0, [r7, #4]
 800b046:	f7fc fae5 	bl	8007614 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 800b04a:	4603      	mov	r3, r0
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d101      	bne.n	800b054 <LSM6DSL_FIFO_Set_Mode+0x4e>
  {
    return COMPONENT_ERROR;
 800b050:	2301      	movs	r3, #1
 800b052:	e000      	b.n	800b056 <LSM6DSL_FIFO_Set_Mode+0x50>
  }

  return COMPONENT_OK;
 800b054:	2300      	movs	r3, #0
}
 800b056:	4618      	mov	r0, r3
 800b058:	3708      	adds	r7, #8
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}

0800b05e <LSM6DSL_FIFO_Set_INT1_FIFO_Full>:
 * @param status FIFO_FULL interrupt on INT1 pin enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_INT1_FIFO_Full( DrvContextTypeDef *handle, uint8_t status )
{
 800b05e:	b580      	push	{r7, lr}
 800b060:	b082      	sub	sp, #8
 800b062:	af00      	add	r7, sp, #0
 800b064:	6078      	str	r0, [r7, #4]
 800b066:	460b      	mov	r3, r1
 800b068:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t )status )
 800b06a:	78fb      	ldrb	r3, [r7, #3]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d003      	beq.n	800b078 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x1a>
 800b070:	2b20      	cmp	r3, #32
 800b072:	d001      	beq.n	800b078 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x1a>
  {
    case LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_DISABLED:
    case LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800b074:	2301      	movs	r3, #1
 800b076:	e00b      	b.n	800b090 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x32>
      break;
 800b078:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1( handle, ( LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t )status ) == MEMS_ERROR )
 800b07a:	78fb      	ldrb	r3, [r7, #3]
 800b07c:	4619      	mov	r1, r3
 800b07e:	6878      	ldr	r0, [r7, #4]
 800b080:	f7fc fb22 	bl	80076c8 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1>
 800b084:	4603      	mov	r3, r0
 800b086:	2b00      	cmp	r3, #0
 800b088:	d101      	bne.n	800b08e <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x30>
  {
    return COMPONENT_ERROR;
 800b08a:	2301      	movs	r3, #1
 800b08c:	e000      	b.n	800b090 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x32>
  }

  return COMPONENT_OK;
 800b08e:	2300      	movs	r3, #0
}
 800b090:	4618      	mov	r0, r3
 800b092:	3708      	adds	r7, #8
 800b094:	46bd      	mov	sp, r7
 800b096:	bd80      	pop	{r7, pc}

0800b098 <LSM6DSL_FIFO_Set_Watermark_Level>:
 * @param watermark FIFO watermark level
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Watermark_Level( DrvContextTypeDef *handle, uint16_t watermark )
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b082      	sub	sp, #8
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
 800b0a0:	460b      	mov	r3, r1
 800b0a2:	807b      	strh	r3, [r7, #2]

  if ( LSM6DSL_ACC_GYRO_W_FIFO_Watermark( handle, watermark ) == MEMS_ERROR )
 800b0a4:	887b      	ldrh	r3, [r7, #2]
 800b0a6:	4619      	mov	r1, r3
 800b0a8:	6878      	ldr	r0, [r7, #4]
 800b0aa:	f7fc fa03 	bl	80074b4 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark>
 800b0ae:	4603      	mov	r3, r0
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d101      	bne.n	800b0b8 <LSM6DSL_FIFO_Set_Watermark_Level+0x20>
  {
    return COMPONENT_ERROR;
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	e000      	b.n	800b0ba <LSM6DSL_FIFO_Set_Watermark_Level+0x22>
  }

  return COMPONENT_OK;
 800b0b8:	2300      	movs	r3, #0
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3708      	adds	r7, #8
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}

0800b0c2 <LSM6DSL_FIFO_Set_Stop_On_Fth>:
 * @param status FIFO stop on FTH interrupt enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Stop_On_Fth( DrvContextTypeDef *handle, uint8_t status )
{
 800b0c2:	b580      	push	{r7, lr}
 800b0c4:	b082      	sub	sp, #8
 800b0c6:	af00      	add	r7, sp, #0
 800b0c8:	6078      	str	r0, [r7, #4]
 800b0ca:	460b      	mov	r3, r1
 800b0cc:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_STOP_ON_FTH_t )status )
 800b0ce:	78fb      	ldrb	r3, [r7, #3]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d003      	beq.n	800b0dc <LSM6DSL_FIFO_Set_Stop_On_Fth+0x1a>
 800b0d4:	2b80      	cmp	r3, #128	; 0x80
 800b0d6:	d001      	beq.n	800b0dc <LSM6DSL_FIFO_Set_Stop_On_Fth+0x1a>
  {
    case LSM6DSL_ACC_GYRO_STOP_ON_FTH_DISABLED:
    case LSM6DSL_ACC_GYRO_STOP_ON_FTH_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800b0d8:	2301      	movs	r3, #1
 800b0da:	e00b      	b.n	800b0f4 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x32>
      break;
 800b0dc:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_STOP_ON_FTH( handle, ( LSM6DSL_ACC_GYRO_STOP_ON_FTH_t )status ) == MEMS_ERROR )
 800b0de:	78fb      	ldrb	r3, [r7, #3]
 800b0e0:	4619      	mov	r1, r3
 800b0e2:	6878      	ldr	r0, [r7, #4]
 800b0e4:	f7fc fa69 	bl	80075ba <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH>
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d101      	bne.n	800b0f2 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x30>
  {
    return COMPONENT_ERROR;
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	e000      	b.n	800b0f4 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x32>
  }

  return COMPONENT_OK;
 800b0f2:	2300      	movs	r3, #0
}
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	3708      	adds	r7, #8
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	bd80      	pop	{r7, pc}

0800b0fc <LSM6DSL_X_Set_Interrupt_Latch>:
 * @param status interrupt latch enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_X_Set_Interrupt_Latch( DrvContextTypeDef *handle, uint8_t status )
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b082      	sub	sp, #8
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
 800b104:	460b      	mov	r3, r1
 800b106:	70fb      	strb	r3, [r7, #3]

  return LSM6DSL_Set_Interrupt_Latch( handle, status );
 800b108:	78fb      	ldrb	r3, [r7, #3]
 800b10a:	4619      	mov	r1, r3
 800b10c:	6878      	ldr	r0, [r7, #4]
 800b10e:	f7fe fbc9 	bl	80098a4 <LSM6DSL_Set_Interrupt_Latch>
 800b112:	4603      	mov	r3, r0
}
 800b114:	4618      	mov	r0, r3
 800b116:	3708      	adds	r7, #8
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}

0800b11c <LSM6DSL_X_Set_SelfTest>:
 * @param status self-test enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_X_Set_SelfTest( DrvContextTypeDef *handle, uint8_t status )
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b082      	sub	sp, #8
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
 800b124:	460b      	mov	r3, r1
 800b126:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_ST_XL_t )status )
 800b128:	78fb      	ldrb	r3, [r7, #3]
 800b12a:	2b03      	cmp	r3, #3
 800b12c:	d901      	bls.n	800b132 <LSM6DSL_X_Set_SelfTest+0x16>
    case LSM6DSL_ACC_GYRO_ST_XL_POS_SIGN_TEST:
    case LSM6DSL_ACC_GYRO_ST_XL_NEG_SIGN_TEST:
    case LSM6DSL_ACC_GYRO_ST_XL_NA:
      break;
    default:
      return COMPONENT_ERROR;
 800b12e:	2301      	movs	r3, #1
 800b130:	e00b      	b.n	800b14a <LSM6DSL_X_Set_SelfTest+0x2e>
      break;
 800b132:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_SelfTest_XL( handle, ( LSM6DSL_ACC_GYRO_ST_XL_t )status ) == MEMS_ERROR )
 800b134:	78fb      	ldrb	r3, [r7, #3]
 800b136:	4619      	mov	r1, r3
 800b138:	6878      	ldr	r0, [r7, #4]
 800b13a:	f7fc fb79 	bl	8007830 <LSM6DSL_ACC_GYRO_W_SelfTest_XL>
 800b13e:	4603      	mov	r3, r0
 800b140:	2b00      	cmp	r3, #0
 800b142:	d101      	bne.n	800b148 <LSM6DSL_X_Set_SelfTest+0x2c>
  {
    return COMPONENT_ERROR;
 800b144:	2301      	movs	r3, #1
 800b146:	e000      	b.n	800b14a <LSM6DSL_X_Set_SelfTest+0x2e>
  }

  return COMPONENT_OK;
 800b148:	2300      	movs	r3, #0
}
 800b14a:	4618      	mov	r0, r3
 800b14c:	3708      	adds	r7, #8
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}
	...

0800b154 <HAL_GPIO_EXTI_Callback>:
 * @brief  EXTI line detection callback.
 * @param  uint16_t GPIO_Pin Specifies the pins connected EXTI line
 * @retval None
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{  
 800b154:	b580      	push	{r7, lr}
 800b156:	b082      	sub	sp, #8
 800b158:	af00      	add	r7, sp, #0
 800b15a:	4603      	mov	r3, r0
 800b15c:	80fb      	strh	r3, [r7, #6]
  switch(GPIO_Pin){
 800b15e:	88fb      	ldrh	r3, [r7, #6]
 800b160:	2b10      	cmp	r3, #16
 800b162:	d105      	bne.n	800b170 <HAL_GPIO_EXTI_Callback+0x1c>
    case BNRG_SPI_EXTI_PIN:
      HCI_Isr();
 800b164:	f005 fa0a 	bl	801057c <HCI_Isr>
      HCI_ProcessEvent=1;
 800b168:	4b03      	ldr	r3, [pc, #12]	; (800b178 <HAL_GPIO_EXTI_Callback+0x24>)
 800b16a:	2201      	movs	r2, #1
 800b16c:	601a      	str	r2, [r3, #0]
    break;
 800b16e:	bf00      	nop
  }
}
 800b170:	bf00      	nop
 800b172:	3708      	adds	r7, #8
 800b174:	46bd      	mov	sp, r7
 800b176:	bd80      	pop	{r7, pc}
 800b178:	2000049c 	.word	0x2000049c

0800b17c <BlueNRG_DataPresent>:
* @param  None
* @retval 1 if data are present, 0 otherwise
*/
// FIXME: find a better way to handle this return value (bool type? TRUE and FALSE)
uint8_t BlueNRG_DataPresent(void)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	af00      	add	r7, sp, #0
  if (HAL_GPIO_ReadPin(BNRG_SPI_EXTI_PORT, BNRG_SPI_EXTI_PIN) == GPIO_PIN_SET)
 800b180:	2110      	movs	r1, #16
 800b182:	4805      	ldr	r0, [pc, #20]	; (800b198 <BlueNRG_DataPresent+0x1c>)
 800b184:	f000 fe3a 	bl	800bdfc <HAL_GPIO_ReadPin>
 800b188:	4603      	mov	r3, r0
 800b18a:	2b01      	cmp	r3, #1
 800b18c:	d101      	bne.n	800b192 <BlueNRG_DataPresent+0x16>
    return 1;
 800b18e:	2301      	movs	r3, #1
 800b190:	e000      	b.n	800b194 <BlueNRG_DataPresent+0x18>
  else  
    return 0;
 800b192:	2300      	movs	r3, #0
} /* end BlueNRG_DataPresent() */
 800b194:	4618      	mov	r0, r3
 800b196:	bd80      	pop	{r7, pc}
 800b198:	40020000 	.word	0x40020000

0800b19c <BlueNRG_SPI_Read_All>:
* @param  buff_size: Buffer size
* @retval int32_t  : Number of read bytes
*/
int32_t BlueNRG_SPI_Read_All(SPI_HandleTypeDef *hspi, uint8_t *buffer,
                             uint8_t buff_size)
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b08c      	sub	sp, #48	; 0x30
 800b1a0:	af02      	add	r7, sp, #8
 800b1a2:	60f8      	str	r0, [r7, #12]
 800b1a4:	60b9      	str	r1, [r7, #8]
 800b1a6:	4613      	mov	r3, r2
 800b1a8:	71fb      	strb	r3, [r7, #7]
  uint16_t byte_count;
  uint8_t len = 0;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  uint8_t char_ff = 0xff;
 800b1b0:	23ff      	movs	r3, #255	; 0xff
 800b1b2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  volatile uint8_t read_char;
  
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 800b1b6:	4a33      	ldr	r2, [pc, #204]	; (800b284 <BlueNRG_SPI_Read_All+0xe8>)
 800b1b8:	f107 031c 	add.w	r3, r7, #28
 800b1bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b1c0:	6018      	str	r0, [r3, #0]
 800b1c2:	3304      	adds	r3, #4
 800b1c4:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];
  
  /* CS reset */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	2101      	movs	r1, #1
 800b1ca:	482f      	ldr	r0, [pc, #188]	; (800b288 <BlueNRG_SPI_Read_All+0xec>)
 800b1cc:	f000 fe2e 	bl	800be2c <HAL_GPIO_WritePin>
  
  /* Read the header */  
  HAL_SPI_TransmitReceive(hspi, header_master, header_slave, HEADER_SIZE, TIMEOUT_DURATION);
 800b1d0:	f107 0214 	add.w	r2, r7, #20
 800b1d4:	f107 011c 	add.w	r1, r7, #28
 800b1d8:	230f      	movs	r3, #15
 800b1da:	9300      	str	r3, [sp, #0]
 800b1dc:	2305      	movs	r3, #5
 800b1de:	68f8      	ldr	r0, [r7, #12]
 800b1e0:	f002 f9e8 	bl	800d5b4 <HAL_SPI_TransmitReceive>
  
  if (header_slave[0] == 0x02) {
 800b1e4:	7d3b      	ldrb	r3, [r7, #20]
 800b1e6:	2b02      	cmp	r3, #2
 800b1e8:	d136      	bne.n	800b258 <BlueNRG_SPI_Read_All+0xbc>
    /* device is ready */
    byte_count = (header_slave[4]<<8)|header_slave[3];
 800b1ea:	7e3b      	ldrb	r3, [r7, #24]
 800b1ec:	021b      	lsls	r3, r3, #8
 800b1ee:	b21a      	sxth	r2, r3
 800b1f0:	7dfb      	ldrb	r3, [r7, #23]
 800b1f2:	b21b      	sxth	r3, r3
 800b1f4:	4313      	orrs	r3, r2
 800b1f6:	b21b      	sxth	r3, r3
 800b1f8:	84fb      	strh	r3, [r7, #38]	; 0x26
    if (byte_count > 0) {
 800b1fa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d02b      	beq.n	800b258 <BlueNRG_SPI_Read_All+0xbc>
      
      /* avoid to read more data that size of the buffer */
      if (byte_count > buff_size){
 800b200:	79fb      	ldrb	r3, [r7, #7]
 800b202:	b29b      	uxth	r3, r3
 800b204:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b206:	429a      	cmp	r2, r3
 800b208:	d901      	bls.n	800b20e <BlueNRG_SPI_Read_All+0x72>
        byte_count = buff_size;
 800b20a:	79fb      	ldrb	r3, [r7, #7]
 800b20c:	84fb      	strh	r3, [r7, #38]	; 0x26
      }
      
      for (len = 0; len < byte_count; len++){
 800b20e:	2300      	movs	r3, #0
 800b210:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800b214:	e01a      	b.n	800b24c <BlueNRG_SPI_Read_All+0xb0>
  __ASM volatile ("cpsid i" : : : "memory");
 800b216:	b672      	cpsid	i
}
 800b218:	bf00      	nop
        __disable_irq();
        HAL_SPI_TransmitReceive(hspi, &char_ff, (uint8_t*)&read_char, 1, TIMEOUT_DURATION);
 800b21a:	f107 0223 	add.w	r2, r7, #35	; 0x23
 800b21e:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800b222:	230f      	movs	r3, #15
 800b224:	9300      	str	r3, [sp, #0]
 800b226:	2301      	movs	r3, #1
 800b228:	68f8      	ldr	r0, [r7, #12]
 800b22a:	f002 f9c3 	bl	800d5b4 <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 800b22e:	b662      	cpsie	i
}
 800b230:	bf00      	nop
        __enable_irq();
        buffer[len] = read_char;
 800b232:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800b236:	68ba      	ldr	r2, [r7, #8]
 800b238:	4413      	add	r3, r2
 800b23a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800b23e:	b2d2      	uxtb	r2, r2
 800b240:	701a      	strb	r2, [r3, #0]
      for (len = 0; len < byte_count; len++){
 800b242:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800b246:	3301      	adds	r3, #1
 800b248:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800b24c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800b250:	b29b      	uxth	r3, r3
 800b252:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b254:	429a      	cmp	r2, r3
 800b256:	d8de      	bhi.n	800b216 <BlueNRG_SPI_Read_All+0x7a>
      }
    }    
  }
  /* Release CS line */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 800b258:	2201      	movs	r2, #1
 800b25a:	2101      	movs	r1, #1
 800b25c:	480a      	ldr	r0, [pc, #40]	; (800b288 <BlueNRG_SPI_Read_All+0xec>)
 800b25e:	f000 fde5 	bl	800be2c <HAL_GPIO_WritePin>
  
  // Add a small delay to give time to the BlueNRG to set the IRQ pin low
  // to avoid a useless SPI read at the end of the transaction
  for(volatile int i = 0; i < 2; i++)__NOP();
 800b262:	2300      	movs	r3, #0
 800b264:	613b      	str	r3, [r7, #16]
 800b266:	e004      	b.n	800b272 <BlueNRG_SPI_Read_All+0xd6>
  __ASM volatile ("nop");
 800b268:	bf00      	nop
}
 800b26a:	bf00      	nop
 800b26c:	693b      	ldr	r3, [r7, #16]
 800b26e:	3301      	adds	r3, #1
 800b270:	613b      	str	r3, [r7, #16]
 800b272:	693b      	ldr	r3, [r7, #16]
 800b274:	2b01      	cmp	r3, #1
 800b276:	ddf7      	ble.n	800b268 <BlueNRG_SPI_Read_All+0xcc>
    }
    PRINT_CSV("\n");
  }
#endif
  
  return len;   
 800b278:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
}
 800b27c:	4618      	mov	r0, r3
 800b27e:	3728      	adds	r7, #40	; 0x28
 800b280:	46bd      	mov	sp, r7
 800b282:	bd80      	pop	{r7, pc}
 800b284:	08014750 	.word	0x08014750
 800b288:	40020400 	.word	0x40020400

0800b28c <Clear_SPI_EXTI_Flag>:
* @brief  Clear EXTI (External Interrupt) line for SPI IRQ.
* @param  None
* @retval None
*/
void Clear_SPI_EXTI_Flag(void)
{  
 800b28c:	b480      	push	{r7}
 800b28e:	af00      	add	r7, sp, #0
  __HAL_GPIO_EXTI_CLEAR_IT(BNRG_SPI_EXTI_PIN);  
 800b290:	4b03      	ldr	r3, [pc, #12]	; (800b2a0 <Clear_SPI_EXTI_Flag+0x14>)
 800b292:	2210      	movs	r2, #16
 800b294:	615a      	str	r2, [r3, #20]
}
 800b296:	bf00      	nop
 800b298:	46bd      	mov	sp, r7
 800b29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29e:	4770      	bx	lr
 800b2a0:	40013c00 	.word	0x40013c00

0800b2a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800b2a8:	4b0e      	ldr	r3, [pc, #56]	; (800b2e4 <HAL_Init+0x40>)
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	4a0d      	ldr	r2, [pc, #52]	; (800b2e4 <HAL_Init+0x40>)
 800b2ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b2b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800b2b4:	4b0b      	ldr	r3, [pc, #44]	; (800b2e4 <HAL_Init+0x40>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	4a0a      	ldr	r2, [pc, #40]	; (800b2e4 <HAL_Init+0x40>)
 800b2ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b2be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800b2c0:	4b08      	ldr	r3, [pc, #32]	; (800b2e4 <HAL_Init+0x40>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	4a07      	ldr	r2, [pc, #28]	; (800b2e4 <HAL_Init+0x40>)
 800b2c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b2ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b2cc:	2003      	movs	r0, #3
 800b2ce:	f000 fb8b 	bl	800b9e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800b2d2:	200f      	movs	r0, #15
 800b2d4:	f000 f808 	bl	800b2e8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800b2d8:	f7f7 fa13 	bl	8002702 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800b2dc:	2300      	movs	r3, #0
}
 800b2de:	4618      	mov	r0, r3
 800b2e0:	bd80      	pop	{r7, pc}
 800b2e2:	bf00      	nop
 800b2e4:	40023c00 	.word	0x40023c00

0800b2e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b082      	sub	sp, #8
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800b2f0:	4b09      	ldr	r3, [pc, #36]	; (800b318 <HAL_InitTick+0x30>)
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	4a09      	ldr	r2, [pc, #36]	; (800b31c <HAL_InitTick+0x34>)
 800b2f6:	fba2 2303 	umull	r2, r3, r2, r3
 800b2fa:	099b      	lsrs	r3, r3, #6
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	f000 fba8 	bl	800ba52 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800b302:	2200      	movs	r2, #0
 800b304:	6879      	ldr	r1, [r7, #4]
 800b306:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b30a:	f000 fb78 	bl	800b9fe <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 800b30e:	2300      	movs	r3, #0
}
 800b310:	4618      	mov	r0, r3
 800b312:	3708      	adds	r7, #8
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}
 800b318:	2000001c 	.word	0x2000001c
 800b31c:	10624dd3 	.word	0x10624dd3

0800b320 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b320:	b480      	push	{r7}
 800b322:	af00      	add	r7, sp, #0
  uwTick++;
 800b324:	4b04      	ldr	r3, [pc, #16]	; (800b338 <HAL_IncTick+0x18>)
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	3301      	adds	r3, #1
 800b32a:	4a03      	ldr	r2, [pc, #12]	; (800b338 <HAL_IncTick+0x18>)
 800b32c:	6013      	str	r3, [r2, #0]
}
 800b32e:	bf00      	nop
 800b330:	46bd      	mov	sp, r7
 800b332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b336:	4770      	bx	lr
 800b338:	2000121c 	.word	0x2000121c

0800b33c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b33c:	b480      	push	{r7}
 800b33e:	af00      	add	r7, sp, #0
  return uwTick;
 800b340:	4b03      	ldr	r3, [pc, #12]	; (800b350 <HAL_GetTick+0x14>)
 800b342:	681b      	ldr	r3, [r3, #0]
}
 800b344:	4618      	mov	r0, r3
 800b346:	46bd      	mov	sp, r7
 800b348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34c:	4770      	bx	lr
 800b34e:	bf00      	nop
 800b350:	2000121c 	.word	0x2000121c

0800b354 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b084      	sub	sp, #16
 800b358:	af00      	add	r7, sp, #0
 800b35a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b35c:	2300      	movs	r3, #0
 800b35e:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 800b360:	f7ff ffec 	bl	800b33c <HAL_GetTick>
 800b364:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 800b366:	bf00      	nop
 800b368:	f7ff ffe8 	bl	800b33c <HAL_GetTick>
 800b36c:	4602      	mov	r2, r0
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	1ad2      	subs	r2, r2, r3
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	429a      	cmp	r2, r3
 800b376:	d3f7      	bcc.n	800b368 <HAL_Delay+0x14>
  {
  }
}
 800b378:	bf00      	nop
 800b37a:	bf00      	nop
 800b37c:	3710      	adds	r7, #16
 800b37e:	46bd      	mov	sp, r7
 800b380:	bd80      	pop	{r7, pc}

0800b382 <HAL_ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800b382:	b580      	push	{r7, lr}
 800b384:	b084      	sub	sp, #16
 800b386:	af00      	add	r7, sp, #0
 800b388:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b38a:	2300      	movs	r3, #0
 800b38c:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d101      	bne.n	800b398 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800b394:	2301      	movs	r3, #1
 800b396:	e033      	b.n	800b400 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d109      	bne.n	800b3b4 <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b3ae:	6878      	ldr	r0, [r7, #4]
 800b3b0:	f7f7 f9b4 	bl	800271c <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3b8:	f003 0310 	and.w	r3, r3, #16
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d118      	bne.n	800b3f2 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3c4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800b3c8:	f023 0302 	bic.w	r3, r3, #2
 800b3cc:	f043 0202 	orr.w	r2, r3, #2
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	f000 f937 	bl	800b648 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	2200      	movs	r2, #0
 800b3de:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3e4:	f023 0303 	bic.w	r3, r3, #3
 800b3e8:	f043 0201 	orr.w	r2, r3, #1
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	641a      	str	r2, [r3, #64]	; 0x40
 800b3f0:	e001      	b.n	800b3f6 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	2200      	movs	r2, #0
 800b3fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800b3fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800b400:	4618      	mov	r0, r3
 800b402:	3710      	adds	r7, #16
 800b404:	46bd      	mov	sp, r7
 800b406:	bd80      	pop	{r7, pc}

0800b408 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800b408:	b480      	push	{r7}
 800b40a:	b085      	sub	sp, #20
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
 800b410:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800b412:	2300      	movs	r3, #0
 800b414:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b41c:	2b01      	cmp	r3, #1
 800b41e:	d101      	bne.n	800b424 <HAL_ADC_ConfigChannel+0x1c>
 800b420:	2302      	movs	r3, #2
 800b422:	e103      	b.n	800b62c <HAL_ADC_ConfigChannel+0x224>
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	2201      	movs	r2, #1
 800b428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800b42c:	683b      	ldr	r3, [r7, #0]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	2b09      	cmp	r3, #9
 800b432:	d925      	bls.n	800b480 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	68d9      	ldr	r1, [r3, #12]
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	b29b      	uxth	r3, r3
 800b440:	461a      	mov	r2, r3
 800b442:	4613      	mov	r3, r2
 800b444:	005b      	lsls	r3, r3, #1
 800b446:	4413      	add	r3, r2
 800b448:	3b1e      	subs	r3, #30
 800b44a:	2207      	movs	r2, #7
 800b44c:	fa02 f303 	lsl.w	r3, r2, r3
 800b450:	43da      	mvns	r2, r3
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	400a      	ands	r2, r1
 800b458:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	68d9      	ldr	r1, [r3, #12]
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	689a      	ldr	r2, [r3, #8]
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	b29b      	uxth	r3, r3
 800b46a:	4618      	mov	r0, r3
 800b46c:	4603      	mov	r3, r0
 800b46e:	005b      	lsls	r3, r3, #1
 800b470:	4403      	add	r3, r0
 800b472:	3b1e      	subs	r3, #30
 800b474:	409a      	lsls	r2, r3
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	430a      	orrs	r2, r1
 800b47c:	60da      	str	r2, [r3, #12]
 800b47e:	e022      	b.n	800b4c6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	6919      	ldr	r1, [r3, #16]
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	b29b      	uxth	r3, r3
 800b48c:	461a      	mov	r2, r3
 800b48e:	4613      	mov	r3, r2
 800b490:	005b      	lsls	r3, r3, #1
 800b492:	4413      	add	r3, r2
 800b494:	2207      	movs	r2, #7
 800b496:	fa02 f303 	lsl.w	r3, r2, r3
 800b49a:	43da      	mvns	r2, r3
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	400a      	ands	r2, r1
 800b4a2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	6919      	ldr	r1, [r3, #16]
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	689a      	ldr	r2, [r3, #8]
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	b29b      	uxth	r3, r3
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	4603      	mov	r3, r0
 800b4b8:	005b      	lsls	r3, r3, #1
 800b4ba:	4403      	add	r3, r0
 800b4bc:	409a      	lsls	r2, r3
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	430a      	orrs	r2, r1
 800b4c4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800b4c6:	683b      	ldr	r3, [r7, #0]
 800b4c8:	685b      	ldr	r3, [r3, #4]
 800b4ca:	2b06      	cmp	r3, #6
 800b4cc:	d824      	bhi.n	800b518 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800b4d4:	683b      	ldr	r3, [r7, #0]
 800b4d6:	685a      	ldr	r2, [r3, #4]
 800b4d8:	4613      	mov	r3, r2
 800b4da:	009b      	lsls	r3, r3, #2
 800b4dc:	4413      	add	r3, r2
 800b4de:	3b05      	subs	r3, #5
 800b4e0:	221f      	movs	r2, #31
 800b4e2:	fa02 f303 	lsl.w	r3, r2, r3
 800b4e6:	43da      	mvns	r2, r3
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	400a      	ands	r2, r1
 800b4ee:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	b29b      	uxth	r3, r3
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	685a      	ldr	r2, [r3, #4]
 800b502:	4613      	mov	r3, r2
 800b504:	009b      	lsls	r3, r3, #2
 800b506:	4413      	add	r3, r2
 800b508:	3b05      	subs	r3, #5
 800b50a:	fa00 f203 	lsl.w	r2, r0, r3
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	430a      	orrs	r2, r1
 800b514:	635a      	str	r2, [r3, #52]	; 0x34
 800b516:	e04c      	b.n	800b5b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	685b      	ldr	r3, [r3, #4]
 800b51c:	2b0c      	cmp	r3, #12
 800b51e:	d824      	bhi.n	800b56a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	685a      	ldr	r2, [r3, #4]
 800b52a:	4613      	mov	r3, r2
 800b52c:	009b      	lsls	r3, r3, #2
 800b52e:	4413      	add	r3, r2
 800b530:	3b23      	subs	r3, #35	; 0x23
 800b532:	221f      	movs	r2, #31
 800b534:	fa02 f303 	lsl.w	r3, r2, r3
 800b538:	43da      	mvns	r2, r3
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	400a      	ands	r2, r1
 800b540:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	b29b      	uxth	r3, r3
 800b54e:	4618      	mov	r0, r3
 800b550:	683b      	ldr	r3, [r7, #0]
 800b552:	685a      	ldr	r2, [r3, #4]
 800b554:	4613      	mov	r3, r2
 800b556:	009b      	lsls	r3, r3, #2
 800b558:	4413      	add	r3, r2
 800b55a:	3b23      	subs	r3, #35	; 0x23
 800b55c:	fa00 f203 	lsl.w	r2, r0, r3
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	430a      	orrs	r2, r1
 800b566:	631a      	str	r2, [r3, #48]	; 0x30
 800b568:	e023      	b.n	800b5b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	685a      	ldr	r2, [r3, #4]
 800b574:	4613      	mov	r3, r2
 800b576:	009b      	lsls	r3, r3, #2
 800b578:	4413      	add	r3, r2
 800b57a:	3b41      	subs	r3, #65	; 0x41
 800b57c:	221f      	movs	r2, #31
 800b57e:	fa02 f303 	lsl.w	r3, r2, r3
 800b582:	43da      	mvns	r2, r3
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	400a      	ands	r2, r1
 800b58a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800b592:	683b      	ldr	r3, [r7, #0]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	b29b      	uxth	r3, r3
 800b598:	4618      	mov	r0, r3
 800b59a:	683b      	ldr	r3, [r7, #0]
 800b59c:	685a      	ldr	r2, [r3, #4]
 800b59e:	4613      	mov	r3, r2
 800b5a0:	009b      	lsls	r3, r3, #2
 800b5a2:	4413      	add	r3, r2
 800b5a4:	3b41      	subs	r3, #65	; 0x41
 800b5a6:	fa00 f203 	lsl.w	r2, r0, r3
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	430a      	orrs	r2, r1
 800b5b0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	4a20      	ldr	r2, [pc, #128]	; (800b638 <HAL_ADC_ConfigChannel+0x230>)
 800b5b8:	4293      	cmp	r3, r2
 800b5ba:	d109      	bne.n	800b5d0 <HAL_ADC_ConfigChannel+0x1c8>
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	2b12      	cmp	r3, #18
 800b5c2:	d105      	bne.n	800b5d0 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800b5c4:	4b1d      	ldr	r3, [pc, #116]	; (800b63c <HAL_ADC_ConfigChannel+0x234>)
 800b5c6:	685b      	ldr	r3, [r3, #4]
 800b5c8:	4a1c      	ldr	r2, [pc, #112]	; (800b63c <HAL_ADC_ConfigChannel+0x234>)
 800b5ca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b5ce:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	4a18      	ldr	r2, [pc, #96]	; (800b638 <HAL_ADC_ConfigChannel+0x230>)
 800b5d6:	4293      	cmp	r3, r2
 800b5d8:	d123      	bne.n	800b622 <HAL_ADC_ConfigChannel+0x21a>
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	2b10      	cmp	r3, #16
 800b5e0:	d003      	beq.n	800b5ea <HAL_ADC_ConfigChannel+0x1e2>
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	2b11      	cmp	r3, #17
 800b5e8:	d11b      	bne.n	800b622 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800b5ea:	4b14      	ldr	r3, [pc, #80]	; (800b63c <HAL_ADC_ConfigChannel+0x234>)
 800b5ec:	685b      	ldr	r3, [r3, #4]
 800b5ee:	4a13      	ldr	r2, [pc, #76]	; (800b63c <HAL_ADC_ConfigChannel+0x234>)
 800b5f0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b5f4:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800b5f6:	683b      	ldr	r3, [r7, #0]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	2b10      	cmp	r3, #16
 800b5fc:	d111      	bne.n	800b622 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800b5fe:	4b10      	ldr	r3, [pc, #64]	; (800b640 <HAL_ADC_ConfigChannel+0x238>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	4a10      	ldr	r2, [pc, #64]	; (800b644 <HAL_ADC_ConfigChannel+0x23c>)
 800b604:	fba2 2303 	umull	r2, r3, r2, r3
 800b608:	0c9a      	lsrs	r2, r3, #18
 800b60a:	4613      	mov	r3, r2
 800b60c:	009b      	lsls	r3, r3, #2
 800b60e:	4413      	add	r3, r2
 800b610:	005b      	lsls	r3, r3, #1
 800b612:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 800b614:	e002      	b.n	800b61c <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	3b01      	subs	r3, #1
 800b61a:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d1f9      	bne.n	800b616 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	2200      	movs	r2, #0
 800b626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800b62a:	2300      	movs	r3, #0
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	3714      	adds	r7, #20
 800b630:	46bd      	mov	sp, r7
 800b632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b636:	4770      	bx	lr
 800b638:	40012000 	.word	0x40012000
 800b63c:	40012300 	.word	0x40012300
 800b640:	2000001c 	.word	0x2000001c
 800b644:	431bde83 	.word	0x431bde83

0800b648 <ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800b648:	b480      	push	{r7}
 800b64a:	b085      	sub	sp, #20
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800b650:	4b7d      	ldr	r3, [pc, #500]	; (800b848 <ADC_Init+0x200>)
 800b652:	685b      	ldr	r3, [r3, #4]
 800b654:	4a7c      	ldr	r2, [pc, #496]	; (800b848 <ADC_Init+0x200>)
 800b656:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800b65a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800b65c:	4b7a      	ldr	r3, [pc, #488]	; (800b848 <ADC_Init+0x200>)
 800b65e:	685a      	ldr	r2, [r3, #4]
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	685b      	ldr	r3, [r3, #4]
 800b664:	4978      	ldr	r1, [pc, #480]	; (800b848 <ADC_Init+0x200>)
 800b666:	4313      	orrs	r3, r2
 800b668:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	685a      	ldr	r2, [r3, #4]
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b678:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	6859      	ldr	r1, [r3, #4]
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	691b      	ldr	r3, [r3, #16]
 800b684:	021a      	lsls	r2, r3, #8
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	430a      	orrs	r2, r1
 800b68c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	685a      	ldr	r2, [r3, #4]
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800b69c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	6859      	ldr	r1, [r3, #4]
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	689a      	ldr	r2, [r3, #8]
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	430a      	orrs	r2, r1
 800b6ae:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	689a      	ldr	r2, [r3, #8]
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b6be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	6899      	ldr	r1, [r3, #8]
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	68da      	ldr	r2, [r3, #12]
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	430a      	orrs	r2, r1
 800b6d0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6d6:	4a5d      	ldr	r2, [pc, #372]	; (800b84c <ADC_Init+0x204>)
 800b6d8:	4293      	cmp	r3, r2
 800b6da:	d022      	beq.n	800b722 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	689a      	ldr	r2, [r3, #8]
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b6ea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	6899      	ldr	r1, [r3, #8]
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	430a      	orrs	r2, r1
 800b6fc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	689a      	ldr	r2, [r3, #8]
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800b70c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	6899      	ldr	r1, [r3, #8]
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	430a      	orrs	r2, r1
 800b71e:	609a      	str	r2, [r3, #8]
 800b720:	e00f      	b.n	800b742 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	689a      	ldr	r2, [r3, #8]
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b730:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	689a      	ldr	r2, [r3, #8]
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800b740:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	689a      	ldr	r2, [r3, #8]
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f022 0202 	bic.w	r2, r2, #2
 800b750:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	6899      	ldr	r1, [r3, #8]
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	699b      	ldr	r3, [r3, #24]
 800b75c:	005a      	lsls	r2, r3, #1
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	430a      	orrs	r2, r1
 800b764:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	6a1b      	ldr	r3, [r3, #32]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d026      	beq.n	800b7bc <ADC_Init+0x174>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	685a      	ldr	r2, [r3, #4]
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b77c:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	685a      	ldr	r2, [r3, #4]
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800b78c:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b792:	1e5a      	subs	r2, r3, #1
 800b794:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800b798:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	fa93 f3a3 	rbit	r3, r3
 800b7a0:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	fab3 f383 	clz	r3, r3
 800b7a8:	fa02 f103 	lsl.w	r1, r2, r3
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	685a      	ldr	r2, [r3, #4]
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	430a      	orrs	r2, r1
 800b7b8:	605a      	str	r2, [r3, #4]
 800b7ba:	e007      	b.n	800b7cc <ADC_Init+0x184>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	685a      	ldr	r2, [r3, #4]
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b7ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800b7da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	69db      	ldr	r3, [r3, #28]
 800b7e6:	3b01      	subs	r3, #1
 800b7e8:	051a      	lsls	r2, r3, #20
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	430a      	orrs	r2, r1
 800b7f0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	689a      	ldr	r2, [r3, #8]
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800b800:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	6899      	ldr	r1, [r3, #8]
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b80c:	025a      	lsls	r2, r3, #9
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	430a      	orrs	r2, r1
 800b814:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	689a      	ldr	r2, [r3, #8]
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b824:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	6899      	ldr	r1, [r3, #8]
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	695b      	ldr	r3, [r3, #20]
 800b830:	029a      	lsls	r2, r3, #10
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	430a      	orrs	r2, r1
 800b838:	609a      	str	r2, [r3, #8]
}
 800b83a:	bf00      	nop
 800b83c:	3714      	adds	r7, #20
 800b83e:	46bd      	mov	sp, r7
 800b840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b844:	4770      	bx	lr
 800b846:	bf00      	nop
 800b848:	40012300 	.word	0x40012300
 800b84c:	0f000001 	.word	0x0f000001

0800b850 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b850:	b480      	push	{r7}
 800b852:	b085      	sub	sp, #20
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	f003 0307 	and.w	r3, r3, #7
 800b85e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b860:	4b0c      	ldr	r3, [pc, #48]	; (800b894 <NVIC_SetPriorityGrouping+0x44>)
 800b862:	68db      	ldr	r3, [r3, #12]
 800b864:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b866:	68ba      	ldr	r2, [r7, #8]
 800b868:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b86c:	4013      	ands	r3, r2
 800b86e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b878:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800b87c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b880:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b882:	4a04      	ldr	r2, [pc, #16]	; (800b894 <NVIC_SetPriorityGrouping+0x44>)
 800b884:	68bb      	ldr	r3, [r7, #8]
 800b886:	60d3      	str	r3, [r2, #12]
}
 800b888:	bf00      	nop
 800b88a:	3714      	adds	r7, #20
 800b88c:	46bd      	mov	sp, r7
 800b88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b892:	4770      	bx	lr
 800b894:	e000ed00 	.word	0xe000ed00

0800b898 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800b898:	b480      	push	{r7}
 800b89a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b89c:	4b04      	ldr	r3, [pc, #16]	; (800b8b0 <NVIC_GetPriorityGrouping+0x18>)
 800b89e:	68db      	ldr	r3, [r3, #12]
 800b8a0:	0a1b      	lsrs	r3, r3, #8
 800b8a2:	f003 0307 	and.w	r3, r3, #7
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ae:	4770      	bx	lr
 800b8b0:	e000ed00 	.word	0xe000ed00

0800b8b4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b8b4:	b480      	push	{r7}
 800b8b6:	b083      	sub	sp, #12
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	4603      	mov	r3, r0
 800b8bc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800b8be:	79fb      	ldrb	r3, [r7, #7]
 800b8c0:	f003 021f 	and.w	r2, r3, #31
 800b8c4:	4907      	ldr	r1, [pc, #28]	; (800b8e4 <NVIC_EnableIRQ+0x30>)
 800b8c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b8ca:	095b      	lsrs	r3, r3, #5
 800b8cc:	2001      	movs	r0, #1
 800b8ce:	fa00 f202 	lsl.w	r2, r0, r2
 800b8d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800b8d6:	bf00      	nop
 800b8d8:	370c      	adds	r7, #12
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e0:	4770      	bx	lr
 800b8e2:	bf00      	nop
 800b8e4:	e000e100 	.word	0xe000e100

0800b8e8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b8e8:	b480      	push	{r7}
 800b8ea:	b083      	sub	sp, #12
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	6039      	str	r1, [r7, #0]
 800b8f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800b8f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	da0b      	bge.n	800b914 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	b2da      	uxtb	r2, r3
 800b900:	490c      	ldr	r1, [pc, #48]	; (800b934 <NVIC_SetPriority+0x4c>)
 800b902:	79fb      	ldrb	r3, [r7, #7]
 800b904:	f003 030f 	and.w	r3, r3, #15
 800b908:	3b04      	subs	r3, #4
 800b90a:	0112      	lsls	r2, r2, #4
 800b90c:	b2d2      	uxtb	r2, r2
 800b90e:	440b      	add	r3, r1
 800b910:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b912:	e009      	b.n	800b928 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	b2da      	uxtb	r2, r3
 800b918:	4907      	ldr	r1, [pc, #28]	; (800b938 <NVIC_SetPriority+0x50>)
 800b91a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b91e:	0112      	lsls	r2, r2, #4
 800b920:	b2d2      	uxtb	r2, r2
 800b922:	440b      	add	r3, r1
 800b924:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b928:	bf00      	nop
 800b92a:	370c      	adds	r7, #12
 800b92c:	46bd      	mov	sp, r7
 800b92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b932:	4770      	bx	lr
 800b934:	e000ed00 	.word	0xe000ed00
 800b938:	e000e100 	.word	0xe000e100

0800b93c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b93c:	b480      	push	{r7}
 800b93e:	b089      	sub	sp, #36	; 0x24
 800b940:	af00      	add	r7, sp, #0
 800b942:	60f8      	str	r0, [r7, #12]
 800b944:	60b9      	str	r1, [r7, #8]
 800b946:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	f003 0307 	and.w	r3, r3, #7
 800b94e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b950:	69fb      	ldr	r3, [r7, #28]
 800b952:	f1c3 0307 	rsb	r3, r3, #7
 800b956:	2b04      	cmp	r3, #4
 800b958:	bf28      	it	cs
 800b95a:	2304      	movcs	r3, #4
 800b95c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b95e:	69fb      	ldr	r3, [r7, #28]
 800b960:	3304      	adds	r3, #4
 800b962:	2b06      	cmp	r3, #6
 800b964:	d902      	bls.n	800b96c <NVIC_EncodePriority+0x30>
 800b966:	69fb      	ldr	r3, [r7, #28]
 800b968:	3b03      	subs	r3, #3
 800b96a:	e000      	b.n	800b96e <NVIC_EncodePriority+0x32>
 800b96c:	2300      	movs	r3, #0
 800b96e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b970:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b974:	69bb      	ldr	r3, [r7, #24]
 800b976:	fa02 f303 	lsl.w	r3, r2, r3
 800b97a:	43da      	mvns	r2, r3
 800b97c:	68bb      	ldr	r3, [r7, #8]
 800b97e:	401a      	ands	r2, r3
 800b980:	697b      	ldr	r3, [r7, #20]
 800b982:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b984:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800b988:	697b      	ldr	r3, [r7, #20]
 800b98a:	fa01 f303 	lsl.w	r3, r1, r3
 800b98e:	43d9      	mvns	r1, r3
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b994:	4313      	orrs	r3, r2
         );
}
 800b996:	4618      	mov	r0, r3
 800b998:	3724      	adds	r7, #36	; 0x24
 800b99a:	46bd      	mov	sp, r7
 800b99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a0:	4770      	bx	lr
	...

0800b9a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b082      	sub	sp, #8
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	3b01      	subs	r3, #1
 800b9b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b9b4:	d301      	bcc.n	800b9ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	e00f      	b.n	800b9da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b9ba:	4a0a      	ldr	r2, [pc, #40]	; (800b9e4 <SysTick_Config+0x40>)
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	3b01      	subs	r3, #1
 800b9c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800b9c2:	210f      	movs	r1, #15
 800b9c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b9c8:	f7ff ff8e 	bl	800b8e8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b9cc:	4b05      	ldr	r3, [pc, #20]	; (800b9e4 <SysTick_Config+0x40>)
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b9d2:	4b04      	ldr	r3, [pc, #16]	; (800b9e4 <SysTick_Config+0x40>)
 800b9d4:	2207      	movs	r2, #7
 800b9d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800b9d8:	2300      	movs	r3, #0
}
 800b9da:	4618      	mov	r0, r3
 800b9dc:	3708      	adds	r7, #8
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	bd80      	pop	{r7, pc}
 800b9e2:	bf00      	nop
 800b9e4:	e000e010 	.word	0xe000e010

0800b9e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b082      	sub	sp, #8
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b9f0:	6878      	ldr	r0, [r7, #4]
 800b9f2:	f7ff ff2d 	bl	800b850 <NVIC_SetPriorityGrouping>
}
 800b9f6:	bf00      	nop
 800b9f8:	3708      	adds	r7, #8
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	bd80      	pop	{r7, pc}

0800b9fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800b9fe:	b580      	push	{r7, lr}
 800ba00:	b086      	sub	sp, #24
 800ba02:	af00      	add	r7, sp, #0
 800ba04:	4603      	mov	r3, r0
 800ba06:	60b9      	str	r1, [r7, #8]
 800ba08:	607a      	str	r2, [r7, #4]
 800ba0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800ba10:	f7ff ff42 	bl	800b898 <NVIC_GetPriorityGrouping>
 800ba14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800ba16:	687a      	ldr	r2, [r7, #4]
 800ba18:	68b9      	ldr	r1, [r7, #8]
 800ba1a:	6978      	ldr	r0, [r7, #20]
 800ba1c:	f7ff ff8e 	bl	800b93c <NVIC_EncodePriority>
 800ba20:	4602      	mov	r2, r0
 800ba22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ba26:	4611      	mov	r1, r2
 800ba28:	4618      	mov	r0, r3
 800ba2a:	f7ff ff5d 	bl	800b8e8 <NVIC_SetPriority>
}
 800ba2e:	bf00      	nop
 800ba30:	3718      	adds	r7, #24
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bd80      	pop	{r7, pc}

0800ba36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ba36:	b580      	push	{r7, lr}
 800ba38:	b082      	sub	sp, #8
 800ba3a:	af00      	add	r7, sp, #0
 800ba3c:	4603      	mov	r3, r0
 800ba3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800ba40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ba44:	4618      	mov	r0, r3
 800ba46:	f7ff ff35 	bl	800b8b4 <NVIC_EnableIRQ>
}
 800ba4a:	bf00      	nop
 800ba4c:	3708      	adds	r7, #8
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	bd80      	pop	{r7, pc}

0800ba52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800ba52:	b580      	push	{r7, lr}
 800ba54:	b082      	sub	sp, #8
 800ba56:	af00      	add	r7, sp, #0
 800ba58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800ba5a:	6878      	ldr	r0, [r7, #4]
 800ba5c:	f7ff ffa2 	bl	800b9a4 <SysTick_Config>
 800ba60:	4603      	mov	r3, r0
}
 800ba62:	4618      	mov	r0, r3
 800ba64:	3708      	adds	r7, #8
 800ba66:	46bd      	mov	sp, r7
 800ba68:	bd80      	pop	{r7, pc}
	...

0800ba6c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800ba6c:	b480      	push	{r7}
 800ba6e:	b083      	sub	sp, #12
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2b04      	cmp	r3, #4
 800ba78:	d106      	bne.n	800ba88 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800ba7a:	4b09      	ldr	r3, [pc, #36]	; (800baa0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	4a08      	ldr	r2, [pc, #32]	; (800baa0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800ba80:	f043 0304 	orr.w	r3, r3, #4
 800ba84:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800ba86:	e005      	b.n	800ba94 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800ba88:	4b05      	ldr	r3, [pc, #20]	; (800baa0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	4a04      	ldr	r2, [pc, #16]	; (800baa0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800ba8e:	f023 0304 	bic.w	r3, r3, #4
 800ba92:	6013      	str	r3, [r2, #0]
}
 800ba94:	bf00      	nop
 800ba96:	370c      	adds	r7, #12
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9e:	4770      	bx	lr
 800baa0:	e000e010 	.word	0xe000e010

0800baa4 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800baa8:	f7f6 fd5e 	bl	8002568 <HAL_SYSTICK_Callback>
}
 800baac:	bf00      	nop
 800baae:	bd80      	pop	{r7, pc}

0800bab0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800bab0:	b480      	push	{r7}
 800bab2:	b083      	sub	sp, #12
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800babe:	b2db      	uxtb	r3, r3
 800bac0:	2b02      	cmp	r3, #2
 800bac2:	d004      	beq.n	800bace <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2280      	movs	r2, #128	; 0x80
 800bac8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800baca:	2301      	movs	r3, #1
 800bacc:	e00c      	b.n	800bae8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	2205      	movs	r2, #5
 800bad2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	681a      	ldr	r2, [r3, #0]
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	f022 0201 	bic.w	r2, r2, #1
 800bae4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800bae6:	2300      	movs	r3, #0
}
 800bae8:	4618      	mov	r0, r3
 800baea:	370c      	adds	r7, #12
 800baec:	46bd      	mov	sp, r7
 800baee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf2:	4770      	bx	lr

0800baf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800baf4:	b480      	push	{r7}
 800baf6:	b089      	sub	sp, #36	; 0x24
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
 800bafc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800bafe:	2300      	movs	r3, #0
 800bb00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800bb02:	2300      	movs	r3, #0
 800bb04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800bb06:	2300      	movs	r3, #0
 800bb08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	61fb      	str	r3, [r7, #28]
 800bb0e:	e159      	b.n	800bdc4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 800bb10:	2201      	movs	r2, #1
 800bb12:	69fb      	ldr	r3, [r7, #28]
 800bb14:	fa02 f303 	lsl.w	r3, r2, r3
 800bb18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800bb1a:	683b      	ldr	r3, [r7, #0]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	697a      	ldr	r2, [r7, #20]
 800bb20:	4013      	ands	r3, r2
 800bb22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800bb24:	693a      	ldr	r2, [r7, #16]
 800bb26:	697b      	ldr	r3, [r7, #20]
 800bb28:	429a      	cmp	r2, r3
 800bb2a:	f040 8148 	bne.w	800bdbe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	685b      	ldr	r3, [r3, #4]
 800bb32:	2b02      	cmp	r3, #2
 800bb34:	d003      	beq.n	800bb3e <HAL_GPIO_Init+0x4a>
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	2b12      	cmp	r3, #18
 800bb3c:	d123      	bne.n	800bb86 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800bb3e:	69fb      	ldr	r3, [r7, #28]
 800bb40:	08da      	lsrs	r2, r3, #3
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	3208      	adds	r2, #8
 800bb46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800bb4c:	69fb      	ldr	r3, [r7, #28]
 800bb4e:	f003 0307 	and.w	r3, r3, #7
 800bb52:	009b      	lsls	r3, r3, #2
 800bb54:	220f      	movs	r2, #15
 800bb56:	fa02 f303 	lsl.w	r3, r2, r3
 800bb5a:	43db      	mvns	r3, r3
 800bb5c:	69ba      	ldr	r2, [r7, #24]
 800bb5e:	4013      	ands	r3, r2
 800bb60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800bb62:	683b      	ldr	r3, [r7, #0]
 800bb64:	691a      	ldr	r2, [r3, #16]
 800bb66:	69fb      	ldr	r3, [r7, #28]
 800bb68:	f003 0307 	and.w	r3, r3, #7
 800bb6c:	009b      	lsls	r3, r3, #2
 800bb6e:	fa02 f303 	lsl.w	r3, r2, r3
 800bb72:	69ba      	ldr	r2, [r7, #24]
 800bb74:	4313      	orrs	r3, r2
 800bb76:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800bb78:	69fb      	ldr	r3, [r7, #28]
 800bb7a:	08da      	lsrs	r2, r3, #3
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	3208      	adds	r2, #8
 800bb80:	69b9      	ldr	r1, [r7, #24]
 800bb82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800bb8c:	69fb      	ldr	r3, [r7, #28]
 800bb8e:	005b      	lsls	r3, r3, #1
 800bb90:	2203      	movs	r2, #3
 800bb92:	fa02 f303 	lsl.w	r3, r2, r3
 800bb96:	43db      	mvns	r3, r3
 800bb98:	69ba      	ldr	r2, [r7, #24]
 800bb9a:	4013      	ands	r3, r2
 800bb9c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	685b      	ldr	r3, [r3, #4]
 800bba2:	f003 0203 	and.w	r2, r3, #3
 800bba6:	69fb      	ldr	r3, [r7, #28]
 800bba8:	005b      	lsls	r3, r3, #1
 800bbaa:	fa02 f303 	lsl.w	r3, r2, r3
 800bbae:	69ba      	ldr	r2, [r7, #24]
 800bbb0:	4313      	orrs	r3, r2
 800bbb2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	69ba      	ldr	r2, [r7, #24]
 800bbb8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800bbba:	683b      	ldr	r3, [r7, #0]
 800bbbc:	685b      	ldr	r3, [r3, #4]
 800bbbe:	2b01      	cmp	r3, #1
 800bbc0:	d00b      	beq.n	800bbda <HAL_GPIO_Init+0xe6>
 800bbc2:	683b      	ldr	r3, [r7, #0]
 800bbc4:	685b      	ldr	r3, [r3, #4]
 800bbc6:	2b02      	cmp	r3, #2
 800bbc8:	d007      	beq.n	800bbda <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800bbce:	2b11      	cmp	r3, #17
 800bbd0:	d003      	beq.n	800bbda <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	685b      	ldr	r3, [r3, #4]
 800bbd6:	2b12      	cmp	r3, #18
 800bbd8:	d130      	bne.n	800bc3c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	689b      	ldr	r3, [r3, #8]
 800bbde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800bbe0:	69fb      	ldr	r3, [r7, #28]
 800bbe2:	005b      	lsls	r3, r3, #1
 800bbe4:	2203      	movs	r2, #3
 800bbe6:	fa02 f303 	lsl.w	r3, r2, r3
 800bbea:	43db      	mvns	r3, r3
 800bbec:	69ba      	ldr	r2, [r7, #24]
 800bbee:	4013      	ands	r3, r2
 800bbf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800bbf2:	683b      	ldr	r3, [r7, #0]
 800bbf4:	68da      	ldr	r2, [r3, #12]
 800bbf6:	69fb      	ldr	r3, [r7, #28]
 800bbf8:	005b      	lsls	r3, r3, #1
 800bbfa:	fa02 f303 	lsl.w	r3, r2, r3
 800bbfe:	69ba      	ldr	r2, [r7, #24]
 800bc00:	4313      	orrs	r3, r2
 800bc02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	69ba      	ldr	r2, [r7, #24]
 800bc08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	685b      	ldr	r3, [r3, #4]
 800bc0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800bc10:	2201      	movs	r2, #1
 800bc12:	69fb      	ldr	r3, [r7, #28]
 800bc14:	fa02 f303 	lsl.w	r3, r2, r3
 800bc18:	43db      	mvns	r3, r3
 800bc1a:	69ba      	ldr	r2, [r7, #24]
 800bc1c:	4013      	ands	r3, r2
 800bc1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800bc20:	683b      	ldr	r3, [r7, #0]
 800bc22:	685b      	ldr	r3, [r3, #4]
 800bc24:	091b      	lsrs	r3, r3, #4
 800bc26:	f003 0201 	and.w	r2, r3, #1
 800bc2a:	69fb      	ldr	r3, [r7, #28]
 800bc2c:	fa02 f303 	lsl.w	r3, r2, r3
 800bc30:	69ba      	ldr	r2, [r7, #24]
 800bc32:	4313      	orrs	r3, r2
 800bc34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	69ba      	ldr	r2, [r7, #24]
 800bc3a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	68db      	ldr	r3, [r3, #12]
 800bc40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800bc42:	69fb      	ldr	r3, [r7, #28]
 800bc44:	005b      	lsls	r3, r3, #1
 800bc46:	2203      	movs	r2, #3
 800bc48:	fa02 f303 	lsl.w	r3, r2, r3
 800bc4c:	43db      	mvns	r3, r3
 800bc4e:	69ba      	ldr	r2, [r7, #24]
 800bc50:	4013      	ands	r3, r2
 800bc52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	689a      	ldr	r2, [r3, #8]
 800bc58:	69fb      	ldr	r3, [r7, #28]
 800bc5a:	005b      	lsls	r3, r3, #1
 800bc5c:	fa02 f303 	lsl.w	r3, r2, r3
 800bc60:	69ba      	ldr	r2, [r7, #24]
 800bc62:	4313      	orrs	r3, r2
 800bc64:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	69ba      	ldr	r2, [r7, #24]
 800bc6a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800bc6c:	683b      	ldr	r3, [r7, #0]
 800bc6e:	685b      	ldr	r3, [r3, #4]
 800bc70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	f000 80a2 	beq.w	800bdbe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	60fb      	str	r3, [r7, #12]
 800bc7e:	4b57      	ldr	r3, [pc, #348]	; (800bddc <HAL_GPIO_Init+0x2e8>)
 800bc80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc82:	4a56      	ldr	r2, [pc, #344]	; (800bddc <HAL_GPIO_Init+0x2e8>)
 800bc84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bc88:	6453      	str	r3, [r2, #68]	; 0x44
 800bc8a:	4b54      	ldr	r3, [pc, #336]	; (800bddc <HAL_GPIO_Init+0x2e8>)
 800bc8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bc92:	60fb      	str	r3, [r7, #12]
 800bc94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800bc96:	4a52      	ldr	r2, [pc, #328]	; (800bde0 <HAL_GPIO_Init+0x2ec>)
 800bc98:	69fb      	ldr	r3, [r7, #28]
 800bc9a:	089b      	lsrs	r3, r3, #2
 800bc9c:	3302      	adds	r3, #2
 800bc9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800bca4:	69fb      	ldr	r3, [r7, #28]
 800bca6:	f003 0303 	and.w	r3, r3, #3
 800bcaa:	009b      	lsls	r3, r3, #2
 800bcac:	220f      	movs	r2, #15
 800bcae:	fa02 f303 	lsl.w	r3, r2, r3
 800bcb2:	43db      	mvns	r3, r3
 800bcb4:	69ba      	ldr	r2, [r7, #24]
 800bcb6:	4013      	ands	r3, r2
 800bcb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	4a49      	ldr	r2, [pc, #292]	; (800bde4 <HAL_GPIO_Init+0x2f0>)
 800bcbe:	4293      	cmp	r3, r2
 800bcc0:	d019      	beq.n	800bcf6 <HAL_GPIO_Init+0x202>
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	4a48      	ldr	r2, [pc, #288]	; (800bde8 <HAL_GPIO_Init+0x2f4>)
 800bcc6:	4293      	cmp	r3, r2
 800bcc8:	d013      	beq.n	800bcf2 <HAL_GPIO_Init+0x1fe>
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	4a47      	ldr	r2, [pc, #284]	; (800bdec <HAL_GPIO_Init+0x2f8>)
 800bcce:	4293      	cmp	r3, r2
 800bcd0:	d00d      	beq.n	800bcee <HAL_GPIO_Init+0x1fa>
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	4a46      	ldr	r2, [pc, #280]	; (800bdf0 <HAL_GPIO_Init+0x2fc>)
 800bcd6:	4293      	cmp	r3, r2
 800bcd8:	d007      	beq.n	800bcea <HAL_GPIO_Init+0x1f6>
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	4a45      	ldr	r2, [pc, #276]	; (800bdf4 <HAL_GPIO_Init+0x300>)
 800bcde:	4293      	cmp	r3, r2
 800bce0:	d101      	bne.n	800bce6 <HAL_GPIO_Init+0x1f2>
 800bce2:	2304      	movs	r3, #4
 800bce4:	e008      	b.n	800bcf8 <HAL_GPIO_Init+0x204>
 800bce6:	2307      	movs	r3, #7
 800bce8:	e006      	b.n	800bcf8 <HAL_GPIO_Init+0x204>
 800bcea:	2303      	movs	r3, #3
 800bcec:	e004      	b.n	800bcf8 <HAL_GPIO_Init+0x204>
 800bcee:	2302      	movs	r3, #2
 800bcf0:	e002      	b.n	800bcf8 <HAL_GPIO_Init+0x204>
 800bcf2:	2301      	movs	r3, #1
 800bcf4:	e000      	b.n	800bcf8 <HAL_GPIO_Init+0x204>
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	69fa      	ldr	r2, [r7, #28]
 800bcfa:	f002 0203 	and.w	r2, r2, #3
 800bcfe:	0092      	lsls	r2, r2, #2
 800bd00:	4093      	lsls	r3, r2
 800bd02:	69ba      	ldr	r2, [r7, #24]
 800bd04:	4313      	orrs	r3, r2
 800bd06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800bd08:	4935      	ldr	r1, [pc, #212]	; (800bde0 <HAL_GPIO_Init+0x2ec>)
 800bd0a:	69fb      	ldr	r3, [r7, #28]
 800bd0c:	089b      	lsrs	r3, r3, #2
 800bd0e:	3302      	adds	r3, #2
 800bd10:	69ba      	ldr	r2, [r7, #24]
 800bd12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800bd16:	4b38      	ldr	r3, [pc, #224]	; (800bdf8 <HAL_GPIO_Init+0x304>)
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bd1c:	693b      	ldr	r3, [r7, #16]
 800bd1e:	43db      	mvns	r3, r3
 800bd20:	69ba      	ldr	r2, [r7, #24]
 800bd22:	4013      	ands	r3, r2
 800bd24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	685b      	ldr	r3, [r3, #4]
 800bd2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d003      	beq.n	800bd3a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800bd32:	69ba      	ldr	r2, [r7, #24]
 800bd34:	693b      	ldr	r3, [r7, #16]
 800bd36:	4313      	orrs	r3, r2
 800bd38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800bd3a:	4a2f      	ldr	r2, [pc, #188]	; (800bdf8 <HAL_GPIO_Init+0x304>)
 800bd3c:	69bb      	ldr	r3, [r7, #24]
 800bd3e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800bd40:	4b2d      	ldr	r3, [pc, #180]	; (800bdf8 <HAL_GPIO_Init+0x304>)
 800bd42:	685b      	ldr	r3, [r3, #4]
 800bd44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bd46:	693b      	ldr	r3, [r7, #16]
 800bd48:	43db      	mvns	r3, r3
 800bd4a:	69ba      	ldr	r2, [r7, #24]
 800bd4c:	4013      	ands	r3, r2
 800bd4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800bd50:	683b      	ldr	r3, [r7, #0]
 800bd52:	685b      	ldr	r3, [r3, #4]
 800bd54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d003      	beq.n	800bd64 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800bd5c:	69ba      	ldr	r2, [r7, #24]
 800bd5e:	693b      	ldr	r3, [r7, #16]
 800bd60:	4313      	orrs	r3, r2
 800bd62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800bd64:	4a24      	ldr	r2, [pc, #144]	; (800bdf8 <HAL_GPIO_Init+0x304>)
 800bd66:	69bb      	ldr	r3, [r7, #24]
 800bd68:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800bd6a:	4b23      	ldr	r3, [pc, #140]	; (800bdf8 <HAL_GPIO_Init+0x304>)
 800bd6c:	689b      	ldr	r3, [r3, #8]
 800bd6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bd70:	693b      	ldr	r3, [r7, #16]
 800bd72:	43db      	mvns	r3, r3
 800bd74:	69ba      	ldr	r2, [r7, #24]
 800bd76:	4013      	ands	r3, r2
 800bd78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	685b      	ldr	r3, [r3, #4]
 800bd7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d003      	beq.n	800bd8e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800bd86:	69ba      	ldr	r2, [r7, #24]
 800bd88:	693b      	ldr	r3, [r7, #16]
 800bd8a:	4313      	orrs	r3, r2
 800bd8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800bd8e:	4a1a      	ldr	r2, [pc, #104]	; (800bdf8 <HAL_GPIO_Init+0x304>)
 800bd90:	69bb      	ldr	r3, [r7, #24]
 800bd92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800bd94:	4b18      	ldr	r3, [pc, #96]	; (800bdf8 <HAL_GPIO_Init+0x304>)
 800bd96:	68db      	ldr	r3, [r3, #12]
 800bd98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bd9a:	693b      	ldr	r3, [r7, #16]
 800bd9c:	43db      	mvns	r3, r3
 800bd9e:	69ba      	ldr	r2, [r7, #24]
 800bda0:	4013      	ands	r3, r2
 800bda2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	685b      	ldr	r3, [r3, #4]
 800bda8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d003      	beq.n	800bdb8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800bdb0:	69ba      	ldr	r2, [r7, #24]
 800bdb2:	693b      	ldr	r3, [r7, #16]
 800bdb4:	4313      	orrs	r3, r2
 800bdb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800bdb8:	4a0f      	ldr	r2, [pc, #60]	; (800bdf8 <HAL_GPIO_Init+0x304>)
 800bdba:	69bb      	ldr	r3, [r7, #24]
 800bdbc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bdbe:	69fb      	ldr	r3, [r7, #28]
 800bdc0:	3301      	adds	r3, #1
 800bdc2:	61fb      	str	r3, [r7, #28]
 800bdc4:	69fb      	ldr	r3, [r7, #28]
 800bdc6:	2b0f      	cmp	r3, #15
 800bdc8:	f67f aea2 	bls.w	800bb10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800bdcc:	bf00      	nop
 800bdce:	bf00      	nop
 800bdd0:	3724      	adds	r7, #36	; 0x24
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd8:	4770      	bx	lr
 800bdda:	bf00      	nop
 800bddc:	40023800 	.word	0x40023800
 800bde0:	40013800 	.word	0x40013800
 800bde4:	40020000 	.word	0x40020000
 800bde8:	40020400 	.word	0x40020400
 800bdec:	40020800 	.word	0x40020800
 800bdf0:	40020c00 	.word	0x40020c00
 800bdf4:	40021000 	.word	0x40021000
 800bdf8:	40013c00 	.word	0x40013c00

0800bdfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800bdfc:	b480      	push	{r7}
 800bdfe:	b085      	sub	sp, #20
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
 800be04:	460b      	mov	r3, r1
 800be06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	691a      	ldr	r2, [r3, #16]
 800be0c:	887b      	ldrh	r3, [r7, #2]
 800be0e:	4013      	ands	r3, r2
 800be10:	2b00      	cmp	r3, #0
 800be12:	d002      	beq.n	800be1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800be14:	2301      	movs	r3, #1
 800be16:	73fb      	strb	r3, [r7, #15]
 800be18:	e001      	b.n	800be1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800be1a:	2300      	movs	r3, #0
 800be1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800be1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800be20:	4618      	mov	r0, r3
 800be22:	3714      	adds	r7, #20
 800be24:	46bd      	mov	sp, r7
 800be26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2a:	4770      	bx	lr

0800be2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800be2c:	b480      	push	{r7}
 800be2e:	b083      	sub	sp, #12
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
 800be34:	460b      	mov	r3, r1
 800be36:	807b      	strh	r3, [r7, #2]
 800be38:	4613      	mov	r3, r2
 800be3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800be3c:	787b      	ldrb	r3, [r7, #1]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d003      	beq.n	800be4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800be42:	887a      	ldrh	r2, [r7, #2]
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800be48:	e003      	b.n	800be52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800be4a:	887b      	ldrh	r3, [r7, #2]
 800be4c:	041a      	lsls	r2, r3, #16
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	619a      	str	r2, [r3, #24]
}
 800be52:	bf00      	nop
 800be54:	370c      	adds	r7, #12
 800be56:	46bd      	mov	sp, r7
 800be58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5c:	4770      	bx	lr

0800be5e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800be5e:	b480      	push	{r7}
 800be60:	b083      	sub	sp, #12
 800be62:	af00      	add	r7, sp, #0
 800be64:	6078      	str	r0, [r7, #4]
 800be66:	460b      	mov	r3, r1
 800be68:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	695a      	ldr	r2, [r3, #20]
 800be6e:	887b      	ldrh	r3, [r7, #2]
 800be70:	405a      	eors	r2, r3
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	615a      	str	r2, [r3, #20]
}
 800be76:	bf00      	nop
 800be78:	370c      	adds	r7, #12
 800be7a:	46bd      	mov	sp, r7
 800be7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be80:	4770      	bx	lr
	...

0800be84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800be84:	b580      	push	{r7, lr}
 800be86:	b082      	sub	sp, #8
 800be88:	af00      	add	r7, sp, #0
 800be8a:	4603      	mov	r3, r0
 800be8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800be8e:	4b08      	ldr	r3, [pc, #32]	; (800beb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800be90:	695a      	ldr	r2, [r3, #20]
 800be92:	88fb      	ldrh	r3, [r7, #6]
 800be94:	4013      	ands	r3, r2
 800be96:	2b00      	cmp	r3, #0
 800be98:	d006      	beq.n	800bea8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800be9a:	4a05      	ldr	r2, [pc, #20]	; (800beb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800be9c:	88fb      	ldrh	r3, [r7, #6]
 800be9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800bea0:	88fb      	ldrh	r3, [r7, #6]
 800bea2:	4618      	mov	r0, r3
 800bea4:	f7ff f956 	bl	800b154 <HAL_GPIO_EXTI_Callback>
  }
}
 800bea8:	bf00      	nop
 800beaa:	3708      	adds	r7, #8
 800beac:	46bd      	mov	sp, r7
 800beae:	bd80      	pop	{r7, pc}
 800beb0:	40013c00 	.word	0x40013c00

0800beb4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b08c      	sub	sp, #48	; 0x30
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	623b      	str	r3, [r7, #32]
  uint32_t i = 0U, ep_intr = 0U, epint = 0U, epnum = 0U;
 800bec2:	2300      	movs	r3, #0
 800bec4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bec6:	2300      	movs	r3, #0
 800bec8:	62bb      	str	r3, [r7, #40]	; 0x28
 800beca:	2300      	movs	r3, #0
 800becc:	61fb      	str	r3, [r7, #28]
 800bece:	2300      	movs	r3, #0
 800bed0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fifoemptymsk = 0U, temp = 0U;
 800bed2:	2300      	movs	r3, #0
 800bed4:	61bb      	str	r3, [r7, #24]
 800bed6:	2300      	movs	r3, #0
 800bed8:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000;
 800beda:	4b7c      	ldr	r3, [pc, #496]	; (800c0cc <HAL_PCD_IRQHandler+0x218>)
 800bedc:	613b      	str	r3, [r7, #16]
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	4618      	mov	r0, r3
 800bee4:	f004 faa7 	bl	8010436 <USB_GetMode>
 800bee8:	4603      	mov	r3, r0
 800beea:	2b00      	cmp	r3, #0
 800beec:	f040 845c 	bne.w	800c7a8 <HAL_PCD_IRQHandler+0x8f4>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	4618      	mov	r0, r3
 800bef6:	f004 fa13 	bl	8010320 <USB_ReadInterrupts>
 800befa:	4603      	mov	r3, r0
 800befc:	2b00      	cmp	r3, #0
 800befe:	f000 8452 	beq.w	800c7a6 <HAL_PCD_IRQHandler+0x8f2>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	4618      	mov	r0, r3
 800bf08:	f004 fa0a 	bl	8010320 <USB_ReadInterrupts>
 800bf0c:	4603      	mov	r3, r0
 800bf0e:	f003 0302 	and.w	r3, r3, #2
 800bf12:	2b02      	cmp	r3, #2
 800bf14:	d107      	bne.n	800bf26 <HAL_PCD_IRQHandler+0x72>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	695a      	ldr	r2, [r3, #20]
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	f002 0202 	and.w	r2, r2, #2
 800bf24:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	4618      	mov	r0, r3
 800bf2c:	f004 f9f8 	bl	8010320 <USB_ReadInterrupts>
 800bf30:	4603      	mov	r3, r0
 800bf32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800bf36:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800bf3a:	f040 80b2 	bne.w	800c0a2 <HAL_PCD_IRQHandler+0x1ee>
    {
      epnum = 0U;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	627b      	str	r3, [r7, #36]	; 0x24
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	4618      	mov	r0, r3
 800bf48:	f004 f9ff 	bl	801034a <USB_ReadDevAllOutEpInterrupt>
 800bf4c:	62b8      	str	r0, [r7, #40]	; 0x28
      
      while ( ep_intr )
 800bf4e:	e0a4      	b.n	800c09a <HAL_PCD_IRQHandler+0x1e6>
      {
        if (ep_intr & 0x1U)
 800bf50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf52:	f003 0301 	and.w	r3, r3, #1
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	f000 8099 	beq.w	800c08e <HAL_PCD_IRQHandler+0x1da>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf62:	b2d2      	uxtb	r2, r2
 800bf64:	4611      	mov	r1, r2
 800bf66:	4618      	mov	r0, r3
 800bf68:	f004 fa1f 	bl	80103aa <USB_ReadDevOutEPInterrupt>
 800bf6c:	61f8      	str	r0, [r7, #28]
          
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800bf6e:	69fb      	ldr	r3, [r7, #28]
 800bf70:	f003 0301 	and.w	r3, r3, #1
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d06b      	beq.n	800c050 <HAL_PCD_IRQHandler+0x19c>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800bf78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf7a:	015a      	lsls	r2, r3, #5
 800bf7c:	6a3b      	ldr	r3, [r7, #32]
 800bf7e:	4413      	add	r3, r2
 800bf80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf84:	461a      	mov	r2, r3
 800bf86:	2301      	movs	r3, #1
 800bf88:	6093      	str	r3, [r2, #8]
            
            if(hpcd->Init.dma_enable == 1U)
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	691b      	ldr	r3, [r3, #16]
 800bf8e:	2b01      	cmp	r3, #1
 800bf90:	d13c      	bne.n	800c00c <HAL_PCD_IRQHandler+0x158>
            {
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 800bf92:	6879      	ldr	r1, [r7, #4]
 800bf94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf96:	4613      	mov	r3, r2
 800bf98:	00db      	lsls	r3, r3, #3
 800bf9a:	1a9b      	subs	r3, r3, r2
 800bf9c:	009b      	lsls	r3, r3, #2
 800bf9e:	440b      	add	r3, r1
 800bfa0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800bfa4:	681a      	ldr	r2, [r3, #0]
 800bfa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfa8:	0159      	lsls	r1, r3, #5
 800bfaa:	6a3b      	ldr	r3, [r7, #32]
 800bfac:	440b      	add	r3, r1
 800bfae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bfb2:	691b      	ldr	r3, [r3, #16]
 800bfb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bfb8:	1ad1      	subs	r1, r2, r3
 800bfba:	6878      	ldr	r0, [r7, #4]
 800bfbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bfbe:	4613      	mov	r3, r2
 800bfc0:	00db      	lsls	r3, r3, #3
 800bfc2:	1a9b      	subs	r3, r3, r2
 800bfc4:	009b      	lsls	r3, r3, #2
 800bfc6:	4403      	add	r3, r0
 800bfc8:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800bfcc:	6019      	str	r1, [r3, #0]
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 800bfce:	6879      	ldr	r1, [r7, #4]
 800bfd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bfd2:	4613      	mov	r3, r2
 800bfd4:	00db      	lsls	r3, r3, #3
 800bfd6:	1a9b      	subs	r3, r3, r2
 800bfd8:	009b      	lsls	r3, r3, #2
 800bfda:	440b      	add	r3, r1
 800bfdc:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800bfe0:	6819      	ldr	r1, [r3, #0]
 800bfe2:	6878      	ldr	r0, [r7, #4]
 800bfe4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bfe6:	4613      	mov	r3, r2
 800bfe8:	00db      	lsls	r3, r3, #3
 800bfea:	1a9b      	subs	r3, r3, r2
 800bfec:	009b      	lsls	r3, r3, #2
 800bfee:	4403      	add	r3, r0
 800bff0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	4419      	add	r1, r3
 800bff8:	6878      	ldr	r0, [r7, #4]
 800bffa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bffc:	4613      	mov	r3, r2
 800bffe:	00db      	lsls	r3, r3, #3
 800c000:	1a9b      	subs	r3, r3, r2
 800c002:	009b      	lsls	r3, r3, #2
 800c004:	4403      	add	r3, r0
 800c006:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800c00a:	6019      	str	r1, [r3, #0]
            }
            
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 800c00c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c00e:	b2db      	uxtb	r3, r3
 800c010:	4619      	mov	r1, r3
 800c012:	6878      	ldr	r0, [r7, #4]
 800c014:	f7f6 fda4 	bl	8002b60 <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	691b      	ldr	r3, [r3, #16]
 800c01c:	2b01      	cmp	r3, #1
 800c01e:	d117      	bne.n	800c050 <HAL_PCD_IRQHandler+0x19c>
            {
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800c020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c022:	2b00      	cmp	r3, #0
 800c024:	d114      	bne.n	800c050 <HAL_PCD_IRQHandler+0x19c>
 800c026:	6879      	ldr	r1, [r7, #4]
 800c028:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c02a:	4613      	mov	r3, r2
 800c02c:	00db      	lsls	r3, r3, #3
 800c02e:	1a9b      	subs	r3, r3, r2
 800c030:	009b      	lsls	r3, r3, #2
 800c032:	440b      	add	r3, r1
 800c034:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d108      	bne.n	800c050 <HAL_PCD_IRQHandler+0x19c>
              {
                 /* this is ZLP, so prepare EP0 for next setup */
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	6818      	ldr	r0, [r3, #0]
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800c048:	461a      	mov	r2, r3
 800c04a:	2101      	movs	r1, #1
 800c04c:	f004 fa34 	bl	80104b8 <USB_EP0_OutStart>
              }              
            }
          }
          
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800c050:	69fb      	ldr	r3, [r7, #28]
 800c052:	f003 0308 	and.w	r3, r3, #8
 800c056:	2b00      	cmp	r3, #0
 800c058:	d00b      	beq.n	800c072 <HAL_PCD_IRQHandler+0x1be>
          {
            /* Inform the upper layer that a setup packet is available */
            HAL_PCD_SetupStageCallback(hpcd);
 800c05a:	6878      	ldr	r0, [r7, #4]
 800c05c:	f7f6 fd6e 	bl	8002b3c <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800c060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c062:	015a      	lsls	r2, r3, #5
 800c064:	6a3b      	ldr	r3, [r7, #32]
 800c066:	4413      	add	r3, r2
 800c068:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c06c:	461a      	mov	r2, r3
 800c06e:	2308      	movs	r3, #8
 800c070:	6093      	str	r3, [r2, #8]
          }
          
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800c072:	69fb      	ldr	r3, [r7, #28]
 800c074:	f003 0310 	and.w	r3, r3, #16
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d008      	beq.n	800c08e <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800c07c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c07e:	015a      	lsls	r2, r3, #5
 800c080:	6a3b      	ldr	r3, [r7, #32]
 800c082:	4413      	add	r3, r2
 800c084:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c088:	461a      	mov	r2, r3
 800c08a:	2310      	movs	r3, #16
 800c08c:	6093      	str	r3, [r2, #8]
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
          }
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        }
        epnum++;
 800c08e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c090:	3301      	adds	r3, #1
 800c092:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800c094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c096:	085b      	lsrs	r3, r3, #1
 800c098:	62bb      	str	r3, [r7, #40]	; 0x28
      while ( ep_intr )
 800c09a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	f47f af57 	bne.w	800bf50 <HAL_PCD_IRQHandler+0x9c>
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	f004 f93a 	bl	8010320 <USB_ReadInterrupts>
 800c0ac:	4603      	mov	r3, r0
 800c0ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c0b2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c0b6:	f040 80c4 	bne.w	800c242 <HAL_PCD_IRQHandler+0x38e>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	4618      	mov	r0, r3
 800c0c0:	f004 f95b 	bl	801037a <USB_ReadDevAllInEpInterrupt>
 800c0c4:	62b8      	str	r0, [r7, #40]	; 0x28
      
      epnum = 0U;
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	627b      	str	r3, [r7, #36]	; 0x24
      
      while ( ep_intr )
 800c0ca:	e0b6      	b.n	800c23a <HAL_PCD_IRQHandler+0x386>
 800c0cc:	0aba9500 	.word	0x0aba9500
      {
        if (ep_intr & 0x1U) /* In ITR */
 800c0d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0d2:	f003 0301 	and.w	r3, r3, #1
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	f000 80a9 	beq.w	800c22e <HAL_PCD_IRQHandler+0x37a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c0e2:	b2d2      	uxtb	r2, r2
 800c0e4:	4611      	mov	r1, r2
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	f004 f97b 	bl	80103e2 <USB_ReadDevInEPInterrupt>
 800c0ec:	61f8      	str	r0, [r7, #28]

           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c0ee:	69fb      	ldr	r3, [r7, #28]
 800c0f0:	f003 0301 	and.w	r3, r3, #1
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d059      	beq.n	800c1ac <HAL_PCD_IRQHandler+0x2f8>
          {
            fifoemptymsk = 0x1U << epnum;
 800c0f8:	2201      	movs	r2, #1
 800c0fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0fc:	fa02 f303 	lsl.w	r3, r2, r3
 800c100:	61bb      	str	r3, [r7, #24]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c102:	6a3b      	ldr	r3, [r7, #32]
 800c104:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c108:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c10a:	69bb      	ldr	r3, [r7, #24]
 800c10c:	43db      	mvns	r3, r3
 800c10e:	6a39      	ldr	r1, [r7, #32]
 800c110:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c114:	4013      	ands	r3, r2
 800c116:	634b      	str	r3, [r1, #52]	; 0x34
            
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800c118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c11a:	015a      	lsls	r2, r3, #5
 800c11c:	6a3b      	ldr	r3, [r7, #32]
 800c11e:	4413      	add	r3, r2
 800c120:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c124:	461a      	mov	r2, r3
 800c126:	2301      	movs	r3, #1
 800c128:	6093      	str	r3, [r2, #8]
            
            if (hpcd->Init.dma_enable == 1U)
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	691b      	ldr	r3, [r3, #16]
 800c12e:	2b01      	cmp	r3, #1
 800c130:	d11b      	bne.n	800c16a <HAL_PCD_IRQHandler+0x2b6>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 800c132:	6879      	ldr	r1, [r7, #4]
 800c134:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c136:	4613      	mov	r3, r2
 800c138:	00db      	lsls	r3, r3, #3
 800c13a:	1a9b      	subs	r3, r3, r2
 800c13c:	009b      	lsls	r3, r3, #2
 800c13e:	440b      	add	r3, r1
 800c140:	3344      	adds	r3, #68	; 0x44
 800c142:	6819      	ldr	r1, [r3, #0]
 800c144:	6878      	ldr	r0, [r7, #4]
 800c146:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c148:	4613      	mov	r3, r2
 800c14a:	00db      	lsls	r3, r3, #3
 800c14c:	1a9b      	subs	r3, r3, r2
 800c14e:	009b      	lsls	r3, r3, #2
 800c150:	4403      	add	r3, r0
 800c152:	3340      	adds	r3, #64	; 0x40
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	4419      	add	r1, r3
 800c158:	6878      	ldr	r0, [r7, #4]
 800c15a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c15c:	4613      	mov	r3, r2
 800c15e:	00db      	lsls	r3, r3, #3
 800c160:	1a9b      	subs	r3, r3, r2
 800c162:	009b      	lsls	r3, r3, #2
 800c164:	4403      	add	r3, r0
 800c166:	3344      	adds	r3, #68	; 0x44
 800c168:	6019      	str	r1, [r3, #0]
            }
                                      
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 800c16a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c16c:	b2db      	uxtb	r3, r3
 800c16e:	4619      	mov	r1, r3
 800c170:	6878      	ldr	r0, [r7, #4]
 800c172:	f7f6 fd10 	bl	8002b96 <HAL_PCD_DataInStageCallback>

            if (hpcd->Init.dma_enable == 1U)
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	691b      	ldr	r3, [r3, #16]
 800c17a:	2b01      	cmp	r3, #1
 800c17c:	d116      	bne.n	800c1ac <HAL_PCD_IRQHandler+0x2f8>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800c17e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c180:	2b00      	cmp	r3, #0
 800c182:	d113      	bne.n	800c1ac <HAL_PCD_IRQHandler+0x2f8>
 800c184:	6879      	ldr	r1, [r7, #4]
 800c186:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c188:	4613      	mov	r3, r2
 800c18a:	00db      	lsls	r3, r3, #3
 800c18c:	1a9b      	subs	r3, r3, r2
 800c18e:	009b      	lsls	r3, r3, #2
 800c190:	440b      	add	r3, r1
 800c192:	334c      	adds	r3, #76	; 0x4c
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d108      	bne.n	800c1ac <HAL_PCD_IRQHandler+0x2f8>
              {
                /* prepare to rx more setup packets */
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	6818      	ldr	r0, [r3, #0]
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800c1a4:	461a      	mov	r2, r3
 800c1a6:	2101      	movs	r1, #1
 800c1a8:	f004 f986 	bl	80104b8 <USB_EP0_OutStart>
              }
            }           
          }
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800c1ac:	69fb      	ldr	r3, [r7, #28]
 800c1ae:	f003 0308 	and.w	r3, r3, #8
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d008      	beq.n	800c1c8 <HAL_PCD_IRQHandler+0x314>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800c1b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1b8:	015a      	lsls	r2, r3, #5
 800c1ba:	6a3b      	ldr	r3, [r7, #32]
 800c1bc:	4413      	add	r3, r2
 800c1be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1c2:	461a      	mov	r2, r3
 800c1c4:	2308      	movs	r3, #8
 800c1c6:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800c1c8:	69fb      	ldr	r3, [r7, #28]
 800c1ca:	f003 0310 	and.w	r3, r3, #16
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d008      	beq.n	800c1e4 <HAL_PCD_IRQHandler+0x330>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800c1d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1d4:	015a      	lsls	r2, r3, #5
 800c1d6:	6a3b      	ldr	r3, [r7, #32]
 800c1d8:	4413      	add	r3, r2
 800c1da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1de:	461a      	mov	r2, r3
 800c1e0:	2310      	movs	r3, #16
 800c1e2:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c1e4:	69fb      	ldr	r3, [r7, #28]
 800c1e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d008      	beq.n	800c200 <HAL_PCD_IRQHandler+0x34c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c1ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1f0:	015a      	lsls	r2, r3, #5
 800c1f2:	6a3b      	ldr	r3, [r7, #32]
 800c1f4:	4413      	add	r3, r2
 800c1f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1fa:	461a      	mov	r2, r3
 800c1fc:	2340      	movs	r3, #64	; 0x40
 800c1fe:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c200:	69fb      	ldr	r3, [r7, #28]
 800c202:	f003 0302 	and.w	r3, r3, #2
 800c206:	2b00      	cmp	r3, #0
 800c208:	d008      	beq.n	800c21c <HAL_PCD_IRQHandler+0x368>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c20a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c20c:	015a      	lsls	r2, r3, #5
 800c20e:	6a3b      	ldr	r3, [r7, #32]
 800c210:	4413      	add	r3, r2
 800c212:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c216:	461a      	mov	r2, r3
 800c218:	2302      	movs	r3, #2
 800c21a:	6093      	str	r3, [r2, #8]
          }       
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c21c:	69fb      	ldr	r3, [r7, #28]
 800c21e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c222:	2b00      	cmp	r3, #0
 800c224:	d003      	beq.n	800c22e <HAL_PCD_IRQHandler+0x37a>
          {
            PCD_WriteEmptyTxFifo(hpcd , epnum);
 800c226:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c228:	6878      	ldr	r0, [r7, #4]
 800c22a:	f000 fca1 	bl	800cb70 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c22e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c230:	3301      	adds	r3, #1
 800c232:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800c234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c236:	085b      	lsrs	r3, r3, #1
 800c238:	62bb      	str	r3, [r7, #40]	; 0x28
      while ( ep_intr )
 800c23a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	f47f af47 	bne.w	800c0d0 <HAL_PCD_IRQHandler+0x21c>
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	4618      	mov	r0, r3
 800c248:	f004 f86a 	bl	8010320 <USB_ReadInterrupts>
 800c24c:	4603      	mov	r3, r0
 800c24e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c252:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c256:	d114      	bne.n	800c282 <HAL_PCD_IRQHandler+0x3ce>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c258:	6a3b      	ldr	r3, [r7, #32]
 800c25a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c25e:	685b      	ldr	r3, [r3, #4]
 800c260:	6a3a      	ldr	r2, [r7, #32]
 800c262:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c266:	f023 0301 	bic.w	r3, r3, #1
 800c26a:	6053      	str	r3, [r2, #4]
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 800c26c:	6878      	ldr	r0, [r7, #4]
 800c26e:	f7f6 fd09 	bl	8002c84 <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	695a      	ldr	r2, [r3, #20]
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800c280:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	4618      	mov	r0, r3
 800c288:	f004 f84a 	bl	8010320 <USB_ReadInterrupts>
 800c28c:	4603      	mov	r3, r0
 800c28e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c292:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c296:	d112      	bne.n	800c2be <HAL_PCD_IRQHandler+0x40a>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c298:	6a3b      	ldr	r3, [r7, #32]
 800c29a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c29e:	689b      	ldr	r3, [r3, #8]
 800c2a0:	f003 0301 	and.w	r3, r3, #1
 800c2a4:	2b01      	cmp	r3, #1
 800c2a6:	d102      	bne.n	800c2ae <HAL_PCD_IRQHandler+0x3fa>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 800c2a8:	6878      	ldr	r0, [r7, #4]
 800c2aa:	f7f6 fcc5 	bl	8002c38 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	695a      	ldr	r2, [r3, #20]
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800c2bc:	615a      	str	r2, [r3, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	f004 f82c 	bl	8010320 <USB_ReadInterrupts>
 800c2c8:	4603      	mov	r3, r0
 800c2ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c2ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c2d2:	f040 808a 	bne.w	800c3ea <HAL_PCD_IRQHandler+0x536>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 800c2d6:	6a3b      	ldr	r3, [r7, #32]
 800c2d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2dc:	685b      	ldr	r3, [r3, #4]
 800c2de:	6a3a      	ldr	r2, [r7, #32]
 800c2e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c2e4:	f023 0301 	bic.w	r3, r3, #1
 800c2e8:	6053      	str	r3, [r2, #4]
      USB_FlushTxFifo(hpcd->Instance , 0U);
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	2100      	movs	r1, #0
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	f003 fa61 	bl	800f7b8 <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c2fa:	e014      	b.n	800c326 <HAL_PCD_IRQHandler+0x472>
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 800c2fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2fe:	015a      	lsls	r2, r3, #5
 800c300:	6a3b      	ldr	r3, [r7, #32]
 800c302:	4413      	add	r3, r2
 800c304:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c308:	461a      	mov	r2, r3
 800c30a:	23ff      	movs	r3, #255	; 0xff
 800c30c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 800c30e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c310:	015a      	lsls	r2, r3, #5
 800c312:	6a3b      	ldr	r3, [r7, #32]
 800c314:	4413      	add	r3, r2
 800c316:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c31a:	461a      	mov	r2, r3
 800c31c:	23ff      	movs	r3, #255	; 0xff
 800c31e:	6093      	str	r3, [r2, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c322:	3301      	adds	r3, #1
 800c324:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	685b      	ldr	r3, [r3, #4]
 800c32a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c32c:	429a      	cmp	r2, r3
 800c32e:	d3e5      	bcc.n	800c2fc <HAL_PCD_IRQHandler+0x448>
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 800c330:	6a3b      	ldr	r3, [r7, #32]
 800c332:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c336:	461a      	mov	r2, r3
 800c338:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c33c:	6193      	str	r3, [r2, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800c33e:	6a3b      	ldr	r3, [r7, #32]
 800c340:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c344:	69db      	ldr	r3, [r3, #28]
 800c346:	6a3a      	ldr	r2, [r7, #32]
 800c348:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c34c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800c350:	61d3      	str	r3, [r2, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c356:	2b00      	cmp	r3, #0
 800c358:	d016      	beq.n	800c388 <HAL_PCD_IRQHandler+0x4d4>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 800c35a:	6a3b      	ldr	r3, [r7, #32]
 800c35c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c360:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c364:	6a3a      	ldr	r2, [r7, #32]
 800c366:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c36a:	f043 030b 	orr.w	r3, r3, #11
 800c36e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 800c372:	6a3b      	ldr	r3, [r7, #32]
 800c374:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c37a:	6a3a      	ldr	r2, [r7, #32]
 800c37c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c380:	f043 030b 	orr.w	r3, r3, #11
 800c384:	6453      	str	r3, [r2, #68]	; 0x44
 800c386:	e013      	b.n	800c3b0 <HAL_PCD_IRQHandler+0x4fc>
      else
      {
#ifdef USB_OTG_DOEPINT_OTEPSPR
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM | USB_OTG_DOEPMSK_OTEPSPRM);
#else
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 800c388:	6a3b      	ldr	r3, [r7, #32]
 800c38a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c38e:	695b      	ldr	r3, [r3, #20]
 800c390:	6a3a      	ldr	r2, [r7, #32]
 800c392:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c396:	f043 030b 	orr.w	r3, r3, #11
 800c39a:	6153      	str	r3, [r2, #20]
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 800c39c:	6a3b      	ldr	r3, [r7, #32]
 800c39e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3a2:	691b      	ldr	r3, [r3, #16]
 800c3a4:	6a3a      	ldr	r2, [r7, #32]
 800c3a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c3aa:	f043 030b 	orr.w	r3, r3, #11
 800c3ae:	6113      	str	r3, [r2, #16]
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800c3b0:	6a3b      	ldr	r3, [r7, #32]
 800c3b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	6a3a      	ldr	r2, [r7, #32]
 800c3ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c3be:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800c3c2:	6013      	str	r3, [r2, #0]
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	6818      	ldr	r0, [r3, #0]
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	691b      	ldr	r3, [r3, #16]
 800c3cc:	b2d9      	uxtb	r1, r3
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800c3d4:	461a      	mov	r2, r3
 800c3d6:	f004 f86f 	bl	80104b8 <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	695a      	ldr	r2, [r3, #20]
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800c3e8:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	f003 ff96 	bl	8010320 <USB_ReadInterrupts>
 800c3f4:	4603      	mov	r3, r0
 800c3f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c3fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c3fe:	f040 80d7 	bne.w	800c5b0 <HAL_PCD_IRQHandler+0x6fc>
    {
      USB_ActivateSetup(hpcd->Instance);
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	4618      	mov	r0, r3
 800c408:	f004 f823 	bl	8010452 <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	68da      	ldr	r2, [r3, #12]
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 800c41a:	60da      	str	r2, [r3, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	4618      	mov	r0, r3
 800c422:	f003 f9ef 	bl	800f804 <USB_GetDevSpeed>
 800c426:	4603      	mov	r3, r0
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d10f      	bne.n	800c44c <HAL_PCD_IRQHandler+0x598>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	2200      	movs	r2, #0
 800c430:	60da      	str	r2, [r3, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c438:	615a      	str	r2, [r3, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	68da      	ldr	r2, [r3, #12]
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 800c448:	60da      	str	r2, [r3, #12]
 800c44a:	e0a6      	b.n	800c59a <HAL_PCD_IRQHandler+0x6e6>
      }
      else
      {
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2203      	movs	r2, #3
 800c450:	60da      	str	r2, [r3, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	2240      	movs	r2, #64	; 0x40
 800c456:	615a      	str	r2, [r3, #20]
        /* The USBTRD is configured according to the tables below, depending on AHB frequency 
        used by application. In the low AHB frequency range it is used to stretch enough the USB response 
        time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access 
        latency to the Data FIFO */
        
        if((hclk >= 14200000)&&(hclk < 15000000))
 800c458:	693b      	ldr	r3, [r7, #16]
 800c45a:	4a7b      	ldr	r2, [pc, #492]	; (800c648 <HAL_PCD_IRQHandler+0x794>)
 800c45c:	4293      	cmp	r3, r2
 800c45e:	d90c      	bls.n	800c47a <HAL_PCD_IRQHandler+0x5c6>
 800c460:	693b      	ldr	r3, [r7, #16]
 800c462:	4a7a      	ldr	r2, [pc, #488]	; (800c64c <HAL_PCD_IRQHandler+0x798>)
 800c464:	4293      	cmp	r3, r2
 800c466:	d208      	bcs.n	800c47a <HAL_PCD_IRQHandler+0x5c6>
        {
          /* hclk Clock Range between 14.2-15 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xF << 10) & USB_OTG_GUSBCFG_TRDT);
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	68da      	ldr	r2, [r3, #12]
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
 800c476:	60da      	str	r2, [r3, #12]
 800c478:	e08f      	b.n	800c59a <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 15000000)&&(hclk < 16000000))
 800c47a:	693b      	ldr	r3, [r7, #16]
 800c47c:	4a73      	ldr	r2, [pc, #460]	; (800c64c <HAL_PCD_IRQHandler+0x798>)
 800c47e:	4293      	cmp	r3, r2
 800c480:	d30c      	bcc.n	800c49c <HAL_PCD_IRQHandler+0x5e8>
 800c482:	693b      	ldr	r3, [r7, #16]
 800c484:	4a72      	ldr	r2, [pc, #456]	; (800c650 <HAL_PCD_IRQHandler+0x79c>)
 800c486:	4293      	cmp	r3, r2
 800c488:	d208      	bcs.n	800c49c <HAL_PCD_IRQHandler+0x5e8>
        {
          /* hclk Clock Range between 15-16 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xE << 10) & USB_OTG_GUSBCFG_TRDT);
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	68da      	ldr	r2, [r3, #12]
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 800c498:	60da      	str	r2, [r3, #12]
 800c49a:	e07e      	b.n	800c59a <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 16000000)&&(hclk < 17200000))
 800c49c:	693b      	ldr	r3, [r7, #16]
 800c49e:	4a6c      	ldr	r2, [pc, #432]	; (800c650 <HAL_PCD_IRQHandler+0x79c>)
 800c4a0:	4293      	cmp	r3, r2
 800c4a2:	d30c      	bcc.n	800c4be <HAL_PCD_IRQHandler+0x60a>
 800c4a4:	693b      	ldr	r3, [r7, #16]
 800c4a6:	4a6b      	ldr	r2, [pc, #428]	; (800c654 <HAL_PCD_IRQHandler+0x7a0>)
 800c4a8:	4293      	cmp	r3, r2
 800c4aa:	d208      	bcs.n	800c4be <HAL_PCD_IRQHandler+0x60a>
        {
          /* hclk Clock Range between 16-17.2 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xD << 10) & USB_OTG_GUSBCFG_TRDT);
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	68da      	ldr	r2, [r3, #12]
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 800c4ba:	60da      	str	r2, [r3, #12]
 800c4bc:	e06d      	b.n	800c59a <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 17200000)&&(hclk < 18500000))
 800c4be:	693b      	ldr	r3, [r7, #16]
 800c4c0:	4a64      	ldr	r2, [pc, #400]	; (800c654 <HAL_PCD_IRQHandler+0x7a0>)
 800c4c2:	4293      	cmp	r3, r2
 800c4c4:	d30c      	bcc.n	800c4e0 <HAL_PCD_IRQHandler+0x62c>
 800c4c6:	693b      	ldr	r3, [r7, #16]
 800c4c8:	4a63      	ldr	r2, [pc, #396]	; (800c658 <HAL_PCD_IRQHandler+0x7a4>)
 800c4ca:	4293      	cmp	r3, r2
 800c4cc:	d808      	bhi.n	800c4e0 <HAL_PCD_IRQHandler+0x62c>
        {
          /* hclk Clock Range between 17.2-18.5 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xC << 10) & USB_OTG_GUSBCFG_TRDT);
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	68da      	ldr	r2, [r3, #12]
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 800c4dc:	60da      	str	r2, [r3, #12]
 800c4de:	e05c      	b.n	800c59a <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 18500000)&&(hclk < 20000000))
 800c4e0:	693b      	ldr	r3, [r7, #16]
 800c4e2:	4a5d      	ldr	r2, [pc, #372]	; (800c658 <HAL_PCD_IRQHandler+0x7a4>)
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	d90c      	bls.n	800c502 <HAL_PCD_IRQHandler+0x64e>
 800c4e8:	693b      	ldr	r3, [r7, #16]
 800c4ea:	4a5c      	ldr	r2, [pc, #368]	; (800c65c <HAL_PCD_IRQHandler+0x7a8>)
 800c4ec:	4293      	cmp	r3, r2
 800c4ee:	d808      	bhi.n	800c502 <HAL_PCD_IRQHandler+0x64e>
        {
          /* hclk Clock Range between 18.5-20 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xB << 10) & USB_OTG_GUSBCFG_TRDT);
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	68da      	ldr	r2, [r3, #12]
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 800c4fe:	60da      	str	r2, [r3, #12]
 800c500:	e04b      	b.n	800c59a <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 20000000)&&(hclk < 21800000))
 800c502:	693b      	ldr	r3, [r7, #16]
 800c504:	4a55      	ldr	r2, [pc, #340]	; (800c65c <HAL_PCD_IRQHandler+0x7a8>)
 800c506:	4293      	cmp	r3, r2
 800c508:	d90c      	bls.n	800c524 <HAL_PCD_IRQHandler+0x670>
 800c50a:	693b      	ldr	r3, [r7, #16]
 800c50c:	4a54      	ldr	r2, [pc, #336]	; (800c660 <HAL_PCD_IRQHandler+0x7ac>)
 800c50e:	4293      	cmp	r3, r2
 800c510:	d808      	bhi.n	800c524 <HAL_PCD_IRQHandler+0x670>
        {
          /* hclk Clock Range between 20-21.8 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xA << 10) & USB_OTG_GUSBCFG_TRDT);
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	68da      	ldr	r2, [r3, #12]
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 800c520:	60da      	str	r2, [r3, #12]
 800c522:	e03a      	b.n	800c59a <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 21800000)&&(hclk < 24000000))
 800c524:	693b      	ldr	r3, [r7, #16]
 800c526:	4a4e      	ldr	r2, [pc, #312]	; (800c660 <HAL_PCD_IRQHandler+0x7ac>)
 800c528:	4293      	cmp	r3, r2
 800c52a:	d90c      	bls.n	800c546 <HAL_PCD_IRQHandler+0x692>
 800c52c:	693b      	ldr	r3, [r7, #16]
 800c52e:	4a4d      	ldr	r2, [pc, #308]	; (800c664 <HAL_PCD_IRQHandler+0x7b0>)
 800c530:	4293      	cmp	r3, r2
 800c532:	d208      	bcs.n	800c546 <HAL_PCD_IRQHandler+0x692>
        {
          /* hclk Clock Range between 21.8-24 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9 << 10) & USB_OTG_GUSBCFG_TRDT);
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	68da      	ldr	r2, [r3, #12]
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 800c542:	60da      	str	r2, [r3, #12]
 800c544:	e029      	b.n	800c59a <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 24000000)&&(hclk < 27700000))
 800c546:	693b      	ldr	r3, [r7, #16]
 800c548:	4a46      	ldr	r2, [pc, #280]	; (800c664 <HAL_PCD_IRQHandler+0x7b0>)
 800c54a:	4293      	cmp	r3, r2
 800c54c:	d30c      	bcc.n	800c568 <HAL_PCD_IRQHandler+0x6b4>
 800c54e:	693b      	ldr	r3, [r7, #16]
 800c550:	4a45      	ldr	r2, [pc, #276]	; (800c668 <HAL_PCD_IRQHandler+0x7b4>)
 800c552:	4293      	cmp	r3, r2
 800c554:	d808      	bhi.n	800c568 <HAL_PCD_IRQHandler+0x6b4>
        {
          /* hclk Clock Range between 24-27.7 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8 << 10) & USB_OTG_GUSBCFG_TRDT);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	68da      	ldr	r2, [r3, #12]
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c564:	60da      	str	r2, [r3, #12]
 800c566:	e018      	b.n	800c59a <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 27700000)&&(hclk < 32000000))
 800c568:	693b      	ldr	r3, [r7, #16]
 800c56a:	4a3f      	ldr	r2, [pc, #252]	; (800c668 <HAL_PCD_IRQHandler+0x7b4>)
 800c56c:	4293      	cmp	r3, r2
 800c56e:	d90c      	bls.n	800c58a <HAL_PCD_IRQHandler+0x6d6>
 800c570:	693b      	ldr	r3, [r7, #16]
 800c572:	4a3e      	ldr	r2, [pc, #248]	; (800c66c <HAL_PCD_IRQHandler+0x7b8>)
 800c574:	4293      	cmp	r3, r2
 800c576:	d208      	bcs.n	800c58a <HAL_PCD_IRQHandler+0x6d6>
        {
          /* hclk Clock Range between 27.7-32 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7 << 10) & USB_OTG_GUSBCFG_TRDT);
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	68da      	ldr	r2, [r3, #12]
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800c586:	60da      	str	r2, [r3, #12]
 800c588:	e007      	b.n	800c59a <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else /* if(hclk >= 32000000) */
        {
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6 << 10) & USB_OTG_GUSBCFG_TRDT);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	68da      	ldr	r2, [r3, #12]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 800c598:	60da      	str	r2, [r3, #12]
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 800c59a:	6878      	ldr	r0, [r7, #4]
 800c59c:	f7f6 fb23 	bl	8002be6 <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	695a      	ldr	r2, [r3, #20]
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800c5ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	f003 feb3 	bl	8010320 <USB_ReadInterrupts>
 800c5ba:	4603      	mov	r3, r0
 800c5bc:	f003 0310 	and.w	r3, r3, #16
 800c5c0:	2b10      	cmp	r3, #16
 800c5c2:	d174      	bne.n	800c6ae <HAL_PCD_IRQHandler+0x7fa>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	699a      	ldr	r2, [r3, #24]
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	f022 0210 	bic.w	r2, r2, #16
 800c5d2:	619a      	str	r2, [r3, #24]
      
      temp = USBx->GRXSTSP;
 800c5d4:	6a3b      	ldr	r3, [r7, #32]
 800c5d6:	6a1b      	ldr	r3, [r3, #32]
 800c5d8:	617b      	str	r3, [r7, #20]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800c5da:	697b      	ldr	r3, [r7, #20]
 800c5dc:	f003 020f 	and.w	r2, r3, #15
 800c5e0:	4613      	mov	r3, r2
 800c5e2:	00db      	lsls	r3, r3, #3
 800c5e4:	1a9b      	subs	r3, r3, r2
 800c5e6:	009b      	lsls	r3, r3, #2
 800c5e8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800c5ec:	687a      	ldr	r2, [r7, #4]
 800c5ee:	4413      	add	r3, r2
 800c5f0:	60fb      	str	r3, [r7, #12]
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 800c5f2:	697b      	ldr	r3, [r7, #20]
 800c5f4:	0c5b      	lsrs	r3, r3, #17
 800c5f6:	f003 030f 	and.w	r3, r3, #15
 800c5fa:	2b02      	cmp	r3, #2
 800c5fc:	d138      	bne.n	800c670 <HAL_PCD_IRQHandler+0x7bc>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800c5fe:	697a      	ldr	r2, [r7, #20]
 800c600:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800c604:	4013      	ands	r3, r2
 800c606:	2b00      	cmp	r3, #0
 800c608:	d049      	beq.n	800c69e <HAL_PCD_IRQHandler+0x7ea>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	68d9      	ldr	r1, [r3, #12]
 800c60e:	697b      	ldr	r3, [r7, #20]
 800c610:	091b      	lsrs	r3, r3, #4
 800c612:	b29b      	uxth	r3, r3
 800c614:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c618:	b29b      	uxth	r3, r3
 800c61a:	461a      	mov	r2, r3
 800c61c:	6a38      	ldr	r0, [r7, #32]
 800c61e:	f003 fd5e 	bl	80100de <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	68da      	ldr	r2, [r3, #12]
 800c626:	697b      	ldr	r3, [r7, #20]
 800c628:	091b      	lsrs	r3, r3, #4
 800c62a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c62e:	441a      	add	r2, r3
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	699a      	ldr	r2, [r3, #24]
 800c638:	697b      	ldr	r3, [r7, #20]
 800c63a:	091b      	lsrs	r3, r3, #4
 800c63c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c640:	441a      	add	r2, r3
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	619a      	str	r2, [r3, #24]
 800c646:	e02a      	b.n	800c69e <HAL_PCD_IRQHandler+0x7ea>
 800c648:	00d8acbf 	.word	0x00d8acbf
 800c64c:	00e4e1c0 	.word	0x00e4e1c0
 800c650:	00f42400 	.word	0x00f42400
 800c654:	01067380 	.word	0x01067380
 800c658:	011a499f 	.word	0x011a499f
 800c65c:	01312cff 	.word	0x01312cff
 800c660:	014ca43f 	.word	0x014ca43f
 800c664:	016e3600 	.word	0x016e3600
 800c668:	01a6ab1f 	.word	0x01a6ab1f
 800c66c:	01e84800 	.word	0x01e84800
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 800c670:	697b      	ldr	r3, [r7, #20]
 800c672:	0c5b      	lsrs	r3, r3, #17
 800c674:	f003 030f 	and.w	r3, r3, #15
 800c678:	2b06      	cmp	r3, #6
 800c67a:	d110      	bne.n	800c69e <HAL_PCD_IRQHandler+0x7ea>
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800c682:	2208      	movs	r2, #8
 800c684:	4619      	mov	r1, r3
 800c686:	6a38      	ldr	r0, [r7, #32]
 800c688:	f003 fd29 	bl	80100de <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	699a      	ldr	r2, [r3, #24]
 800c690:	697b      	ldr	r3, [r7, #20]
 800c692:	091b      	lsrs	r3, r3, #4
 800c694:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c698:	441a      	add	r2, r3
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	619a      	str	r2, [r3, #24]
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	699a      	ldr	r2, [r3, #24]
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	f042 0210 	orr.w	r2, r2, #16
 800c6ac:	619a      	str	r2, [r3, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	f003 fe34 	bl	8010320 <USB_ReadInterrupts>
 800c6b8:	4603      	mov	r3, r0
 800c6ba:	f003 0308 	and.w	r3, r3, #8
 800c6be:	2b08      	cmp	r3, #8
 800c6c0:	d10a      	bne.n	800c6d8 <HAL_PCD_IRQHandler+0x824>
    {
      HAL_PCD_SOFCallback(hpcd);
 800c6c2:	6878      	ldr	r0, [r7, #4]
 800c6c4:	f7f6 fa81 	bl	8002bca <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	695a      	ldr	r2, [r3, #20]
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	f002 0208 	and.w	r2, r2, #8
 800c6d6:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	4618      	mov	r0, r3
 800c6de:	f003 fe1f 	bl	8010320 <USB_ReadInterrupts>
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c6e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c6ec:	d10d      	bne.n	800c70a <HAL_PCD_IRQHandler+0x856>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 800c6ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6f0:	b2db      	uxtb	r3, r3
 800c6f2:	4619      	mov	r1, r3
 800c6f4:	6878      	ldr	r0, [r7, #4]
 800c6f6:	f7f6 fae5 	bl	8002cc4 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	695a      	ldr	r2, [r3, #20]
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800c708:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	4618      	mov	r0, r3
 800c710:	f003 fe06 	bl	8010320 <USB_ReadInterrupts>
 800c714:	4603      	mov	r3, r0
 800c716:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c71a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c71e:	d10d      	bne.n	800c73c <HAL_PCD_IRQHandler+0x888>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 800c720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c722:	b2db      	uxtb	r3, r3
 800c724:	4619      	mov	r1, r3
 800c726:	6878      	ldr	r0, [r7, #4]
 800c728:	f7f6 faba 	bl	8002ca0 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	695a      	ldr	r2, [r3, #20]
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800c73a:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	4618      	mov	r0, r3
 800c742:	f003 fded 	bl	8010320 <USB_ReadInterrupts>
 800c746:	4603      	mov	r3, r0
 800c748:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c74c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c750:	d10a      	bne.n	800c768 <HAL_PCD_IRQHandler+0x8b4>
    {
      HAL_PCD_ConnectCallback(hpcd);
 800c752:	6878      	ldr	r0, [r7, #4]
 800c754:	f7f6 fac8 	bl	8002ce8 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	695a      	ldr	r2, [r3, #20]
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800c766:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	4618      	mov	r0, r3
 800c76e:	f003 fdd7 	bl	8010320 <USB_ReadInterrupts>
 800c772:	4603      	mov	r3, r0
 800c774:	f003 0304 	and.w	r3, r3, #4
 800c778:	2b04      	cmp	r3, #4
 800c77a:	d115      	bne.n	800c7a8 <HAL_PCD_IRQHandler+0x8f4>
    {
      temp = hpcd->Instance->GOTGINT;
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	685b      	ldr	r3, [r3, #4]
 800c782:	617b      	str	r3, [r7, #20]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800c784:	697b      	ldr	r3, [r7, #20]
 800c786:	f003 0304 	and.w	r3, r3, #4
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d002      	beq.n	800c794 <HAL_PCD_IRQHandler+0x8e0>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 800c78e:	6878      	ldr	r0, [r7, #4]
 800c790:	f7f6 fab8 	bl	8002d04 <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	6859      	ldr	r1, [r3, #4]
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	697a      	ldr	r2, [r7, #20]
 800c7a0:	430a      	orrs	r2, r1
 800c7a2:	605a      	str	r2, [r3, #4]
 800c7a4:	e000      	b.n	800c7a8 <HAL_PCD_IRQHandler+0x8f4>
      return;
 800c7a6:	bf00      	nop
    }
  }
}
 800c7a8:	3730      	adds	r7, #48	; 0x30
 800c7aa:	46bd      	mov	sp, r7
 800c7ac:	bd80      	pop	{r7, pc}
 800c7ae:	bf00      	nop

0800c7b0 <HAL_PCD_SetAddress>:
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b082      	sub	sp, #8
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
 800c7b8:	460b      	mov	r3, r1
 800c7ba:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd); 
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800c7c2:	2b01      	cmp	r3, #1
 800c7c4:	d101      	bne.n	800c7ca <HAL_PCD_SetAddress+0x1a>
 800c7c6:	2302      	movs	r3, #2
 800c7c8:	e00f      	b.n	800c7ea <HAL_PCD_SetAddress+0x3a>
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	2201      	movs	r2, #1
 800c7ce:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	78fa      	ldrb	r2, [r7, #3]
 800c7d8:	4611      	mov	r1, r2
 800c7da:	4618      	mov	r0, r3
 800c7dc:	f003 fd7c 	bl	80102d8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return HAL_OK;
 800c7e8:	2300      	movs	r3, #0
}
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	3708      	adds	r7, #8
 800c7ee:	46bd      	mov	sp, r7
 800c7f0:	bd80      	pop	{r7, pc}

0800c7f2 <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800c7f2:	b580      	push	{r7, lr}
 800c7f4:	b084      	sub	sp, #16
 800c7f6:	af00      	add	r7, sp, #0
 800c7f8:	6078      	str	r0, [r7, #4]
 800c7fa:	4608      	mov	r0, r1
 800c7fc:	4611      	mov	r1, r2
 800c7fe:	461a      	mov	r2, r3
 800c800:	4603      	mov	r3, r0
 800c802:	70fb      	strb	r3, [r7, #3]
 800c804:	460b      	mov	r3, r1
 800c806:	803b      	strh	r3, [r7, #0]
 800c808:	4613      	mov	r3, r2
 800c80a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800c80c:	2300      	movs	r3, #0
 800c80e:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 800c810:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c814:	2b00      	cmp	r3, #0
 800c816:	da0b      	bge.n	800c830 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800c818:	78fb      	ldrb	r3, [r7, #3]
 800c81a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c81e:	4613      	mov	r3, r2
 800c820:	00db      	lsls	r3, r3, #3
 800c822:	1a9b      	subs	r3, r3, r2
 800c824:	009b      	lsls	r3, r3, #2
 800c826:	3338      	adds	r3, #56	; 0x38
 800c828:	687a      	ldr	r2, [r7, #4]
 800c82a:	4413      	add	r3, r2
 800c82c:	60fb      	str	r3, [r7, #12]
 800c82e:	e00b      	b.n	800c848 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 800c830:	78fb      	ldrb	r3, [r7, #3]
 800c832:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c836:	4613      	mov	r3, r2
 800c838:	00db      	lsls	r3, r3, #3
 800c83a:	1a9b      	subs	r3, r3, r2
 800c83c:	009b      	lsls	r3, r3, #2
 800c83e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800c842:	687a      	ldr	r2, [r7, #4]
 800c844:	4413      	add	r3, r2
 800c846:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7FU;
 800c848:	78fb      	ldrb	r3, [r7, #3]
 800c84a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c84e:	b2da      	uxtb	r2, r3
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 800c854:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c858:	b2db      	uxtb	r3, r3
 800c85a:	09db      	lsrs	r3, r3, #7
 800c85c:	b2db      	uxtb	r3, r3
 800c85e:	461a      	mov	r2, r3
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 800c864:	883a      	ldrh	r2, [r7, #0]
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	78ba      	ldrb	r2, [r7, #2]
 800c86e:	70da      	strb	r2, [r3, #3]
  if (ep->is_in)
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	785b      	ldrb	r3, [r3, #1]
 800c874:	2b00      	cmp	r3, #0
 800c876:	d004      	beq.n	800c882 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	781b      	ldrb	r3, [r3, #0]
 800c87c:	b29a      	uxth	r2, r3
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK )
 800c882:	78bb      	ldrb	r3, [r7, #2]
 800c884:	2b02      	cmp	r3, #2
 800c886:	d102      	bne.n	800c88e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	2200      	movs	r2, #0
 800c88c:	711a      	strb	r2, [r3, #4]
  }
  
  __HAL_LOCK(hpcd); 
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800c894:	2b01      	cmp	r3, #1
 800c896:	d101      	bne.n	800c89c <HAL_PCD_EP_Open+0xaa>
 800c898:	2302      	movs	r3, #2
 800c89a:	e00e      	b.n	800c8ba <HAL_PCD_EP_Open+0xc8>
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	2201      	movs	r2, #1
 800c8a0:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	68f9      	ldr	r1, [r7, #12]
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	f002 ffdf 	bl	800f86e <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return ret;
 800c8b8:	7afb      	ldrb	r3, [r7, #11]
}
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	3710      	adds	r7, #16
 800c8be:	46bd      	mov	sp, r7
 800c8c0:	bd80      	pop	{r7, pc}

0800c8c2 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c8c2:	b580      	push	{r7, lr}
 800c8c4:	b086      	sub	sp, #24
 800c8c6:	af00      	add	r7, sp, #0
 800c8c8:	60f8      	str	r0, [r7, #12]
 800c8ca:	607a      	str	r2, [r7, #4]
 800c8cc:	603b      	str	r3, [r7, #0]
 800c8ce:	460b      	mov	r3, r1
 800c8d0:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 800c8d2:	7afb      	ldrb	r3, [r7, #11]
 800c8d4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c8d8:	4613      	mov	r3, r2
 800c8da:	00db      	lsls	r3, r3, #3
 800c8dc:	1a9b      	subs	r3, r3, r2
 800c8de:	009b      	lsls	r3, r3, #2
 800c8e0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800c8e4:	68fa      	ldr	r2, [r7, #12]
 800c8e6:	4413      	add	r3, r2
 800c8e8:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800c8ea:	697b      	ldr	r3, [r7, #20]
 800c8ec:	687a      	ldr	r2, [r7, #4]
 800c8ee:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c8f0:	697b      	ldr	r3, [r7, #20]
 800c8f2:	683a      	ldr	r2, [r7, #0]
 800c8f4:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800c8f6:	697b      	ldr	r3, [r7, #20]
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800c8fc:	697b      	ldr	r3, [r7, #20]
 800c8fe:	2200      	movs	r2, #0
 800c900:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 800c902:	7afb      	ldrb	r3, [r7, #11]
 800c904:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c908:	b2da      	uxtb	r2, r3
 800c90a:	697b      	ldr	r3, [r7, #20]
 800c90c:	701a      	strb	r2, [r3, #0]
  
  if (hpcd->Init.dma_enable == 1U)
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	691b      	ldr	r3, [r3, #16]
 800c912:	2b01      	cmp	r3, #1
 800c914:	d102      	bne.n	800c91c <HAL_PCD_EP_Receive+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;  
 800c916:	687a      	ldr	r2, [r7, #4]
 800c918:	697b      	ldr	r3, [r7, #20]
 800c91a:	611a      	str	r2, [r3, #16]
  }
  
  __HAL_LOCK(hpcd); 
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800c922:	2b01      	cmp	r3, #1
 800c924:	d101      	bne.n	800c92a <HAL_PCD_EP_Receive+0x68>
 800c926:	2302      	movs	r3, #2
 800c928:	e020      	b.n	800c96c <HAL_PCD_EP_Receive+0xaa>
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	2201      	movs	r2, #1
 800c92e:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  if ((ep_addr & 0x7FU) == 0U)
 800c932:	7afb      	ldrb	r3, [r7, #11]
 800c934:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d109      	bne.n	800c950 <HAL_PCD_EP_Receive+0x8e>
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	6818      	ldr	r0, [r3, #0]
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	691b      	ldr	r3, [r3, #16]
 800c944:	b2db      	uxtb	r3, r3
 800c946:	461a      	mov	r2, r3
 800c948:	6979      	ldr	r1, [r7, #20]
 800c94a:	f003 fa43 	bl	800fdd4 <USB_EP0StartXfer>
 800c94e:	e008      	b.n	800c962 <HAL_PCD_EP_Receive+0xa0>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	6818      	ldr	r0, [r3, #0]
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	691b      	ldr	r3, [r3, #16]
 800c958:	b2db      	uxtb	r3, r3
 800c95a:	461a      	mov	r2, r3
 800c95c:	6979      	ldr	r1, [r7, #20]
 800c95e:	f003 f80b 	bl	800f978 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd); 
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	2200      	movs	r2, #0
 800c966:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  return HAL_OK;
 800c96a:	2300      	movs	r3, #0
}
 800c96c:	4618      	mov	r0, r3
 800c96e:	3718      	adds	r7, #24
 800c970:	46bd      	mov	sp, r7
 800c972:	bd80      	pop	{r7, pc}

0800c974 <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c974:	b580      	push	{r7, lr}
 800c976:	b086      	sub	sp, #24
 800c978:	af00      	add	r7, sp, #0
 800c97a:	60f8      	str	r0, [r7, #12]
 800c97c:	607a      	str	r2, [r7, #4]
 800c97e:	603b      	str	r3, [r7, #0]
 800c980:	460b      	mov	r3, r1
 800c982:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800c984:	7afb      	ldrb	r3, [r7, #11]
 800c986:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c98a:	4613      	mov	r3, r2
 800c98c:	00db      	lsls	r3, r3, #3
 800c98e:	1a9b      	subs	r3, r3, r2
 800c990:	009b      	lsls	r3, r3, #2
 800c992:	3338      	adds	r3, #56	; 0x38
 800c994:	68fa      	ldr	r2, [r7, #12]
 800c996:	4413      	add	r3, r2
 800c998:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800c99a:	697b      	ldr	r3, [r7, #20]
 800c99c:	687a      	ldr	r2, [r7, #4]
 800c99e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c9a0:	697b      	ldr	r3, [r7, #20]
 800c9a2:	683a      	ldr	r2, [r7, #0]
 800c9a4:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800c9a6:	697b      	ldr	r3, [r7, #20]
 800c9a8:	2200      	movs	r2, #0
 800c9aa:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800c9ac:	697b      	ldr	r3, [r7, #20]
 800c9ae:	2201      	movs	r2, #1
 800c9b0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 800c9b2:	7afb      	ldrb	r3, [r7, #11]
 800c9b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9b8:	b2da      	uxtb	r2, r3
 800c9ba:	697b      	ldr	r3, [r7, #20]
 800c9bc:	701a      	strb	r2, [r3, #0]
  
  if (hpcd->Init.dma_enable == 1U)
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	691b      	ldr	r3, [r3, #16]
 800c9c2:	2b01      	cmp	r3, #1
 800c9c4:	d102      	bne.n	800c9cc <HAL_PCD_EP_Transmit+0x58>
  {
    ep->dma_addr = (uint32_t)pBuf;  
 800c9c6:	687a      	ldr	r2, [r7, #4]
 800c9c8:	697b      	ldr	r3, [r7, #20]
 800c9ca:	611a      	str	r2, [r3, #16]
  }
  
  __HAL_LOCK(hpcd); 
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800c9d2:	2b01      	cmp	r3, #1
 800c9d4:	d101      	bne.n	800c9da <HAL_PCD_EP_Transmit+0x66>
 800c9d6:	2302      	movs	r3, #2
 800c9d8:	e020      	b.n	800ca1c <HAL_PCD_EP_Transmit+0xa8>
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	2201      	movs	r2, #1
 800c9de:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  if ((ep_addr & 0x7FU) == 0U)
 800c9e2:	7afb      	ldrb	r3, [r7, #11]
 800c9e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d109      	bne.n	800ca00 <HAL_PCD_EP_Transmit+0x8c>
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	6818      	ldr	r0, [r3, #0]
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	691b      	ldr	r3, [r3, #16]
 800c9f4:	b2db      	uxtb	r3, r3
 800c9f6:	461a      	mov	r2, r3
 800c9f8:	6979      	ldr	r1, [r7, #20]
 800c9fa:	f003 f9eb 	bl	800fdd4 <USB_EP0StartXfer>
 800c9fe:	e008      	b.n	800ca12 <HAL_PCD_EP_Transmit+0x9e>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	6818      	ldr	r0, [r3, #0]
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	691b      	ldr	r3, [r3, #16]
 800ca08:	b2db      	uxtb	r3, r3
 800ca0a:	461a      	mov	r2, r3
 800ca0c:	6979      	ldr	r1, [r7, #20]
 800ca0e:	f002 ffb3 	bl	800f978 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	2200      	movs	r2, #0
 800ca16:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
     
  return HAL_OK;
 800ca1a:	2300      	movs	r3, #0
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	3718      	adds	r7, #24
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}

0800ca24 <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b084      	sub	sp, #16
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
 800ca2c:	460b      	mov	r3, r1
 800ca2e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 800ca30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	da0b      	bge.n	800ca50 <HAL_PCD_EP_SetStall+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800ca38:	78fb      	ldrb	r3, [r7, #3]
 800ca3a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ca3e:	4613      	mov	r3, r2
 800ca40:	00db      	lsls	r3, r3, #3
 800ca42:	1a9b      	subs	r3, r3, r2
 800ca44:	009b      	lsls	r3, r3, #2
 800ca46:	3338      	adds	r3, #56	; 0x38
 800ca48:	687a      	ldr	r2, [r7, #4]
 800ca4a:	4413      	add	r3, r2
 800ca4c:	60fb      	str	r3, [r7, #12]
 800ca4e:	e009      	b.n	800ca64 <HAL_PCD_EP_SetStall+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800ca50:	78fa      	ldrb	r2, [r7, #3]
 800ca52:	4613      	mov	r3, r2
 800ca54:	00db      	lsls	r3, r3, #3
 800ca56:	1a9b      	subs	r3, r3, r2
 800ca58:	009b      	lsls	r3, r3, #2
 800ca5a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800ca5e:	687a      	ldr	r2, [r7, #4]
 800ca60:	4413      	add	r3, r2
 800ca62:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1U;
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	2201      	movs	r2, #1
 800ca68:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 800ca6a:	78fb      	ldrb	r3, [r7, #3]
 800ca6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca70:	b2da      	uxtb	r2, r3
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 800ca76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ca7a:	b2db      	uxtb	r3, r3
 800ca7c:	09db      	lsrs	r3, r3, #7
 800ca7e:	b2db      	uxtb	r3, r3
 800ca80:	461a      	mov	r2, r3
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	705a      	strb	r2, [r3, #1]
  
  
  __HAL_LOCK(hpcd); 
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800ca8c:	2b01      	cmp	r3, #1
 800ca8e:	d101      	bne.n	800ca94 <HAL_PCD_EP_SetStall+0x70>
 800ca90:	2302      	movs	r3, #2
 800ca92:	e01e      	b.n	800cad2 <HAL_PCD_EP_SetStall+0xae>
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	2201      	movs	r2, #1
 800ca98:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	68f9      	ldr	r1, [r7, #12]
 800caa2:	4618      	mov	r0, r3
 800caa4:	f003 fb42 	bl	801012c <USB_EPSetStall>
  if((ep_addr & 0x7FU) == 0U)
 800caa8:	78fb      	ldrb	r3, [r7, #3]
 800caaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d10a      	bne.n	800cac8 <HAL_PCD_EP_SetStall+0xa4>
  {
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	6818      	ldr	r0, [r3, #0]
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	691b      	ldr	r3, [r3, #16]
 800caba:	b2d9      	uxtb	r1, r3
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800cac2:	461a      	mov	r2, r3
 800cac4:	f003 fcf8 	bl	80104b8 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2200      	movs	r2, #0
 800cacc:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  return HAL_OK;
 800cad0:	2300      	movs	r3, #0
}
 800cad2:	4618      	mov	r0, r3
 800cad4:	3710      	adds	r7, #16
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bd80      	pop	{r7, pc}

0800cada <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cada:	b580      	push	{r7, lr}
 800cadc:	b084      	sub	sp, #16
 800cade:	af00      	add	r7, sp, #0
 800cae0:	6078      	str	r0, [r7, #4]
 800cae2:	460b      	mov	r3, r1
 800cae4:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 800cae6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800caea:	2b00      	cmp	r3, #0
 800caec:	da0b      	bge.n	800cb06 <HAL_PCD_EP_ClrStall+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800caee:	78fb      	ldrb	r3, [r7, #3]
 800caf0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800caf4:	4613      	mov	r3, r2
 800caf6:	00db      	lsls	r3, r3, #3
 800caf8:	1a9b      	subs	r3, r3, r2
 800cafa:	009b      	lsls	r3, r3, #2
 800cafc:	3338      	adds	r3, #56	; 0x38
 800cafe:	687a      	ldr	r2, [r7, #4]
 800cb00:	4413      	add	r3, r2
 800cb02:	60fb      	str	r3, [r7, #12]
 800cb04:	e009      	b.n	800cb1a <HAL_PCD_EP_ClrStall+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800cb06:	78fa      	ldrb	r2, [r7, #3]
 800cb08:	4613      	mov	r3, r2
 800cb0a:	00db      	lsls	r3, r3, #3
 800cb0c:	1a9b      	subs	r3, r3, r2
 800cb0e:	009b      	lsls	r3, r3, #2
 800cb10:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800cb14:	687a      	ldr	r2, [r7, #4]
 800cb16:	4413      	add	r3, r2
 800cb18:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0U;
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 800cb20:	78fb      	ldrb	r3, [r7, #3]
 800cb22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb26:	b2da      	uxtb	r2, r3
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 800cb2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cb30:	b2db      	uxtb	r3, r3
 800cb32:	09db      	lsrs	r3, r3, #7
 800cb34:	b2db      	uxtb	r3, r3
 800cb36:	461a      	mov	r2, r3
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800cb42:	2b01      	cmp	r3, #1
 800cb44:	d101      	bne.n	800cb4a <HAL_PCD_EP_ClrStall+0x70>
 800cb46:	2302      	movs	r3, #2
 800cb48:	e00e      	b.n	800cb68 <HAL_PCD_EP_ClrStall+0x8e>
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	2201      	movs	r2, #1
 800cb4e:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	68f9      	ldr	r1, [r7, #12]
 800cb58:	4618      	mov	r0, r3
 800cb5a:	f003 fb54 	bl	8010206 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	2200      	movs	r2, #0
 800cb62:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    
  return HAL_OK;
 800cb66:	2300      	movs	r3, #0
}
 800cb68:	4618      	mov	r0, r3
 800cb6a:	3710      	adds	r7, #16
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	bd80      	pop	{r7, pc}

0800cb70 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd: PCD handle
  * @param  epnum : endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b08a      	sub	sp, #40	; 0x28
 800cb74:	af02      	add	r7, sp, #8
 800cb76:	6078      	str	r0, [r7, #4]
 800cb78:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep;
  int32_t len = 0U;
 800cb80:	2300      	movs	r3, #0
 800cb82:	61fb      	str	r3, [r7, #28]
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;
 800cb84:	2300      	movs	r3, #0
 800cb86:	613b      	str	r3, [r7, #16]

  ep = &hpcd->IN_ep[epnum];
 800cb88:	683a      	ldr	r2, [r7, #0]
 800cb8a:	4613      	mov	r3, r2
 800cb8c:	00db      	lsls	r3, r3, #3
 800cb8e:	1a9b      	subs	r3, r3, r2
 800cb90:	009b      	lsls	r3, r3, #2
 800cb92:	3338      	adds	r3, #56	; 0x38
 800cb94:	687a      	ldr	r2, [r7, #4]
 800cb96:	4413      	add	r3, r2
 800cb98:	60fb      	str	r3, [r7, #12]
  len = ep->xfer_len - ep->xfer_count;
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	695a      	ldr	r2, [r3, #20]
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	699b      	ldr	r3, [r3, #24]
 800cba2:	1ad3      	subs	r3, r2, r3
 800cba4:	61fb      	str	r3, [r7, #28]
  
  if (len > ep->maxpacket)
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	689a      	ldr	r2, [r3, #8]
 800cbaa:	69fb      	ldr	r3, [r7, #28]
 800cbac:	429a      	cmp	r2, r3
 800cbae:	d202      	bcs.n	800cbb6 <PCD_WriteEmptyTxFifo+0x46>
  {
    len = ep->maxpacket;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	689b      	ldr	r3, [r3, #8]
 800cbb4:	61fb      	str	r3, [r7, #28]
  }
  
  
  len32b = (len + 3U) / 4U;
 800cbb6:	69fb      	ldr	r3, [r7, #28]
 800cbb8:	3303      	adds	r3, #3
 800cbba:	089b      	lsrs	r3, r3, #2
 800cbbc:	61bb      	str	r3, [r7, #24]
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800cbbe:	e02b      	b.n	800cc18 <PCD_WriteEmptyTxFifo+0xa8>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0U)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	695a      	ldr	r2, [r3, #20]
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	699b      	ldr	r3, [r3, #24]
 800cbc8:	1ad3      	subs	r3, r2, r3
 800cbca:	61fb      	str	r3, [r7, #28]
    
    if (len > ep->maxpacket)
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	689a      	ldr	r2, [r3, #8]
 800cbd0:	69fb      	ldr	r3, [r7, #28]
 800cbd2:	429a      	cmp	r2, r3
 800cbd4:	d202      	bcs.n	800cbdc <PCD_WriteEmptyTxFifo+0x6c>
    {
      len = ep->maxpacket;
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	689b      	ldr	r3, [r3, #8]
 800cbda:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800cbdc:	69fb      	ldr	r3, [r7, #28]
 800cbde:	3303      	adds	r3, #3
 800cbe0:	089b      	lsrs	r3, r3, #2
 800cbe2:	61bb      	str	r3, [r7, #24]
    
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	68d9      	ldr	r1, [r3, #12]
 800cbe8:	683b      	ldr	r3, [r7, #0]
 800cbea:	b2da      	uxtb	r2, r3
 800cbec:	69fb      	ldr	r3, [r7, #28]
 800cbee:	b298      	uxth	r0, r3
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	691b      	ldr	r3, [r3, #16]
 800cbf4:	b2db      	uxtb	r3, r3
 800cbf6:	9300      	str	r3, [sp, #0]
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	6978      	ldr	r0, [r7, #20]
 800cbfc:	f003 fa3a 	bl	8010074 <USB_WritePacket>
    
    ep->xfer_buff  += len;
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	68da      	ldr	r2, [r3, #12]
 800cc04:	69fb      	ldr	r3, [r7, #28]
 800cc06:	441a      	add	r2, r3
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	699a      	ldr	r2, [r3, #24]
 800cc10:	69fb      	ldr	r3, [r7, #28]
 800cc12:	441a      	add	r2, r3
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	619a      	str	r2, [r3, #24]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	015a      	lsls	r2, r3, #5
 800cc1c:	697b      	ldr	r3, [r7, #20]
 800cc1e:	4413      	add	r3, r2
 800cc20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc24:	699b      	ldr	r3, [r3, #24]
 800cc26:	b29b      	uxth	r3, r3
 800cc28:	69ba      	ldr	r2, [r7, #24]
 800cc2a:	429a      	cmp	r2, r3
 800cc2c:	d209      	bcs.n	800cc42 <PCD_WriteEmptyTxFifo+0xd2>
          ep->xfer_count < ep->xfer_len &&
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	699a      	ldr	r2, [r3, #24]
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	695b      	ldr	r3, [r3, #20]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800cc36:	429a      	cmp	r2, r3
 800cc38:	d203      	bcs.n	800cc42 <PCD_WriteEmptyTxFifo+0xd2>
            ep->xfer_len != 0U)
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	695b      	ldr	r3, [r3, #20]
          ep->xfer_count < ep->xfer_len &&
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d1be      	bne.n	800cbc0 <PCD_WriteEmptyTxFifo+0x50>
  }
  
  if(len <= 0U)
 800cc42:	69fb      	ldr	r3, [r7, #28]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d10f      	bne.n	800cc68 <PCD_WriteEmptyTxFifo+0xf8>
  {
    fifoemptymsk = 0x1U << epnum;
 800cc48:	2201      	movs	r2, #1
 800cc4a:	683b      	ldr	r3, [r7, #0]
 800cc4c:	fa02 f303 	lsl.w	r3, r2, r3
 800cc50:	613b      	str	r3, [r7, #16]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800cc52:	697b      	ldr	r3, [r7, #20]
 800cc54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	43db      	mvns	r3, r3
 800cc5e:	6979      	ldr	r1, [r7, #20]
 800cc60:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cc64:	4013      	ands	r3, r2
 800cc66:	634b      	str	r3, [r1, #52]	; 0x34
    
  }
  
  return HAL_OK;  
 800cc68:	2300      	movs	r3, #0
}
 800cc6a:	4618      	mov	r0, r3
 800cc6c:	3720      	adds	r7, #32
 800cc6e:	46bd      	mov	sp, r7
 800cc70:	bd80      	pop	{r7, pc}
	...

0800cc74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cc74:	b580      	push	{r7, lr}
 800cc76:	b08e      	sub	sp, #56	; 0x38
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	637b      	str	r3, [r7, #52]	; 0x34
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	f003 0301 	and.w	r3, r3, #1
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d075      	beq.n	800cd78 <HAL_RCC_OscConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800cc8c:	4ba4      	ldr	r3, [pc, #656]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cc8e:	689b      	ldr	r3, [r3, #8]
 800cc90:	f003 030c 	and.w	r3, r3, #12
 800cc94:	2b04      	cmp	r3, #4
 800cc96:	d00c      	beq.n	800ccb2 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cc98:	4ba1      	ldr	r3, [pc, #644]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cc9a:	689b      	ldr	r3, [r3, #8]
 800cc9c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800cca0:	2b08      	cmp	r3, #8
 800cca2:	d112      	bne.n	800ccca <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cca4:	4b9e      	ldr	r3, [pc, #632]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cca6:	685b      	ldr	r3, [r3, #4]
 800cca8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ccac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ccb0:	d10b      	bne.n	800ccca <HAL_RCC_OscConfig+0x56>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ccb2:	4b9b      	ldr	r3, [pc, #620]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d05b      	beq.n	800cd76 <HAL_RCC_OscConfig+0x102>
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	685b      	ldr	r3, [r3, #4]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d157      	bne.n	800cd76 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800ccc6:	2301      	movs	r3, #1
 800ccc8:	e224      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	685b      	ldr	r3, [r3, #4]
 800ccce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ccd2:	d106      	bne.n	800cce2 <HAL_RCC_OscConfig+0x6e>
 800ccd4:	4b92      	ldr	r3, [pc, #584]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	4a91      	ldr	r2, [pc, #580]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800ccda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ccde:	6013      	str	r3, [r2, #0]
 800cce0:	e01d      	b.n	800cd1e <HAL_RCC_OscConfig+0xaa>
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	685b      	ldr	r3, [r3, #4]
 800cce6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ccea:	d10c      	bne.n	800cd06 <HAL_RCC_OscConfig+0x92>
 800ccec:	4b8c      	ldr	r3, [pc, #560]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	4a8b      	ldr	r2, [pc, #556]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800ccf2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ccf6:	6013      	str	r3, [r2, #0]
 800ccf8:	4b89      	ldr	r3, [pc, #548]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	4a88      	ldr	r2, [pc, #544]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800ccfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cd02:	6013      	str	r3, [r2, #0]
 800cd04:	e00b      	b.n	800cd1e <HAL_RCC_OscConfig+0xaa>
 800cd06:	4b86      	ldr	r3, [pc, #536]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	4a85      	ldr	r2, [pc, #532]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cd0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cd10:	6013      	str	r3, [r2, #0]
 800cd12:	4b83      	ldr	r3, [pc, #524]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	4a82      	ldr	r2, [pc, #520]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cd18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cd1c:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	685b      	ldr	r3, [r3, #4]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d013      	beq.n	800cd4e <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd26:	f7fe fb09 	bl	800b33c <HAL_GetTick>
 800cd2a:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cd2c:	e008      	b.n	800cd40 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800cd2e:	f7fe fb05 	bl	800b33c <HAL_GetTick>
 800cd32:	4602      	mov	r2, r0
 800cd34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd36:	1ad3      	subs	r3, r2, r3
 800cd38:	2b64      	cmp	r3, #100	; 0x64
 800cd3a:	d901      	bls.n	800cd40 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800cd3c:	2303      	movs	r3, #3
 800cd3e:	e1e9      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cd40:	4b77      	ldr	r3, [pc, #476]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d0f0      	beq.n	800cd2e <HAL_RCC_OscConfig+0xba>
 800cd4c:	e014      	b.n	800cd78 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd4e:	f7fe faf5 	bl	800b33c <HAL_GetTick>
 800cd52:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800cd54:	e008      	b.n	800cd68 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800cd56:	f7fe faf1 	bl	800b33c <HAL_GetTick>
 800cd5a:	4602      	mov	r2, r0
 800cd5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd5e:	1ad3      	subs	r3, r2, r3
 800cd60:	2b64      	cmp	r3, #100	; 0x64
 800cd62:	d901      	bls.n	800cd68 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800cd64:	2303      	movs	r3, #3
 800cd66:	e1d5      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800cd68:	4b6d      	ldr	r3, [pc, #436]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d1f0      	bne.n	800cd56 <HAL_RCC_OscConfig+0xe2>
 800cd74:	e000      	b.n	800cd78 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cd76:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	f003 0302 	and.w	r3, r3, #2
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d077      	beq.n	800ce74 <HAL_RCC_OscConfig+0x200>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800cd84:	4b66      	ldr	r3, [pc, #408]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cd86:	689b      	ldr	r3, [r3, #8]
 800cd88:	f003 030c 	and.w	r3, r3, #12
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d00b      	beq.n	800cda8 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800cd90:	4b63      	ldr	r3, [pc, #396]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cd92:	689b      	ldr	r3, [r3, #8]
 800cd94:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800cd98:	2b08      	cmp	r3, #8
 800cd9a:	d126      	bne.n	800cdea <HAL_RCC_OscConfig+0x176>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800cd9c:	4b60      	ldr	r3, [pc, #384]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cd9e:	685b      	ldr	r3, [r3, #4]
 800cda0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d120      	bne.n	800cdea <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cda8:	4b5d      	ldr	r3, [pc, #372]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	f003 0302 	and.w	r3, r3, #2
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d005      	beq.n	800cdc0 <HAL_RCC_OscConfig+0x14c>
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	68db      	ldr	r3, [r3, #12]
 800cdb8:	2b01      	cmp	r3, #1
 800cdba:	d001      	beq.n	800cdc0 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800cdbc:	2301      	movs	r3, #1
 800cdbe:	e1a9      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cdc0:	4b57      	ldr	r3, [pc, #348]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	6919      	ldr	r1, [r3, #16]
 800cdcc:	23f8      	movs	r3, #248	; 0xf8
 800cdce:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cdd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdd2:	fa93 f3a3 	rbit	r3, r3
 800cdd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 800cdd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdda:	fab3 f383 	clz	r3, r3
 800cdde:	fa01 f303 	lsl.w	r3, r1, r3
 800cde2:	494f      	ldr	r1, [pc, #316]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cde4:	4313      	orrs	r3, r2
 800cde6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cde8:	e044      	b.n	800ce74 <HAL_RCC_OscConfig+0x200>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	68db      	ldr	r3, [r3, #12]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d02a      	beq.n	800ce48 <HAL_RCC_OscConfig+0x1d4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cdf2:	4b4c      	ldr	r3, [pc, #304]	; (800cf24 <HAL_RCC_OscConfig+0x2b0>)
 800cdf4:	2201      	movs	r2, #1
 800cdf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cdf8:	f7fe faa0 	bl	800b33c <HAL_GetTick>
 800cdfc:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cdfe:	e008      	b.n	800ce12 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800ce00:	f7fe fa9c 	bl	800b33c <HAL_GetTick>
 800ce04:	4602      	mov	r2, r0
 800ce06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce08:	1ad3      	subs	r3, r2, r3
 800ce0a:	2b02      	cmp	r3, #2
 800ce0c:	d901      	bls.n	800ce12 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800ce0e:	2303      	movs	r3, #3
 800ce10:	e180      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ce12:	4b43      	ldr	r3, [pc, #268]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	f003 0302 	and.w	r3, r3, #2
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d0f0      	beq.n	800ce00 <HAL_RCC_OscConfig+0x18c>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ce1e:	4b40      	ldr	r3, [pc, #256]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	6919      	ldr	r1, [r3, #16]
 800ce2a:	23f8      	movs	r3, #248	; 0xf8
 800ce2c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ce2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce30:	fa93 f3a3 	rbit	r3, r3
 800ce34:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800ce36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce38:	fab3 f383 	clz	r3, r3
 800ce3c:	fa01 f303 	lsl.w	r3, r1, r3
 800ce40:	4937      	ldr	r1, [pc, #220]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800ce42:	4313      	orrs	r3, r2
 800ce44:	600b      	str	r3, [r1, #0]
 800ce46:	e015      	b.n	800ce74 <HAL_RCC_OscConfig+0x200>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ce48:	4b36      	ldr	r3, [pc, #216]	; (800cf24 <HAL_RCC_OscConfig+0x2b0>)
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce4e:	f7fe fa75 	bl	800b33c <HAL_GetTick>
 800ce52:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ce54:	e008      	b.n	800ce68 <HAL_RCC_OscConfig+0x1f4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800ce56:	f7fe fa71 	bl	800b33c <HAL_GetTick>
 800ce5a:	4602      	mov	r2, r0
 800ce5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce5e:	1ad3      	subs	r3, r2, r3
 800ce60:	2b02      	cmp	r3, #2
 800ce62:	d901      	bls.n	800ce68 <HAL_RCC_OscConfig+0x1f4>
          {
            return HAL_TIMEOUT;
 800ce64:	2303      	movs	r3, #3
 800ce66:	e155      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ce68:	4b2d      	ldr	r3, [pc, #180]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	f003 0302 	and.w	r3, r3, #2
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d1f0      	bne.n	800ce56 <HAL_RCC_OscConfig+0x1e2>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	f003 0308 	and.w	r3, r3, #8
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d030      	beq.n	800cee2 <HAL_RCC_OscConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	695b      	ldr	r3, [r3, #20]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d016      	beq.n	800ceb6 <HAL_RCC_OscConfig+0x242>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ce88:	4b27      	ldr	r3, [pc, #156]	; (800cf28 <HAL_RCC_OscConfig+0x2b4>)
 800ce8a:	2201      	movs	r2, #1
 800ce8c:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ce8e:	f7fe fa55 	bl	800b33c <HAL_GetTick>
 800ce92:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ce94:	e008      	b.n	800cea8 <HAL_RCC_OscConfig+0x234>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ce96:	f7fe fa51 	bl	800b33c <HAL_GetTick>
 800ce9a:	4602      	mov	r2, r0
 800ce9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce9e:	1ad3      	subs	r3, r2, r3
 800cea0:	2b02      	cmp	r3, #2
 800cea2:	d901      	bls.n	800cea8 <HAL_RCC_OscConfig+0x234>
        {
          return HAL_TIMEOUT;
 800cea4:	2303      	movs	r3, #3
 800cea6:	e135      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cea8:	4b1d      	ldr	r3, [pc, #116]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800ceaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ceac:	f003 0302 	and.w	r3, r3, #2
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d0f0      	beq.n	800ce96 <HAL_RCC_OscConfig+0x222>
 800ceb4:	e015      	b.n	800cee2 <HAL_RCC_OscConfig+0x26e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ceb6:	4b1c      	ldr	r3, [pc, #112]	; (800cf28 <HAL_RCC_OscConfig+0x2b4>)
 800ceb8:	2200      	movs	r2, #0
 800ceba:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cebc:	f7fe fa3e 	bl	800b33c <HAL_GetTick>
 800cec0:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cec2:	e008      	b.n	800ced6 <HAL_RCC_OscConfig+0x262>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800cec4:	f7fe fa3a 	bl	800b33c <HAL_GetTick>
 800cec8:	4602      	mov	r2, r0
 800ceca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cecc:	1ad3      	subs	r3, r2, r3
 800cece:	2b02      	cmp	r3, #2
 800ced0:	d901      	bls.n	800ced6 <HAL_RCC_OscConfig+0x262>
        {
          return HAL_TIMEOUT;
 800ced2:	2303      	movs	r3, #3
 800ced4:	e11e      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ced6:	4b12      	ldr	r3, [pc, #72]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800ced8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ceda:	f003 0302 	and.w	r3, r3, #2
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d1f0      	bne.n	800cec4 <HAL_RCC_OscConfig+0x250>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	f003 0304 	and.w	r3, r3, #4
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	f000 8086 	beq.w	800cffc <HAL_RCC_OscConfig+0x388>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800cef0:	2300      	movs	r3, #0
 800cef2:	60bb      	str	r3, [r7, #8]
 800cef4:	4b0a      	ldr	r3, [pc, #40]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cef8:	4a09      	ldr	r2, [pc, #36]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cefa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cefe:	6413      	str	r3, [r2, #64]	; 0x40
 800cf00:	4b07      	ldr	r3, [pc, #28]	; (800cf20 <HAL_RCC_OscConfig+0x2ac>)
 800cf02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cf08:	60bb      	str	r3, [r7, #8]
 800cf0a:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800cf0c:	4b07      	ldr	r3, [pc, #28]	; (800cf2c <HAL_RCC_OscConfig+0x2b8>)
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	4a06      	ldr	r2, [pc, #24]	; (800cf2c <HAL_RCC_OscConfig+0x2b8>)
 800cf12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cf16:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 800cf18:	f7fe fa10 	bl	800b33c <HAL_GetTick>
 800cf1c:	6378      	str	r0, [r7, #52]	; 0x34
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800cf1e:	e010      	b.n	800cf42 <HAL_RCC_OscConfig+0x2ce>
 800cf20:	40023800 	.word	0x40023800
 800cf24:	42470000 	.word	0x42470000
 800cf28:	42470e80 	.word	0x42470e80
 800cf2c:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800cf30:	f7fe fa04 	bl	800b33c <HAL_GetTick>
 800cf34:	4602      	mov	r2, r0
 800cf36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf38:	1ad3      	subs	r3, r2, r3
 800cf3a:	2b02      	cmp	r3, #2
 800cf3c:	d901      	bls.n	800cf42 <HAL_RCC_OscConfig+0x2ce>
      {
        return HAL_TIMEOUT;
 800cf3e:	2303      	movs	r3, #3
 800cf40:	e0e8      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800cf42:	4b76      	ldr	r3, [pc, #472]	; (800d11c <HAL_RCC_OscConfig+0x4a8>)
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d0f0      	beq.n	800cf30 <HAL_RCC_OscConfig+0x2bc>
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	689b      	ldr	r3, [r3, #8]
 800cf52:	2b01      	cmp	r3, #1
 800cf54:	d106      	bne.n	800cf64 <HAL_RCC_OscConfig+0x2f0>
 800cf56:	4b72      	ldr	r3, [pc, #456]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800cf58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cf5a:	4a71      	ldr	r2, [pc, #452]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800cf5c:	f043 0301 	orr.w	r3, r3, #1
 800cf60:	6713      	str	r3, [r2, #112]	; 0x70
 800cf62:	e01c      	b.n	800cf9e <HAL_RCC_OscConfig+0x32a>
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	689b      	ldr	r3, [r3, #8]
 800cf68:	2b05      	cmp	r3, #5
 800cf6a:	d10c      	bne.n	800cf86 <HAL_RCC_OscConfig+0x312>
 800cf6c:	4b6c      	ldr	r3, [pc, #432]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800cf6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cf70:	4a6b      	ldr	r2, [pc, #428]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800cf72:	f043 0304 	orr.w	r3, r3, #4
 800cf76:	6713      	str	r3, [r2, #112]	; 0x70
 800cf78:	4b69      	ldr	r3, [pc, #420]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800cf7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cf7c:	4a68      	ldr	r2, [pc, #416]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800cf7e:	f043 0301 	orr.w	r3, r3, #1
 800cf82:	6713      	str	r3, [r2, #112]	; 0x70
 800cf84:	e00b      	b.n	800cf9e <HAL_RCC_OscConfig+0x32a>
 800cf86:	4b66      	ldr	r3, [pc, #408]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800cf88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cf8a:	4a65      	ldr	r2, [pc, #404]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800cf8c:	f023 0301 	bic.w	r3, r3, #1
 800cf90:	6713      	str	r3, [r2, #112]	; 0x70
 800cf92:	4b63      	ldr	r3, [pc, #396]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800cf94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cf96:	4a62      	ldr	r2, [pc, #392]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800cf98:	f023 0304 	bic.w	r3, r3, #4
 800cf9c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	689b      	ldr	r3, [r3, #8]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d015      	beq.n	800cfd2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cfa6:	f7fe f9c9 	bl	800b33c <HAL_GetTick>
 800cfaa:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cfac:	e00a      	b.n	800cfc4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800cfae:	f7fe f9c5 	bl	800b33c <HAL_GetTick>
 800cfb2:	4602      	mov	r2, r0
 800cfb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfb6:	1ad3      	subs	r3, r2, r3
 800cfb8:	f241 3288 	movw	r2, #5000	; 0x1388
 800cfbc:	4293      	cmp	r3, r2
 800cfbe:	d901      	bls.n	800cfc4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800cfc0:	2303      	movs	r3, #3
 800cfc2:	e0a7      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cfc4:	4b56      	ldr	r3, [pc, #344]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800cfc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cfc8:	f003 0302 	and.w	r3, r3, #2
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d0ee      	beq.n	800cfae <HAL_RCC_OscConfig+0x33a>
 800cfd0:	e014      	b.n	800cffc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cfd2:	f7fe f9b3 	bl	800b33c <HAL_GetTick>
 800cfd6:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cfd8:	e00a      	b.n	800cff0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800cfda:	f7fe f9af 	bl	800b33c <HAL_GetTick>
 800cfde:	4602      	mov	r2, r0
 800cfe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfe2:	1ad3      	subs	r3, r2, r3
 800cfe4:	f241 3288 	movw	r2, #5000	; 0x1388
 800cfe8:	4293      	cmp	r3, r2
 800cfea:	d901      	bls.n	800cff0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800cfec:	2303      	movs	r3, #3
 800cfee:	e091      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cff0:	4b4b      	ldr	r3, [pc, #300]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800cff2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cff4:	f003 0302 	and.w	r3, r3, #2
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d1ee      	bne.n	800cfda <HAL_RCC_OscConfig+0x366>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	699b      	ldr	r3, [r3, #24]
 800d000:	2b00      	cmp	r3, #0
 800d002:	f000 8086 	beq.w	800d112 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d006:	4b46      	ldr	r3, [pc, #280]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800d008:	689b      	ldr	r3, [r3, #8]
 800d00a:	f003 030c 	and.w	r3, r3, #12
 800d00e:	2b08      	cmp	r3, #8
 800d010:	d07d      	beq.n	800d10e <HAL_RCC_OscConfig+0x49a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	699b      	ldr	r3, [r3, #24]
 800d016:	2b02      	cmp	r3, #2
 800d018:	d162      	bne.n	800d0e0 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d01a:	4b42      	ldr	r3, [pc, #264]	; (800d124 <HAL_RCC_OscConfig+0x4b0>)
 800d01c:	2200      	movs	r2, #0
 800d01e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d020:	f7fe f98c 	bl	800b33c <HAL_GetTick>
 800d024:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d026:	e008      	b.n	800d03a <HAL_RCC_OscConfig+0x3c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d028:	f7fe f988 	bl	800b33c <HAL_GetTick>
 800d02c:	4602      	mov	r2, r0
 800d02e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d030:	1ad3      	subs	r3, r2, r3
 800d032:	2b02      	cmp	r3, #2
 800d034:	d901      	bls.n	800d03a <HAL_RCC_OscConfig+0x3c6>
          {
            return HAL_TIMEOUT;
 800d036:	2303      	movs	r3, #3
 800d038:	e06c      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d03a:	4b39      	ldr	r3, [pc, #228]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d042:	2b00      	cmp	r3, #0
 800d044:	d1f0      	bne.n	800d028 <HAL_RCC_OscConfig+0x3b4>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	69da      	ldr	r2, [r3, #28]
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	6a1b      	ldr	r3, [r3, #32]
 800d04e:	431a      	orrs	r2, r3
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800d054:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d058:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d05a:	693b      	ldr	r3, [r7, #16]
 800d05c:	fa93 f3a3 	rbit	r3, r3
 800d060:	60fb      	str	r3, [r7, #12]
  return(result);
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	fab3 f383 	clz	r3, r3
 800d068:	fa01 f303 	lsl.w	r3, r1, r3
 800d06c:	431a      	orrs	r2, r3
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d072:	085b      	lsrs	r3, r3, #1
 800d074:	1e59      	subs	r1, r3, #1
 800d076:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800d07a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d07c:	69bb      	ldr	r3, [r7, #24]
 800d07e:	fa93 f3a3 	rbit	r3, r3
 800d082:	617b      	str	r3, [r7, #20]
  return(result);
 800d084:	697b      	ldr	r3, [r7, #20]
 800d086:	fab3 f383 	clz	r3, r3
 800d08a:	fa01 f303 	lsl.w	r3, r1, r3
 800d08e:	431a      	orrs	r2, r3
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800d094:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 800d098:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d09a:	6a3b      	ldr	r3, [r7, #32]
 800d09c:	fa93 f3a3 	rbit	r3, r3
 800d0a0:	61fb      	str	r3, [r7, #28]
  return(result);
 800d0a2:	69fb      	ldr	r3, [r7, #28]
 800d0a4:	fab3 f383 	clz	r3, r3
 800d0a8:	fa01 f303 	lsl.w	r3, r1, r3
 800d0ac:	491c      	ldr	r1, [pc, #112]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800d0ae:	4313      	orrs	r3, r2
 800d0b0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d0b2:	4b1c      	ldr	r3, [pc, #112]	; (800d124 <HAL_RCC_OscConfig+0x4b0>)
 800d0b4:	2201      	movs	r2, #1
 800d0b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d0b8:	f7fe f940 	bl	800b33c <HAL_GetTick>
 800d0bc:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d0be:	e008      	b.n	800d0d2 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d0c0:	f7fe f93c 	bl	800b33c <HAL_GetTick>
 800d0c4:	4602      	mov	r2, r0
 800d0c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d0c8:	1ad3      	subs	r3, r2, r3
 800d0ca:	2b02      	cmp	r3, #2
 800d0cc:	d901      	bls.n	800d0d2 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800d0ce:	2303      	movs	r3, #3
 800d0d0:	e020      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d0d2:	4b13      	ldr	r3, [pc, #76]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d0f0      	beq.n	800d0c0 <HAL_RCC_OscConfig+0x44c>
 800d0de:	e018      	b.n	800d112 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d0e0:	4b10      	ldr	r3, [pc, #64]	; (800d124 <HAL_RCC_OscConfig+0x4b0>)
 800d0e2:	2200      	movs	r2, #0
 800d0e4:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d0e6:	f7fe f929 	bl	800b33c <HAL_GetTick>
 800d0ea:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d0ec:	e008      	b.n	800d100 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d0ee:	f7fe f925 	bl	800b33c <HAL_GetTick>
 800d0f2:	4602      	mov	r2, r0
 800d0f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d0f6:	1ad3      	subs	r3, r2, r3
 800d0f8:	2b02      	cmp	r3, #2
 800d0fa:	d901      	bls.n	800d100 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800d0fc:	2303      	movs	r3, #3
 800d0fe:	e009      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d100:	4b07      	ldr	r3, [pc, #28]	; (800d120 <HAL_RCC_OscConfig+0x4ac>)
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d1f0      	bne.n	800d0ee <HAL_RCC_OscConfig+0x47a>
 800d10c:	e001      	b.n	800d112 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800d10e:	2301      	movs	r3, #1
 800d110:	e000      	b.n	800d114 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800d112:	2300      	movs	r3, #0
}
 800d114:	4618      	mov	r0, r3
 800d116:	3738      	adds	r7, #56	; 0x38
 800d118:	46bd      	mov	sp, r7
 800d11a:	bd80      	pop	{r7, pc}
 800d11c:	40007000 	.word	0x40007000
 800d120:	40023800 	.word	0x40023800
 800d124:	42470060 	.word	0x42470060

0800d128 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b086      	sub	sp, #24
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	6078      	str	r0, [r7, #4]
 800d130:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 800d132:	2300      	movs	r3, #0
 800d134:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800d136:	4b81      	ldr	r3, [pc, #516]	; (800d33c <HAL_RCC_ClockConfig+0x214>)
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	f003 030f 	and.w	r3, r3, #15
 800d13e:	683a      	ldr	r2, [r7, #0]
 800d140:	429a      	cmp	r2, r3
 800d142:	d90c      	bls.n	800d15e <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d144:	4b7d      	ldr	r3, [pc, #500]	; (800d33c <HAL_RCC_ClockConfig+0x214>)
 800d146:	683a      	ldr	r2, [r7, #0]
 800d148:	b2d2      	uxtb	r2, r2
 800d14a:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800d14c:	4b7b      	ldr	r3, [pc, #492]	; (800d33c <HAL_RCC_ClockConfig+0x214>)
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	f003 030f 	and.w	r3, r3, #15
 800d154:	683a      	ldr	r2, [r7, #0]
 800d156:	429a      	cmp	r2, r3
 800d158:	d001      	beq.n	800d15e <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 800d15a:	2301      	movs	r3, #1
 800d15c:	e0ea      	b.n	800d334 <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	f003 0302 	and.w	r3, r3, #2
 800d166:	2b00      	cmp	r3, #0
 800d168:	d008      	beq.n	800d17c <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d16a:	4b75      	ldr	r3, [pc, #468]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d16c:	689b      	ldr	r3, [r3, #8]
 800d16e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	689b      	ldr	r3, [r3, #8]
 800d176:	4972      	ldr	r1, [pc, #456]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d178:	4313      	orrs	r3, r2
 800d17a:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	f003 0301 	and.w	r3, r3, #1
 800d184:	2b00      	cmp	r3, #0
 800d186:	f000 8086 	beq.w	800d296 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	685b      	ldr	r3, [r3, #4]
 800d18e:	2b01      	cmp	r3, #1
 800d190:	d107      	bne.n	800d1a2 <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d192:	4b6b      	ldr	r3, [pc, #428]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d119      	bne.n	800d1d2 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800d19e:	2301      	movs	r3, #1
 800d1a0:	e0c8      	b.n	800d334 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	685b      	ldr	r3, [r3, #4]
 800d1a6:	2b02      	cmp	r3, #2
 800d1a8:	d003      	beq.n	800d1b2 <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800d1ae:	2b03      	cmp	r3, #3
 800d1b0:	d107      	bne.n	800d1c2 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d1b2:	4b63      	ldr	r3, [pc, #396]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d109      	bne.n	800d1d2 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800d1be:	2301      	movs	r3, #1
 800d1c0:	e0b8      	b.n	800d334 <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d1c2:	4b5f      	ldr	r3, [pc, #380]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	f003 0302 	and.w	r3, r3, #2
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d101      	bne.n	800d1d2 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800d1ce:	2301      	movs	r3, #1
 800d1d0:	e0b0      	b.n	800d334 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d1d2:	4b5b      	ldr	r3, [pc, #364]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d1d4:	689b      	ldr	r3, [r3, #8]
 800d1d6:	f023 0203 	bic.w	r2, r3, #3
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	685b      	ldr	r3, [r3, #4]
 800d1de:	4958      	ldr	r1, [pc, #352]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d1e0:	4313      	orrs	r3, r2
 800d1e2:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d1e4:	f7fe f8aa 	bl	800b33c <HAL_GetTick>
 800d1e8:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	685b      	ldr	r3, [r3, #4]
 800d1ee:	2b01      	cmp	r3, #1
 800d1f0:	d112      	bne.n	800d218 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800d1f2:	e00a      	b.n	800d20a <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d1f4:	f7fe f8a2 	bl	800b33c <HAL_GetTick>
 800d1f8:	4602      	mov	r2, r0
 800d1fa:	697b      	ldr	r3, [r7, #20]
 800d1fc:	1ad3      	subs	r3, r2, r3
 800d1fe:	f241 3288 	movw	r2, #5000	; 0x1388
 800d202:	4293      	cmp	r3, r2
 800d204:	d901      	bls.n	800d20a <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 800d206:	2303      	movs	r3, #3
 800d208:	e094      	b.n	800d334 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800d20a:	4b4d      	ldr	r3, [pc, #308]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d20c:	689b      	ldr	r3, [r3, #8]
 800d20e:	f003 030c 	and.w	r3, r3, #12
 800d212:	2b04      	cmp	r3, #4
 800d214:	d1ee      	bne.n	800d1f4 <HAL_RCC_ClockConfig+0xcc>
 800d216:	e03e      	b.n	800d296 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	685b      	ldr	r3, [r3, #4]
 800d21c:	2b02      	cmp	r3, #2
 800d21e:	d112      	bne.n	800d246 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800d220:	e00a      	b.n	800d238 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d222:	f7fe f88b 	bl	800b33c <HAL_GetTick>
 800d226:	4602      	mov	r2, r0
 800d228:	697b      	ldr	r3, [r7, #20]
 800d22a:	1ad3      	subs	r3, r2, r3
 800d22c:	f241 3288 	movw	r2, #5000	; 0x1388
 800d230:	4293      	cmp	r3, r2
 800d232:	d901      	bls.n	800d238 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 800d234:	2303      	movs	r3, #3
 800d236:	e07d      	b.n	800d334 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800d238:	4b41      	ldr	r3, [pc, #260]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d23a:	689b      	ldr	r3, [r3, #8]
 800d23c:	f003 030c 	and.w	r3, r3, #12
 800d240:	2b08      	cmp	r3, #8
 800d242:	d1ee      	bne.n	800d222 <HAL_RCC_ClockConfig+0xfa>
 800d244:	e027      	b.n	800d296 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	685b      	ldr	r3, [r3, #4]
 800d24a:	2b03      	cmp	r3, #3
 800d24c:	d11d      	bne.n	800d28a <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 800d24e:	e00a      	b.n	800d266 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d250:	f7fe f874 	bl	800b33c <HAL_GetTick>
 800d254:	4602      	mov	r2, r0
 800d256:	697b      	ldr	r3, [r7, #20]
 800d258:	1ad3      	subs	r3, r2, r3
 800d25a:	f241 3288 	movw	r2, #5000	; 0x1388
 800d25e:	4293      	cmp	r3, r2
 800d260:	d901      	bls.n	800d266 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 800d262:	2303      	movs	r3, #3
 800d264:	e066      	b.n	800d334 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 800d266:	4b36      	ldr	r3, [pc, #216]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d268:	689b      	ldr	r3, [r3, #8]
 800d26a:	f003 030c 	and.w	r3, r3, #12
 800d26e:	2b0c      	cmp	r3, #12
 800d270:	d1ee      	bne.n	800d250 <HAL_RCC_ClockConfig+0x128>
 800d272:	e010      	b.n	800d296 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d274:	f7fe f862 	bl	800b33c <HAL_GetTick>
 800d278:	4602      	mov	r2, r0
 800d27a:	697b      	ldr	r3, [r7, #20]
 800d27c:	1ad3      	subs	r3, r2, r3
 800d27e:	f241 3288 	movw	r2, #5000	; 0x1388
 800d282:	4293      	cmp	r3, r2
 800d284:	d901      	bls.n	800d28a <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 800d286:	2303      	movs	r3, #3
 800d288:	e054      	b.n	800d334 <HAL_RCC_ClockConfig+0x20c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800d28a:	4b2d      	ldr	r3, [pc, #180]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d28c:	689b      	ldr	r3, [r3, #8]
 800d28e:	f003 030c 	and.w	r3, r3, #12
 800d292:	2b00      	cmp	r3, #0
 800d294:	d1ee      	bne.n	800d274 <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800d296:	4b29      	ldr	r3, [pc, #164]	; (800d33c <HAL_RCC_ClockConfig+0x214>)
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	f003 030f 	and.w	r3, r3, #15
 800d29e:	683a      	ldr	r2, [r7, #0]
 800d2a0:	429a      	cmp	r2, r3
 800d2a2:	d20c      	bcs.n	800d2be <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d2a4:	4b25      	ldr	r3, [pc, #148]	; (800d33c <HAL_RCC_ClockConfig+0x214>)
 800d2a6:	683a      	ldr	r2, [r7, #0]
 800d2a8:	b2d2      	uxtb	r2, r2
 800d2aa:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800d2ac:	4b23      	ldr	r3, [pc, #140]	; (800d33c <HAL_RCC_ClockConfig+0x214>)
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	f003 030f 	and.w	r3, r3, #15
 800d2b4:	683a      	ldr	r2, [r7, #0]
 800d2b6:	429a      	cmp	r2, r3
 800d2b8:	d001      	beq.n	800d2be <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 800d2ba:	2301      	movs	r3, #1
 800d2bc:	e03a      	b.n	800d334 <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	f003 0304 	and.w	r3, r3, #4
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d008      	beq.n	800d2dc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d2ca:	4b1d      	ldr	r3, [pc, #116]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d2cc:	689b      	ldr	r3, [r3, #8]
 800d2ce:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	68db      	ldr	r3, [r3, #12]
 800d2d6:	491a      	ldr	r1, [pc, #104]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d2d8:	4313      	orrs	r3, r2
 800d2da:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	f003 0308 	and.w	r3, r3, #8
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d009      	beq.n	800d2fc <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d2e8:	4b15      	ldr	r3, [pc, #84]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d2ea:	689b      	ldr	r3, [r3, #8]
 800d2ec:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	691b      	ldr	r3, [r3, #16]
 800d2f4:	00db      	lsls	r3, r3, #3
 800d2f6:	4912      	ldr	r1, [pc, #72]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d2f8:	4313      	orrs	r3, r2
 800d2fa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800d2fc:	f000 f826 	bl	800d34c <HAL_RCC_GetSysClockFreq>
 800d300:	4601      	mov	r1, r0
 800d302:	4b0f      	ldr	r3, [pc, #60]	; (800d340 <HAL_RCC_ClockConfig+0x218>)
 800d304:	689b      	ldr	r3, [r3, #8]
 800d306:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800d30a:	23f0      	movs	r3, #240	; 0xf0
 800d30c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d30e:	693b      	ldr	r3, [r7, #16]
 800d310:	fa93 f3a3 	rbit	r3, r3
 800d314:	60fb      	str	r3, [r7, #12]
  return(result);
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	fab3 f383 	clz	r3, r3
 800d31c:	fa22 f303 	lsr.w	r3, r2, r3
 800d320:	4a08      	ldr	r2, [pc, #32]	; (800d344 <HAL_RCC_ClockConfig+0x21c>)
 800d322:	5cd3      	ldrb	r3, [r2, r3]
 800d324:	fa21 f303 	lsr.w	r3, r1, r3
 800d328:	4a07      	ldr	r2, [pc, #28]	; (800d348 <HAL_RCC_ClockConfig+0x220>)
 800d32a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800d32c:	200f      	movs	r0, #15
 800d32e:	f7fd ffdb 	bl	800b2e8 <HAL_InitTick>
  
  return HAL_OK;
 800d332:	2300      	movs	r3, #0
}
 800d334:	4618      	mov	r0, r3
 800d336:	3718      	adds	r7, #24
 800d338:	46bd      	mov	sp, r7
 800d33a:	bd80      	pop	{r7, pc}
 800d33c:	40023c00 	.word	0x40023c00
 800d340:	40023800 	.word	0x40023800
 800d344:	080147d0 	.word	0x080147d0
 800d348:	2000001c 	.word	0x2000001c

0800d34c <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d34c:	b480      	push	{r7}
 800d34e:	b08b      	sub	sp, #44	; 0x2c
 800d350:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800d352:	2300      	movs	r3, #0
 800d354:	61fb      	str	r3, [r7, #28]
 800d356:	2300      	movs	r3, #0
 800d358:	627b      	str	r3, [r7, #36]	; 0x24
 800d35a:	2300      	movs	r3, #0
 800d35c:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0U;
 800d35e:	2300      	movs	r3, #0
 800d360:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d362:	4b38      	ldr	r3, [pc, #224]	; (800d444 <HAL_RCC_GetSysClockFreq+0xf8>)
 800d364:	689b      	ldr	r3, [r3, #8]
 800d366:	f003 030c 	and.w	r3, r3, #12
 800d36a:	2b08      	cmp	r3, #8
 800d36c:	d00c      	beq.n	800d388 <HAL_RCC_GetSysClockFreq+0x3c>
 800d36e:	2b08      	cmp	r3, #8
 800d370:	d85d      	bhi.n	800d42e <HAL_RCC_GetSysClockFreq+0xe2>
 800d372:	2b00      	cmp	r3, #0
 800d374:	d002      	beq.n	800d37c <HAL_RCC_GetSysClockFreq+0x30>
 800d376:	2b04      	cmp	r3, #4
 800d378:	d003      	beq.n	800d382 <HAL_RCC_GetSysClockFreq+0x36>
 800d37a:	e058      	b.n	800d42e <HAL_RCC_GetSysClockFreq+0xe2>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800d37c:	4b32      	ldr	r3, [pc, #200]	; (800d448 <HAL_RCC_GetSysClockFreq+0xfc>)
 800d37e:	623b      	str	r3, [r7, #32]
       break;
 800d380:	e058      	b.n	800d434 <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800d382:	4b31      	ldr	r3, [pc, #196]	; (800d448 <HAL_RCC_GetSysClockFreq+0xfc>)
 800d384:	623b      	str	r3, [r7, #32]
      break;
 800d386:	e055      	b.n	800d434 <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d388:	4b2e      	ldr	r3, [pc, #184]	; (800d444 <HAL_RCC_GetSysClockFreq+0xf8>)
 800d38a:	685b      	ldr	r3, [r3, #4]
 800d38c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d390:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800d392:	4b2c      	ldr	r3, [pc, #176]	; (800d444 <HAL_RCC_GetSysClockFreq+0xf8>)
 800d394:	685b      	ldr	r3, [r3, #4]
 800d396:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d017      	beq.n	800d3ce <HAL_RCC_GetSysClockFreq+0x82>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800d39e:	4a2a      	ldr	r2, [pc, #168]	; (800d448 <HAL_RCC_GetSysClockFreq+0xfc>)
 800d3a0:	69fb      	ldr	r3, [r7, #28]
 800d3a2:	fbb2 f2f3 	udiv	r2, r2, r3
 800d3a6:	4b27      	ldr	r3, [pc, #156]	; (800d444 <HAL_RCC_GetSysClockFreq+0xf8>)
 800d3a8:	6859      	ldr	r1, [r3, #4]
 800d3aa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d3ae:	400b      	ands	r3, r1
 800d3b0:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800d3b4:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d3b6:	6979      	ldr	r1, [r7, #20]
 800d3b8:	fa91 f1a1 	rbit	r1, r1
 800d3bc:	6139      	str	r1, [r7, #16]
  return(result);
 800d3be:	6939      	ldr	r1, [r7, #16]
 800d3c0:	fab1 f181 	clz	r1, r1
 800d3c4:	40cb      	lsrs	r3, r1
 800d3c6:	fb03 f302 	mul.w	r3, r3, r2
 800d3ca:	627b      	str	r3, [r7, #36]	; 0x24
 800d3cc:	e016      	b.n	800d3fc <HAL_RCC_GetSysClockFreq+0xb0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 800d3ce:	4a1e      	ldr	r2, [pc, #120]	; (800d448 <HAL_RCC_GetSysClockFreq+0xfc>)
 800d3d0:	69fb      	ldr	r3, [r7, #28]
 800d3d2:	fbb2 f2f3 	udiv	r2, r2, r3
 800d3d6:	4b1b      	ldr	r3, [pc, #108]	; (800d444 <HAL_RCC_GetSysClockFreq+0xf8>)
 800d3d8:	6859      	ldr	r1, [r3, #4]
 800d3da:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d3de:	400b      	ands	r3, r1
 800d3e0:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800d3e4:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d3e6:	68f9      	ldr	r1, [r7, #12]
 800d3e8:	fa91 f1a1 	rbit	r1, r1
 800d3ec:	60b9      	str	r1, [r7, #8]
  return(result);
 800d3ee:	68b9      	ldr	r1, [r7, #8]
 800d3f0:	fab1 f181 	clz	r1, r1
 800d3f4:	40cb      	lsrs	r3, r1
 800d3f6:	fb03 f302 	mul.w	r3, r3, r2
 800d3fa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 800d3fc:	4b11      	ldr	r3, [pc, #68]	; (800d444 <HAL_RCC_GetSysClockFreq+0xf8>)
 800d3fe:	685b      	ldr	r3, [r3, #4]
 800d400:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800d404:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800d408:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	fa93 f3a3 	rbit	r3, r3
 800d410:	603b      	str	r3, [r7, #0]
  return(result);
 800d412:	683b      	ldr	r3, [r7, #0]
 800d414:	fab3 f383 	clz	r3, r3
 800d418:	fa22 f303 	lsr.w	r3, r2, r3
 800d41c:	3301      	adds	r3, #1
 800d41e:	005b      	lsls	r3, r3, #1
 800d420:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 800d422:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d424:	69bb      	ldr	r3, [r7, #24]
 800d426:	fbb2 f3f3 	udiv	r3, r2, r3
 800d42a:	623b      	str	r3, [r7, #32]
      break;
 800d42c:	e002      	b.n	800d434 <HAL_RCC_GetSysClockFreq+0xe8>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800d42e:	4b06      	ldr	r3, [pc, #24]	; (800d448 <HAL_RCC_GetSysClockFreq+0xfc>)
 800d430:	623b      	str	r3, [r7, #32]
      break;
 800d432:	bf00      	nop
    }
  }
  return sysclockfreq;
 800d434:	6a3b      	ldr	r3, [r7, #32]
}
 800d436:	4618      	mov	r0, r3
 800d438:	372c      	adds	r7, #44	; 0x2c
 800d43a:	46bd      	mov	sp, r7
 800d43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d440:	4770      	bx	lr
 800d442:	bf00      	nop
 800d444:	40023800 	.word	0x40023800
 800d448:	00f42400 	.word	0x00f42400

0800d44c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d44c:	b480      	push	{r7}
 800d44e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d450:	4b03      	ldr	r3, [pc, #12]	; (800d460 <HAL_RCC_GetHCLKFreq+0x14>)
 800d452:	681b      	ldr	r3, [r3, #0]
}
 800d454:	4618      	mov	r0, r3
 800d456:	46bd      	mov	sp, r7
 800d458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d45c:	4770      	bx	lr
 800d45e:	bf00      	nop
 800d460:	2000001c 	.word	0x2000001c

0800d464 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 800d464:	b580      	push	{r7, lr}
 800d466:	b082      	sub	sp, #8
 800d468:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800d46a:	f7ff ffef 	bl	800d44c <HAL_RCC_GetHCLKFreq>
 800d46e:	4601      	mov	r1, r0
 800d470:	4b0b      	ldr	r3, [pc, #44]	; (800d4a0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800d472:	689b      	ldr	r3, [r3, #8]
 800d474:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800d478:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800d47c:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	fa93 f3a3 	rbit	r3, r3
 800d484:	603b      	str	r3, [r7, #0]
  return(result);
 800d486:	683b      	ldr	r3, [r7, #0]
 800d488:	fab3 f383 	clz	r3, r3
 800d48c:	fa22 f303 	lsr.w	r3, r2, r3
 800d490:	4a04      	ldr	r2, [pc, #16]	; (800d4a4 <HAL_RCC_GetPCLK1Freq+0x40>)
 800d492:	5cd3      	ldrb	r3, [r2, r3]
 800d494:	fa21 f303 	lsr.w	r3, r1, r3
}
 800d498:	4618      	mov	r0, r3
 800d49a:	3708      	adds	r7, #8
 800d49c:	46bd      	mov	sp, r7
 800d49e:	bd80      	pop	{r7, pc}
 800d4a0:	40023800 	.word	0x40023800
 800d4a4:	080147d0 	.word	0x080147d0

0800d4a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d4a8:	b580      	push	{r7, lr}
 800d4aa:	b082      	sub	sp, #8
 800d4ac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800d4ae:	f7ff ffcd 	bl	800d44c <HAL_RCC_GetHCLKFreq>
 800d4b2:	4601      	mov	r1, r0
 800d4b4:	4b0b      	ldr	r3, [pc, #44]	; (800d4e4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800d4b6:	689b      	ldr	r3, [r3, #8]
 800d4b8:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 800d4bc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800d4c0:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	fa93 f3a3 	rbit	r3, r3
 800d4c8:	603b      	str	r3, [r7, #0]
  return(result);
 800d4ca:	683b      	ldr	r3, [r7, #0]
 800d4cc:	fab3 f383 	clz	r3, r3
 800d4d0:	fa22 f303 	lsr.w	r3, r2, r3
 800d4d4:	4a04      	ldr	r2, [pc, #16]	; (800d4e8 <HAL_RCC_GetPCLK2Freq+0x40>)
 800d4d6:	5cd3      	ldrb	r3, [r2, r3]
 800d4d8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800d4dc:	4618      	mov	r0, r3
 800d4de:	3708      	adds	r7, #8
 800d4e0:	46bd      	mov	sp, r7
 800d4e2:	bd80      	pop	{r7, pc}
 800d4e4:	40023800 	.word	0x40023800
 800d4e8:	080147d0 	.word	0x080147d0

0800d4ec <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d4ec:	b580      	push	{r7, lr}
 800d4ee:	b082      	sub	sp, #8
 800d4f0:	af00      	add	r7, sp, #0
 800d4f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d101      	bne.n	800d4fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d4fa:	2301      	movs	r3, #1
 800d4fc:	e056      	b.n	800d5ac <HAL_SPI_Init+0xc0>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	2200      	movs	r2, #0
 800d502:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d50a:	b2db      	uxtb	r3, r3
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d106      	bne.n	800d51e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	2200      	movs	r2, #0
 800d514:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d518:	6878      	ldr	r0, [r7, #4]
 800d51a:	f7f5 f92d 	bl	8002778 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	2202      	movs	r2, #2
 800d522:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	681a      	ldr	r2, [r3, #0]
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d534:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	685a      	ldr	r2, [r3, #4]
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	689b      	ldr	r3, [r3, #8]
 800d53e:	431a      	orrs	r2, r3
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	68db      	ldr	r3, [r3, #12]
 800d544:	431a      	orrs	r2, r3
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	691b      	ldr	r3, [r3, #16]
 800d54a:	431a      	orrs	r2, r3
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	695b      	ldr	r3, [r3, #20]
 800d550:	431a      	orrs	r2, r3
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	699b      	ldr	r3, [r3, #24]
 800d556:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d55a:	431a      	orrs	r2, r3
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	69db      	ldr	r3, [r3, #28]
 800d560:	431a      	orrs	r2, r3
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	6a1b      	ldr	r3, [r3, #32]
 800d566:	ea42 0103 	orr.w	r1, r2, r3
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	430a      	orrs	r2, r1
 800d574:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	699b      	ldr	r3, [r3, #24]
 800d57a:	0c1b      	lsrs	r3, r3, #16
 800d57c:	f003 0104 	and.w	r1, r3, #4
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	430a      	orrs	r2, r1
 800d58a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	69da      	ldr	r2, [r3, #28]
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d59a:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	2200      	movs	r2, #0
 800d5a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	2201      	movs	r2, #1
 800d5a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800d5aa:	2300      	movs	r3, #0
}
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	3708      	adds	r7, #8
 800d5b0:	46bd      	mov	sp, r7
 800d5b2:	bd80      	pop	{r7, pc}

0800d5b4 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 800d5b4:	b580      	push	{r7, lr}
 800d5b6:	b08c      	sub	sp, #48	; 0x30
 800d5b8:	af02      	add	r7, sp, #8
 800d5ba:	60f8      	str	r0, [r7, #12]
 800d5bc:	60b9      	str	r1, [r7, #8]
 800d5be:	607a      	str	r2, [r7, #4]
 800d5c0:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	61fb      	str	r3, [r7, #28]
 800d5c6:	2300      	movs	r3, #0
 800d5c8:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 800d5ca:	2300      	movs	r3, #0
 800d5cc:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 800d5ce:	2301      	movs	r3, #1
 800d5d0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d5de:	2b01      	cmp	r3, #1
 800d5e0:	d101      	bne.n	800d5e6 <HAL_SPI_TransmitReceive+0x32>
 800d5e2:	2302      	movs	r3, #2
 800d5e4:	e182      	b.n	800d8ec <HAL_SPI_TransmitReceive+0x338>
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	2201      	movs	r2, #1
 800d5ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d5ee:	f7fd fea5 	bl	800b33c <HAL_GetTick>
 800d5f2:	6178      	str	r0, [r7, #20]
  
  tmp  = hspi->State;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d5fa:	b2db      	uxtb	r3, r3
 800d5fc:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	685b      	ldr	r3, [r3, #4]
 800d602:	61bb      	str	r3, [r7, #24]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800d604:	69fb      	ldr	r3, [r7, #28]
 800d606:	2b01      	cmp	r3, #1
 800d608:	d00e      	beq.n	800d628 <HAL_SPI_TransmitReceive+0x74>
 800d60a:	69bb      	ldr	r3, [r7, #24]
 800d60c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d610:	d106      	bne.n	800d620 <HAL_SPI_TransmitReceive+0x6c>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	689b      	ldr	r3, [r3, #8]
 800d616:	2b00      	cmp	r3, #0
 800d618:	d102      	bne.n	800d620 <HAL_SPI_TransmitReceive+0x6c>
 800d61a:	69fb      	ldr	r3, [r7, #28]
 800d61c:	2b04      	cmp	r3, #4
 800d61e:	d003      	beq.n	800d628 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 800d620:	2302      	movs	r3, #2
 800d622:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800d626:	e157      	b.n	800d8d8 <HAL_SPI_TransmitReceive+0x324>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800d628:	68bb      	ldr	r3, [r7, #8]
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d005      	beq.n	800d63a <HAL_SPI_TransmitReceive+0x86>
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	2b00      	cmp	r3, #0
 800d632:	d002      	beq.n	800d63a <HAL_SPI_TransmitReceive+0x86>
 800d634:	887b      	ldrh	r3, [r7, #2]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d103      	bne.n	800d642 <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 800d63a:	2301      	movs	r3, #1
 800d63c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800d640:	e14a      	b.n	800d8d8 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d648:	b2db      	uxtb	r3, r3
 800d64a:	2b01      	cmp	r3, #1
 800d64c:	d103      	bne.n	800d656 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	2205      	movs	r2, #5
 800d652:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	2200      	movs	r2, #0
 800d65a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	687a      	ldr	r2, [r7, #4]
 800d660:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	887a      	ldrh	r2, [r7, #2]
 800d666:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	887a      	ldrh	r2, [r7, #2]
 800d66c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	68ba      	ldr	r2, [r7, #8]
 800d672:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	887a      	ldrh	r2, [r7, #2]
 800d678:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	887a      	ldrh	r2, [r7, #2]
 800d67e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	2200      	movs	r2, #0
 800d684:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	2200      	movs	r2, #0
 800d68a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d696:	2b40      	cmp	r3, #64	; 0x40
 800d698:	d007      	beq.n	800d6aa <HAL_SPI_TransmitReceive+0xf6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	681a      	ldr	r2, [r3, #0]
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d6a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	68db      	ldr	r3, [r3, #12]
 800d6ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d6b2:	d171      	bne.n	800d798 <HAL_SPI_TransmitReceive+0x1e4>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	685b      	ldr	r3, [r3, #4]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d004      	beq.n	800d6c6 <HAL_SPI_TransmitReceive+0x112>
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d6c0:	b29b      	uxth	r3, r3
 800d6c2:	2b01      	cmp	r3, #1
 800d6c4:	d15d      	bne.n	800d782 <HAL_SPI_TransmitReceive+0x1ce>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 800d6c6:	68bb      	ldr	r3, [r7, #8]
 800d6c8:	881a      	ldrh	r2, [r3, #0]
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 800d6d0:	68bb      	ldr	r3, [r7, #8]
 800d6d2:	3302      	adds	r3, #2
 800d6d4:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d6da:	b29b      	uxth	r3, r3
 800d6dc:	3b01      	subs	r3, #1
 800d6de:	b29a      	uxth	r2, r3
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d6e4:	e04d      	b.n	800d782 <HAL_SPI_TransmitReceive+0x1ce>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800d6e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d01c      	beq.n	800d726 <HAL_SPI_TransmitReceive+0x172>
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d6f0:	b29b      	uxth	r3, r3
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d017      	beq.n	800d726 <HAL_SPI_TransmitReceive+0x172>
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	689b      	ldr	r3, [r3, #8]
 800d6fc:	f003 0302 	and.w	r3, r3, #2
 800d700:	2b02      	cmp	r3, #2
 800d702:	d110      	bne.n	800d726 <HAL_SPI_TransmitReceive+0x172>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800d704:	68bb      	ldr	r3, [r7, #8]
 800d706:	881a      	ldrh	r2, [r3, #0]
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 800d70e:	68bb      	ldr	r3, [r7, #8]
 800d710:	3302      	adds	r3, #2
 800d712:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d718:	b29b      	uxth	r3, r3
 800d71a:	3b01      	subs	r3, #1
 800d71c:	b29a      	uxth	r2, r3
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800d722:	2300      	movs	r3, #0
 800d724:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d72a:	b29b      	uxth	r3, r3
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d018      	beq.n	800d762 <HAL_SPI_TransmitReceive+0x1ae>
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	689b      	ldr	r3, [r3, #8]
 800d736:	f003 0301 	and.w	r3, r3, #1
 800d73a:	2b01      	cmp	r3, #1
 800d73c:	d111      	bne.n	800d762 <HAL_SPI_TransmitReceive+0x1ae>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	68db      	ldr	r3, [r3, #12]
 800d744:	b29a      	uxth	r2, r3
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	3302      	adds	r3, #2
 800d74e:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d754:	b29b      	uxth	r3, r3
 800d756:	3b01      	subs	r3, #1
 800d758:	b29a      	uxth	r2, r3
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 800d75e:	2301      	movs	r3, #1
 800d760:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800d762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d764:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d768:	d00b      	beq.n	800d782 <HAL_SPI_TransmitReceive+0x1ce>
 800d76a:	f7fd fde7 	bl	800b33c <HAL_GetTick>
 800d76e:	4602      	mov	r2, r0
 800d770:	697b      	ldr	r3, [r7, #20]
 800d772:	1ad3      	subs	r3, r2, r3
 800d774:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d776:	429a      	cmp	r2, r3
 800d778:	d803      	bhi.n	800d782 <HAL_SPI_TransmitReceive+0x1ce>
      {
        errorcode = HAL_TIMEOUT;
 800d77a:	2303      	movs	r3, #3
 800d77c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800d780:	e0aa      	b.n	800d8d8 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d786:	b29b      	uxth	r3, r3
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d1ac      	bne.n	800d6e6 <HAL_SPI_TransmitReceive+0x132>
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d790:	b29b      	uxth	r3, r3
 800d792:	2b00      	cmp	r3, #0
 800d794:	d1a7      	bne.n	800d6e6 <HAL_SPI_TransmitReceive+0x132>
 800d796:	e070      	b.n	800d87a <HAL_SPI_TransmitReceive+0x2c6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	685b      	ldr	r3, [r3, #4]
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d004      	beq.n	800d7aa <HAL_SPI_TransmitReceive+0x1f6>
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d7a4:	b29b      	uxth	r3, r3
 800d7a6:	2b01      	cmp	r3, #1
 800d7a8:	d15d      	bne.n	800d866 <HAL_SPI_TransmitReceive+0x2b2>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	330c      	adds	r3, #12
 800d7b0:	68ba      	ldr	r2, [r7, #8]
 800d7b2:	7812      	ldrb	r2, [r2, #0]
 800d7b4:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 800d7b6:	68bb      	ldr	r3, [r7, #8]
 800d7b8:	3301      	adds	r3, #1
 800d7ba:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d7c0:	b29b      	uxth	r3, r3
 800d7c2:	3b01      	subs	r3, #1
 800d7c4:	b29a      	uxth	r2, r3
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d7ca:	e04c      	b.n	800d866 <HAL_SPI_TransmitReceive+0x2b2>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800d7cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d01c      	beq.n	800d80c <HAL_SPI_TransmitReceive+0x258>
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d7d6:	b29b      	uxth	r3, r3
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d017      	beq.n	800d80c <HAL_SPI_TransmitReceive+0x258>
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	689b      	ldr	r3, [r3, #8]
 800d7e2:	f003 0302 	and.w	r3, r3, #2
 800d7e6:	2b02      	cmp	r3, #2
 800d7e8:	d110      	bne.n	800d80c <HAL_SPI_TransmitReceive+0x258>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800d7ea:	68bb      	ldr	r3, [r7, #8]
 800d7ec:	1c5a      	adds	r2, r3, #1
 800d7ee:	60ba      	str	r2, [r7, #8]
 800d7f0:	68fa      	ldr	r2, [r7, #12]
 800d7f2:	6812      	ldr	r2, [r2, #0]
 800d7f4:	320c      	adds	r2, #12
 800d7f6:	781b      	ldrb	r3, [r3, #0]
 800d7f8:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d7fe:	b29b      	uxth	r3, r3
 800d800:	3b01      	subs	r3, #1
 800d802:	b29a      	uxth	r2, r3
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800d808:	2300      	movs	r3, #0
 800d80a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d810:	b29b      	uxth	r3, r3
 800d812:	2b00      	cmp	r3, #0
 800d814:	d017      	beq.n	800d846 <HAL_SPI_TransmitReceive+0x292>
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	689b      	ldr	r3, [r3, #8]
 800d81c:	f003 0301 	and.w	r3, r3, #1
 800d820:	2b01      	cmp	r3, #1
 800d822:	d110      	bne.n	800d846 <HAL_SPI_TransmitReceive+0x292>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	68d9      	ldr	r1, [r3, #12]
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	1c5a      	adds	r2, r3, #1
 800d82e:	607a      	str	r2, [r7, #4]
 800d830:	b2ca      	uxtb	r2, r1
 800d832:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d838:	b29b      	uxth	r3, r3
 800d83a:	3b01      	subs	r3, #1
 800d83c:	b29a      	uxth	r2, r3
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 800d842:	2301      	movs	r3, #1
 800d844:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800d846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d848:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d84c:	d00b      	beq.n	800d866 <HAL_SPI_TransmitReceive+0x2b2>
 800d84e:	f7fd fd75 	bl	800b33c <HAL_GetTick>
 800d852:	4602      	mov	r2, r0
 800d854:	697b      	ldr	r3, [r7, #20]
 800d856:	1ad3      	subs	r3, r2, r3
 800d858:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d85a:	429a      	cmp	r2, r3
 800d85c:	d803      	bhi.n	800d866 <HAL_SPI_TransmitReceive+0x2b2>
      {
        errorcode = HAL_TIMEOUT;
 800d85e:	2303      	movs	r3, #3
 800d860:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800d864:	e038      	b.n	800d8d8 <HAL_SPI_TransmitReceive+0x324>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d86a:	b29b      	uxth	r3, r3
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d1ad      	bne.n	800d7cc <HAL_SPI_TransmitReceive+0x218>
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d874:	b29b      	uxth	r3, r3
 800d876:	2b00      	cmp	r3, #0
 800d878:	d1a8      	bne.n	800d7cc <HAL_SPI_TransmitReceive+0x218>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800d87a:	697b      	ldr	r3, [r7, #20]
 800d87c:	9300      	str	r3, [sp, #0]
 800d87e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d880:	2201      	movs	r2, #1
 800d882:	2102      	movs	r1, #2
 800d884:	68f8      	ldr	r0, [r7, #12]
 800d886:	f000 f939 	bl	800dafc <SPI_WaitFlagStateUntilTimeout>
 800d88a:	4603      	mov	r3, r0
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d003      	beq.n	800d898 <HAL_SPI_TransmitReceive+0x2e4>
  {
    errorcode = HAL_TIMEOUT;
 800d890:	2303      	movs	r3, #3
 800d892:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800d896:	e01f      	b.n	800d8d8 <HAL_SPI_TransmitReceive+0x324>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800d898:	697a      	ldr	r2, [r7, #20]
 800d89a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d89c:	68f8      	ldr	r0, [r7, #12]
 800d89e:	f000 f996 	bl	800dbce <SPI_CheckFlag_BSY>
 800d8a2:	4603      	mov	r3, r0
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d006      	beq.n	800d8b6 <HAL_SPI_TransmitReceive+0x302>
  {
    errorcode = HAL_ERROR;
 800d8a8:	2301      	movs	r3, #1
 800d8aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	2220      	movs	r2, #32
 800d8b2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800d8b4:	e010      	b.n	800d8d8 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	689b      	ldr	r3, [r3, #8]
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d10b      	bne.n	800d8d6 <HAL_SPI_TransmitReceive+0x322>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d8be:	2300      	movs	r3, #0
 800d8c0:	613b      	str	r3, [r7, #16]
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	68db      	ldr	r3, [r3, #12]
 800d8c8:	613b      	str	r3, [r7, #16]
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	689b      	ldr	r3, [r3, #8]
 800d8d0:	613b      	str	r3, [r7, #16]
 800d8d2:	693b      	ldr	r3, [r7, #16]
 800d8d4:	e000      	b.n	800d8d8 <HAL_SPI_TransmitReceive+0x324>
  }
  
error :
 800d8d6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	2201      	movs	r2, #1
 800d8dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800d8e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	3728      	adds	r7, #40	; 0x28
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	bd80      	pop	{r7, pc}

0800d8f4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800d8f4:	b580      	push	{r7, lr}
 800d8f6:	b088      	sub	sp, #32
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	685b      	ldr	r3, [r3, #4]
 800d902:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	689b      	ldr	r3, [r3, #8]
 800d90a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 800d90c:	69bb      	ldr	r3, [r7, #24]
 800d90e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d912:	2b00      	cmp	r3, #0
 800d914:	d10e      	bne.n	800d934 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 800d916:	69bb      	ldr	r3, [r7, #24]
 800d918:	f003 0301 	and.w	r3, r3, #1
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d009      	beq.n	800d934 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 800d920:	69fb      	ldr	r3, [r7, #28]
 800d922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d926:	2b00      	cmp	r3, #0
 800d928:	d004      	beq.n	800d934 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d92e:	6878      	ldr	r0, [r7, #4]
 800d930:	4798      	blx	r3
    return;
 800d932:	e0b1      	b.n	800da98 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 800d934:	69bb      	ldr	r3, [r7, #24]
 800d936:	f003 0302 	and.w	r3, r3, #2
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d009      	beq.n	800d952 <HAL_SPI_IRQHandler+0x5e>
 800d93e:	69fb      	ldr	r3, [r7, #28]
 800d940:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d944:	2b00      	cmp	r3, #0
 800d946:	d004      	beq.n	800d952 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d94c:	6878      	ldr	r0, [r7, #4]
 800d94e:	4798      	blx	r3
    return;
 800d950:	e0a2      	b.n	800da98 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 800d952:	69bb      	ldr	r3, [r7, #24]
 800d954:	f403 73b0 	and.w	r3, r3, #352	; 0x160
 800d958:	2b00      	cmp	r3, #0
 800d95a:	f000 809d 	beq.w	800da98 <HAL_SPI_IRQHandler+0x1a4>
 800d95e:	69fb      	ldr	r3, [r7, #28]
 800d960:	f003 0320 	and.w	r3, r3, #32
 800d964:	2b00      	cmp	r3, #0
 800d966:	f000 8097 	beq.w	800da98 <HAL_SPI_IRQHandler+0x1a4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if((itflag & SPI_FLAG_OVR) != RESET)
 800d96a:	69bb      	ldr	r3, [r7, #24]
 800d96c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d970:	2b00      	cmp	r3, #0
 800d972:	d023      	beq.n	800d9bc <HAL_SPI_IRQHandler+0xc8>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d97a:	b2db      	uxtb	r3, r3
 800d97c:	2b03      	cmp	r3, #3
 800d97e:	d011      	beq.n	800d9a4 <HAL_SPI_IRQHandler+0xb0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d984:	f043 0204 	orr.w	r2, r3, #4
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d98c:	2300      	movs	r3, #0
 800d98e:	617b      	str	r3, [r7, #20]
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	68db      	ldr	r3, [r3, #12]
 800d996:	617b      	str	r3, [r7, #20]
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	689b      	ldr	r3, [r3, #8]
 800d99e:	617b      	str	r3, [r7, #20]
 800d9a0:	697b      	ldr	r3, [r7, #20]
 800d9a2:	e00b      	b.n	800d9bc <HAL_SPI_IRQHandler+0xc8>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	613b      	str	r3, [r7, #16]
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	68db      	ldr	r3, [r3, #12]
 800d9ae:	613b      	str	r3, [r7, #16]
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	689b      	ldr	r3, [r3, #8]
 800d9b6:	613b      	str	r3, [r7, #16]
 800d9b8:	693b      	ldr	r3, [r7, #16]
        return;
 800d9ba:	e06d      	b.n	800da98 <HAL_SPI_IRQHandler+0x1a4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if((itflag & SPI_FLAG_MODF) != RESET)
 800d9bc:	69bb      	ldr	r3, [r7, #24]
 800d9be:	f003 0320 	and.w	r3, r3, #32
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d014      	beq.n	800d9f0 <HAL_SPI_IRQHandler+0xfc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d9ca:	f043 0201 	orr.w	r2, r3, #1
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	60fb      	str	r3, [r7, #12]
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	689b      	ldr	r3, [r3, #8]
 800d9dc:	60fb      	str	r3, [r7, #12]
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	681a      	ldr	r2, [r3, #0]
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d9ec:	601a      	str	r2, [r3, #0]
 800d9ee:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if((itflag & SPI_FLAG_FRE) != RESET)
 800d9f0:	69bb      	ldr	r3, [r7, #24]
 800d9f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d00c      	beq.n	800da14 <HAL_SPI_IRQHandler+0x120>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d9fe:	f043 0208 	orr.w	r2, r3, #8
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800da06:	2300      	movs	r3, #0
 800da08:	60bb      	str	r3, [r7, #8]
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	689b      	ldr	r3, [r3, #8]
 800da10:	60bb      	str	r3, [r7, #8]
 800da12:	68bb      	ldr	r3, [r7, #8]
    }

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d03c      	beq.n	800da96 <HAL_SPI_IRQHandler+0x1a2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	685a      	ldr	r2, [r3, #4]
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800da2a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	2201      	movs	r2, #1
 800da30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800da34:	69fb      	ldr	r3, [r7, #28]
 800da36:	f003 0302 	and.w	r3, r3, #2
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d104      	bne.n	800da48 <HAL_SPI_IRQHandler+0x154>
 800da3e:	69fb      	ldr	r3, [r7, #28]
 800da40:	f003 0301 	and.w	r3, r3, #1
 800da44:	2b00      	cmp	r3, #0
 800da46:	d022      	beq.n	800da8e <HAL_SPI_IRQHandler+0x19a>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	685a      	ldr	r2, [r3, #4]
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	f022 0203 	bic.w	r2, r2, #3
 800da56:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if(hspi->hdmarx != NULL)
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d008      	beq.n	800da72 <HAL_SPI_IRQHandler+0x17e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800da64:	4a0e      	ldr	r2, [pc, #56]	; (800daa0 <HAL_SPI_IRQHandler+0x1ac>)
 800da66:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800da6c:	4618      	mov	r0, r3
 800da6e:	f7fe f81f 	bl	800bab0 <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if(hspi->hdmatx != NULL)
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800da76:	2b00      	cmp	r3, #0
 800da78:	d00d      	beq.n	800da96 <HAL_SPI_IRQHandler+0x1a2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800da7e:	4a08      	ldr	r2, [pc, #32]	; (800daa0 <HAL_SPI_IRQHandler+0x1ac>)
 800da80:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800da86:	4618      	mov	r0, r3
 800da88:	f7fe f812 	bl	800bab0 <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 800da8c:	e003      	b.n	800da96 <HAL_SPI_IRQHandler+0x1a2>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 800da8e:	6878      	ldr	r0, [r7, #4]
 800da90:	f000 f808 	bl	800daa4 <HAL_SPI_ErrorCallback>
      }
    }
    return;
 800da94:	e7ff      	b.n	800da96 <HAL_SPI_IRQHandler+0x1a2>
 800da96:	bf00      	nop
  }
}
 800da98:	3720      	adds	r7, #32
 800da9a:	46bd      	mov	sp, r7
 800da9c:	bd80      	pop	{r7, pc}
 800da9e:	bf00      	nop
 800daa0:	0800dad5 	.word	0x0800dad5

0800daa4 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800daa4:	b480      	push	{r7}
 800daa6:	b083      	sub	sp, #12
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
  */
}
 800daac:	bf00      	nop
 800daae:	370c      	adds	r7, #12
 800dab0:	46bd      	mov	sp, r7
 800dab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab6:	4770      	bx	lr

0800dab8 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800dab8:	b480      	push	{r7}
 800daba:	b083      	sub	sp, #12
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800dac6:	b2db      	uxtb	r3, r3
}
 800dac8:	4618      	mov	r0, r3
 800daca:	370c      	adds	r7, #12
 800dacc:	46bd      	mov	sp, r7
 800dace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad2:	4770      	bx	lr

0800dad4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dad4:	b580      	push	{r7, lr}
 800dad6:	b084      	sub	sp, #16
 800dad8:	af00      	add	r7, sp, #0
 800dada:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dae0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0;
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	2200      	movs	r2, #0
 800dae6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0;
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	2200      	movs	r2, #0
 800daec:	86da      	strh	r2, [r3, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 800daee:	68f8      	ldr	r0, [r7, #12]
 800daf0:	f7ff ffd8 	bl	800daa4 <HAL_SPI_ErrorCallback>
}
 800daf4:	bf00      	nop
 800daf6:	3710      	adds	r7, #16
 800daf8:	46bd      	mov	sp, r7
 800dafa:	bd80      	pop	{r7, pc}

0800dafc <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 800dafc:	b580      	push	{r7, lr}
 800dafe:	b084      	sub	sp, #16
 800db00:	af00      	add	r7, sp, #0
 800db02:	60f8      	str	r0, [r7, #12]
 800db04:	60b9      	str	r1, [r7, #8]
 800db06:	607a      	str	r2, [r7, #4]
 800db08:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800db0a:	e04d      	b.n	800dba8 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800db12:	d049      	beq.n	800dba8 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800db14:	683b      	ldr	r3, [r7, #0]
 800db16:	2b00      	cmp	r3, #0
 800db18:	d007      	beq.n	800db2a <SPI_WaitFlagStateUntilTimeout+0x2e>
 800db1a:	f7fd fc0f 	bl	800b33c <HAL_GetTick>
 800db1e:	4602      	mov	r2, r0
 800db20:	69bb      	ldr	r3, [r7, #24]
 800db22:	1ad3      	subs	r3, r2, r3
 800db24:	683a      	ldr	r2, [r7, #0]
 800db26:	429a      	cmp	r2, r3
 800db28:	d83e      	bhi.n	800dba8 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	685a      	ldr	r2, [r3, #4]
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800db38:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	685b      	ldr	r3, [r3, #4]
 800db3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800db42:	d111      	bne.n	800db68 <SPI_WaitFlagStateUntilTimeout+0x6c>
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	689b      	ldr	r3, [r3, #8]
 800db48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800db4c:	d004      	beq.n	800db58 <SPI_WaitFlagStateUntilTimeout+0x5c>
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	689b      	ldr	r3, [r3, #8]
 800db52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800db56:	d107      	bne.n	800db68 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	681a      	ldr	r2, [r3, #0]
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800db66:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800db70:	d110      	bne.n	800db94 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	6819      	ldr	r1, [r3, #0]
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	681a      	ldr	r2, [r3, #0]
 800db7c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800db80:	400b      	ands	r3, r1
 800db82:	6013      	str	r3, [r2, #0]
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	681a      	ldr	r2, [r3, #0]
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800db92:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	2201      	movs	r2, #1
 800db98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	2200      	movs	r2, #0
 800dba0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800dba4:	2303      	movs	r3, #3
 800dba6:	e00e      	b.n	800dbc6 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	689a      	ldr	r2, [r3, #8]
 800dbae:	68bb      	ldr	r3, [r7, #8]
 800dbb0:	4013      	ands	r3, r2
 800dbb2:	68ba      	ldr	r2, [r7, #8]
 800dbb4:	429a      	cmp	r2, r3
 800dbb6:	d101      	bne.n	800dbbc <SPI_WaitFlagStateUntilTimeout+0xc0>
 800dbb8:	2201      	movs	r2, #1
 800dbba:	e000      	b.n	800dbbe <SPI_WaitFlagStateUntilTimeout+0xc2>
 800dbbc:	2200      	movs	r2, #0
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	429a      	cmp	r2, r3
 800dbc2:	d1a3      	bne.n	800db0c <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800dbc4:	2300      	movs	r3, #0
}
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	3710      	adds	r7, #16
 800dbca:	46bd      	mov	sp, r7
 800dbcc:	bd80      	pop	{r7, pc}

0800dbce <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800dbce:	b580      	push	{r7, lr}
 800dbd0:	b086      	sub	sp, #24
 800dbd2:	af02      	add	r7, sp, #8
 800dbd4:	60f8      	str	r0, [r7, #12]
 800dbd6:	60b9      	str	r1, [r7, #8]
 800dbd8:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	9300      	str	r3, [sp, #0]
 800dbde:	68bb      	ldr	r3, [r7, #8]
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	2180      	movs	r1, #128	; 0x80
 800dbe4:	68f8      	ldr	r0, [r7, #12]
 800dbe6:	f7ff ff89 	bl	800dafc <SPI_WaitFlagStateUntilTimeout>
 800dbea:	4603      	mov	r3, r0
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d007      	beq.n	800dc00 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dbf4:	f043 0220 	orr.w	r2, r3, #32
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800dbfc:	2303      	movs	r3, #3
 800dbfe:	e000      	b.n	800dc02 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 800dc00:	2300      	movs	r3, #0
}
 800dc02:	4618      	mov	r0, r3
 800dc04:	3710      	adds	r7, #16
 800dc06:	46bd      	mov	sp, r7
 800dc08:	bd80      	pop	{r7, pc}

0800dc0a <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800dc0a:	b580      	push	{r7, lr}
 800dc0c:	b082      	sub	sp, #8
 800dc0e:	af00      	add	r7, sp, #0
 800dc10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d101      	bne.n	800dc1c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800dc18:	2301      	movs	r3, #1
 800dc1a:	e01d      	b.n	800dc58 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800dc22:	b2db      	uxtb	r3, r3
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d106      	bne.n	800dc36 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	2200      	movs	r2, #0
 800dc2c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800dc30:	6878      	ldr	r0, [r7, #4]
 800dc32:	f7f4 fe55 	bl	80028e0 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	2202      	movs	r2, #2
 800dc3a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	681a      	ldr	r2, [r3, #0]
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	3304      	adds	r3, #4
 800dc46:	4619      	mov	r1, r3
 800dc48:	4610      	mov	r0, r2
 800dc4a:	f000 fbe7 	bl	800e41c <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	2201      	movs	r2, #1
 800dc52:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800dc56:	2300      	movs	r3, #0
}
 800dc58:	4618      	mov	r0, r3
 800dc5a:	3708      	adds	r7, #8
 800dc5c:	46bd      	mov	sp, r7
 800dc5e:	bd80      	pop	{r7, pc}

0800dc60 <HAL_TIM_PWM_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b082      	sub	sp, #8
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d101      	bne.n	800dc72 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800dc6e:	2301      	movs	r3, #1
 800dc70:	e01d      	b.n	800dcae <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800dc78:	b2db      	uxtb	r3, r3
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d106      	bne.n	800dc8c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	2200      	movs	r2, #0
 800dc82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800dc86:	6878      	ldr	r0, [r7, #4]
 800dc88:	f000 f815 	bl	800dcb6 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	2202      	movs	r2, #2
 800dc90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681a      	ldr	r2, [r3, #0]
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	3304      	adds	r3, #4
 800dc9c:	4619      	mov	r1, r3
 800dc9e:	4610      	mov	r0, r2
 800dca0:	f000 fbbc 	bl	800e41c <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	2201      	movs	r2, #1
 800dca8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800dcac:	2300      	movs	r3, #0
}  
 800dcae:	4618      	mov	r0, r3
 800dcb0:	3708      	adds	r7, #8
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	bd80      	pop	{r7, pc}

0800dcb6 <HAL_TIM_PWM_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800dcb6:	b480      	push	{r7}
 800dcb8:	b083      	sub	sp, #12
 800dcba:	af00      	add	r7, sp, #0
 800dcbc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800dcbe:	bf00      	nop
 800dcc0:	370c      	adds	r7, #12
 800dcc2:	46bd      	mov	sp, r7
 800dcc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc8:	4770      	bx	lr

0800dcca <HAL_TIM_IC_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800dcca:	b580      	push	{r7, lr}
 800dccc:	b082      	sub	sp, #8
 800dcce:	af00      	add	r7, sp, #0
 800dcd0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d101      	bne.n	800dcdc <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800dcd8:	2301      	movs	r3, #1
 800dcda:	e01d      	b.n	800dd18 <HAL_TIM_IC_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 

  if(htim->State == HAL_TIM_STATE_RESET)
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800dce2:	b2db      	uxtb	r3, r3
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d106      	bne.n	800dcf6 <HAL_TIM_IC_Init+0x2c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	2200      	movs	r2, #0
 800dcec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800dcf0:	6878      	ldr	r0, [r7, #4]
 800dcf2:	f000 f815 	bl	800dd20 <HAL_TIM_IC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	2202      	movs	r2, #2
 800dcfa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the input capture */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681a      	ldr	r2, [r3, #0]
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	3304      	adds	r3, #4
 800dd06:	4619      	mov	r1, r3
 800dd08:	4610      	mov	r0, r2
 800dd0a:	f000 fb87 	bl	800e41c <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	2201      	movs	r2, #1
 800dd12:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800dd16:	2300      	movs	r3, #0
}
 800dd18:	4618      	mov	r0, r3
 800dd1a:	3708      	adds	r7, #8
 800dd1c:	46bd      	mov	sp, r7
 800dd1e:	bd80      	pop	{r7, pc}

0800dd20 <HAL_TIM_IC_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800dd20:	b480      	push	{r7}
 800dd22:	b083      	sub	sp, #12
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800dd28:	bf00      	nop
 800dd2a:	370c      	adds	r7, #12
 800dd2c:	46bd      	mov	sp, r7
 800dd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd32:	4770      	bx	lr

0800dd34 <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800dd34:	b580      	push	{r7, lr}
 800dd36:	b082      	sub	sp, #8
 800dd38:	af00      	add	r7, sp, #0
 800dd3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	691b      	ldr	r3, [r3, #16]
 800dd42:	f003 0302 	and.w	r3, r3, #2
 800dd46:	2b02      	cmp	r3, #2
 800dd48:	d122      	bne.n	800dd90 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	68db      	ldr	r3, [r3, #12]
 800dd50:	f003 0302 	and.w	r3, r3, #2
 800dd54:	2b02      	cmp	r3, #2
 800dd56:	d11b      	bne.n	800dd90 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	f06f 0202 	mvn.w	r2, #2
 800dd60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	2201      	movs	r2, #1
 800dd66:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	699b      	ldr	r3, [r3, #24]
 800dd6e:	f003 0303 	and.w	r3, r3, #3
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d003      	beq.n	800dd7e <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800dd76:	6878      	ldr	r0, [r7, #4]
 800dd78:	f7f4 fbea 	bl	8002550 <HAL_TIM_IC_CaptureCallback>
 800dd7c:	e005      	b.n	800dd8a <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800dd7e:	6878      	ldr	r0, [r7, #4]
 800dd80:	f000 fb2d 	bl	800e3de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dd84:	6878      	ldr	r0, [r7, #4]
 800dd86:	f000 fb34 	bl	800e3f2 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	691b      	ldr	r3, [r3, #16]
 800dd96:	f003 0304 	and.w	r3, r3, #4
 800dd9a:	2b04      	cmp	r3, #4
 800dd9c:	d122      	bne.n	800dde4 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	68db      	ldr	r3, [r3, #12]
 800dda4:	f003 0304 	and.w	r3, r3, #4
 800dda8:	2b04      	cmp	r3, #4
 800ddaa:	d11b      	bne.n	800dde4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	f06f 0204 	mvn.w	r2, #4
 800ddb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	2202      	movs	r2, #2
 800ddba:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	699b      	ldr	r3, [r3, #24]
 800ddc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d003      	beq.n	800ddd2 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800ddca:	6878      	ldr	r0, [r7, #4]
 800ddcc:	f7f4 fbc0 	bl	8002550 <HAL_TIM_IC_CaptureCallback>
 800ddd0:	e005      	b.n	800ddde <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ddd2:	6878      	ldr	r0, [r7, #4]
 800ddd4:	f000 fb03 	bl	800e3de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ddd8:	6878      	ldr	r0, [r7, #4]
 800ddda:	f000 fb0a 	bl	800e3f2 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	2200      	movs	r2, #0
 800dde2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	691b      	ldr	r3, [r3, #16]
 800ddea:	f003 0308 	and.w	r3, r3, #8
 800ddee:	2b08      	cmp	r3, #8
 800ddf0:	d122      	bne.n	800de38 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	68db      	ldr	r3, [r3, #12]
 800ddf8:	f003 0308 	and.w	r3, r3, #8
 800ddfc:	2b08      	cmp	r3, #8
 800ddfe:	d11b      	bne.n	800de38 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	f06f 0208 	mvn.w	r2, #8
 800de08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	2204      	movs	r2, #4
 800de0e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	69db      	ldr	r3, [r3, #28]
 800de16:	f003 0303 	and.w	r3, r3, #3
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d003      	beq.n	800de26 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800de1e:	6878      	ldr	r0, [r7, #4]
 800de20:	f7f4 fb96 	bl	8002550 <HAL_TIM_IC_CaptureCallback>
 800de24:	e005      	b.n	800de32 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800de26:	6878      	ldr	r0, [r7, #4]
 800de28:	f000 fad9 	bl	800e3de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800de2c:	6878      	ldr	r0, [r7, #4]
 800de2e:	f000 fae0 	bl	800e3f2 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	2200      	movs	r2, #0
 800de36:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	691b      	ldr	r3, [r3, #16]
 800de3e:	f003 0310 	and.w	r3, r3, #16
 800de42:	2b10      	cmp	r3, #16
 800de44:	d122      	bne.n	800de8c <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	68db      	ldr	r3, [r3, #12]
 800de4c:	f003 0310 	and.w	r3, r3, #16
 800de50:	2b10      	cmp	r3, #16
 800de52:	d11b      	bne.n	800de8c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	f06f 0210 	mvn.w	r2, #16
 800de5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	2208      	movs	r2, #8
 800de62:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	69db      	ldr	r3, [r3, #28]
 800de6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d003      	beq.n	800de7a <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800de72:	6878      	ldr	r0, [r7, #4]
 800de74:	f7f4 fb6c 	bl	8002550 <HAL_TIM_IC_CaptureCallback>
 800de78:	e005      	b.n	800de86 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800de7a:	6878      	ldr	r0, [r7, #4]
 800de7c:	f000 faaf 	bl	800e3de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800de80:	6878      	ldr	r0, [r7, #4]
 800de82:	f000 fab6 	bl	800e3f2 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	2200      	movs	r2, #0
 800de8a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	691b      	ldr	r3, [r3, #16]
 800de92:	f003 0301 	and.w	r3, r3, #1
 800de96:	2b01      	cmp	r3, #1
 800de98:	d10e      	bne.n	800deb8 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	68db      	ldr	r3, [r3, #12]
 800dea0:	f003 0301 	and.w	r3, r3, #1
 800dea4:	2b01      	cmp	r3, #1
 800dea6:	d107      	bne.n	800deb8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	f06f 0201 	mvn.w	r2, #1
 800deb0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800deb2:	6878      	ldr	r0, [r7, #4]
 800deb4:	f7f3 fd26 	bl	8001904 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	691b      	ldr	r3, [r3, #16]
 800debe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dec2:	2b80      	cmp	r3, #128	; 0x80
 800dec4:	d10e      	bne.n	800dee4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	68db      	ldr	r3, [r3, #12]
 800decc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ded0:	2b80      	cmp	r3, #128	; 0x80
 800ded2:	d107      	bne.n	800dee4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800dedc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800dede:	6878      	ldr	r0, [r7, #4]
 800dee0:	f000 fee2 	bl	800eca8 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	691b      	ldr	r3, [r3, #16]
 800deea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800deee:	2b40      	cmp	r3, #64	; 0x40
 800def0:	d10e      	bne.n	800df10 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	68db      	ldr	r3, [r3, #12]
 800def8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800defc:	2b40      	cmp	r3, #64	; 0x40
 800defe:	d107      	bne.n	800df10 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800df08:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800df0a:	6878      	ldr	r0, [r7, #4]
 800df0c:	f000 fa7b 	bl	800e406 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	691b      	ldr	r3, [r3, #16]
 800df16:	f003 0320 	and.w	r3, r3, #32
 800df1a:	2b20      	cmp	r3, #32
 800df1c:	d10e      	bne.n	800df3c <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	68db      	ldr	r3, [r3, #12]
 800df24:	f003 0320 	and.w	r3, r3, #32
 800df28:	2b20      	cmp	r3, #32
 800df2a:	d107      	bne.n	800df3c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	f06f 0220 	mvn.w	r2, #32
 800df34:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800df36:	6878      	ldr	r0, [r7, #4]
 800df38:	f000 feac 	bl	800ec94 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800df3c:	bf00      	nop
 800df3e:	3708      	adds	r7, #8
 800df40:	46bd      	mov	sp, r7
 800df42:	bd80      	pop	{r7, pc}

0800df44 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 800df44:	b580      	push	{r7, lr}
 800df46:	b084      	sub	sp, #16
 800df48:	af00      	add	r7, sp, #0
 800df4a:	60f8      	str	r0, [r7, #12]
 800df4c:	60b9      	str	r1, [r7, #8]
 800df4e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
  
  __HAL_LOCK(htim);
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800df56:	2b01      	cmp	r3, #1
 800df58:	d101      	bne.n	800df5e <HAL_TIM_IC_ConfigChannel+0x1a>
 800df5a:	2302      	movs	r3, #2
 800df5c:	e08a      	b.n	800e074 <HAL_TIM_IC_ConfigChannel+0x130>
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	2201      	movs	r2, #1
 800df62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	2202      	movs	r2, #2
 800df6a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  if (Channel == TIM_CHANNEL_1)
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d11b      	bne.n	800dfac <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	6818      	ldr	r0, [r3, #0]
 800df78:	68bb      	ldr	r3, [r7, #8]
 800df7a:	6819      	ldr	r1, [r3, #0]
 800df7c:	68bb      	ldr	r3, [r7, #8]
 800df7e:	685a      	ldr	r2, [r3, #4]
 800df80:	68bb      	ldr	r3, [r7, #8]
 800df82:	68db      	ldr	r3, [r3, #12]
 800df84:	f000 face 	bl	800e524 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	699a      	ldr	r2, [r3, #24]
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	f022 020c 	bic.w	r2, r2, #12
 800df96:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	6999      	ldr	r1, [r3, #24]
 800df9e:	68bb      	ldr	r3, [r7, #8]
 800dfa0:	689a      	ldr	r2, [r3, #8]
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	430a      	orrs	r2, r1
 800dfa8:	619a      	str	r2, [r3, #24]
 800dfaa:	e05a      	b.n	800e062 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	2b04      	cmp	r3, #4
 800dfb0:	d11c      	bne.n	800dfec <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
    TIM_TI2_SetConfig(htim->Instance, 
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	6818      	ldr	r0, [r3, #0]
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	6819      	ldr	r1, [r3, #0]
 800dfba:	68bb      	ldr	r3, [r7, #8]
 800dfbc:	685a      	ldr	r2, [r3, #4]
 800dfbe:	68bb      	ldr	r3, [r7, #8]
 800dfc0:	68db      	ldr	r3, [r3, #12]
 800dfc2:	f000 fcea 	bl	800e99a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);
               
    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	699a      	ldr	r2, [r3, #24]
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800dfd4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	6999      	ldr	r1, [r3, #24]
 800dfdc:	68bb      	ldr	r3, [r7, #8]
 800dfde:	689b      	ldr	r3, [r3, #8]
 800dfe0:	021a      	lsls	r2, r3, #8
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	430a      	orrs	r2, r1
 800dfe8:	619a      	str	r2, [r3, #24]
 800dfea:	e03a      	b.n	800e062 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	2b08      	cmp	r3, #8
 800dff0:	d11b      	bne.n	800e02a <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
    
    TIM_TI3_SetConfig(htim->Instance,  
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	6818      	ldr	r0, [r3, #0]
 800dff6:	68bb      	ldr	r3, [r7, #8]
 800dff8:	6819      	ldr	r1, [r3, #0]
 800dffa:	68bb      	ldr	r3, [r7, #8]
 800dffc:	685a      	ldr	r2, [r3, #4]
 800dffe:	68bb      	ldr	r3, [r7, #8]
 800e000:	68db      	ldr	r3, [r3, #12]
 800e002:	f000 fd3f 	bl	800ea84 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	69da      	ldr	r2, [r3, #28]
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	f022 020c 	bic.w	r2, r2, #12
 800e014:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	69d9      	ldr	r1, [r3, #28]
 800e01c:	68bb      	ldr	r3, [r7, #8]
 800e01e:	689a      	ldr	r2, [r3, #8]
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	430a      	orrs	r2, r1
 800e026:	61da      	str	r2, [r3, #28]
 800e028:	e01b      	b.n	800e062 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
    
    TIM_TI4_SetConfig(htim->Instance, 
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	6818      	ldr	r0, [r3, #0]
 800e02e:	68bb      	ldr	r3, [r7, #8]
 800e030:	6819      	ldr	r1, [r3, #0]
 800e032:	68bb      	ldr	r3, [r7, #8]
 800e034:	685a      	ldr	r2, [r3, #4]
 800e036:	68bb      	ldr	r3, [r7, #8]
 800e038:	68db      	ldr	r3, [r3, #12]
 800e03a:	f000 fd63 	bl	800eb04 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	69da      	ldr	r2, [r3, #28]
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800e04c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	69d9      	ldr	r1, [r3, #28]
 800e054:	68bb      	ldr	r3, [r7, #8]
 800e056:	689b      	ldr	r3, [r3, #8]
 800e058:	021a      	lsls	r2, r3, #8
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	430a      	orrs	r2, r1
 800e060:	61da      	str	r2, [r3, #28]
  }
  
  htim->State = HAL_TIM_STATE_READY;
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	2201      	movs	r2, #1
 800e066:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	2200      	movs	r2, #0
 800e06e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 800e072:	2300      	movs	r3, #0
}
 800e074:	4618      	mov	r0, r3
 800e076:	3710      	adds	r7, #16
 800e078:	46bd      	mov	sp, r7
 800e07a:	bd80      	pop	{r7, pc}

0800e07c <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 800e07c:	b580      	push	{r7, lr}
 800e07e:	b084      	sub	sp, #16
 800e080:	af00      	add	r7, sp, #0
 800e082:	60f8      	str	r0, [r7, #12]
 800e084:	60b9      	str	r1, [r7, #8]
 800e086:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800e08e:	2b01      	cmp	r3, #1
 800e090:	d101      	bne.n	800e096 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800e092:	2302      	movs	r3, #2
 800e094:	e0b4      	b.n	800e200 <HAL_TIM_PWM_ConfigChannel+0x184>
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	2201      	movs	r2, #1
 800e09a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	2202      	movs	r2, #2
 800e0a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	2b0c      	cmp	r3, #12
 800e0aa:	f200 809f 	bhi.w	800e1ec <HAL_TIM_PWM_ConfigChannel+0x170>
 800e0ae:	a201      	add	r2, pc, #4	; (adr r2, 800e0b4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800e0b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0b4:	0800e0e9 	.word	0x0800e0e9
 800e0b8:	0800e1ed 	.word	0x0800e1ed
 800e0bc:	0800e1ed 	.word	0x0800e1ed
 800e0c0:	0800e1ed 	.word	0x0800e1ed
 800e0c4:	0800e129 	.word	0x0800e129
 800e0c8:	0800e1ed 	.word	0x0800e1ed
 800e0cc:	0800e1ed 	.word	0x0800e1ed
 800e0d0:	0800e1ed 	.word	0x0800e1ed
 800e0d4:	0800e16b 	.word	0x0800e16b
 800e0d8:	0800e1ed 	.word	0x0800e1ed
 800e0dc:	0800e1ed 	.word	0x0800e1ed
 800e0e0:	0800e1ed 	.word	0x0800e1ed
 800e0e4:	0800e1ab 	.word	0x0800e1ab
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	68b9      	ldr	r1, [r7, #8]
 800e0ee:	4618      	mov	r0, r3
 800e0f0:	f000 faf6 	bl	800e6e0 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	699a      	ldr	r2, [r3, #24]
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	f042 0208 	orr.w	r2, r2, #8
 800e102:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	699a      	ldr	r2, [r3, #24]
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	f022 0204 	bic.w	r2, r2, #4
 800e112:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	6999      	ldr	r1, [r3, #24]
 800e11a:	68bb      	ldr	r3, [r7, #8]
 800e11c:	691a      	ldr	r2, [r3, #16]
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	430a      	orrs	r2, r1
 800e124:	619a      	str	r2, [r3, #24]
    }
    break;
 800e126:	e062      	b.n	800e1ee <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	68b9      	ldr	r1, [r7, #8]
 800e12e:	4618      	mov	r0, r3
 800e130:	f000 fa68 	bl	800e604 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	699a      	ldr	r2, [r3, #24]
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e142:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	699a      	ldr	r2, [r3, #24]
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e152:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	6999      	ldr	r1, [r3, #24]
 800e15a:	68bb      	ldr	r3, [r7, #8]
 800e15c:	691b      	ldr	r3, [r3, #16]
 800e15e:	021a      	lsls	r2, r3, #8
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	430a      	orrs	r2, r1
 800e166:	619a      	str	r2, [r3, #24]
    }
    break;
 800e168:	e041      	b.n	800e1ee <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	68b9      	ldr	r1, [r7, #8]
 800e170:	4618      	mov	r0, r3
 800e172:	f000 fb1d 	bl	800e7b0 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	69da      	ldr	r2, [r3, #28]
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	f042 0208 	orr.w	r2, r2, #8
 800e184:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	69da      	ldr	r2, [r3, #28]
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	f022 0204 	bic.w	r2, r2, #4
 800e194:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	69d9      	ldr	r1, [r3, #28]
 800e19c:	68bb      	ldr	r3, [r7, #8]
 800e19e:	691a      	ldr	r2, [r3, #16]
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	430a      	orrs	r2, r1
 800e1a6:	61da      	str	r2, [r3, #28]
    }
    break;
 800e1a8:	e021      	b.n	800e1ee <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	68b9      	ldr	r1, [r7, #8]
 800e1b0:	4618      	mov	r0, r3
 800e1b2:	f000 fb69 	bl	800e888 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	69da      	ldr	r2, [r3, #28]
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e1c4:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	69da      	ldr	r2, [r3, #28]
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e1d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	69d9      	ldr	r1, [r3, #28]
 800e1dc:	68bb      	ldr	r3, [r7, #8]
 800e1de:	691b      	ldr	r3, [r3, #16]
 800e1e0:	021a      	lsls	r2, r3, #8
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	430a      	orrs	r2, r1
 800e1e8:	61da      	str	r2, [r3, #28]
    }
    break;
 800e1ea:	e000      	b.n	800e1ee <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 800e1ec:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	2201      	movs	r2, #1
 800e1f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	2200      	movs	r2, #0
 800e1fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800e1fe:	2300      	movs	r3, #0
}
 800e200:	4618      	mov	r0, r3
 800e202:	3710      	adds	r7, #16
 800e204:	46bd      	mov	sp, r7
 800e206:	bd80      	pop	{r7, pc}

0800e208 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 800e208:	b580      	push	{r7, lr}
 800e20a:	b084      	sub	sp, #16
 800e20c:	af00      	add	r7, sp, #0
 800e20e:	6078      	str	r0, [r7, #4]
 800e210:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800e212:	2300      	movs	r3, #0
 800e214:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800e21c:	2b01      	cmp	r3, #1
 800e21e:	d101      	bne.n	800e224 <HAL_TIM_ConfigClockSource+0x1c>
 800e220:	2302      	movs	r3, #2
 800e222:	e0d8      	b.n	800e3d6 <HAL_TIM_ConfigClockSource+0x1ce>
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	2201      	movs	r2, #1
 800e228:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	2202      	movs	r2, #2
 800e230:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	689b      	ldr	r3, [r3, #8]
 800e23a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800e242:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e24a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	68fa      	ldr	r2, [r7, #12]
 800e252:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 800e254:	683b      	ldr	r3, [r7, #0]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e25c:	d052      	beq.n	800e304 <HAL_TIM_ConfigClockSource+0xfc>
 800e25e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e262:	f200 80ae 	bhi.w	800e3c2 <HAL_TIM_ConfigClockSource+0x1ba>
 800e266:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e26a:	d027      	beq.n	800e2bc <HAL_TIM_ConfigClockSource+0xb4>
 800e26c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e270:	f200 80a7 	bhi.w	800e3c2 <HAL_TIM_ConfigClockSource+0x1ba>
 800e274:	2b70      	cmp	r3, #112	; 0x70
 800e276:	d02a      	beq.n	800e2ce <HAL_TIM_ConfigClockSource+0xc6>
 800e278:	2b70      	cmp	r3, #112	; 0x70
 800e27a:	f200 80a2 	bhi.w	800e3c2 <HAL_TIM_ConfigClockSource+0x1ba>
 800e27e:	2b60      	cmp	r3, #96	; 0x60
 800e280:	d063      	beq.n	800e34a <HAL_TIM_ConfigClockSource+0x142>
 800e282:	2b60      	cmp	r3, #96	; 0x60
 800e284:	f200 809d 	bhi.w	800e3c2 <HAL_TIM_ConfigClockSource+0x1ba>
 800e288:	2b50      	cmp	r3, #80	; 0x50
 800e28a:	d04e      	beq.n	800e32a <HAL_TIM_ConfigClockSource+0x122>
 800e28c:	2b50      	cmp	r3, #80	; 0x50
 800e28e:	f200 8098 	bhi.w	800e3c2 <HAL_TIM_ConfigClockSource+0x1ba>
 800e292:	2b40      	cmp	r3, #64	; 0x40
 800e294:	d069      	beq.n	800e36a <HAL_TIM_ConfigClockSource+0x162>
 800e296:	2b40      	cmp	r3, #64	; 0x40
 800e298:	f200 8093 	bhi.w	800e3c2 <HAL_TIM_ConfigClockSource+0x1ba>
 800e29c:	2b30      	cmp	r3, #48	; 0x30
 800e29e:	f000 8089 	beq.w	800e3b4 <HAL_TIM_ConfigClockSource+0x1ac>
 800e2a2:	2b30      	cmp	r3, #48	; 0x30
 800e2a4:	f200 808d 	bhi.w	800e3c2 <HAL_TIM_ConfigClockSource+0x1ba>
 800e2a8:	2b20      	cmp	r3, #32
 800e2aa:	d07c      	beq.n	800e3a6 <HAL_TIM_ConfigClockSource+0x19e>
 800e2ac:	2b20      	cmp	r3, #32
 800e2ae:	f200 8088 	bhi.w	800e3c2 <HAL_TIM_ConfigClockSource+0x1ba>
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d069      	beq.n	800e38a <HAL_TIM_ConfigClockSource+0x182>
 800e2b6:	2b10      	cmp	r3, #16
 800e2b8:	d06e      	beq.n	800e398 <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 800e2ba:	e082      	b.n	800e3c2 <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	689a      	ldr	r2, [r3, #8]
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	f022 0207 	bic.w	r2, r2, #7
 800e2ca:	609a      	str	r2, [r3, #8]
    break;
 800e2cc:	e07a      	b.n	800e3c4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance, 
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	6818      	ldr	r0, [r3, #0]
 800e2d2:	683b      	ldr	r3, [r7, #0]
 800e2d4:	6899      	ldr	r1, [r3, #8]
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	685a      	ldr	r2, [r3, #4]
 800e2da:	683b      	ldr	r3, [r7, #0]
 800e2dc:	68db      	ldr	r3, [r3, #12]
 800e2de:	f000 fc72 	bl	800ebc6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	689b      	ldr	r3, [r3, #8]
 800e2e8:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800e2f0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800e2f8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	68fa      	ldr	r2, [r7, #12]
 800e300:	609a      	str	r2, [r3, #8]
    break;
 800e302:	e05f      	b.n	800e3c4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance, 
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	6818      	ldr	r0, [r3, #0]
 800e308:	683b      	ldr	r3, [r7, #0]
 800e30a:	6899      	ldr	r1, [r3, #8]
 800e30c:	683b      	ldr	r3, [r7, #0]
 800e30e:	685a      	ldr	r2, [r3, #4]
 800e310:	683b      	ldr	r3, [r7, #0]
 800e312:	68db      	ldr	r3, [r3, #12]
 800e314:	f000 fc57 	bl	800ebc6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	689a      	ldr	r2, [r3, #8]
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e326:	609a      	str	r2, [r3, #8]
    break;
 800e328:	e04c      	b.n	800e3c4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	6818      	ldr	r0, [r3, #0]
 800e32e:	683b      	ldr	r3, [r7, #0]
 800e330:	6859      	ldr	r1, [r3, #4]
 800e332:	683b      	ldr	r3, [r7, #0]
 800e334:	68db      	ldr	r3, [r3, #12]
 800e336:	461a      	mov	r2, r3
 800e338:	f000 fafc 	bl	800e934 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	2150      	movs	r1, #80	; 0x50
 800e342:	4618      	mov	r0, r3
 800e344:	f000 fc1f 	bl	800eb86 <TIM_ITRx_SetConfig>
    break;
 800e348:	e03c      	b.n	800e3c4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	6818      	ldr	r0, [r3, #0]
 800e34e:	683b      	ldr	r3, [r7, #0]
 800e350:	6859      	ldr	r1, [r3, #4]
 800e352:	683b      	ldr	r3, [r7, #0]
 800e354:	68db      	ldr	r3, [r3, #12]
 800e356:	461a      	mov	r2, r3
 800e358:	f000 fb60 	bl	800ea1c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	2160      	movs	r1, #96	; 0x60
 800e362:	4618      	mov	r0, r3
 800e364:	f000 fc0f 	bl	800eb86 <TIM_ITRx_SetConfig>
    break;
 800e368:	e02c      	b.n	800e3c4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	6818      	ldr	r0, [r3, #0]
 800e36e:	683b      	ldr	r3, [r7, #0]
 800e370:	6859      	ldr	r1, [r3, #4]
 800e372:	683b      	ldr	r3, [r7, #0]
 800e374:	68db      	ldr	r3, [r3, #12]
 800e376:	461a      	mov	r2, r3
 800e378:	f000 fadc 	bl	800e934 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	2140      	movs	r1, #64	; 0x40
 800e382:	4618      	mov	r0, r3
 800e384:	f000 fbff 	bl	800eb86 <TIM_ITRx_SetConfig>
    break;
 800e388:	e01c      	b.n	800e3c4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	2100      	movs	r1, #0
 800e390:	4618      	mov	r0, r3
 800e392:	f000 fbf8 	bl	800eb86 <TIM_ITRx_SetConfig>
    break;
 800e396:	e015      	b.n	800e3c4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	2110      	movs	r1, #16
 800e39e:	4618      	mov	r0, r3
 800e3a0:	f000 fbf1 	bl	800eb86 <TIM_ITRx_SetConfig>
    break;
 800e3a4:	e00e      	b.n	800e3c4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	2120      	movs	r1, #32
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	f000 fbea 	bl	800eb86 <TIM_ITRx_SetConfig>
    break;
 800e3b2:	e007      	b.n	800e3c4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	2130      	movs	r1, #48	; 0x30
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	f000 fbe3 	bl	800eb86 <TIM_ITRx_SetConfig>
    break;
 800e3c0:	e000      	b.n	800e3c4 <HAL_TIM_ConfigClockSource+0x1bc>
    break;    
 800e3c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	2201      	movs	r2, #1
 800e3c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	2200      	movs	r2, #0
 800e3d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800e3d4:	2300      	movs	r3, #0
}
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	3710      	adds	r7, #16
 800e3da:	46bd      	mov	sp, r7
 800e3dc:	bd80      	pop	{r7, pc}

0800e3de <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e3de:	b480      	push	{r7}
 800e3e0:	b083      	sub	sp, #12
 800e3e2:	af00      	add	r7, sp, #0
 800e3e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e3e6:	bf00      	nop
 800e3e8:	370c      	adds	r7, #12
 800e3ea:	46bd      	mov	sp, r7
 800e3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f0:	4770      	bx	lr

0800e3f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e3f2:	b480      	push	{r7}
 800e3f4:	b083      	sub	sp, #12
 800e3f6:	af00      	add	r7, sp, #0
 800e3f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e3fa:	bf00      	nop
 800e3fc:	370c      	adds	r7, #12
 800e3fe:	46bd      	mov	sp, r7
 800e400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e404:	4770      	bx	lr

0800e406 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e406:	b480      	push	{r7}
 800e408:	b083      	sub	sp, #12
 800e40a:	af00      	add	r7, sp, #0
 800e40c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e40e:	bf00      	nop
 800e410:	370c      	adds	r7, #12
 800e412:	46bd      	mov	sp, r7
 800e414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e418:	4770      	bx	lr
	...

0800e41c <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e41c:	b480      	push	{r7}
 800e41e:	b085      	sub	sp, #20
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]
 800e424:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800e426:	2300      	movs	r3, #0
 800e428:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	4a35      	ldr	r2, [pc, #212]	; (800e508 <TIM_Base_SetConfig+0xec>)
 800e434:	4293      	cmp	r3, r2
 800e436:	d00f      	beq.n	800e458 <TIM_Base_SetConfig+0x3c>
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e43e:	d00b      	beq.n	800e458 <TIM_Base_SetConfig+0x3c>
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	4a32      	ldr	r2, [pc, #200]	; (800e50c <TIM_Base_SetConfig+0xf0>)
 800e444:	4293      	cmp	r3, r2
 800e446:	d007      	beq.n	800e458 <TIM_Base_SetConfig+0x3c>
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	4a31      	ldr	r2, [pc, #196]	; (800e510 <TIM_Base_SetConfig+0xf4>)
 800e44c:	4293      	cmp	r3, r2
 800e44e:	d003      	beq.n	800e458 <TIM_Base_SetConfig+0x3c>
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	4a30      	ldr	r2, [pc, #192]	; (800e514 <TIM_Base_SetConfig+0xf8>)
 800e454:	4293      	cmp	r3, r2
 800e456:	d101      	bne.n	800e45c <TIM_Base_SetConfig+0x40>
 800e458:	2301      	movs	r3, #1
 800e45a:	e000      	b.n	800e45e <TIM_Base_SetConfig+0x42>
 800e45c:	2300      	movs	r3, #0
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d008      	beq.n	800e474 <TIM_Base_SetConfig+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e468:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e46a:	683b      	ldr	r3, [r7, #0]
 800e46c:	685b      	ldr	r3, [r3, #4]
 800e46e:	68fa      	ldr	r2, [r7, #12]
 800e470:	4313      	orrs	r3, r2
 800e472:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	4a24      	ldr	r2, [pc, #144]	; (800e508 <TIM_Base_SetConfig+0xec>)
 800e478:	4293      	cmp	r3, r2
 800e47a:	d01b      	beq.n	800e4b4 <TIM_Base_SetConfig+0x98>
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e482:	d017      	beq.n	800e4b4 <TIM_Base_SetConfig+0x98>
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	4a21      	ldr	r2, [pc, #132]	; (800e50c <TIM_Base_SetConfig+0xf0>)
 800e488:	4293      	cmp	r3, r2
 800e48a:	d013      	beq.n	800e4b4 <TIM_Base_SetConfig+0x98>
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	4a20      	ldr	r2, [pc, #128]	; (800e510 <TIM_Base_SetConfig+0xf4>)
 800e490:	4293      	cmp	r3, r2
 800e492:	d00f      	beq.n	800e4b4 <TIM_Base_SetConfig+0x98>
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	4a1f      	ldr	r2, [pc, #124]	; (800e514 <TIM_Base_SetConfig+0xf8>)
 800e498:	4293      	cmp	r3, r2
 800e49a:	d00b      	beq.n	800e4b4 <TIM_Base_SetConfig+0x98>
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	4a1e      	ldr	r2, [pc, #120]	; (800e518 <TIM_Base_SetConfig+0xfc>)
 800e4a0:	4293      	cmp	r3, r2
 800e4a2:	d007      	beq.n	800e4b4 <TIM_Base_SetConfig+0x98>
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	4a1d      	ldr	r2, [pc, #116]	; (800e51c <TIM_Base_SetConfig+0x100>)
 800e4a8:	4293      	cmp	r3, r2
 800e4aa:	d003      	beq.n	800e4b4 <TIM_Base_SetConfig+0x98>
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	4a1c      	ldr	r2, [pc, #112]	; (800e520 <TIM_Base_SetConfig+0x104>)
 800e4b0:	4293      	cmp	r3, r2
 800e4b2:	d101      	bne.n	800e4b8 <TIM_Base_SetConfig+0x9c>
 800e4b4:	2301      	movs	r3, #1
 800e4b6:	e000      	b.n	800e4ba <TIM_Base_SetConfig+0x9e>
 800e4b8:	2300      	movs	r3, #0
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d008      	beq.n	800e4d0 <TIM_Base_SetConfig+0xb4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e4c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e4c6:	683b      	ldr	r3, [r7, #0]
 800e4c8:	68db      	ldr	r3, [r3, #12]
 800e4ca:	68fa      	ldr	r2, [r7, #12]
 800e4cc:	4313      	orrs	r3, r2
 800e4ce:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	68fa      	ldr	r2, [r7, #12]
 800e4d4:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e4d6:	683b      	ldr	r3, [r7, #0]
 800e4d8:	689a      	ldr	r2, [r3, #8]
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800e4de:	683b      	ldr	r3, [r7, #0]
 800e4e0:	681a      	ldr	r2, [r3, #0]
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	4a07      	ldr	r2, [pc, #28]	; (800e508 <TIM_Base_SetConfig+0xec>)
 800e4ea:	4293      	cmp	r3, r2
 800e4ec:	d103      	bne.n	800e4f6 <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e4ee:	683b      	ldr	r3, [r7, #0]
 800e4f0:	691a      	ldr	r2, [r3, #16]
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	2201      	movs	r2, #1
 800e4fa:	615a      	str	r2, [r3, #20]
}
 800e4fc:	bf00      	nop
 800e4fe:	3714      	adds	r7, #20
 800e500:	46bd      	mov	sp, r7
 800e502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e506:	4770      	bx	lr
 800e508:	40010000 	.word	0x40010000
 800e50c:	40000400 	.word	0x40000400
 800e510:	40000800 	.word	0x40000800
 800e514:	40000c00 	.word	0x40000c00
 800e518:	40014000 	.word	0x40014000
 800e51c:	40014400 	.word	0x40014400
 800e520:	40014800 	.word	0x40014800

0800e524 <TIM_TI1_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800e524:	b480      	push	{r7}
 800e526:	b087      	sub	sp, #28
 800e528:	af00      	add	r7, sp, #0
 800e52a:	60f8      	str	r0, [r7, #12]
 800e52c:	60b9      	str	r1, [r7, #8]
 800e52e:	607a      	str	r2, [r7, #4]
 800e530:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800e532:	2300      	movs	r3, #0
 800e534:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800e536:	2300      	movs	r3, #0
 800e538:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	6a1b      	ldr	r3, [r3, #32]
 800e53e:	f023 0201 	bic.w	r2, r3, #1
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	699b      	ldr	r3, [r3, #24]
 800e54a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	6a1b      	ldr	r3, [r3, #32]
 800e550:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	4a26      	ldr	r2, [pc, #152]	; (800e5f0 <TIM_TI1_SetConfig+0xcc>)
 800e556:	4293      	cmp	r3, r2
 800e558:	d013      	beq.n	800e582 <TIM_TI1_SetConfig+0x5e>
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e560:	d00f      	beq.n	800e582 <TIM_TI1_SetConfig+0x5e>
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	4a23      	ldr	r2, [pc, #140]	; (800e5f4 <TIM_TI1_SetConfig+0xd0>)
 800e566:	4293      	cmp	r3, r2
 800e568:	d00b      	beq.n	800e582 <TIM_TI1_SetConfig+0x5e>
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	4a22      	ldr	r2, [pc, #136]	; (800e5f8 <TIM_TI1_SetConfig+0xd4>)
 800e56e:	4293      	cmp	r3, r2
 800e570:	d007      	beq.n	800e582 <TIM_TI1_SetConfig+0x5e>
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	4a21      	ldr	r2, [pc, #132]	; (800e5fc <TIM_TI1_SetConfig+0xd8>)
 800e576:	4293      	cmp	r3, r2
 800e578:	d003      	beq.n	800e582 <TIM_TI1_SetConfig+0x5e>
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	4a20      	ldr	r2, [pc, #128]	; (800e600 <TIM_TI1_SetConfig+0xdc>)
 800e57e:	4293      	cmp	r3, r2
 800e580:	d101      	bne.n	800e586 <TIM_TI1_SetConfig+0x62>
 800e582:	2301      	movs	r3, #1
 800e584:	e000      	b.n	800e588 <TIM_TI1_SetConfig+0x64>
 800e586:	2300      	movs	r3, #0
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d008      	beq.n	800e59e <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800e58c:	697b      	ldr	r3, [r7, #20]
 800e58e:	f023 0303 	bic.w	r3, r3, #3
 800e592:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800e594:	697a      	ldr	r2, [r7, #20]
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	4313      	orrs	r3, r2
 800e59a:	617b      	str	r3, [r7, #20]
 800e59c:	e007      	b.n	800e5ae <TIM_TI1_SetConfig+0x8a>
  } 
  else
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800e59e:	697b      	ldr	r3, [r7, #20]
 800e5a0:	f023 0303 	bic.w	r3, r3, #3
 800e5a4:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800e5a6:	697b      	ldr	r3, [r7, #20]
 800e5a8:	f043 0301 	orr.w	r3, r3, #1
 800e5ac:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e5ae:	697b      	ldr	r3, [r7, #20]
 800e5b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e5b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800e5b6:	683b      	ldr	r3, [r7, #0]
 800e5b8:	011b      	lsls	r3, r3, #4
 800e5ba:	b2db      	uxtb	r3, r3
 800e5bc:	697a      	ldr	r2, [r7, #20]
 800e5be:	4313      	orrs	r3, r2
 800e5c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e5c2:	693b      	ldr	r3, [r7, #16]
 800e5c4:	f023 030a 	bic.w	r3, r3, #10
 800e5c8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800e5ca:	68bb      	ldr	r3, [r7, #8]
 800e5cc:	f003 030a 	and.w	r3, r3, #10
 800e5d0:	693a      	ldr	r2, [r7, #16]
 800e5d2:	4313      	orrs	r3, r2
 800e5d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	697a      	ldr	r2, [r7, #20]
 800e5da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	693a      	ldr	r2, [r7, #16]
 800e5e0:	621a      	str	r2, [r3, #32]
}
 800e5e2:	bf00      	nop
 800e5e4:	371c      	adds	r7, #28
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ec:	4770      	bx	lr
 800e5ee:	bf00      	nop
 800e5f0:	40010000 	.word	0x40010000
 800e5f4:	40000400 	.word	0x40000400
 800e5f8:	40000800 	.word	0x40000800
 800e5fc:	40000c00 	.word	0x40000c00
 800e600:	40014000 	.word	0x40014000

0800e604 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e604:	b480      	push	{r7}
 800e606:	b087      	sub	sp, #28
 800e608:	af00      	add	r7, sp, #0
 800e60a:	6078      	str	r0, [r7, #4]
 800e60c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800e60e:	2300      	movs	r3, #0
 800e610:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800e612:	2300      	movs	r3, #0
 800e614:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800e616:	2300      	movs	r3, #0
 800e618:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	6a1b      	ldr	r3, [r3, #32]
 800e61e:	f023 0210 	bic.w	r2, r3, #16
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	6a1b      	ldr	r3, [r3, #32]
 800e62a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	685b      	ldr	r3, [r3, #4]
 800e630:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	699b      	ldr	r3, [r3, #24]
 800e636:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e63e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e646:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	021b      	lsls	r3, r3, #8
 800e64e:	68fa      	ldr	r2, [r7, #12]
 800e650:	4313      	orrs	r3, r2
 800e652:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e654:	697b      	ldr	r3, [r7, #20]
 800e656:	f023 0320 	bic.w	r3, r3, #32
 800e65a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e65c:	683b      	ldr	r3, [r7, #0]
 800e65e:	689b      	ldr	r3, [r3, #8]
 800e660:	011b      	lsls	r3, r3, #4
 800e662:	697a      	ldr	r2, [r7, #20]
 800e664:	4313      	orrs	r3, r2
 800e666:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	4a1c      	ldr	r2, [pc, #112]	; (800e6dc <TIM_OC2_SetConfig+0xd8>)
 800e66c:	4293      	cmp	r3, r2
 800e66e:	d121      	bne.n	800e6b4 <TIM_OC2_SetConfig+0xb0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e670:	697b      	ldr	r3, [r7, #20]
 800e672:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e676:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e678:	683b      	ldr	r3, [r7, #0]
 800e67a:	68db      	ldr	r3, [r3, #12]
 800e67c:	011b      	lsls	r3, r3, #4
 800e67e:	697a      	ldr	r2, [r7, #20]
 800e680:	4313      	orrs	r3, r2
 800e682:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e684:	697b      	ldr	r3, [r7, #20]
 800e686:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e68a:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e68c:	693b      	ldr	r3, [r7, #16]
 800e68e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e692:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e694:	693b      	ldr	r3, [r7, #16]
 800e696:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e69a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e69c:	683b      	ldr	r3, [r7, #0]
 800e69e:	695b      	ldr	r3, [r3, #20]
 800e6a0:	009b      	lsls	r3, r3, #2
 800e6a2:	693a      	ldr	r2, [r7, #16]
 800e6a4:	4313      	orrs	r3, r2
 800e6a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e6a8:	683b      	ldr	r3, [r7, #0]
 800e6aa:	699b      	ldr	r3, [r3, #24]
 800e6ac:	009b      	lsls	r3, r3, #2
 800e6ae:	693a      	ldr	r2, [r7, #16]
 800e6b0:	4313      	orrs	r3, r2
 800e6b2:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	693a      	ldr	r2, [r7, #16]
 800e6b8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	68fa      	ldr	r2, [r7, #12]
 800e6be:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e6c0:	683b      	ldr	r3, [r7, #0]
 800e6c2:	685a      	ldr	r2, [r3, #4]
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	697a      	ldr	r2, [r7, #20]
 800e6cc:	621a      	str	r2, [r3, #32]
}
 800e6ce:	bf00      	nop
 800e6d0:	371c      	adds	r7, #28
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d8:	4770      	bx	lr
 800e6da:	bf00      	nop
 800e6dc:	40010000 	.word	0x40010000

0800e6e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e6e0:	b480      	push	{r7}
 800e6e2:	b087      	sub	sp, #28
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	6078      	str	r0, [r7, #4]
 800e6e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800e6ea:	2300      	movs	r3, #0
 800e6ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800e6ee:	2300      	movs	r3, #0
 800e6f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 800e6f2:	2300      	movs	r3, #0
 800e6f4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	6a1b      	ldr	r3, [r3, #32]
 800e6fa:	f023 0201 	bic.w	r2, r3, #1
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	6a1b      	ldr	r3, [r3, #32]
 800e706:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	685b      	ldr	r3, [r3, #4]
 800e70c:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	699b      	ldr	r3, [r3, #24]
 800e712:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e71a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	f023 0303 	bic.w	r3, r3, #3
 800e722:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e724:	683b      	ldr	r3, [r7, #0]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	68fa      	ldr	r2, [r7, #12]
 800e72a:	4313      	orrs	r3, r2
 800e72c:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e72e:	697b      	ldr	r3, [r7, #20]
 800e730:	f023 0302 	bic.w	r3, r3, #2
 800e734:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e736:	683b      	ldr	r3, [r7, #0]
 800e738:	689b      	ldr	r3, [r3, #8]
 800e73a:	697a      	ldr	r2, [r7, #20]
 800e73c:	4313      	orrs	r3, r2
 800e73e:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	4a1a      	ldr	r2, [pc, #104]	; (800e7ac <TIM_OC1_SetConfig+0xcc>)
 800e744:	4293      	cmp	r3, r2
 800e746:	d11e      	bne.n	800e786 <TIM_OC1_SetConfig+0xa6>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e748:	697b      	ldr	r3, [r7, #20]
 800e74a:	f023 0308 	bic.w	r3, r3, #8
 800e74e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e750:	683b      	ldr	r3, [r7, #0]
 800e752:	68db      	ldr	r3, [r3, #12]
 800e754:	697a      	ldr	r2, [r7, #20]
 800e756:	4313      	orrs	r3, r2
 800e758:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e75a:	697b      	ldr	r3, [r7, #20]
 800e75c:	f023 0304 	bic.w	r3, r3, #4
 800e760:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e762:	693b      	ldr	r3, [r7, #16]
 800e764:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e768:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e76a:	693b      	ldr	r3, [r7, #16]
 800e76c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e770:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e772:	683b      	ldr	r3, [r7, #0]
 800e774:	695b      	ldr	r3, [r3, #20]
 800e776:	693a      	ldr	r2, [r7, #16]
 800e778:	4313      	orrs	r3, r2
 800e77a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e77c:	683b      	ldr	r3, [r7, #0]
 800e77e:	699b      	ldr	r3, [r3, #24]
 800e780:	693a      	ldr	r2, [r7, #16]
 800e782:	4313      	orrs	r3, r2
 800e784:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	693a      	ldr	r2, [r7, #16]
 800e78a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	68fa      	ldr	r2, [r7, #12]
 800e790:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e792:	683b      	ldr	r3, [r7, #0]
 800e794:	685a      	ldr	r2, [r3, #4]
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	697a      	ldr	r2, [r7, #20]
 800e79e:	621a      	str	r2, [r3, #32]
} 
 800e7a0:	bf00      	nop
 800e7a2:	371c      	adds	r7, #28
 800e7a4:	46bd      	mov	sp, r7
 800e7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7aa:	4770      	bx	lr
 800e7ac:	40010000 	.word	0x40010000

0800e7b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e7b0:	b480      	push	{r7}
 800e7b2:	b087      	sub	sp, #28
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
 800e7b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800e7be:	2300      	movs	r3, #0
 800e7c0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	6a1b      	ldr	r3, [r3, #32]
 800e7ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	6a1b      	ldr	r3, [r3, #32]
 800e7d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	685b      	ldr	r3, [r3, #4]
 800e7dc:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	69db      	ldr	r3, [r3, #28]
 800e7e2:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e7ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	f023 0303 	bic.w	r3, r3, #3
 800e7f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e7f4:	683b      	ldr	r3, [r7, #0]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	68fa      	ldr	r2, [r7, #12]
 800e7fa:	4313      	orrs	r3, r2
 800e7fc:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e7fe:	697b      	ldr	r3, [r7, #20]
 800e800:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e804:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e806:	683b      	ldr	r3, [r7, #0]
 800e808:	689b      	ldr	r3, [r3, #8]
 800e80a:	021b      	lsls	r3, r3, #8
 800e80c:	697a      	ldr	r2, [r7, #20]
 800e80e:	4313      	orrs	r3, r2
 800e810:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	4a1b      	ldr	r2, [pc, #108]	; (800e884 <TIM_OC3_SetConfig+0xd4>)
 800e816:	4293      	cmp	r3, r2
 800e818:	d121      	bne.n	800e85e <TIM_OC3_SetConfig+0xae>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e81a:	697b      	ldr	r3, [r7, #20]
 800e81c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e820:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e822:	683b      	ldr	r3, [r7, #0]
 800e824:	68db      	ldr	r3, [r3, #12]
 800e826:	021b      	lsls	r3, r3, #8
 800e828:	697a      	ldr	r2, [r7, #20]
 800e82a:	4313      	orrs	r3, r2
 800e82c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e82e:	697b      	ldr	r3, [r7, #20]
 800e830:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e834:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e836:	693b      	ldr	r3, [r7, #16]
 800e838:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e83c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e83e:	693b      	ldr	r3, [r7, #16]
 800e840:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e844:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e846:	683b      	ldr	r3, [r7, #0]
 800e848:	695b      	ldr	r3, [r3, #20]
 800e84a:	011b      	lsls	r3, r3, #4
 800e84c:	693a      	ldr	r2, [r7, #16]
 800e84e:	4313      	orrs	r3, r2
 800e850:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e852:	683b      	ldr	r3, [r7, #0]
 800e854:	699b      	ldr	r3, [r3, #24]
 800e856:	011b      	lsls	r3, r3, #4
 800e858:	693a      	ldr	r2, [r7, #16]
 800e85a:	4313      	orrs	r3, r2
 800e85c:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	693a      	ldr	r2, [r7, #16]
 800e862:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	68fa      	ldr	r2, [r7, #12]
 800e868:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e86a:	683b      	ldr	r3, [r7, #0]
 800e86c:	685a      	ldr	r2, [r3, #4]
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	697a      	ldr	r2, [r7, #20]
 800e876:	621a      	str	r2, [r3, #32]
}
 800e878:	bf00      	nop
 800e87a:	371c      	adds	r7, #28
 800e87c:	46bd      	mov	sp, r7
 800e87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e882:	4770      	bx	lr
 800e884:	40010000 	.word	0x40010000

0800e888 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e888:	b480      	push	{r7}
 800e88a:	b087      	sub	sp, #28
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6078      	str	r0, [r7, #4]
 800e890:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800e892:	2300      	movs	r3, #0
 800e894:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800e896:	2300      	movs	r3, #0
 800e898:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 800e89a:	2300      	movs	r3, #0
 800e89c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	6a1b      	ldr	r3, [r3, #32]
 800e8a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	6a1b      	ldr	r3, [r3, #32]
 800e8ae:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	685b      	ldr	r3, [r3, #4]
 800e8b4:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	69db      	ldr	r3, [r3, #28]
 800e8ba:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e8bc:	693b      	ldr	r3, [r7, #16]
 800e8be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e8c2:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e8c4:	693b      	ldr	r3, [r7, #16]
 800e8c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e8ca:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e8cc:	683b      	ldr	r3, [r7, #0]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	021b      	lsls	r3, r3, #8
 800e8d2:	693a      	ldr	r2, [r7, #16]
 800e8d4:	4313      	orrs	r3, r2
 800e8d6:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e8de:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	689b      	ldr	r3, [r3, #8]
 800e8e4:	031b      	lsls	r3, r3, #12
 800e8e6:	68fa      	ldr	r2, [r7, #12]
 800e8e8:	4313      	orrs	r3, r2
 800e8ea:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	4a10      	ldr	r2, [pc, #64]	; (800e930 <TIM_OC4_SetConfig+0xa8>)
 800e8f0:	4293      	cmp	r3, r2
 800e8f2:	d109      	bne.n	800e908 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e8f4:	697b      	ldr	r3, [r7, #20]
 800e8f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e8fa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e8fc:	683b      	ldr	r3, [r7, #0]
 800e8fe:	695b      	ldr	r3, [r3, #20]
 800e900:	019b      	lsls	r3, r3, #6
 800e902:	697a      	ldr	r2, [r7, #20]
 800e904:	4313      	orrs	r3, r2
 800e906:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	697a      	ldr	r2, [r7, #20]
 800e90c:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	693a      	ldr	r2, [r7, #16]
 800e912:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	685a      	ldr	r2, [r3, #4]
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	68fa      	ldr	r2, [r7, #12]
 800e920:	621a      	str	r2, [r3, #32]
}
 800e922:	bf00      	nop
 800e924:	371c      	adds	r7, #28
 800e926:	46bd      	mov	sp, r7
 800e928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e92c:	4770      	bx	lr
 800e92e:	bf00      	nop
 800e930:	40010000 	.word	0x40010000

0800e934 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e934:	b480      	push	{r7}
 800e936:	b087      	sub	sp, #28
 800e938:	af00      	add	r7, sp, #0
 800e93a:	60f8      	str	r0, [r7, #12]
 800e93c:	60b9      	str	r1, [r7, #8]
 800e93e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800e940:	2300      	movs	r3, #0
 800e942:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800e944:	2300      	movs	r3, #0
 800e946:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	6a1b      	ldr	r3, [r3, #32]
 800e94c:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	6a1b      	ldr	r3, [r3, #32]
 800e952:	f023 0201 	bic.w	r2, r3, #1
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	699b      	ldr	r3, [r3, #24]
 800e95e:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e960:	697b      	ldr	r3, [r7, #20]
 800e962:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e966:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	011b      	lsls	r3, r3, #4
 800e96c:	697a      	ldr	r2, [r7, #20]
 800e96e:	4313      	orrs	r3, r2
 800e970:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e972:	693b      	ldr	r3, [r7, #16]
 800e974:	f023 030a 	bic.w	r3, r3, #10
 800e978:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800e97a:	693a      	ldr	r2, [r7, #16]
 800e97c:	68bb      	ldr	r3, [r7, #8]
 800e97e:	4313      	orrs	r3, r2
 800e980:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	697a      	ldr	r2, [r7, #20]
 800e986:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	693a      	ldr	r2, [r7, #16]
 800e98c:	621a      	str	r2, [r3, #32]
}
 800e98e:	bf00      	nop
 800e990:	371c      	adds	r7, #28
 800e992:	46bd      	mov	sp, r7
 800e994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e998:	4770      	bx	lr

0800e99a <TIM_TI2_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800e99a:	b480      	push	{r7}
 800e99c:	b087      	sub	sp, #28
 800e99e:	af00      	add	r7, sp, #0
 800e9a0:	60f8      	str	r0, [r7, #12]
 800e9a2:	60b9      	str	r1, [r7, #8]
 800e9a4:	607a      	str	r2, [r7, #4]
 800e9a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800e9a8:	2300      	movs	r3, #0
 800e9aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800e9ac:	2300      	movs	r3, #0
 800e9ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	6a1b      	ldr	r3, [r3, #32]
 800e9b4:	f023 0210 	bic.w	r2, r3, #16
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	699b      	ldr	r3, [r3, #24]
 800e9c0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	6a1b      	ldr	r3, [r3, #32]
 800e9c6:	613b      	str	r3, [r7, #16]
  
  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800e9c8:	697b      	ldr	r3, [r7, #20]
 800e9ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e9ce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	021b      	lsls	r3, r3, #8
 800e9d4:	697a      	ldr	r2, [r7, #20]
 800e9d6:	4313      	orrs	r3, r2
 800e9d8:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e9da:	697b      	ldr	r3, [r7, #20]
 800e9dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e9e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800e9e2:	683b      	ldr	r3, [r7, #0]
 800e9e4:	031b      	lsls	r3, r3, #12
 800e9e6:	b29b      	uxth	r3, r3
 800e9e8:	697a      	ldr	r2, [r7, #20]
 800e9ea:	4313      	orrs	r3, r2
 800e9ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e9ee:	693b      	ldr	r3, [r7, #16]
 800e9f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e9f4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800e9f6:	68bb      	ldr	r3, [r7, #8]
 800e9f8:	011b      	lsls	r3, r3, #4
 800e9fa:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800e9fe:	693a      	ldr	r2, [r7, #16]
 800ea00:	4313      	orrs	r3, r2
 800ea02:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	697a      	ldr	r2, [r7, #20]
 800ea08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	693a      	ldr	r2, [r7, #16]
 800ea0e:	621a      	str	r2, [r3, #32]
}
 800ea10:	bf00      	nop
 800ea12:	371c      	adds	r7, #28
 800ea14:	46bd      	mov	sp, r7
 800ea16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1a:	4770      	bx	lr

0800ea1c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ea1c:	b480      	push	{r7}
 800ea1e:	b087      	sub	sp, #28
 800ea20:	af00      	add	r7, sp, #0
 800ea22:	60f8      	str	r0, [r7, #12]
 800ea24:	60b9      	str	r1, [r7, #8]
 800ea26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800ea28:	2300      	movs	r3, #0
 800ea2a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	6a1b      	ldr	r3, [r3, #32]
 800ea34:	f023 0210 	bic.w	r2, r3, #16
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	699b      	ldr	r3, [r3, #24]
 800ea40:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	6a1b      	ldr	r3, [r3, #32]
 800ea46:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ea48:	697b      	ldr	r3, [r7, #20]
 800ea4a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ea4e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	031b      	lsls	r3, r3, #12
 800ea54:	697a      	ldr	r2, [r7, #20]
 800ea56:	4313      	orrs	r3, r2
 800ea58:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ea5a:	693b      	ldr	r3, [r7, #16]
 800ea5c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ea60:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ea62:	68bb      	ldr	r3, [r7, #8]
 800ea64:	011b      	lsls	r3, r3, #4
 800ea66:	693a      	ldr	r2, [r7, #16]
 800ea68:	4313      	orrs	r3, r2
 800ea6a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	697a      	ldr	r2, [r7, #20]
 800ea70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	693a      	ldr	r2, [r7, #16]
 800ea76:	621a      	str	r2, [r3, #32]
}
 800ea78:	bf00      	nop
 800ea7a:	371c      	adds	r7, #28
 800ea7c:	46bd      	mov	sp, r7
 800ea7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea82:	4770      	bx	lr

0800ea84 <TIM_TI3_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800ea84:	b480      	push	{r7}
 800ea86:	b087      	sub	sp, #28
 800ea88:	af00      	add	r7, sp, #0
 800ea8a:	60f8      	str	r0, [r7, #12]
 800ea8c:	60b9      	str	r1, [r7, #8]
 800ea8e:	607a      	str	r2, [r7, #4]
 800ea90:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 800ea92:	2300      	movs	r3, #0
 800ea94:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800ea96:	2300      	movs	r3, #0
 800ea98:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	6a1b      	ldr	r3, [r3, #32]
 800ea9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	69db      	ldr	r3, [r3, #28]
 800eaaa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	6a1b      	ldr	r3, [r3, #32]
 800eab0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800eab2:	697b      	ldr	r3, [r7, #20]
 800eab4:	f023 0303 	bic.w	r3, r3, #3
 800eab8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800eaba:	697a      	ldr	r2, [r7, #20]
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	4313      	orrs	r3, r2
 800eac0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800eac2:	697b      	ldr	r3, [r7, #20]
 800eac4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800eac8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800eaca:	683b      	ldr	r3, [r7, #0]
 800eacc:	011b      	lsls	r3, r3, #4
 800eace:	b2db      	uxtb	r3, r3
 800ead0:	697a      	ldr	r2, [r7, #20]
 800ead2:	4313      	orrs	r3, r2
 800ead4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800ead6:	693b      	ldr	r3, [r7, #16]
 800ead8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800eadc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800eade:	68bb      	ldr	r3, [r7, #8]
 800eae0:	021b      	lsls	r3, r3, #8
 800eae2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800eae6:	693a      	ldr	r2, [r7, #16]
 800eae8:	4313      	orrs	r3, r2
 800eaea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	697a      	ldr	r2, [r7, #20]
 800eaf0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	693a      	ldr	r2, [r7, #16]
 800eaf6:	621a      	str	r2, [r3, #32]
}
 800eaf8:	bf00      	nop
 800eafa:	371c      	adds	r7, #28
 800eafc:	46bd      	mov	sp, r7
 800eafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb02:	4770      	bx	lr

0800eb04 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800eb04:	b480      	push	{r7}
 800eb06:	b087      	sub	sp, #28
 800eb08:	af00      	add	r7, sp, #0
 800eb0a:	60f8      	str	r0, [r7, #12]
 800eb0c:	60b9      	str	r1, [r7, #8]
 800eb0e:	607a      	str	r2, [r7, #4]
 800eb10:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 800eb12:	2300      	movs	r3, #0
 800eb14:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800eb16:	2300      	movs	r3, #0
 800eb18:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	6a1b      	ldr	r3, [r3, #32]
 800eb1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	69db      	ldr	r3, [r3, #28]
 800eb2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	6a1b      	ldr	r3, [r3, #32]
 800eb30:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800eb32:	697b      	ldr	r3, [r7, #20]
 800eb34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800eb38:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	021b      	lsls	r3, r3, #8
 800eb3e:	697a      	ldr	r2, [r7, #20]
 800eb40:	4313      	orrs	r3, r2
 800eb42:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800eb4a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	031b      	lsls	r3, r3, #12
 800eb50:	b29b      	uxth	r3, r3
 800eb52:	697a      	ldr	r2, [r7, #20]
 800eb54:	4313      	orrs	r3, r2
 800eb56:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800eb58:	693b      	ldr	r3, [r7, #16]
 800eb5a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800eb5e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800eb60:	68bb      	ldr	r3, [r7, #8]
 800eb62:	031b      	lsls	r3, r3, #12
 800eb64:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800eb68:	693a      	ldr	r2, [r7, #16]
 800eb6a:	4313      	orrs	r3, r2
 800eb6c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800eb6e:	68fb      	ldr	r3, [r7, #12]
 800eb70:	697a      	ldr	r2, [r7, #20]
 800eb72:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	693a      	ldr	r2, [r7, #16]
 800eb78:	621a      	str	r2, [r3, #32]
}
 800eb7a:	bf00      	nop
 800eb7c:	371c      	adds	r7, #28
 800eb7e:	46bd      	mov	sp, r7
 800eb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb84:	4770      	bx	lr

0800eb86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 800eb86:	b480      	push	{r7}
 800eb88:	b085      	sub	sp, #20
 800eb8a:	af00      	add	r7, sp, #0
 800eb8c:	6078      	str	r0, [r7, #4]
 800eb8e:	460b      	mov	r3, r1
 800eb90:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 800eb92:	2300      	movs	r3, #0
 800eb94:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	689b      	ldr	r3, [r3, #8]
 800eb9a:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eba2:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800eba4:	887b      	ldrh	r3, [r7, #2]
 800eba6:	f043 0307 	orr.w	r3, r3, #7
 800ebaa:	b29b      	uxth	r3, r3
 800ebac:	461a      	mov	r2, r3
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	4313      	orrs	r3, r2
 800ebb2:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	68fa      	ldr	r2, [r7, #12]
 800ebb8:	609a      	str	r2, [r3, #8]
}
 800ebba:	bf00      	nop
 800ebbc:	3714      	adds	r7, #20
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc4:	4770      	bx	lr

0800ebc6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ebc6:	b480      	push	{r7}
 800ebc8:	b087      	sub	sp, #28
 800ebca:	af00      	add	r7, sp, #0
 800ebcc:	60f8      	str	r0, [r7, #12]
 800ebce:	60b9      	str	r1, [r7, #8]
 800ebd0:	607a      	str	r2, [r7, #4]
 800ebd2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	689b      	ldr	r3, [r3, #8]
 800ebdc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ebde:	697b      	ldr	r3, [r7, #20]
 800ebe0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ebe4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800ebe6:	683b      	ldr	r3, [r7, #0]
 800ebe8:	021a      	lsls	r2, r3, #8
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	431a      	orrs	r2, r3
 800ebee:	68bb      	ldr	r3, [r7, #8]
 800ebf0:	4313      	orrs	r3, r2
 800ebf2:	697a      	ldr	r2, [r7, #20]
 800ebf4:	4313      	orrs	r3, r2
 800ebf6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	697a      	ldr	r2, [r7, #20]
 800ebfc:	609a      	str	r2, [r3, #8]
} 
 800ebfe:	bf00      	nop
 800ec00:	371c      	adds	r7, #28
 800ec02:	46bd      	mov	sp, r7
 800ec04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec08:	4770      	bx	lr

0800ec0a <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800ec0a:	b480      	push	{r7}
 800ec0c:	b083      	sub	sp, #12
 800ec0e:	af00      	add	r7, sp, #0
 800ec10:	6078      	str	r0, [r7, #4]
 800ec12:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ec1a:	2b01      	cmp	r3, #1
 800ec1c:	d101      	bne.n	800ec22 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ec1e:	2302      	movs	r3, #2
 800ec20:	e032      	b.n	800ec88 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	2201      	movs	r2, #1
 800ec26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	2202      	movs	r2, #2
 800ec2e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	685a      	ldr	r2, [r3, #4]
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ec40:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	6859      	ldr	r1, [r3, #4]
 800ec48:	683b      	ldr	r3, [r7, #0]
 800ec4a:	681a      	ldr	r2, [r3, #0]
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	430a      	orrs	r2, r1
 800ec52:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	689a      	ldr	r2, [r3, #8]
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ec62:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	6899      	ldr	r1, [r3, #8]
 800ec6a:	683b      	ldr	r3, [r7, #0]
 800ec6c:	685a      	ldr	r2, [r3, #4]
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	430a      	orrs	r2, r1
 800ec74:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	2201      	movs	r2, #1
 800ec7a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	2200      	movs	r2, #0
 800ec82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800ec86:	2300      	movs	r3, #0
} 
 800ec88:	4618      	mov	r0, r3
 800ec8a:	370c      	adds	r7, #12
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec92:	4770      	bx	lr

0800ec94 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 800ec94:	b480      	push	{r7}
 800ec96:	b083      	sub	sp, #12
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800ec9c:	bf00      	nop
 800ec9e:	370c      	adds	r7, #12
 800eca0:	46bd      	mov	sp, r7
 800eca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eca6:	4770      	bx	lr

0800eca8 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800eca8:	b480      	push	{r7}
 800ecaa:	b083      	sub	sp, #12
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ecb0:	bf00      	nop
 800ecb2:	370c      	adds	r7, #12
 800ecb4:	46bd      	mov	sp, r7
 800ecb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecba:	4770      	bx	lr

0800ecbc <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ecbc:	b580      	push	{r7, lr}
 800ecbe:	b082      	sub	sp, #8
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d101      	bne.n	800ecce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ecca:	2301      	movs	r3, #1
 800eccc:	e03f      	b.n	800ed4e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ecd4:	b2db      	uxtb	r3, r3
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d106      	bne.n	800ece8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	2200      	movs	r2, #0
 800ecde:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800ece2:	6878      	ldr	r0, [r7, #4]
 800ece4:	f7f3 fe7a 	bl	80029dc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	2224      	movs	r2, #36	; 0x24
 800ecec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	68da      	ldr	r2, [r3, #12]
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ecfe:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ed00:	6878      	ldr	r0, [r7, #4]
 800ed02:	f000 fb3d 	bl	800f380 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	691a      	ldr	r2, [r3, #16]
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ed14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	695a      	ldr	r2, [r3, #20]
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ed24:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	68da      	ldr	r2, [r3, #12]
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ed34:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	2200      	movs	r2, #0
 800ed3a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	2220      	movs	r2, #32
 800ed40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	2220      	movs	r2, #32
 800ed48:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800ed4c:	2300      	movs	r3, #0
}
 800ed4e:	4618      	mov	r0, r3
 800ed50:	3708      	adds	r7, #8
 800ed52:	46bd      	mov	sp, r7
 800ed54:	bd80      	pop	{r7, pc}

0800ed56 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ed56:	b580      	push	{r7, lr}
 800ed58:	b088      	sub	sp, #32
 800ed5a:	af02      	add	r7, sp, #8
 800ed5c:	60f8      	str	r0, [r7, #12]
 800ed5e:	60b9      	str	r1, [r7, #8]
 800ed60:	603b      	str	r3, [r7, #0]
 800ed62:	4613      	mov	r3, r2
 800ed64:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800ed66:	2300      	movs	r3, #0
 800ed68:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ed70:	b2db      	uxtb	r3, r3
 800ed72:	2b20      	cmp	r3, #32
 800ed74:	f040 8083 	bne.w	800ee7e <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL ) || (Size == 0U)) 
 800ed78:	68bb      	ldr	r3, [r7, #8]
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d002      	beq.n	800ed84 <HAL_UART_Transmit+0x2e>
 800ed7e:	88fb      	ldrh	r3, [r7, #6]
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d101      	bne.n	800ed88 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800ed84:	2301      	movs	r3, #1
 800ed86:	e07b      	b.n	800ee80 <HAL_UART_Transmit+0x12a>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ed8e:	2b01      	cmp	r3, #1
 800ed90:	d101      	bne.n	800ed96 <HAL_UART_Transmit+0x40>
 800ed92:	2302      	movs	r3, #2
 800ed94:	e074      	b.n	800ee80 <HAL_UART_Transmit+0x12a>
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	2201      	movs	r2, #1
 800ed9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	2200      	movs	r2, #0
 800eda2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	2221      	movs	r2, #33	; 0x21
 800eda8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800edac:	f7fc fac6 	bl	800b33c <HAL_GetTick>
 800edb0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	88fa      	ldrh	r2, [r7, #6]
 800edb6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	88fa      	ldrh	r2, [r7, #6]
 800edbc:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800edbe:	e042      	b.n	800ee46 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800edc4:	b29b      	uxth	r3, r3
 800edc6:	3b01      	subs	r3, #1
 800edc8:	b29a      	uxth	r2, r3
 800edca:	68fb      	ldr	r3, [r7, #12]
 800edcc:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	689b      	ldr	r3, [r3, #8]
 800edd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800edd6:	d122      	bne.n	800ee1e <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800edd8:	683b      	ldr	r3, [r7, #0]
 800edda:	9300      	str	r3, [sp, #0]
 800eddc:	697b      	ldr	r3, [r7, #20]
 800edde:	2200      	movs	r2, #0
 800ede0:	2180      	movs	r1, #128	; 0x80
 800ede2:	68f8      	ldr	r0, [r7, #12]
 800ede4:	f000 f968 	bl	800f0b8 <UART_WaitOnFlagUntilTimeout>
 800ede8:	4603      	mov	r3, r0
 800edea:	2b00      	cmp	r3, #0
 800edec:	d001      	beq.n	800edf2 <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 800edee:	2303      	movs	r3, #3
 800edf0:	e046      	b.n	800ee80 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 800edf2:	68bb      	ldr	r3, [r7, #8]
 800edf4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FFU);
 800edf6:	693b      	ldr	r3, [r7, #16]
 800edf8:	881b      	ldrh	r3, [r3, #0]
 800edfa:	461a      	mov	r2, r3
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ee04:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	691b      	ldr	r3, [r3, #16]
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d103      	bne.n	800ee16 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 800ee0e:	68bb      	ldr	r3, [r7, #8]
 800ee10:	3302      	adds	r3, #2
 800ee12:	60bb      	str	r3, [r7, #8]
 800ee14:	e017      	b.n	800ee46 <HAL_UART_Transmit+0xf0>
        }
        else
        { 
          pData +=1U;
 800ee16:	68bb      	ldr	r3, [r7, #8]
 800ee18:	3301      	adds	r3, #1
 800ee1a:	60bb      	str	r3, [r7, #8]
 800ee1c:	e013      	b.n	800ee46 <HAL_UART_Transmit+0xf0>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	9300      	str	r3, [sp, #0]
 800ee22:	697b      	ldr	r3, [r7, #20]
 800ee24:	2200      	movs	r2, #0
 800ee26:	2180      	movs	r1, #128	; 0x80
 800ee28:	68f8      	ldr	r0, [r7, #12]
 800ee2a:	f000 f945 	bl	800f0b8 <UART_WaitOnFlagUntilTimeout>
 800ee2e:	4603      	mov	r3, r0
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d001      	beq.n	800ee38 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800ee34:	2303      	movs	r3, #3
 800ee36:	e023      	b.n	800ee80 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
 800ee38:	68bb      	ldr	r3, [r7, #8]
 800ee3a:	1c5a      	adds	r2, r3, #1
 800ee3c:	60ba      	str	r2, [r7, #8]
 800ee3e:	781a      	ldrb	r2, [r3, #0]
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ee4a:	b29b      	uxth	r3, r3
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d1b7      	bne.n	800edc0 <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ee50:	683b      	ldr	r3, [r7, #0]
 800ee52:	9300      	str	r3, [sp, #0]
 800ee54:	697b      	ldr	r3, [r7, #20]
 800ee56:	2200      	movs	r2, #0
 800ee58:	2140      	movs	r1, #64	; 0x40
 800ee5a:	68f8      	ldr	r0, [r7, #12]
 800ee5c:	f000 f92c 	bl	800f0b8 <UART_WaitOnFlagUntilTimeout>
 800ee60:	4603      	mov	r3, r0
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d001      	beq.n	800ee6a <HAL_UART_Transmit+0x114>
    { 
      return HAL_TIMEOUT;
 800ee66:	2303      	movs	r3, #3
 800ee68:	e00a      	b.n	800ee80 <HAL_UART_Transmit+0x12a>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	2220      	movs	r2, #32
 800ee6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	2200      	movs	r2, #0
 800ee76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	e000      	b.n	800ee80 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800ee7e:	2302      	movs	r3, #2
  }
}
 800ee80:	4618      	mov	r0, r3
 800ee82:	3718      	adds	r7, #24
 800ee84:	46bd      	mov	sp, r7
 800ee86:	bd80      	pop	{r7, pc}

0800ee88 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ee88:	b580      	push	{r7, lr}
 800ee8a:	b088      	sub	sp, #32
 800ee8c:	af00      	add	r7, sp, #0
 800ee8e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	68db      	ldr	r3, [r3, #12]
 800ee9e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	695b      	ldr	r3, [r3, #20]
 800eea6:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 800eea8:	2300      	movs	r3, #0
 800eeaa:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800eeac:	2300      	movs	r3, #0
 800eeae:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800eeb0:	69fb      	ldr	r3, [r7, #28]
 800eeb2:	f003 030f 	and.w	r3, r3, #15
 800eeb6:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 800eeb8:	693b      	ldr	r3, [r7, #16]
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d10d      	bne.n	800eeda <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800eebe:	69fb      	ldr	r3, [r7, #28]
 800eec0:	f003 0320 	and.w	r3, r3, #32
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d008      	beq.n	800eeda <HAL_UART_IRQHandler+0x52>
 800eec8:	69bb      	ldr	r3, [r7, #24]
 800eeca:	f003 0320 	and.w	r3, r3, #32
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d003      	beq.n	800eeda <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800eed2:	6878      	ldr	r0, [r7, #4]
 800eed4:	f000 f9da 	bl	800f28c <UART_Receive_IT>
      return;
 800eed8:	e0cb      	b.n	800f072 <HAL_UART_IRQHandler+0x1ea>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800eeda:	693b      	ldr	r3, [r7, #16]
 800eedc:	2b00      	cmp	r3, #0
 800eede:	f000 80ab 	beq.w	800f038 <HAL_UART_IRQHandler+0x1b0>
 800eee2:	697b      	ldr	r3, [r7, #20]
 800eee4:	f003 0301 	and.w	r3, r3, #1
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d105      	bne.n	800eef8 <HAL_UART_IRQHandler+0x70>
 800eeec:	69bb      	ldr	r3, [r7, #24]
 800eeee:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	f000 80a0 	beq.w	800f038 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800eef8:	69fb      	ldr	r3, [r7, #28]
 800eefa:	f003 0301 	and.w	r3, r3, #1
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d00a      	beq.n	800ef18 <HAL_UART_IRQHandler+0x90>
 800ef02:	69bb      	ldr	r3, [r7, #24]
 800ef04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d005      	beq.n	800ef18 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ef10:	f043 0201 	orr.w	r2, r3, #1
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ef18:	69fb      	ldr	r3, [r7, #28]
 800ef1a:	f003 0304 	and.w	r3, r3, #4
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d00a      	beq.n	800ef38 <HAL_UART_IRQHandler+0xb0>
 800ef22:	697b      	ldr	r3, [r7, #20]
 800ef24:	f003 0301 	and.w	r3, r3, #1
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d005      	beq.n	800ef38 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ef30:	f043 0202 	orr.w	r2, r3, #2
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ef38:	69fb      	ldr	r3, [r7, #28]
 800ef3a:	f003 0302 	and.w	r3, r3, #2
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d00a      	beq.n	800ef58 <HAL_UART_IRQHandler+0xd0>
 800ef42:	697b      	ldr	r3, [r7, #20]
 800ef44:	f003 0301 	and.w	r3, r3, #1
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d005      	beq.n	800ef58 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ef50:	f043 0204 	orr.w	r2, r3, #4
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ef58:	69fb      	ldr	r3, [r7, #28]
 800ef5a:	f003 0308 	and.w	r3, r3, #8
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d00a      	beq.n	800ef78 <HAL_UART_IRQHandler+0xf0>
 800ef62:	697b      	ldr	r3, [r7, #20]
 800ef64:	f003 0301 	and.w	r3, r3, #1
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d005      	beq.n	800ef78 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ef70:	f043 0208 	orr.w	r2, r3, #8
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d077      	beq.n	800f070 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ef80:	69fb      	ldr	r3, [r7, #28]
 800ef82:	f003 0320 	and.w	r3, r3, #32
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d007      	beq.n	800ef9a <HAL_UART_IRQHandler+0x112>
 800ef8a:	69bb      	ldr	r3, [r7, #24]
 800ef8c:	f003 0320 	and.w	r3, r3, #32
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d002      	beq.n	800ef9a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800ef94:	6878      	ldr	r0, [r7, #4]
 800ef96:	f000 f979 	bl	800f28c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	695b      	ldr	r3, [r3, #20]
 800efa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	bf14      	ite	ne
 800efa8:	2301      	movne	r3, #1
 800efaa:	2300      	moveq	r3, #0
 800efac:	b2db      	uxtb	r3, r3
 800efae:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800efb4:	f003 0308 	and.w	r3, r3, #8
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d102      	bne.n	800efc2 <HAL_UART_IRQHandler+0x13a>
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d031      	beq.n	800f026 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800efc2:	6878      	ldr	r0, [r7, #4]
 800efc4:	f000 f8c2 	bl	800f14c <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	695b      	ldr	r3, [r3, #20]
 800efce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d023      	beq.n	800f01e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	695a      	ldr	r2, [r3, #20]
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800efe4:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800efea:	2b00      	cmp	r3, #0
 800efec:	d013      	beq.n	800f016 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eff2:	4a21      	ldr	r2, [pc, #132]	; (800f078 <HAL_UART_IRQHandler+0x1f0>)
 800eff4:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800effa:	4618      	mov	r0, r3
 800effc:	f7fc fd58 	bl	800bab0 <HAL_DMA_Abort_IT>
 800f000:	4603      	mov	r3, r0
 800f002:	2b00      	cmp	r3, #0
 800f004:	d016      	beq.n	800f034 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f00a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f00c:	687a      	ldr	r2, [r7, #4]
 800f00e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800f010:	4610      	mov	r0, r2
 800f012:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f014:	e00e      	b.n	800f034 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800f016:	6878      	ldr	r0, [r7, #4]
 800f018:	f000 f844 	bl	800f0a4 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f01c:	e00a      	b.n	800f034 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800f01e:	6878      	ldr	r0, [r7, #4]
 800f020:	f000 f840 	bl	800f0a4 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f024:	e006      	b.n	800f034 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800f026:	6878      	ldr	r0, [r7, #4]
 800f028:	f000 f83c 	bl	800f0a4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	2200      	movs	r2, #0
 800f030:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800f032:	e01d      	b.n	800f070 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f034:	bf00      	nop
    return;
 800f036:	e01b      	b.n	800f070 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800f038:	69fb      	ldr	r3, [r7, #28]
 800f03a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d008      	beq.n	800f054 <HAL_UART_IRQHandler+0x1cc>
 800f042:	69bb      	ldr	r3, [r7, #24]
 800f044:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d003      	beq.n	800f054 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800f04c:	6878      	ldr	r0, [r7, #4]
 800f04e:	f000 f8af 	bl	800f1b0 <UART_Transmit_IT>
    return;
 800f052:	e00e      	b.n	800f072 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800f054:	69fb      	ldr	r3, [r7, #28]
 800f056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d009      	beq.n	800f072 <HAL_UART_IRQHandler+0x1ea>
 800f05e:	69bb      	ldr	r3, [r7, #24]
 800f060:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f064:	2b00      	cmp	r3, #0
 800f066:	d004      	beq.n	800f072 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 800f068:	6878      	ldr	r0, [r7, #4]
 800f06a:	f000 f8f7 	bl	800f25c <UART_EndTransmit_IT>
    return;
 800f06e:	e000      	b.n	800f072 <HAL_UART_IRQHandler+0x1ea>
    return;
 800f070:	bf00      	nop
  }
}
 800f072:	3720      	adds	r7, #32
 800f074:	46bd      	mov	sp, r7
 800f076:	bd80      	pop	{r7, pc}
 800f078:	0800f189 	.word	0x0800f189

0800f07c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f07c:	b480      	push	{r7}
 800f07e:	b083      	sub	sp, #12
 800f080:	af00      	add	r7, sp, #0
 800f082:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 800f084:	bf00      	nop
 800f086:	370c      	adds	r7, #12
 800f088:	46bd      	mov	sp, r7
 800f08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f08e:	4770      	bx	lr

0800f090 <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800f090:	b480      	push	{r7}
 800f092:	b083      	sub	sp, #12
 800f094:	af00      	add	r7, sp, #0
 800f096:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800f098:	bf00      	nop
 800f09a:	370c      	adds	r7, #12
 800f09c:	46bd      	mov	sp, r7
 800f09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0a2:	4770      	bx	lr

0800f0a4 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f0a4:	b480      	push	{r7}
 800f0a6:	b083      	sub	sp, #12
 800f0a8:	af00      	add	r7, sp, #0
 800f0aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 800f0ac:	bf00      	nop
 800f0ae:	370c      	adds	r7, #12
 800f0b0:	46bd      	mov	sp, r7
 800f0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0b6:	4770      	bx	lr

0800f0b8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800f0b8:	b580      	push	{r7, lr}
 800f0ba:	b084      	sub	sp, #16
 800f0bc:	af00      	add	r7, sp, #0
 800f0be:	60f8      	str	r0, [r7, #12]
 800f0c0:	60b9      	str	r1, [r7, #8]
 800f0c2:	603b      	str	r3, [r7, #0]
 800f0c4:	4613      	mov	r3, r2
 800f0c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800f0c8:	e02c      	b.n	800f124 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800f0ca:	69bb      	ldr	r3, [r7, #24]
 800f0cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f0d0:	d028      	beq.n	800f124 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800f0d2:	69bb      	ldr	r3, [r7, #24]
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d007      	beq.n	800f0e8 <UART_WaitOnFlagUntilTimeout+0x30>
 800f0d8:	f7fc f930 	bl	800b33c <HAL_GetTick>
 800f0dc:	4602      	mov	r2, r0
 800f0de:	683b      	ldr	r3, [r7, #0]
 800f0e0:	1ad3      	subs	r3, r2, r3
 800f0e2:	69ba      	ldr	r2, [r7, #24]
 800f0e4:	429a      	cmp	r2, r3
 800f0e6:	d21d      	bcs.n	800f124 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	68da      	ldr	r2, [r3, #12]
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f0f6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	695a      	ldr	r2, [r3, #20]
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	f022 0201 	bic.w	r2, r2, #1
 800f106:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	2220      	movs	r2, #32
 800f10c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	2220      	movs	r2, #32
 800f114:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	2200      	movs	r2, #0
 800f11c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 800f120:	2303      	movs	r3, #3
 800f122:	e00f      	b.n	800f144 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	681a      	ldr	r2, [r3, #0]
 800f12a:	68bb      	ldr	r3, [r7, #8]
 800f12c:	4013      	ands	r3, r2
 800f12e:	68ba      	ldr	r2, [r7, #8]
 800f130:	429a      	cmp	r2, r3
 800f132:	bf0c      	ite	eq
 800f134:	2301      	moveq	r3, #1
 800f136:	2300      	movne	r3, #0
 800f138:	b2db      	uxtb	r3, r3
 800f13a:	461a      	mov	r2, r3
 800f13c:	79fb      	ldrb	r3, [r7, #7]
 800f13e:	429a      	cmp	r2, r3
 800f140:	d0c3      	beq.n	800f0ca <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 800f142:	2300      	movs	r3, #0
}
 800f144:	4618      	mov	r0, r3
 800f146:	3710      	adds	r7, #16
 800f148:	46bd      	mov	sp, r7
 800f14a:	bd80      	pop	{r7, pc}

0800f14c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f14c:	b480      	push	{r7}
 800f14e:	b083      	sub	sp, #12
 800f150:	af00      	add	r7, sp, #0
 800f152:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	68da      	ldr	r2, [r3, #12]
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	681b      	ldr	r3, [r3, #0]
 800f15e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800f162:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	681b      	ldr	r3, [r3, #0]
 800f168:	695a      	ldr	r2, [r3, #20]
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	681b      	ldr	r3, [r3, #0]
 800f16e:	f022 0201 	bic.w	r2, r2, #1
 800f172:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	2220      	movs	r2, #32
 800f178:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800f17c:	bf00      	nop
 800f17e:	370c      	adds	r7, #12
 800f180:	46bd      	mov	sp, r7
 800f182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f186:	4770      	bx	lr

0800f188 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f188:	b580      	push	{r7, lr}
 800f18a:	b084      	sub	sp, #16
 800f18c:	af00      	add	r7, sp, #0
 800f18e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f194:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0;
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	2200      	movs	r2, #0
 800f19a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0;
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	2200      	movs	r2, #0
 800f1a0:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800f1a2:	68f8      	ldr	r0, [r7, #12]
 800f1a4:	f7ff ff7e 	bl	800f0a4 <HAL_UART_ErrorCallback>
}
 800f1a8:	bf00      	nop
 800f1aa:	3710      	adds	r7, #16
 800f1ac:	46bd      	mov	sp, r7
 800f1ae:	bd80      	pop	{r7, pc}

0800f1b0 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800f1b0:	b480      	push	{r7}
 800f1b2:	b085      	sub	sp, #20
 800f1b4:	af00      	add	r7, sp, #0
 800f1b6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800f1be:	b2db      	uxtb	r3, r3
 800f1c0:	2b21      	cmp	r3, #33	; 0x21
 800f1c2:	d144      	bne.n	800f24e <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	689b      	ldr	r3, [r3, #8]
 800f1c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f1cc:	d11a      	bne.n	800f204 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	6a1b      	ldr	r3, [r3, #32]
 800f1d2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	881b      	ldrh	r3, [r3, #0]
 800f1d8:	461a      	mov	r2, r3
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f1e2:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	691b      	ldr	r3, [r3, #16]
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d105      	bne.n	800f1f8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	6a1b      	ldr	r3, [r3, #32]
 800f1f0:	1c9a      	adds	r2, r3, #2
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	621a      	str	r2, [r3, #32]
 800f1f6:	e00e      	b.n	800f216 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	6a1b      	ldr	r3, [r3, #32]
 800f1fc:	1c5a      	adds	r2, r3, #1
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	621a      	str	r2, [r3, #32]
 800f202:	e008      	b.n	800f216 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	6a1b      	ldr	r3, [r3, #32]
 800f208:	1c59      	adds	r1, r3, #1
 800f20a:	687a      	ldr	r2, [r7, #4]
 800f20c:	6211      	str	r1, [r2, #32]
 800f20e:	781a      	ldrb	r2, [r3, #0]
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f21a:	b29b      	uxth	r3, r3
 800f21c:	3b01      	subs	r3, #1
 800f21e:	b29b      	uxth	r3, r3
 800f220:	687a      	ldr	r2, [r7, #4]
 800f222:	4619      	mov	r1, r3
 800f224:	84d1      	strh	r1, [r2, #38]	; 0x26
 800f226:	2b00      	cmp	r3, #0
 800f228:	d10f      	bne.n	800f24a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	68da      	ldr	r2, [r3, #12]
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f238:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	68da      	ldr	r2, [r3, #12]
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f248:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800f24a:	2300      	movs	r3, #0
 800f24c:	e000      	b.n	800f250 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800f24e:	2302      	movs	r3, #2
  }
}
 800f250:	4618      	mov	r0, r3
 800f252:	3714      	adds	r7, #20
 800f254:	46bd      	mov	sp, r7
 800f256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f25a:	4770      	bx	lr

0800f25c <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f25c:	b580      	push	{r7, lr}
 800f25e:	b082      	sub	sp, #8
 800f260:	af00      	add	r7, sp, #0
 800f262:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	68da      	ldr	r2, [r3, #12]
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f272:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	2220      	movs	r2, #32
 800f278:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 800f27c:	6878      	ldr	r0, [r7, #4]
 800f27e:	f7ff fefd 	bl	800f07c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 800f282:	2300      	movs	r3, #0
}
 800f284:	4618      	mov	r0, r3
 800f286:	3708      	adds	r7, #8
 800f288:	46bd      	mov	sp, r7
 800f28a:	bd80      	pop	{r7, pc}

0800f28c <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800f28c:	b580      	push	{r7, lr}
 800f28e:	b084      	sub	sp, #16
 800f290:	af00      	add	r7, sp, #0
 800f292:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800f29a:	b2db      	uxtb	r3, r3
 800f29c:	2b22      	cmp	r3, #34	; 0x22
 800f29e:	d169      	bne.n	800f374 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	689b      	ldr	r3, [r3, #8]
 800f2a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f2a8:	d123      	bne.n	800f2f2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f2ae:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	691b      	ldr	r3, [r3, #16]
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d10e      	bne.n	800f2d6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	685b      	ldr	r3, [r3, #4]
 800f2be:	b29b      	uxth	r3, r3
 800f2c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2c4:	b29a      	uxth	r2, r3
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f2ce:	1c9a      	adds	r2, r3, #2
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	629a      	str	r2, [r3, #40]	; 0x28
 800f2d4:	e029      	b.n	800f32a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	685b      	ldr	r3, [r3, #4]
 800f2dc:	b29b      	uxth	r3, r3
 800f2de:	b2db      	uxtb	r3, r3
 800f2e0:	b29a      	uxth	r2, r3
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f2ea:	1c5a      	adds	r2, r3, #1
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	629a      	str	r2, [r3, #40]	; 0x28
 800f2f0:	e01b      	b.n	800f32a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	691b      	ldr	r3, [r3, #16]
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d10a      	bne.n	800f310 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	6858      	ldr	r0, [r3, #4]
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f304:	1c59      	adds	r1, r3, #1
 800f306:	687a      	ldr	r2, [r7, #4]
 800f308:	6291      	str	r1, [r2, #40]	; 0x28
 800f30a:	b2c2      	uxtb	r2, r0
 800f30c:	701a      	strb	r2, [r3, #0]
 800f30e:	e00c      	b.n	800f32a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	685b      	ldr	r3, [r3, #4]
 800f316:	b2da      	uxtb	r2, r3
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f31c:	1c58      	adds	r0, r3, #1
 800f31e:	6879      	ldr	r1, [r7, #4]
 800f320:	6288      	str	r0, [r1, #40]	; 0x28
 800f322:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f326:	b2d2      	uxtb	r2, r2
 800f328:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800f32e:	b29b      	uxth	r3, r3
 800f330:	3b01      	subs	r3, #1
 800f332:	b29b      	uxth	r3, r3
 800f334:	687a      	ldr	r2, [r7, #4]
 800f336:	4619      	mov	r1, r3
 800f338:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d118      	bne.n	800f370 <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	68da      	ldr	r2, [r3, #12]
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800f34c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	695a      	ldr	r2, [r3, #20]
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	f022 0201 	bic.w	r2, r2, #1
 800f35c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	2220      	movs	r2, #32
 800f362:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 800f366:	6878      	ldr	r0, [r7, #4]
 800f368:	f7ff fe92 	bl	800f090 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800f36c:	2300      	movs	r3, #0
 800f36e:	e002      	b.n	800f376 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 800f370:	2300      	movs	r3, #0
 800f372:	e000      	b.n	800f376 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 800f374:	2302      	movs	r3, #2
  }
}
 800f376:	4618      	mov	r0, r3
 800f378:	3710      	adds	r7, #16
 800f37a:	46bd      	mov	sp, r7
 800f37c:	bd80      	pop	{r7, pc}
	...

0800f380 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f380:	b5b0      	push	{r4, r5, r7, lr}
 800f382:	b084      	sub	sp, #16
 800f384:	af00      	add	r7, sp, #0
 800f386:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800f388:	2300      	movs	r3, #0
 800f38a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	691b      	ldr	r3, [r3, #16]
 800f392:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800f39a:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	68db      	ldr	r3, [r3, #12]
 800f3a0:	68fa      	ldr	r2, [r7, #12]
 800f3a2:	4313      	orrs	r3, r2
 800f3a4:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	68fa      	ldr	r2, [r7, #12]
 800f3ac:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	68db      	ldr	r3, [r3, #12]
 800f3b4:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800f3bc:	f023 030c 	bic.w	r3, r3, #12
 800f3c0:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	689a      	ldr	r2, [r3, #8]
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	691b      	ldr	r3, [r3, #16]
 800f3ca:	431a      	orrs	r2, r3
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	695b      	ldr	r3, [r3, #20]
 800f3d0:	431a      	orrs	r2, r3
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	69db      	ldr	r3, [r3, #28]
 800f3d6:	4313      	orrs	r3, r2
 800f3d8:	68fa      	ldr	r2, [r7, #12]
 800f3da:	4313      	orrs	r3, r2
 800f3dc:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	68fa      	ldr	r2, [r7, #12]
 800f3e4:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	681b      	ldr	r3, [r3, #0]
 800f3ea:	695b      	ldr	r3, [r3, #20]
 800f3ec:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f3f4:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	699b      	ldr	r3, [r3, #24]
 800f3fa:	68fa      	ldr	r2, [r7, #12]
 800f3fc:	4313      	orrs	r3, r2
 800f3fe:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	68fa      	ldr	r2, [r7, #12]
 800f406:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	69db      	ldr	r3, [r3, #28]
 800f40c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f410:	f040 80e4 	bne.w	800f5dc <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	4aab      	ldr	r2, [pc, #684]	; (800f6c8 <UART_SetConfig+0x348>)
 800f41a:	4293      	cmp	r3, r2
 800f41c:	d004      	beq.n	800f428 <UART_SetConfig+0xa8>
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	4aaa      	ldr	r2, [pc, #680]	; (800f6cc <UART_SetConfig+0x34c>)
 800f424:	4293      	cmp	r3, r2
 800f426:	d16c      	bne.n	800f502 <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800f428:	f7fe f83e 	bl	800d4a8 <HAL_RCC_GetPCLK2Freq>
 800f42c:	4602      	mov	r2, r0
 800f42e:	4613      	mov	r3, r2
 800f430:	009b      	lsls	r3, r3, #2
 800f432:	4413      	add	r3, r2
 800f434:	009a      	lsls	r2, r3, #2
 800f436:	441a      	add	r2, r3
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	685b      	ldr	r3, [r3, #4]
 800f43c:	005b      	lsls	r3, r3, #1
 800f43e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f442:	4aa3      	ldr	r2, [pc, #652]	; (800f6d0 <UART_SetConfig+0x350>)
 800f444:	fba2 2303 	umull	r2, r3, r2, r3
 800f448:	095b      	lsrs	r3, r3, #5
 800f44a:	011c      	lsls	r4, r3, #4
 800f44c:	f7fe f82c 	bl	800d4a8 <HAL_RCC_GetPCLK2Freq>
 800f450:	4602      	mov	r2, r0
 800f452:	4613      	mov	r3, r2
 800f454:	009b      	lsls	r3, r3, #2
 800f456:	4413      	add	r3, r2
 800f458:	009a      	lsls	r2, r3, #2
 800f45a:	441a      	add	r2, r3
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	685b      	ldr	r3, [r3, #4]
 800f460:	005b      	lsls	r3, r3, #1
 800f462:	fbb2 f5f3 	udiv	r5, r2, r3
 800f466:	f7fe f81f 	bl	800d4a8 <HAL_RCC_GetPCLK2Freq>
 800f46a:	4602      	mov	r2, r0
 800f46c:	4613      	mov	r3, r2
 800f46e:	009b      	lsls	r3, r3, #2
 800f470:	4413      	add	r3, r2
 800f472:	009a      	lsls	r2, r3, #2
 800f474:	441a      	add	r2, r3
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	685b      	ldr	r3, [r3, #4]
 800f47a:	005b      	lsls	r3, r3, #1
 800f47c:	fbb2 f3f3 	udiv	r3, r2, r3
 800f480:	4a93      	ldr	r2, [pc, #588]	; (800f6d0 <UART_SetConfig+0x350>)
 800f482:	fba2 2303 	umull	r2, r3, r2, r3
 800f486:	095b      	lsrs	r3, r3, #5
 800f488:	2264      	movs	r2, #100	; 0x64
 800f48a:	fb02 f303 	mul.w	r3, r2, r3
 800f48e:	1aeb      	subs	r3, r5, r3
 800f490:	00db      	lsls	r3, r3, #3
 800f492:	3332      	adds	r3, #50	; 0x32
 800f494:	4a8e      	ldr	r2, [pc, #568]	; (800f6d0 <UART_SetConfig+0x350>)
 800f496:	fba2 2303 	umull	r2, r3, r2, r3
 800f49a:	095b      	lsrs	r3, r3, #5
 800f49c:	005b      	lsls	r3, r3, #1
 800f49e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800f4a2:	441c      	add	r4, r3
 800f4a4:	f7fe f800 	bl	800d4a8 <HAL_RCC_GetPCLK2Freq>
 800f4a8:	4602      	mov	r2, r0
 800f4aa:	4613      	mov	r3, r2
 800f4ac:	009b      	lsls	r3, r3, #2
 800f4ae:	4413      	add	r3, r2
 800f4b0:	009a      	lsls	r2, r3, #2
 800f4b2:	441a      	add	r2, r3
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	685b      	ldr	r3, [r3, #4]
 800f4b8:	005b      	lsls	r3, r3, #1
 800f4ba:	fbb2 f5f3 	udiv	r5, r2, r3
 800f4be:	f7fd fff3 	bl	800d4a8 <HAL_RCC_GetPCLK2Freq>
 800f4c2:	4602      	mov	r2, r0
 800f4c4:	4613      	mov	r3, r2
 800f4c6:	009b      	lsls	r3, r3, #2
 800f4c8:	4413      	add	r3, r2
 800f4ca:	009a      	lsls	r2, r3, #2
 800f4cc:	441a      	add	r2, r3
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	685b      	ldr	r3, [r3, #4]
 800f4d2:	005b      	lsls	r3, r3, #1
 800f4d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800f4d8:	4a7d      	ldr	r2, [pc, #500]	; (800f6d0 <UART_SetConfig+0x350>)
 800f4da:	fba2 2303 	umull	r2, r3, r2, r3
 800f4de:	095b      	lsrs	r3, r3, #5
 800f4e0:	2264      	movs	r2, #100	; 0x64
 800f4e2:	fb02 f303 	mul.w	r3, r2, r3
 800f4e6:	1aeb      	subs	r3, r5, r3
 800f4e8:	00db      	lsls	r3, r3, #3
 800f4ea:	3332      	adds	r3, #50	; 0x32
 800f4ec:	4a78      	ldr	r2, [pc, #480]	; (800f6d0 <UART_SetConfig+0x350>)
 800f4ee:	fba2 2303 	umull	r2, r3, r2, r3
 800f4f2:	095b      	lsrs	r3, r3, #5
 800f4f4:	f003 0207 	and.w	r2, r3, #7
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	4422      	add	r2, r4
 800f4fe:	609a      	str	r2, [r3, #8]
 800f500:	e154      	b.n	800f7ac <UART_SetConfig+0x42c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800f502:	f7fd ffaf 	bl	800d464 <HAL_RCC_GetPCLK1Freq>
 800f506:	4602      	mov	r2, r0
 800f508:	4613      	mov	r3, r2
 800f50a:	009b      	lsls	r3, r3, #2
 800f50c:	4413      	add	r3, r2
 800f50e:	009a      	lsls	r2, r3, #2
 800f510:	441a      	add	r2, r3
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	685b      	ldr	r3, [r3, #4]
 800f516:	005b      	lsls	r3, r3, #1
 800f518:	fbb2 f3f3 	udiv	r3, r2, r3
 800f51c:	4a6c      	ldr	r2, [pc, #432]	; (800f6d0 <UART_SetConfig+0x350>)
 800f51e:	fba2 2303 	umull	r2, r3, r2, r3
 800f522:	095b      	lsrs	r3, r3, #5
 800f524:	011c      	lsls	r4, r3, #4
 800f526:	f7fd ff9d 	bl	800d464 <HAL_RCC_GetPCLK1Freq>
 800f52a:	4602      	mov	r2, r0
 800f52c:	4613      	mov	r3, r2
 800f52e:	009b      	lsls	r3, r3, #2
 800f530:	4413      	add	r3, r2
 800f532:	009a      	lsls	r2, r3, #2
 800f534:	441a      	add	r2, r3
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	685b      	ldr	r3, [r3, #4]
 800f53a:	005b      	lsls	r3, r3, #1
 800f53c:	fbb2 f5f3 	udiv	r5, r2, r3
 800f540:	f7fd ff90 	bl	800d464 <HAL_RCC_GetPCLK1Freq>
 800f544:	4602      	mov	r2, r0
 800f546:	4613      	mov	r3, r2
 800f548:	009b      	lsls	r3, r3, #2
 800f54a:	4413      	add	r3, r2
 800f54c:	009a      	lsls	r2, r3, #2
 800f54e:	441a      	add	r2, r3
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	685b      	ldr	r3, [r3, #4]
 800f554:	005b      	lsls	r3, r3, #1
 800f556:	fbb2 f3f3 	udiv	r3, r2, r3
 800f55a:	4a5d      	ldr	r2, [pc, #372]	; (800f6d0 <UART_SetConfig+0x350>)
 800f55c:	fba2 2303 	umull	r2, r3, r2, r3
 800f560:	095b      	lsrs	r3, r3, #5
 800f562:	2264      	movs	r2, #100	; 0x64
 800f564:	fb02 f303 	mul.w	r3, r2, r3
 800f568:	1aeb      	subs	r3, r5, r3
 800f56a:	00db      	lsls	r3, r3, #3
 800f56c:	3332      	adds	r3, #50	; 0x32
 800f56e:	4a58      	ldr	r2, [pc, #352]	; (800f6d0 <UART_SetConfig+0x350>)
 800f570:	fba2 2303 	umull	r2, r3, r2, r3
 800f574:	095b      	lsrs	r3, r3, #5
 800f576:	005b      	lsls	r3, r3, #1
 800f578:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800f57c:	441c      	add	r4, r3
 800f57e:	f7fd ff71 	bl	800d464 <HAL_RCC_GetPCLK1Freq>
 800f582:	4602      	mov	r2, r0
 800f584:	4613      	mov	r3, r2
 800f586:	009b      	lsls	r3, r3, #2
 800f588:	4413      	add	r3, r2
 800f58a:	009a      	lsls	r2, r3, #2
 800f58c:	441a      	add	r2, r3
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	685b      	ldr	r3, [r3, #4]
 800f592:	005b      	lsls	r3, r3, #1
 800f594:	fbb2 f5f3 	udiv	r5, r2, r3
 800f598:	f7fd ff64 	bl	800d464 <HAL_RCC_GetPCLK1Freq>
 800f59c:	4602      	mov	r2, r0
 800f59e:	4613      	mov	r3, r2
 800f5a0:	009b      	lsls	r3, r3, #2
 800f5a2:	4413      	add	r3, r2
 800f5a4:	009a      	lsls	r2, r3, #2
 800f5a6:	441a      	add	r2, r3
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	685b      	ldr	r3, [r3, #4]
 800f5ac:	005b      	lsls	r3, r3, #1
 800f5ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800f5b2:	4a47      	ldr	r2, [pc, #284]	; (800f6d0 <UART_SetConfig+0x350>)
 800f5b4:	fba2 2303 	umull	r2, r3, r2, r3
 800f5b8:	095b      	lsrs	r3, r3, #5
 800f5ba:	2264      	movs	r2, #100	; 0x64
 800f5bc:	fb02 f303 	mul.w	r3, r2, r3
 800f5c0:	1aeb      	subs	r3, r5, r3
 800f5c2:	00db      	lsls	r3, r3, #3
 800f5c4:	3332      	adds	r3, #50	; 0x32
 800f5c6:	4a42      	ldr	r2, [pc, #264]	; (800f6d0 <UART_SetConfig+0x350>)
 800f5c8:	fba2 2303 	umull	r2, r3, r2, r3
 800f5cc:	095b      	lsrs	r3, r3, #5
 800f5ce:	f003 0207 	and.w	r2, r3, #7
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	4422      	add	r2, r4
 800f5d8:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800f5da:	e0e7      	b.n	800f7ac <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	4a39      	ldr	r2, [pc, #228]	; (800f6c8 <UART_SetConfig+0x348>)
 800f5e2:	4293      	cmp	r3, r2
 800f5e4:	d004      	beq.n	800f5f0 <UART_SetConfig+0x270>
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	4a38      	ldr	r2, [pc, #224]	; (800f6cc <UART_SetConfig+0x34c>)
 800f5ec:	4293      	cmp	r3, r2
 800f5ee:	d171      	bne.n	800f6d4 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800f5f0:	f7fd ff5a 	bl	800d4a8 <HAL_RCC_GetPCLK2Freq>
 800f5f4:	4602      	mov	r2, r0
 800f5f6:	4613      	mov	r3, r2
 800f5f8:	009b      	lsls	r3, r3, #2
 800f5fa:	4413      	add	r3, r2
 800f5fc:	009a      	lsls	r2, r3, #2
 800f5fe:	441a      	add	r2, r3
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	685b      	ldr	r3, [r3, #4]
 800f604:	009b      	lsls	r3, r3, #2
 800f606:	fbb2 f3f3 	udiv	r3, r2, r3
 800f60a:	4a31      	ldr	r2, [pc, #196]	; (800f6d0 <UART_SetConfig+0x350>)
 800f60c:	fba2 2303 	umull	r2, r3, r2, r3
 800f610:	095b      	lsrs	r3, r3, #5
 800f612:	011c      	lsls	r4, r3, #4
 800f614:	f7fd ff48 	bl	800d4a8 <HAL_RCC_GetPCLK2Freq>
 800f618:	4602      	mov	r2, r0
 800f61a:	4613      	mov	r3, r2
 800f61c:	009b      	lsls	r3, r3, #2
 800f61e:	4413      	add	r3, r2
 800f620:	009a      	lsls	r2, r3, #2
 800f622:	441a      	add	r2, r3
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	685b      	ldr	r3, [r3, #4]
 800f628:	009b      	lsls	r3, r3, #2
 800f62a:	fbb2 f5f3 	udiv	r5, r2, r3
 800f62e:	f7fd ff3b 	bl	800d4a8 <HAL_RCC_GetPCLK2Freq>
 800f632:	4602      	mov	r2, r0
 800f634:	4613      	mov	r3, r2
 800f636:	009b      	lsls	r3, r3, #2
 800f638:	4413      	add	r3, r2
 800f63a:	009a      	lsls	r2, r3, #2
 800f63c:	441a      	add	r2, r3
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	685b      	ldr	r3, [r3, #4]
 800f642:	009b      	lsls	r3, r3, #2
 800f644:	fbb2 f3f3 	udiv	r3, r2, r3
 800f648:	4a21      	ldr	r2, [pc, #132]	; (800f6d0 <UART_SetConfig+0x350>)
 800f64a:	fba2 2303 	umull	r2, r3, r2, r3
 800f64e:	095b      	lsrs	r3, r3, #5
 800f650:	2264      	movs	r2, #100	; 0x64
 800f652:	fb02 f303 	mul.w	r3, r2, r3
 800f656:	1aeb      	subs	r3, r5, r3
 800f658:	011b      	lsls	r3, r3, #4
 800f65a:	3332      	adds	r3, #50	; 0x32
 800f65c:	4a1c      	ldr	r2, [pc, #112]	; (800f6d0 <UART_SetConfig+0x350>)
 800f65e:	fba2 2303 	umull	r2, r3, r2, r3
 800f662:	095b      	lsrs	r3, r3, #5
 800f664:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f668:	441c      	add	r4, r3
 800f66a:	f7fd ff1d 	bl	800d4a8 <HAL_RCC_GetPCLK2Freq>
 800f66e:	4602      	mov	r2, r0
 800f670:	4613      	mov	r3, r2
 800f672:	009b      	lsls	r3, r3, #2
 800f674:	4413      	add	r3, r2
 800f676:	009a      	lsls	r2, r3, #2
 800f678:	441a      	add	r2, r3
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	685b      	ldr	r3, [r3, #4]
 800f67e:	009b      	lsls	r3, r3, #2
 800f680:	fbb2 f5f3 	udiv	r5, r2, r3
 800f684:	f7fd ff10 	bl	800d4a8 <HAL_RCC_GetPCLK2Freq>
 800f688:	4602      	mov	r2, r0
 800f68a:	4613      	mov	r3, r2
 800f68c:	009b      	lsls	r3, r3, #2
 800f68e:	4413      	add	r3, r2
 800f690:	009a      	lsls	r2, r3, #2
 800f692:	441a      	add	r2, r3
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	685b      	ldr	r3, [r3, #4]
 800f698:	009b      	lsls	r3, r3, #2
 800f69a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f69e:	4a0c      	ldr	r2, [pc, #48]	; (800f6d0 <UART_SetConfig+0x350>)
 800f6a0:	fba2 2303 	umull	r2, r3, r2, r3
 800f6a4:	095b      	lsrs	r3, r3, #5
 800f6a6:	2264      	movs	r2, #100	; 0x64
 800f6a8:	fb02 f303 	mul.w	r3, r2, r3
 800f6ac:	1aeb      	subs	r3, r5, r3
 800f6ae:	011b      	lsls	r3, r3, #4
 800f6b0:	3332      	adds	r3, #50	; 0x32
 800f6b2:	4a07      	ldr	r2, [pc, #28]	; (800f6d0 <UART_SetConfig+0x350>)
 800f6b4:	fba2 2303 	umull	r2, r3, r2, r3
 800f6b8:	095b      	lsrs	r3, r3, #5
 800f6ba:	f003 020f 	and.w	r2, r3, #15
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	681b      	ldr	r3, [r3, #0]
 800f6c2:	4422      	add	r2, r4
 800f6c4:	609a      	str	r2, [r3, #8]
 800f6c6:	e071      	b.n	800f7ac <UART_SetConfig+0x42c>
 800f6c8:	40011000 	.word	0x40011000
 800f6cc:	40011400 	.word	0x40011400
 800f6d0:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800f6d4:	f7fd fec6 	bl	800d464 <HAL_RCC_GetPCLK1Freq>
 800f6d8:	4602      	mov	r2, r0
 800f6da:	4613      	mov	r3, r2
 800f6dc:	009b      	lsls	r3, r3, #2
 800f6de:	4413      	add	r3, r2
 800f6e0:	009a      	lsls	r2, r3, #2
 800f6e2:	441a      	add	r2, r3
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	685b      	ldr	r3, [r3, #4]
 800f6e8:	009b      	lsls	r3, r3, #2
 800f6ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800f6ee:	4a31      	ldr	r2, [pc, #196]	; (800f7b4 <UART_SetConfig+0x434>)
 800f6f0:	fba2 2303 	umull	r2, r3, r2, r3
 800f6f4:	095b      	lsrs	r3, r3, #5
 800f6f6:	011c      	lsls	r4, r3, #4
 800f6f8:	f7fd feb4 	bl	800d464 <HAL_RCC_GetPCLK1Freq>
 800f6fc:	4602      	mov	r2, r0
 800f6fe:	4613      	mov	r3, r2
 800f700:	009b      	lsls	r3, r3, #2
 800f702:	4413      	add	r3, r2
 800f704:	009a      	lsls	r2, r3, #2
 800f706:	441a      	add	r2, r3
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	685b      	ldr	r3, [r3, #4]
 800f70c:	009b      	lsls	r3, r3, #2
 800f70e:	fbb2 f5f3 	udiv	r5, r2, r3
 800f712:	f7fd fea7 	bl	800d464 <HAL_RCC_GetPCLK1Freq>
 800f716:	4602      	mov	r2, r0
 800f718:	4613      	mov	r3, r2
 800f71a:	009b      	lsls	r3, r3, #2
 800f71c:	4413      	add	r3, r2
 800f71e:	009a      	lsls	r2, r3, #2
 800f720:	441a      	add	r2, r3
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	685b      	ldr	r3, [r3, #4]
 800f726:	009b      	lsls	r3, r3, #2
 800f728:	fbb2 f3f3 	udiv	r3, r2, r3
 800f72c:	4a21      	ldr	r2, [pc, #132]	; (800f7b4 <UART_SetConfig+0x434>)
 800f72e:	fba2 2303 	umull	r2, r3, r2, r3
 800f732:	095b      	lsrs	r3, r3, #5
 800f734:	2264      	movs	r2, #100	; 0x64
 800f736:	fb02 f303 	mul.w	r3, r2, r3
 800f73a:	1aeb      	subs	r3, r5, r3
 800f73c:	011b      	lsls	r3, r3, #4
 800f73e:	3332      	adds	r3, #50	; 0x32
 800f740:	4a1c      	ldr	r2, [pc, #112]	; (800f7b4 <UART_SetConfig+0x434>)
 800f742:	fba2 2303 	umull	r2, r3, r2, r3
 800f746:	095b      	lsrs	r3, r3, #5
 800f748:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f74c:	441c      	add	r4, r3
 800f74e:	f7fd fe89 	bl	800d464 <HAL_RCC_GetPCLK1Freq>
 800f752:	4602      	mov	r2, r0
 800f754:	4613      	mov	r3, r2
 800f756:	009b      	lsls	r3, r3, #2
 800f758:	4413      	add	r3, r2
 800f75a:	009a      	lsls	r2, r3, #2
 800f75c:	441a      	add	r2, r3
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	685b      	ldr	r3, [r3, #4]
 800f762:	009b      	lsls	r3, r3, #2
 800f764:	fbb2 f5f3 	udiv	r5, r2, r3
 800f768:	f7fd fe7c 	bl	800d464 <HAL_RCC_GetPCLK1Freq>
 800f76c:	4602      	mov	r2, r0
 800f76e:	4613      	mov	r3, r2
 800f770:	009b      	lsls	r3, r3, #2
 800f772:	4413      	add	r3, r2
 800f774:	009a      	lsls	r2, r3, #2
 800f776:	441a      	add	r2, r3
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	685b      	ldr	r3, [r3, #4]
 800f77c:	009b      	lsls	r3, r3, #2
 800f77e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f782:	4a0c      	ldr	r2, [pc, #48]	; (800f7b4 <UART_SetConfig+0x434>)
 800f784:	fba2 2303 	umull	r2, r3, r2, r3
 800f788:	095b      	lsrs	r3, r3, #5
 800f78a:	2264      	movs	r2, #100	; 0x64
 800f78c:	fb02 f303 	mul.w	r3, r2, r3
 800f790:	1aeb      	subs	r3, r5, r3
 800f792:	011b      	lsls	r3, r3, #4
 800f794:	3332      	adds	r3, #50	; 0x32
 800f796:	4a07      	ldr	r2, [pc, #28]	; (800f7b4 <UART_SetConfig+0x434>)
 800f798:	fba2 2303 	umull	r2, r3, r2, r3
 800f79c:	095b      	lsrs	r3, r3, #5
 800f79e:	f003 020f 	and.w	r2, r3, #15
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	4422      	add	r2, r4
 800f7a8:	609a      	str	r2, [r3, #8]
}
 800f7aa:	e7ff      	b.n	800f7ac <UART_SetConfig+0x42c>
 800f7ac:	bf00      	nop
 800f7ae:	3710      	adds	r7, #16
 800f7b0:	46bd      	mov	sp, r7
 800f7b2:	bdb0      	pop	{r4, r5, r7, pc}
 800f7b4:	51eb851f 	.word	0x51eb851f

0800f7b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
 800f7b8:	b480      	push	{r7}
 800f7ba:	b085      	sub	sp, #20
 800f7bc:	af00      	add	r7, sp, #0
 800f7be:	6078      	str	r0, [r7, #4]
 800f7c0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800f7c2:	2300      	movs	r3, #0
 800f7c4:	60fb      	str	r3, [r7, #12]
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 800f7c6:	683b      	ldr	r3, [r7, #0]
 800f7c8:	019b      	lsls	r3, r3, #6
 800f7ca:	f043 0220 	orr.w	r2, r3, #32
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	611a      	str	r2, [r3, #16]
 
  do
  {
    if (++count > 200000U)
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	3301      	adds	r3, #1
 800f7d6:	60fb      	str	r3, [r7, #12]
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	4a09      	ldr	r2, [pc, #36]	; (800f800 <USB_FlushTxFifo+0x48>)
 800f7dc:	4293      	cmp	r3, r2
 800f7de:	d901      	bls.n	800f7e4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800f7e0:	2303      	movs	r3, #3
 800f7e2:	e006      	b.n	800f7f2 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	691b      	ldr	r3, [r3, #16]
 800f7e8:	f003 0320 	and.w	r3, r3, #32
 800f7ec:	2b20      	cmp	r3, #32
 800f7ee:	d0f0      	beq.n	800f7d2 <USB_FlushTxFifo+0x1a>
  
  return HAL_OK;
 800f7f0:	2300      	movs	r3, #0
}
 800f7f2:	4618      	mov	r0, r3
 800f7f4:	3714      	adds	r7, #20
 800f7f6:	46bd      	mov	sp, r7
 800f7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7fc:	4770      	bx	lr
 800f7fe:	bf00      	nop
 800f800:	00030d40 	.word	0x00030d40

0800f804 <USB_GetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800f804:	b480      	push	{r7}
 800f806:	b085      	sub	sp, #20
 800f808:	af00      	add	r7, sp, #0
 800f80a:	6078      	str	r0, [r7, #4]
  uint8_t speed = 0U;
 800f80c:	2300      	movs	r3, #0
 800f80e:	73fb      	strb	r3, [r7, #15]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f816:	689b      	ldr	r3, [r3, #8]
 800f818:	f003 0306 	and.w	r3, r3, #6
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d102      	bne.n	800f826 <USB_GetDevSpeed+0x22>
  {
    speed = USB_OTG_SPEED_HIGH;
 800f820:	2300      	movs	r3, #0
 800f822:	73fb      	strb	r3, [r7, #15]
 800f824:	e01c      	b.n	800f860 <USB_GetDevSpeed+0x5c>
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f82c:	689b      	ldr	r3, [r3, #8]
 800f82e:	f003 0306 	and.w	r3, r3, #6
 800f832:	2b02      	cmp	r3, #2
 800f834:	d007      	beq.n	800f846 <USB_GetDevSpeed+0x42>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f83c:	689b      	ldr	r3, [r3, #8]
 800f83e:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 800f842:	2b06      	cmp	r3, #6
 800f844:	d102      	bne.n	800f84c <USB_GetDevSpeed+0x48>
  {
    speed = USB_OTG_SPEED_FULL;
 800f846:	2303      	movs	r3, #3
 800f848:	73fb      	strb	r3, [r7, #15]
 800f84a:	e009      	b.n	800f860 <USB_GetDevSpeed+0x5c>
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f852:	689b      	ldr	r3, [r3, #8]
 800f854:	f003 0306 	and.w	r3, r3, #6
 800f858:	2b04      	cmp	r3, #4
 800f85a:	d101      	bne.n	800f860 <USB_GetDevSpeed+0x5c>
  {
    speed = USB_OTG_SPEED_LOW;
 800f85c:	2302      	movs	r3, #2
 800f85e:	73fb      	strb	r3, [r7, #15]
  }
  
  return speed;
 800f860:	7bfb      	ldrb	r3, [r7, #15]
}
 800f862:	4618      	mov	r0, r3
 800f864:	3714      	adds	r7, #20
 800f866:	46bd      	mov	sp, r7
 800f868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f86c:	4770      	bx	lr

0800f86e <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f86e:	b480      	push	{r7}
 800f870:	b083      	sub	sp, #12
 800f872:	af00      	add	r7, sp, #0
 800f874:	6078      	str	r0, [r7, #4]
 800f876:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 800f878:	683b      	ldr	r3, [r7, #0]
 800f87a:	785b      	ldrb	r3, [r3, #1]
 800f87c:	2b01      	cmp	r3, #1
 800f87e:	d13c      	bne.n	800f8fa <USB_ActivateEndpoint+0x8c>
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f886:	69da      	ldr	r2, [r3, #28]
 800f888:	683b      	ldr	r3, [r7, #0]
 800f88a:	781b      	ldrb	r3, [r3, #0]
 800f88c:	4619      	mov	r1, r3
 800f88e:	2301      	movs	r3, #1
 800f890:	408b      	lsls	r3, r1
 800f892:	b29b      	uxth	r3, r3
 800f894:	6879      	ldr	r1, [r7, #4]
 800f896:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f89a:	4313      	orrs	r3, r2
 800f89c:	61cb      	str	r3, [r1, #28]
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800f89e:	683b      	ldr	r3, [r7, #0]
 800f8a0:	781b      	ldrb	r3, [r3, #0]
 800f8a2:	015a      	lsls	r2, r3, #5
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	4413      	add	r3, r2
 800f8a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d159      	bne.n	800f96a <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 800f8b6:	683b      	ldr	r3, [r7, #0]
 800f8b8:	781b      	ldrb	r3, [r3, #0]
 800f8ba:	015a      	lsls	r2, r3, #5
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	4413      	add	r3, r2
 800f8c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f8c4:	681a      	ldr	r2, [r3, #0]
 800f8c6:	683b      	ldr	r3, [r7, #0]
 800f8c8:	689b      	ldr	r3, [r3, #8]
 800f8ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f8ce:	6839      	ldr	r1, [r7, #0]
 800f8d0:	78c9      	ldrb	r1, [r1, #3]
 800f8d2:	0489      	lsls	r1, r1, #18
 800f8d4:	430b      	orrs	r3, r1
        ((ep->num) << 22U) | (USB_OTG_DIEPCTL_SD0PID_SEVNFRM) | (USB_OTG_DIEPCTL_USBAEP)); 
 800f8d6:	6839      	ldr	r1, [r7, #0]
 800f8d8:	7809      	ldrb	r1, [r1, #0]
 800f8da:	0589      	lsls	r1, r1, #22
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 800f8dc:	430b      	orrs	r3, r1
 800f8de:	4313      	orrs	r3, r2
 800f8e0:	683a      	ldr	r2, [r7, #0]
 800f8e2:	7812      	ldrb	r2, [r2, #0]
 800f8e4:	0151      	lsls	r1, r2, #5
 800f8e6:	687a      	ldr	r2, [r7, #4]
 800f8e8:	440a      	add	r2, r1
 800f8ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f8ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f8f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f8f6:	6013      	str	r3, [r2, #0]
 800f8f8:	e037      	b.n	800f96a <USB_ActivateEndpoint+0xfc>
    } 
  }
  else
  {
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f900:	69da      	ldr	r2, [r3, #28]
 800f902:	683b      	ldr	r3, [r7, #0]
 800f904:	781b      	ldrb	r3, [r3, #0]
 800f906:	4619      	mov	r1, r3
 800f908:	2301      	movs	r3, #1
 800f90a:	408b      	lsls	r3, r1
 800f90c:	041b      	lsls	r3, r3, #16
 800f90e:	6879      	ldr	r1, [r7, #4]
 800f910:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f914:	4313      	orrs	r3, r2
 800f916:	61cb      	str	r3, [r1, #28]
     
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800f918:	683b      	ldr	r3, [r7, #0]
 800f91a:	781b      	ldrb	r3, [r3, #0]
 800f91c:	015a      	lsls	r2, r3, #5
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	4413      	add	r3, r2
 800f922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d11c      	bne.n	800f96a <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	781b      	ldrb	r3, [r3, #0]
 800f934:	015a      	lsls	r2, r3, #5
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	4413      	add	r3, r2
 800f93a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f93e:	681a      	ldr	r2, [r3, #0]
 800f940:	683b      	ldr	r3, [r7, #0]
 800f942:	689b      	ldr	r3, [r3, #8]
 800f944:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f948:	6839      	ldr	r1, [r7, #0]
 800f94a:	78c9      	ldrb	r1, [r1, #3]
 800f94c:	0489      	lsls	r1, r1, #18
 800f94e:	430b      	orrs	r3, r1
 800f950:	4313      	orrs	r3, r2
 800f952:	683a      	ldr	r2, [r7, #0]
 800f954:	7812      	ldrb	r2, [r2, #0]
 800f956:	0151      	lsls	r1, r2, #5
 800f958:	687a      	ldr	r2, [r7, #4]
 800f95a:	440a      	add	r2, r1
 800f95c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f964:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f968:	6013      	str	r3, [r2, #0]
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
 800f96a:	2300      	movs	r3, #0
}
 800f96c:	4618      	mov	r0, r3
 800f96e:	370c      	adds	r7, #12
 800f970:	46bd      	mov	sp, r7
 800f972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f976:	4770      	bx	lr

0800f978 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800f978:	b580      	push	{r7, lr}
 800f97a:	b088      	sub	sp, #32
 800f97c:	af02      	add	r7, sp, #8
 800f97e:	60f8      	str	r0, [r7, #12]
 800f980:	60b9      	str	r1, [r7, #8]
 800f982:	4613      	mov	r3, r2
 800f984:	71fb      	strb	r3, [r7, #7]
  uint16_t pktcnt = 0U;
 800f986:	2300      	movs	r3, #0
 800f988:	82fb      	strh	r3, [r7, #22]
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 800f98a:	68bb      	ldr	r3, [r7, #8]
 800f98c:	785b      	ldrb	r3, [r3, #1]
 800f98e:	2b01      	cmp	r3, #1
 800f990:	f040 8139 	bne.w	800fc06 <USB_EPStartXfer+0x28e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800f994:	68bb      	ldr	r3, [r7, #8]
 800f996:	695b      	ldr	r3, [r3, #20]
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d138      	bne.n	800fa0e <USB_EPStartXfer+0x96>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800f99c:	68bb      	ldr	r3, [r7, #8]
 800f99e:	781b      	ldrb	r3, [r3, #0]
 800f9a0:	015a      	lsls	r2, r3, #5
 800f9a2:	68fb      	ldr	r3, [r7, #12]
 800f9a4:	4413      	add	r3, r2
 800f9a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f9aa:	691b      	ldr	r3, [r3, #16]
 800f9ac:	68ba      	ldr	r2, [r7, #8]
 800f9ae:	7812      	ldrb	r2, [r2, #0]
 800f9b0:	0151      	lsls	r1, r2, #5
 800f9b2:	68fa      	ldr	r2, [r7, #12]
 800f9b4:	440a      	add	r2, r1
 800f9b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f9ba:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f9be:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f9c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 800f9c4:	68bb      	ldr	r3, [r7, #8]
 800f9c6:	781b      	ldrb	r3, [r3, #0]
 800f9c8:	015a      	lsls	r2, r3, #5
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	4413      	add	r3, r2
 800f9ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f9d2:	691b      	ldr	r3, [r3, #16]
 800f9d4:	68ba      	ldr	r2, [r7, #8]
 800f9d6:	7812      	ldrb	r2, [r2, #0]
 800f9d8:	0151      	lsls	r1, r2, #5
 800f9da:	68fa      	ldr	r2, [r7, #12]
 800f9dc:	440a      	add	r2, r1
 800f9de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f9e2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f9e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 800f9e8:	68bb      	ldr	r3, [r7, #8]
 800f9ea:	781b      	ldrb	r3, [r3, #0]
 800f9ec:	015a      	lsls	r2, r3, #5
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	4413      	add	r3, r2
 800f9f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f9f6:	691b      	ldr	r3, [r3, #16]
 800f9f8:	68ba      	ldr	r2, [r7, #8]
 800f9fa:	7812      	ldrb	r2, [r2, #0]
 800f9fc:	0151      	lsls	r1, r2, #5
 800f9fe:	68fa      	ldr	r2, [r7, #12]
 800fa00:	440a      	add	r2, r1
 800fa02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fa06:	0cdb      	lsrs	r3, r3, #19
 800fa08:	04db      	lsls	r3, r3, #19
 800fa0a:	6113      	str	r3, [r2, #16]
 800fa0c:	e080      	b.n	800fb10 <USB_EPStartXfer+0x198>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800fa0e:	68bb      	ldr	r3, [r7, #8]
 800fa10:	781b      	ldrb	r3, [r3, #0]
 800fa12:	015a      	lsls	r2, r3, #5
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	4413      	add	r3, r2
 800fa18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa1c:	691b      	ldr	r3, [r3, #16]
 800fa1e:	68ba      	ldr	r2, [r7, #8]
 800fa20:	7812      	ldrb	r2, [r2, #0]
 800fa22:	0151      	lsls	r1, r2, #5
 800fa24:	68fa      	ldr	r2, [r7, #12]
 800fa26:	440a      	add	r2, r1
 800fa28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fa2c:	0cdb      	lsrs	r3, r3, #19
 800fa2e:	04db      	lsls	r3, r3, #19
 800fa30:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800fa32:	68bb      	ldr	r3, [r7, #8]
 800fa34:	781b      	ldrb	r3, [r3, #0]
 800fa36:	015a      	lsls	r2, r3, #5
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	4413      	add	r3, r2
 800fa3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa40:	691b      	ldr	r3, [r3, #16]
 800fa42:	68ba      	ldr	r2, [r7, #8]
 800fa44:	7812      	ldrb	r2, [r2, #0]
 800fa46:	0151      	lsls	r1, r2, #5
 800fa48:	68fa      	ldr	r2, [r7, #12]
 800fa4a:	440a      	add	r2, r1
 800fa4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fa50:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800fa54:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800fa58:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 800fa5a:	68bb      	ldr	r3, [r7, #8]
 800fa5c:	781b      	ldrb	r3, [r3, #0]
 800fa5e:	015a      	lsls	r2, r3, #5
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	4413      	add	r3, r2
 800fa64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa68:	691a      	ldr	r2, [r3, #16]
 800fa6a:	68bb      	ldr	r3, [r7, #8]
 800fa6c:	6959      	ldr	r1, [r3, #20]
 800fa6e:	68bb      	ldr	r3, [r7, #8]
 800fa70:	689b      	ldr	r3, [r3, #8]
 800fa72:	440b      	add	r3, r1
 800fa74:	1e59      	subs	r1, r3, #1
 800fa76:	68bb      	ldr	r3, [r7, #8]
 800fa78:	689b      	ldr	r3, [r3, #8]
 800fa7a:	fbb1 f3f3 	udiv	r3, r1, r3
 800fa7e:	04d9      	lsls	r1, r3, #19
 800fa80:	4b8a      	ldr	r3, [pc, #552]	; (800fcac <USB_EPStartXfer+0x334>)
 800fa82:	400b      	ands	r3, r1
 800fa84:	68b9      	ldr	r1, [r7, #8]
 800fa86:	7809      	ldrb	r1, [r1, #0]
 800fa88:	0148      	lsls	r0, r1, #5
 800fa8a:	68f9      	ldr	r1, [r7, #12]
 800fa8c:	4401      	add	r1, r0
 800fa8e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800fa92:	4313      	orrs	r3, r2
 800fa94:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 800fa96:	68bb      	ldr	r3, [r7, #8]
 800fa98:	781b      	ldrb	r3, [r3, #0]
 800fa9a:	015a      	lsls	r2, r3, #5
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	4413      	add	r3, r2
 800faa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800faa4:	691a      	ldr	r2, [r3, #16]
 800faa6:	68bb      	ldr	r3, [r7, #8]
 800faa8:	695b      	ldr	r3, [r3, #20]
 800faaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800faae:	68b9      	ldr	r1, [r7, #8]
 800fab0:	7809      	ldrb	r1, [r1, #0]
 800fab2:	0148      	lsls	r0, r1, #5
 800fab4:	68f9      	ldr	r1, [r7, #12]
 800fab6:	4401      	add	r1, r0
 800fab8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800fabc:	4313      	orrs	r3, r2
 800fabe:	610b      	str	r3, [r1, #16]
      
      if (ep->type == EP_TYPE_ISOC)
 800fac0:	68bb      	ldr	r3, [r7, #8]
 800fac2:	78db      	ldrb	r3, [r3, #3]
 800fac4:	2b01      	cmp	r3, #1
 800fac6:	d123      	bne.n	800fb10 <USB_EPStartXfer+0x198>
      {
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 800fac8:	68bb      	ldr	r3, [r7, #8]
 800faca:	781b      	ldrb	r3, [r3, #0]
 800facc:	015a      	lsls	r2, r3, #5
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	4413      	add	r3, r2
 800fad2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fad6:	691b      	ldr	r3, [r3, #16]
 800fad8:	68ba      	ldr	r2, [r7, #8]
 800fada:	7812      	ldrb	r2, [r2, #0]
 800fadc:	0151      	lsls	r1, r2, #5
 800fade:	68fa      	ldr	r2, [r7, #12]
 800fae0:	440a      	add	r2, r1
 800fae2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fae6:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800faea:	6113      	str	r3, [r2, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 800faec:	68bb      	ldr	r3, [r7, #8]
 800faee:	781b      	ldrb	r3, [r3, #0]
 800faf0:	015a      	lsls	r2, r3, #5
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	4413      	add	r3, r2
 800faf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fafa:	691b      	ldr	r3, [r3, #16]
 800fafc:	68ba      	ldr	r2, [r7, #8]
 800fafe:	7812      	ldrb	r2, [r2, #0]
 800fb00:	0151      	lsls	r1, r2, #5
 800fb02:	68fa      	ldr	r2, [r7, #12]
 800fb04:	440a      	add	r2, r1
 800fb06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fb0a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800fb0e:	6113      	str	r3, [r2, #16]
      }       
    }

    if (dma == 1U)
 800fb10:	79fb      	ldrb	r3, [r7, #7]
 800fb12:	2b01      	cmp	r3, #1
 800fb14:	d10b      	bne.n	800fb2e <USB_EPStartXfer+0x1b6>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800fb16:	68bb      	ldr	r3, [r7, #8]
 800fb18:	781b      	ldrb	r3, [r3, #0]
 800fb1a:	015a      	lsls	r2, r3, #5
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	4413      	add	r3, r2
 800fb20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb24:	461a      	mov	r2, r3
 800fb26:	68bb      	ldr	r3, [r7, #8]
 800fb28:	691b      	ldr	r3, [r3, #16]
 800fb2a:	6153      	str	r3, [r2, #20]
 800fb2c:	e015      	b.n	800fb5a <USB_EPStartXfer+0x1e2>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 800fb2e:	68bb      	ldr	r3, [r7, #8]
 800fb30:	78db      	ldrb	r3, [r3, #3]
 800fb32:	2b01      	cmp	r3, #1
 800fb34:	d011      	beq.n	800fb5a <USB_EPStartXfer+0x1e2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800fb36:	68bb      	ldr	r3, [r7, #8]
 800fb38:	695b      	ldr	r3, [r3, #20]
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d00d      	beq.n	800fb5a <USB_EPStartXfer+0x1e2>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fb46:	68bb      	ldr	r3, [r7, #8]
 800fb48:	781b      	ldrb	r3, [r3, #0]
 800fb4a:	4619      	mov	r1, r3
 800fb4c:	2301      	movs	r3, #1
 800fb4e:	408b      	lsls	r3, r1
 800fb50:	68f9      	ldr	r1, [r7, #12]
 800fb52:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fb56:	4313      	orrs	r3, r2
 800fb58:	634b      	str	r3, [r1, #52]	; 0x34
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800fb5a:	68bb      	ldr	r3, [r7, #8]
 800fb5c:	78db      	ldrb	r3, [r3, #3]
 800fb5e:	2b01      	cmp	r3, #1
 800fb60:	d12c      	bne.n	800fbbc <USB_EPStartXfer+0x244>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb68:	689b      	ldr	r3, [r3, #8]
 800fb6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d112      	bne.n	800fb98 <USB_EPStartXfer+0x220>
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800fb72:	68bb      	ldr	r3, [r7, #8]
 800fb74:	781b      	ldrb	r3, [r3, #0]
 800fb76:	015a      	lsls	r2, r3, #5
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	4413      	add	r3, r2
 800fb7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	68ba      	ldr	r2, [r7, #8]
 800fb84:	7812      	ldrb	r2, [r2, #0]
 800fb86:	0151      	lsls	r1, r2, #5
 800fb88:	68fa      	ldr	r2, [r7, #12]
 800fb8a:	440a      	add	r2, r1
 800fb8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fb90:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800fb94:	6013      	str	r3, [r2, #0]
 800fb96:	e011      	b.n	800fbbc <USB_EPStartXfer+0x244>
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800fb98:	68bb      	ldr	r3, [r7, #8]
 800fb9a:	781b      	ldrb	r3, [r3, #0]
 800fb9c:	015a      	lsls	r2, r3, #5
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	4413      	add	r3, r2
 800fba2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	68ba      	ldr	r2, [r7, #8]
 800fbaa:	7812      	ldrb	r2, [r2, #0]
 800fbac:	0151      	lsls	r1, r2, #5
 800fbae:	68fa      	ldr	r2, [r7, #12]
 800fbb0:	440a      	add	r2, r1
 800fbb2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fbb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fbba:	6013      	str	r3, [r2, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800fbbc:	68bb      	ldr	r3, [r7, #8]
 800fbbe:	781b      	ldrb	r3, [r3, #0]
 800fbc0:	015a      	lsls	r2, r3, #5
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	4413      	add	r3, r2
 800fbc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	68ba      	ldr	r2, [r7, #8]
 800fbce:	7812      	ldrb	r2, [r2, #0]
 800fbd0:	0151      	lsls	r1, r2, #5
 800fbd2:	68fa      	ldr	r2, [r7, #12]
 800fbd4:	440a      	add	r2, r1
 800fbd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fbda:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800fbde:	6013      	str	r3, [r2, #0]
    
    if (ep->type == EP_TYPE_ISOC)
 800fbe0:	68bb      	ldr	r3, [r7, #8]
 800fbe2:	78db      	ldrb	r3, [r3, #3]
 800fbe4:	2b01      	cmp	r3, #1
 800fbe6:	f040 80ed 	bne.w	800fdc4 <USB_EPStartXfer+0x44c>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 800fbea:	68bb      	ldr	r3, [r7, #8]
 800fbec:	68d9      	ldr	r1, [r3, #12]
 800fbee:	68bb      	ldr	r3, [r7, #8]
 800fbf0:	781a      	ldrb	r2, [r3, #0]
 800fbf2:	68bb      	ldr	r3, [r7, #8]
 800fbf4:	695b      	ldr	r3, [r3, #20]
 800fbf6:	b298      	uxth	r0, r3
 800fbf8:	79fb      	ldrb	r3, [r7, #7]
 800fbfa:	9300      	str	r3, [sp, #0]
 800fbfc:	4603      	mov	r3, r0
 800fbfe:	68f8      	ldr	r0, [r7, #12]
 800fc00:	f000 fa38 	bl	8010074 <USB_WritePacket>
 800fc04:	e0de      	b.n	800fdc4 <USB_EPStartXfer+0x44c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */  
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 800fc06:	68bb      	ldr	r3, [r7, #8]
 800fc08:	781b      	ldrb	r3, [r3, #0]
 800fc0a:	015a      	lsls	r2, r3, #5
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	4413      	add	r3, r2
 800fc10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc14:	691b      	ldr	r3, [r3, #16]
 800fc16:	68ba      	ldr	r2, [r7, #8]
 800fc18:	7812      	ldrb	r2, [r2, #0]
 800fc1a:	0151      	lsls	r1, r2, #5
 800fc1c:	68fa      	ldr	r2, [r7, #12]
 800fc1e:	440a      	add	r2, r1
 800fc20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc24:	0cdb      	lsrs	r3, r3, #19
 800fc26:	04db      	lsls	r3, r3, #19
 800fc28:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 800fc2a:	68bb      	ldr	r3, [r7, #8]
 800fc2c:	781b      	ldrb	r3, [r3, #0]
 800fc2e:	015a      	lsls	r2, r3, #5
 800fc30:	68fb      	ldr	r3, [r7, #12]
 800fc32:	4413      	add	r3, r2
 800fc34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc38:	691b      	ldr	r3, [r3, #16]
 800fc3a:	68ba      	ldr	r2, [r7, #8]
 800fc3c:	7812      	ldrb	r2, [r2, #0]
 800fc3e:	0151      	lsls	r1, r2, #5
 800fc40:	68fa      	ldr	r2, [r7, #12]
 800fc42:	440a      	add	r2, r1
 800fc44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc48:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800fc4c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800fc50:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800fc52:	68bb      	ldr	r3, [r7, #8]
 800fc54:	695b      	ldr	r3, [r3, #20]
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d12a      	bne.n	800fcb0 <USB_EPStartXfer+0x338>
    {
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800fc5a:	68bb      	ldr	r3, [r7, #8]
 800fc5c:	781b      	ldrb	r3, [r3, #0]
 800fc5e:	015a      	lsls	r2, r3, #5
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	4413      	add	r3, r2
 800fc64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc68:	691a      	ldr	r2, [r3, #16]
 800fc6a:	68bb      	ldr	r3, [r7, #8]
 800fc6c:	689b      	ldr	r3, [r3, #8]
 800fc6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fc72:	68b9      	ldr	r1, [r7, #8]
 800fc74:	7809      	ldrb	r1, [r1, #0]
 800fc76:	0148      	lsls	r0, r1, #5
 800fc78:	68f9      	ldr	r1, [r7, #12]
 800fc7a:	4401      	add	r1, r0
 800fc7c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800fc80:	4313      	orrs	r3, r2
 800fc82:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 800fc84:	68bb      	ldr	r3, [r7, #8]
 800fc86:	781b      	ldrb	r3, [r3, #0]
 800fc88:	015a      	lsls	r2, r3, #5
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	4413      	add	r3, r2
 800fc8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc92:	691b      	ldr	r3, [r3, #16]
 800fc94:	68ba      	ldr	r2, [r7, #8]
 800fc96:	7812      	ldrb	r2, [r2, #0]
 800fc98:	0151      	lsls	r1, r2, #5
 800fc9a:	68fa      	ldr	r2, [r7, #12]
 800fc9c:	440a      	add	r2, r1
 800fc9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fca2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fca6:	6113      	str	r3, [r2, #16]
 800fca8:	e03b      	b.n	800fd22 <USB_EPStartXfer+0x3aa>
 800fcaa:	bf00      	nop
 800fcac:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 800fcb0:	68bb      	ldr	r3, [r7, #8]
 800fcb2:	695a      	ldr	r2, [r3, #20]
 800fcb4:	68bb      	ldr	r3, [r7, #8]
 800fcb6:	689b      	ldr	r3, [r3, #8]
 800fcb8:	4413      	add	r3, r2
 800fcba:	1e5a      	subs	r2, r3, #1
 800fcbc:	68bb      	ldr	r3, [r7, #8]
 800fcbe:	689b      	ldr	r3, [r3, #8]
 800fcc0:	fbb2 f3f3 	udiv	r3, r2, r3
 800fcc4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 800fcc6:	68bb      	ldr	r3, [r7, #8]
 800fcc8:	781b      	ldrb	r3, [r3, #0]
 800fcca:	015a      	lsls	r2, r3, #5
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	4413      	add	r3, r2
 800fcd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fcd4:	691a      	ldr	r2, [r3, #16]
 800fcd6:	8afb      	ldrh	r3, [r7, #22]
 800fcd8:	04db      	lsls	r3, r3, #19
 800fcda:	4619      	mov	r1, r3
 800fcdc:	4b3c      	ldr	r3, [pc, #240]	; (800fdd0 <USB_EPStartXfer+0x458>)
 800fcde:	400b      	ands	r3, r1
 800fce0:	68b9      	ldr	r1, [r7, #8]
 800fce2:	7809      	ldrb	r1, [r1, #0]
 800fce4:	0148      	lsls	r0, r1, #5
 800fce6:	68f9      	ldr	r1, [r7, #12]
 800fce8:	4401      	add	r1, r0
 800fcea:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800fcee:	4313      	orrs	r3, r2
 800fcf0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 800fcf2:	68bb      	ldr	r3, [r7, #8]
 800fcf4:	781b      	ldrb	r3, [r3, #0]
 800fcf6:	015a      	lsls	r2, r3, #5
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	4413      	add	r3, r2
 800fcfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fd00:	691a      	ldr	r2, [r3, #16]
 800fd02:	68bb      	ldr	r3, [r7, #8]
 800fd04:	689b      	ldr	r3, [r3, #8]
 800fd06:	8af9      	ldrh	r1, [r7, #22]
 800fd08:	fb01 f303 	mul.w	r3, r1, r3
 800fd0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fd10:	68b9      	ldr	r1, [r7, #8]
 800fd12:	7809      	ldrb	r1, [r1, #0]
 800fd14:	0148      	lsls	r0, r1, #5
 800fd16:	68f9      	ldr	r1, [r7, #12]
 800fd18:	4401      	add	r1, r0
 800fd1a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800fd1e:	4313      	orrs	r3, r2
 800fd20:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800fd22:	79fb      	ldrb	r3, [r7, #7]
 800fd24:	2b01      	cmp	r3, #1
 800fd26:	d10a      	bne.n	800fd3e <USB_EPStartXfer+0x3c6>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 800fd28:	68bb      	ldr	r3, [r7, #8]
 800fd2a:	68d9      	ldr	r1, [r3, #12]
 800fd2c:	68bb      	ldr	r3, [r7, #8]
 800fd2e:	781b      	ldrb	r3, [r3, #0]
 800fd30:	015a      	lsls	r2, r3, #5
 800fd32:	68fb      	ldr	r3, [r7, #12]
 800fd34:	4413      	add	r3, r2
 800fd36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fd3a:	460a      	mov	r2, r1
 800fd3c:	615a      	str	r2, [r3, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 800fd3e:	68bb      	ldr	r3, [r7, #8]
 800fd40:	78db      	ldrb	r3, [r3, #3]
 800fd42:	2b01      	cmp	r3, #1
 800fd44:	d12c      	bne.n	800fda0 <USB_EPStartXfer+0x428>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd4c:	689b      	ldr	r3, [r3, #8]
 800fd4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d112      	bne.n	800fd7c <USB_EPStartXfer+0x404>
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800fd56:	68bb      	ldr	r3, [r7, #8]
 800fd58:	781b      	ldrb	r3, [r3, #0]
 800fd5a:	015a      	lsls	r2, r3, #5
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	4413      	add	r3, r2
 800fd60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	68ba      	ldr	r2, [r7, #8]
 800fd68:	7812      	ldrb	r2, [r2, #0]
 800fd6a:	0151      	lsls	r1, r2, #5
 800fd6c:	68fa      	ldr	r2, [r7, #12]
 800fd6e:	440a      	add	r2, r1
 800fd70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fd74:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800fd78:	6013      	str	r3, [r2, #0]
 800fd7a:	e011      	b.n	800fda0 <USB_EPStartXfer+0x428>
      }
      else
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800fd7c:	68bb      	ldr	r3, [r7, #8]
 800fd7e:	781b      	ldrb	r3, [r3, #0]
 800fd80:	015a      	lsls	r2, r3, #5
 800fd82:	68fb      	ldr	r3, [r7, #12]
 800fd84:	4413      	add	r3, r2
 800fd86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fd8a:	681b      	ldr	r3, [r3, #0]
 800fd8c:	68ba      	ldr	r2, [r7, #8]
 800fd8e:	7812      	ldrb	r2, [r2, #0]
 800fd90:	0151      	lsls	r1, r2, #5
 800fd92:	68fa      	ldr	r2, [r7, #12]
 800fd94:	440a      	add	r2, r1
 800fd96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fd9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fd9e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800fda0:	68bb      	ldr	r3, [r7, #8]
 800fda2:	781b      	ldrb	r3, [r3, #0]
 800fda4:	015a      	lsls	r2, r3, #5
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	4413      	add	r3, r2
 800fdaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	68ba      	ldr	r2, [r7, #8]
 800fdb2:	7812      	ldrb	r2, [r2, #0]
 800fdb4:	0151      	lsls	r1, r2, #5
 800fdb6:	68fa      	ldr	r2, [r7, #12]
 800fdb8:	440a      	add	r2, r1
 800fdba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fdbe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800fdc2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800fdc4:	2300      	movs	r3, #0
}
 800fdc6:	4618      	mov	r0, r3
 800fdc8:	3718      	adds	r7, #24
 800fdca:	46bd      	mov	sp, r7
 800fdcc:	bd80      	pop	{r7, pc}
 800fdce:	bf00      	nop
 800fdd0:	1ff80000 	.word	0x1ff80000

0800fdd4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800fdd4:	b480      	push	{r7}
 800fdd6:	b085      	sub	sp, #20
 800fdd8:	af00      	add	r7, sp, #0
 800fdda:	60f8      	str	r0, [r7, #12]
 800fddc:	60b9      	str	r1, [r7, #8]
 800fdde:	4613      	mov	r3, r2
 800fde0:	71fb      	strb	r3, [r7, #7]
  /* IN endpoint */
  if (ep->is_in == 1U)
 800fde2:	68bb      	ldr	r3, [r7, #8]
 800fde4:	785b      	ldrb	r3, [r3, #1]
 800fde6:	2b01      	cmp	r3, #1
 800fde8:	f040 80c8 	bne.w	800ff7c <USB_EP0StartXfer+0x1a8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800fdec:	68bb      	ldr	r3, [r7, #8]
 800fdee:	695b      	ldr	r3, [r3, #20]
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d138      	bne.n	800fe66 <USB_EP0StartXfer+0x92>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800fdf4:	68bb      	ldr	r3, [r7, #8]
 800fdf6:	781b      	ldrb	r3, [r3, #0]
 800fdf8:	015a      	lsls	r2, r3, #5
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	4413      	add	r3, r2
 800fdfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe02:	691b      	ldr	r3, [r3, #16]
 800fe04:	68ba      	ldr	r2, [r7, #8]
 800fe06:	7812      	ldrb	r2, [r2, #0]
 800fe08:	0151      	lsls	r1, r2, #5
 800fe0a:	68fa      	ldr	r2, [r7, #12]
 800fe0c:	440a      	add	r2, r1
 800fe0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe12:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800fe16:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800fe1a:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 800fe1c:	68bb      	ldr	r3, [r7, #8]
 800fe1e:	781b      	ldrb	r3, [r3, #0]
 800fe20:	015a      	lsls	r2, r3, #5
 800fe22:	68fb      	ldr	r3, [r7, #12]
 800fe24:	4413      	add	r3, r2
 800fe26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe2a:	691b      	ldr	r3, [r3, #16]
 800fe2c:	68ba      	ldr	r2, [r7, #8]
 800fe2e:	7812      	ldrb	r2, [r2, #0]
 800fe30:	0151      	lsls	r1, r2, #5
 800fe32:	68fa      	ldr	r2, [r7, #12]
 800fe34:	440a      	add	r2, r1
 800fe36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe3a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fe3e:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 800fe40:	68bb      	ldr	r3, [r7, #8]
 800fe42:	781b      	ldrb	r3, [r3, #0]
 800fe44:	015a      	lsls	r2, r3, #5
 800fe46:	68fb      	ldr	r3, [r7, #12]
 800fe48:	4413      	add	r3, r2
 800fe4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe4e:	691b      	ldr	r3, [r3, #16]
 800fe50:	68ba      	ldr	r2, [r7, #8]
 800fe52:	7812      	ldrb	r2, [r2, #0]
 800fe54:	0151      	lsls	r1, r2, #5
 800fe56:	68fa      	ldr	r2, [r7, #12]
 800fe58:	440a      	add	r2, r1
 800fe5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe5e:	0cdb      	lsrs	r3, r3, #19
 800fe60:	04db      	lsls	r3, r3, #19
 800fe62:	6113      	str	r3, [r2, #16]
 800fe64:	e056      	b.n	800ff14 <USB_EP0StartXfer+0x140>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800fe66:	68bb      	ldr	r3, [r7, #8]
 800fe68:	781b      	ldrb	r3, [r3, #0]
 800fe6a:	015a      	lsls	r2, r3, #5
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	4413      	add	r3, r2
 800fe70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe74:	691b      	ldr	r3, [r3, #16]
 800fe76:	68ba      	ldr	r2, [r7, #8]
 800fe78:	7812      	ldrb	r2, [r2, #0]
 800fe7a:	0151      	lsls	r1, r2, #5
 800fe7c:	68fa      	ldr	r2, [r7, #12]
 800fe7e:	440a      	add	r2, r1
 800fe80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe84:	0cdb      	lsrs	r3, r3, #19
 800fe86:	04db      	lsls	r3, r3, #19
 800fe88:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800fe8a:	68bb      	ldr	r3, [r7, #8]
 800fe8c:	781b      	ldrb	r3, [r3, #0]
 800fe8e:	015a      	lsls	r2, r3, #5
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	4413      	add	r3, r2
 800fe94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe98:	691b      	ldr	r3, [r3, #16]
 800fe9a:	68ba      	ldr	r2, [r7, #8]
 800fe9c:	7812      	ldrb	r2, [r2, #0]
 800fe9e:	0151      	lsls	r1, r2, #5
 800fea0:	68fa      	ldr	r2, [r7, #12]
 800fea2:	440a      	add	r2, r1
 800fea4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fea8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800feac:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800feb0:	6113      	str	r3, [r2, #16]
      
      if(ep->xfer_len > ep->maxpacket)
 800feb2:	68bb      	ldr	r3, [r7, #8]
 800feb4:	695a      	ldr	r2, [r3, #20]
 800feb6:	68bb      	ldr	r3, [r7, #8]
 800feb8:	689b      	ldr	r3, [r3, #8]
 800feba:	429a      	cmp	r2, r3
 800febc:	d903      	bls.n	800fec6 <USB_EP0StartXfer+0xf2>
      {
        ep->xfer_len = ep->maxpacket;
 800febe:	68bb      	ldr	r3, [r7, #8]
 800fec0:	689a      	ldr	r2, [r3, #8]
 800fec2:	68bb      	ldr	r3, [r7, #8]
 800fec4:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 800fec6:	68bb      	ldr	r3, [r7, #8]
 800fec8:	781b      	ldrb	r3, [r3, #0]
 800feca:	015a      	lsls	r2, r3, #5
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	4413      	add	r3, r2
 800fed0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fed4:	691b      	ldr	r3, [r3, #16]
 800fed6:	68ba      	ldr	r2, [r7, #8]
 800fed8:	7812      	ldrb	r2, [r2, #0]
 800feda:	0151      	lsls	r1, r2, #5
 800fedc:	68fa      	ldr	r2, [r7, #12]
 800fede:	440a      	add	r2, r1
 800fee0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fee4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fee8:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 800feea:	68bb      	ldr	r3, [r7, #8]
 800feec:	781b      	ldrb	r3, [r3, #0]
 800feee:	015a      	lsls	r2, r3, #5
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	4413      	add	r3, r2
 800fef4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fef8:	691a      	ldr	r2, [r3, #16]
 800fefa:	68bb      	ldr	r3, [r7, #8]
 800fefc:	695b      	ldr	r3, [r3, #20]
 800fefe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ff02:	68b9      	ldr	r1, [r7, #8]
 800ff04:	7809      	ldrb	r1, [r1, #0]
 800ff06:	0148      	lsls	r0, r1, #5
 800ff08:	68f9      	ldr	r1, [r7, #12]
 800ff0a:	4401      	add	r1, r0
 800ff0c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ff10:	4313      	orrs	r3, r2
 800ff12:	610b      	str	r3, [r1, #16]
    
    }
    
    if (dma == 1)
 800ff14:	79fb      	ldrb	r3, [r7, #7]
 800ff16:	2b01      	cmp	r3, #1
 800ff18:	d10b      	bne.n	800ff32 <USB_EP0StartXfer+0x15e>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ff1a:	68bb      	ldr	r3, [r7, #8]
 800ff1c:	781b      	ldrb	r3, [r3, #0]
 800ff1e:	015a      	lsls	r2, r3, #5
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	4413      	add	r3, r2
 800ff24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff28:	461a      	mov	r2, r3
 800ff2a:	68bb      	ldr	r3, [r7, #8]
 800ff2c:	691b      	ldr	r3, [r3, #16]
 800ff2e:	6153      	str	r3, [r2, #20]
 800ff30:	e011      	b.n	800ff56 <USB_EP0StartXfer+0x182>
    }
    else
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800ff32:	68bb      	ldr	r3, [r7, #8]
 800ff34:	695b      	ldr	r3, [r3, #20]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d00d      	beq.n	800ff56 <USB_EP0StartXfer+0x182>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ff42:	68bb      	ldr	r3, [r7, #8]
 800ff44:	781b      	ldrb	r3, [r3, #0]
 800ff46:	4619      	mov	r1, r3
 800ff48:	2301      	movs	r3, #1
 800ff4a:	408b      	lsls	r3, r1
 800ff4c:	68f9      	ldr	r1, [r7, #12]
 800ff4e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ff52:	4313      	orrs	r3, r2
 800ff54:	634b      	str	r3, [r1, #52]	; 0x34
      }
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);   
 800ff56:	68bb      	ldr	r3, [r7, #8]
 800ff58:	781b      	ldrb	r3, [r3, #0]
 800ff5a:	015a      	lsls	r2, r3, #5
 800ff5c:	68fb      	ldr	r3, [r7, #12]
 800ff5e:	4413      	add	r3, r2
 800ff60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	68ba      	ldr	r2, [r7, #8]
 800ff68:	7812      	ldrb	r2, [r2, #0]
 800ff6a:	0151      	lsls	r1, r2, #5
 800ff6c:	68fa      	ldr	r2, [r7, #12]
 800ff6e:	440a      	add	r2, r1
 800ff70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ff74:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ff78:	6013      	str	r3, [r2, #0]
 800ff7a:	e074      	b.n	8010066 <USB_EP0StartXfer+0x292>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 800ff7c:	68bb      	ldr	r3, [r7, #8]
 800ff7e:	781b      	ldrb	r3, [r3, #0]
 800ff80:	015a      	lsls	r2, r3, #5
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	4413      	add	r3, r2
 800ff86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ff8a:	691b      	ldr	r3, [r3, #16]
 800ff8c:	68ba      	ldr	r2, [r7, #8]
 800ff8e:	7812      	ldrb	r2, [r2, #0]
 800ff90:	0151      	lsls	r1, r2, #5
 800ff92:	68fa      	ldr	r2, [r7, #12]
 800ff94:	440a      	add	r2, r1
 800ff96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ff9a:	0cdb      	lsrs	r3, r3, #19
 800ff9c:	04db      	lsls	r3, r3, #19
 800ff9e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 800ffa0:	68bb      	ldr	r3, [r7, #8]
 800ffa2:	781b      	ldrb	r3, [r3, #0]
 800ffa4:	015a      	lsls	r2, r3, #5
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	4413      	add	r3, r2
 800ffaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ffae:	691b      	ldr	r3, [r3, #16]
 800ffb0:	68ba      	ldr	r2, [r7, #8]
 800ffb2:	7812      	ldrb	r2, [r2, #0]
 800ffb4:	0151      	lsls	r1, r2, #5
 800ffb6:	68fa      	ldr	r2, [r7, #12]
 800ffb8:	440a      	add	r2, r1
 800ffba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ffbe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ffc2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ffc6:	6113      	str	r3, [r2, #16]
      
    if (ep->xfer_len > 0U)
 800ffc8:	68bb      	ldr	r3, [r7, #8]
 800ffca:	695b      	ldr	r3, [r3, #20]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d003      	beq.n	800ffd8 <USB_EP0StartXfer+0x204>
    {
      ep->xfer_len = ep->maxpacket;
 800ffd0:	68bb      	ldr	r3, [r7, #8]
 800ffd2:	689a      	ldr	r2, [r3, #8]
 800ffd4:	68bb      	ldr	r3, [r7, #8]
 800ffd6:	615a      	str	r2, [r3, #20]
    }
    
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 800ffd8:	68bb      	ldr	r3, [r7, #8]
 800ffda:	781b      	ldrb	r3, [r3, #0]
 800ffdc:	015a      	lsls	r2, r3, #5
 800ffde:	68fb      	ldr	r3, [r7, #12]
 800ffe0:	4413      	add	r3, r2
 800ffe2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ffe6:	691b      	ldr	r3, [r3, #16]
 800ffe8:	68ba      	ldr	r2, [r7, #8]
 800ffea:	7812      	ldrb	r2, [r2, #0]
 800ffec:	0151      	lsls	r1, r2, #5
 800ffee:	68fa      	ldr	r2, [r7, #12]
 800fff0:	440a      	add	r2, r1
 800fff2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fff6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fffa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 800fffc:	68bb      	ldr	r3, [r7, #8]
 800fffe:	781b      	ldrb	r3, [r3, #0]
 8010000:	015a      	lsls	r2, r3, #5
 8010002:	68fb      	ldr	r3, [r7, #12]
 8010004:	4413      	add	r3, r2
 8010006:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801000a:	691a      	ldr	r2, [r3, #16]
 801000c:	68bb      	ldr	r3, [r7, #8]
 801000e:	689b      	ldr	r3, [r3, #8]
 8010010:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010014:	68b9      	ldr	r1, [r7, #8]
 8010016:	7809      	ldrb	r1, [r1, #0]
 8010018:	0148      	lsls	r0, r1, #5
 801001a:	68f9      	ldr	r1, [r7, #12]
 801001c:	4401      	add	r1, r0
 801001e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010022:	4313      	orrs	r3, r2
 8010024:	610b      	str	r3, [r1, #16]
    

    if (dma == 1U)
 8010026:	79fb      	ldrb	r3, [r7, #7]
 8010028:	2b01      	cmp	r3, #1
 801002a:	d10a      	bne.n	8010042 <USB_EP0StartXfer+0x26e>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801002c:	68bb      	ldr	r3, [r7, #8]
 801002e:	68d9      	ldr	r1, [r3, #12]
 8010030:	68bb      	ldr	r3, [r7, #8]
 8010032:	781b      	ldrb	r3, [r3, #0]
 8010034:	015a      	lsls	r2, r3, #5
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	4413      	add	r3, r2
 801003a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801003e:	460a      	mov	r2, r1
 8010040:	615a      	str	r2, [r3, #20]
    }
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 8010042:	68bb      	ldr	r3, [r7, #8]
 8010044:	781b      	ldrb	r3, [r3, #0]
 8010046:	015a      	lsls	r2, r3, #5
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	4413      	add	r3, r2
 801004c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	68ba      	ldr	r2, [r7, #8]
 8010054:	7812      	ldrb	r2, [r2, #0]
 8010056:	0151      	lsls	r1, r2, #5
 8010058:	68fa      	ldr	r2, [r7, #12]
 801005a:	440a      	add	r2, r1
 801005c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010060:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010064:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8010066:	2300      	movs	r3, #0
}
 8010068:	4618      	mov	r0, r3
 801006a:	3714      	adds	r7, #20
 801006c:	46bd      	mov	sp, r7
 801006e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010072:	4770      	bx	lr

08010074 <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8010074:	b480      	push	{r7}
 8010076:	b087      	sub	sp, #28
 8010078:	af00      	add	r7, sp, #0
 801007a:	60f8      	str	r0, [r7, #12]
 801007c:	60b9      	str	r1, [r7, #8]
 801007e:	4611      	mov	r1, r2
 8010080:	461a      	mov	r2, r3
 8010082:	460b      	mov	r3, r1
 8010084:	71fb      	strb	r3, [r7, #7]
 8010086:	4613      	mov	r3, r2
 8010088:	80bb      	strh	r3, [r7, #4]
  uint32_t count32b = 0U , i = 0U;
 801008a:	2300      	movs	r3, #0
 801008c:	613b      	str	r3, [r7, #16]
 801008e:	2300      	movs	r3, #0
 8010090:	617b      	str	r3, [r7, #20]
  
  if (dma == 0U)
 8010092:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010096:	2b00      	cmp	r3, #0
 8010098:	d11a      	bne.n	80100d0 <USB_WritePacket+0x5c>
  {
    count32b =  (len + 3U) / 4U;
 801009a:	88bb      	ldrh	r3, [r7, #4]
 801009c:	3303      	adds	r3, #3
 801009e:	089b      	lsrs	r3, r3, #2
 80100a0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++, src += 4U)
 80100a2:	2300      	movs	r3, #0
 80100a4:	617b      	str	r3, [r7, #20]
 80100a6:	e00f      	b.n	80100c8 <USB_WritePacket+0x54>
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 80100a8:	79fb      	ldrb	r3, [r7, #7]
 80100aa:	031a      	lsls	r2, r3, #12
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	4413      	add	r3, r2
 80100b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80100b4:	461a      	mov	r2, r3
 80100b6:	68bb      	ldr	r3, [r7, #8]
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	6013      	str	r3, [r2, #0]
    for (i = 0U; i < count32b; i++, src += 4U)
 80100bc:	697b      	ldr	r3, [r7, #20]
 80100be:	3301      	adds	r3, #1
 80100c0:	617b      	str	r3, [r7, #20]
 80100c2:	68bb      	ldr	r3, [r7, #8]
 80100c4:	3304      	adds	r3, #4
 80100c6:	60bb      	str	r3, [r7, #8]
 80100c8:	697a      	ldr	r2, [r7, #20]
 80100ca:	693b      	ldr	r3, [r7, #16]
 80100cc:	429a      	cmp	r2, r3
 80100ce:	d3eb      	bcc.n	80100a8 <USB_WritePacket+0x34>
    }
  }
  return HAL_OK;
 80100d0:	2300      	movs	r3, #0
}
 80100d2:	4618      	mov	r0, r3
 80100d4:	371c      	adds	r7, #28
 80100d6:	46bd      	mov	sp, r7
 80100d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100dc:	4770      	bx	lr

080100de <USB_ReadPacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80100de:	b480      	push	{r7}
 80100e0:	b087      	sub	sp, #28
 80100e2:	af00      	add	r7, sp, #0
 80100e4:	60f8      	str	r0, [r7, #12]
 80100e6:	60b9      	str	r1, [r7, #8]
 80100e8:	4613      	mov	r3, r2
 80100ea:	80fb      	strh	r3, [r7, #6]
  uint32_t i=0U;
 80100ec:	2300      	movs	r3, #0
 80100ee:	617b      	str	r3, [r7, #20]
  uint32_t count32b = (len + 3U) / 4U;
 80100f0:	88fb      	ldrh	r3, [r7, #6]
 80100f2:	3303      	adds	r3, #3
 80100f4:	089b      	lsrs	r3, r3, #2
 80100f6:	613b      	str	r3, [r7, #16]
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
 80100f8:	2300      	movs	r3, #0
 80100fa:	617b      	str	r3, [r7, #20]
 80100fc:	e00b      	b.n	8010116 <USB_ReadPacket+0x38>
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 80100fe:	68fb      	ldr	r3, [r7, #12]
 8010100:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010104:	681a      	ldr	r2, [r3, #0]
 8010106:	68bb      	ldr	r3, [r7, #8]
 8010108:	601a      	str	r2, [r3, #0]
  for ( i = 0U; i < count32b; i++, dest += 4U )
 801010a:	697b      	ldr	r3, [r7, #20]
 801010c:	3301      	adds	r3, #1
 801010e:	617b      	str	r3, [r7, #20]
 8010110:	68bb      	ldr	r3, [r7, #8]
 8010112:	3304      	adds	r3, #4
 8010114:	60bb      	str	r3, [r7, #8]
 8010116:	697a      	ldr	r2, [r7, #20]
 8010118:	693b      	ldr	r3, [r7, #16]
 801011a:	429a      	cmp	r2, r3
 801011c:	d3ef      	bcc.n	80100fe <USB_ReadPacket+0x20>
    
  }
  return ((void *)dest);
 801011e:	68bb      	ldr	r3, [r7, #8]
}
 8010120:	4618      	mov	r0, r3
 8010122:	371c      	adds	r7, #28
 8010124:	46bd      	mov	sp, r7
 8010126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801012a:	4770      	bx	lr

0801012c <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
 801012c:	b480      	push	{r7}
 801012e:	b083      	sub	sp, #12
 8010130:	af00      	add	r7, sp, #0
 8010132:	6078      	str	r0, [r7, #4]
 8010134:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 8010136:	683b      	ldr	r3, [r7, #0]
 8010138:	785b      	ldrb	r3, [r3, #1]
 801013a:	2b01      	cmp	r3, #1
 801013c:	d12e      	bne.n	801019c <USB_EPSetStall+0x70>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 801013e:	683b      	ldr	r3, [r7, #0]
 8010140:	781b      	ldrb	r3, [r3, #0]
 8010142:	015a      	lsls	r2, r3, #5
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	4413      	add	r3, r2
 8010148:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	2b00      	cmp	r3, #0
 8010150:	db11      	blt.n	8010176 <USB_EPSetStall+0x4a>
    {
      USBx_INEP(ep->num)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS); 
 8010152:	683b      	ldr	r3, [r7, #0]
 8010154:	781b      	ldrb	r3, [r3, #0]
 8010156:	015a      	lsls	r2, r3, #5
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	4413      	add	r3, r2
 801015c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	683a      	ldr	r2, [r7, #0]
 8010164:	7812      	ldrb	r2, [r2, #0]
 8010166:	0151      	lsls	r1, r2, #5
 8010168:	687a      	ldr	r2, [r7, #4]
 801016a:	440a      	add	r2, r1
 801016c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010170:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8010174:	6013      	str	r3, [r2, #0]
    } 
    USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8010176:	683b      	ldr	r3, [r7, #0]
 8010178:	781b      	ldrb	r3, [r3, #0]
 801017a:	015a      	lsls	r2, r3, #5
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	4413      	add	r3, r2
 8010180:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	683a      	ldr	r2, [r7, #0]
 8010188:	7812      	ldrb	r2, [r2, #0]
 801018a:	0151      	lsls	r1, r2, #5
 801018c:	687a      	ldr	r2, [r7, #4]
 801018e:	440a      	add	r2, r1
 8010190:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010194:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010198:	6013      	str	r3, [r2, #0]
 801019a:	e02d      	b.n	80101f8 <USB_EPSetStall+0xcc>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 801019c:	683b      	ldr	r3, [r7, #0]
 801019e:	781b      	ldrb	r3, [r3, #0]
 80101a0:	015a      	lsls	r2, r3, #5
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	4413      	add	r3, r2
 80101a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	db11      	blt.n	80101d4 <USB_EPSetStall+0xa8>
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 80101b0:	683b      	ldr	r3, [r7, #0]
 80101b2:	781b      	ldrb	r3, [r3, #0]
 80101b4:	015a      	lsls	r2, r3, #5
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	4413      	add	r3, r2
 80101ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	683a      	ldr	r2, [r7, #0]
 80101c2:	7812      	ldrb	r2, [r2, #0]
 80101c4:	0151      	lsls	r1, r2, #5
 80101c6:	687a      	ldr	r2, [r7, #4]
 80101c8:	440a      	add	r2, r1
 80101ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80101ce:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80101d2:	6013      	str	r3, [r2, #0]
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80101d4:	683b      	ldr	r3, [r7, #0]
 80101d6:	781b      	ldrb	r3, [r3, #0]
 80101d8:	015a      	lsls	r2, r3, #5
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	4413      	add	r3, r2
 80101de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	683a      	ldr	r2, [r7, #0]
 80101e6:	7812      	ldrb	r2, [r2, #0]
 80101e8:	0151      	lsls	r1, r2, #5
 80101ea:	687a      	ldr	r2, [r7, #4]
 80101ec:	440a      	add	r2, r1
 80101ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80101f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80101f6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80101f8:	2300      	movs	r3, #0
}
 80101fa:	4618      	mov	r0, r3
 80101fc:	370c      	adds	r7, #12
 80101fe:	46bd      	mov	sp, r7
 8010200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010204:	4770      	bx	lr

08010206 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010206:	b480      	push	{r7}
 8010208:	b083      	sub	sp, #12
 801020a:	af00      	add	r7, sp, #0
 801020c:	6078      	str	r0, [r7, #4]
 801020e:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 8010210:	683b      	ldr	r3, [r7, #0]
 8010212:	785b      	ldrb	r3, [r3, #1]
 8010214:	2b01      	cmp	r3, #1
 8010216:	d12c      	bne.n	8010272 <USB_EPClearStall+0x6c>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8010218:	683b      	ldr	r3, [r7, #0]
 801021a:	781b      	ldrb	r3, [r3, #0]
 801021c:	015a      	lsls	r2, r3, #5
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	4413      	add	r3, r2
 8010222:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	683a      	ldr	r2, [r7, #0]
 801022a:	7812      	ldrb	r2, [r2, #0]
 801022c:	0151      	lsls	r1, r2, #5
 801022e:	687a      	ldr	r2, [r7, #4]
 8010230:	440a      	add	r2, r1
 8010232:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010236:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801023a:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 801023c:	683b      	ldr	r3, [r7, #0]
 801023e:	78db      	ldrb	r3, [r3, #3]
 8010240:	2b03      	cmp	r3, #3
 8010242:	d003      	beq.n	801024c <USB_EPClearStall+0x46>
 8010244:	683b      	ldr	r3, [r7, #0]
 8010246:	78db      	ldrb	r3, [r3, #3]
 8010248:	2b02      	cmp	r3, #2
 801024a:	d13e      	bne.n	80102ca <USB_EPClearStall+0xc4>
    {
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801024c:	683b      	ldr	r3, [r7, #0]
 801024e:	781b      	ldrb	r3, [r3, #0]
 8010250:	015a      	lsls	r2, r3, #5
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	4413      	add	r3, r2
 8010256:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	683a      	ldr	r2, [r7, #0]
 801025e:	7812      	ldrb	r2, [r2, #0]
 8010260:	0151      	lsls	r1, r2, #5
 8010262:	687a      	ldr	r2, [r7, #4]
 8010264:	440a      	add	r2, r1
 8010266:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801026a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801026e:	6013      	str	r3, [r2, #0]
 8010270:	e02b      	b.n	80102ca <USB_EPClearStall+0xc4>
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8010272:	683b      	ldr	r3, [r7, #0]
 8010274:	781b      	ldrb	r3, [r3, #0]
 8010276:	015a      	lsls	r2, r3, #5
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	4413      	add	r3, r2
 801027c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	683a      	ldr	r2, [r7, #0]
 8010284:	7812      	ldrb	r2, [r2, #0]
 8010286:	0151      	lsls	r1, r2, #5
 8010288:	687a      	ldr	r2, [r7, #4]
 801028a:	440a      	add	r2, r1
 801028c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010290:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010294:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8010296:	683b      	ldr	r3, [r7, #0]
 8010298:	78db      	ldrb	r3, [r3, #3]
 801029a:	2b03      	cmp	r3, #3
 801029c:	d003      	beq.n	80102a6 <USB_EPClearStall+0xa0>
 801029e:	683b      	ldr	r3, [r7, #0]
 80102a0:	78db      	ldrb	r3, [r3, #3]
 80102a2:	2b02      	cmp	r3, #2
 80102a4:	d111      	bne.n	80102ca <USB_EPClearStall+0xc4>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80102a6:	683b      	ldr	r3, [r7, #0]
 80102a8:	781b      	ldrb	r3, [r3, #0]
 80102aa:	015a      	lsls	r2, r3, #5
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	4413      	add	r3, r2
 80102b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102b4:	681b      	ldr	r3, [r3, #0]
 80102b6:	683a      	ldr	r2, [r7, #0]
 80102b8:	7812      	ldrb	r2, [r2, #0]
 80102ba:	0151      	lsls	r1, r2, #5
 80102bc:	687a      	ldr	r2, [r7, #4]
 80102be:	440a      	add	r2, r1
 80102c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80102c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80102c8:	6013      	str	r3, [r2, #0]
    }    
  }
  return HAL_OK;
 80102ca:	2300      	movs	r3, #0
}
 80102cc:	4618      	mov	r0, r3
 80102ce:	370c      	adds	r7, #12
 80102d0:	46bd      	mov	sp, r7
 80102d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d6:	4770      	bx	lr

080102d8 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80102d8:	b480      	push	{r7}
 80102da:	b083      	sub	sp, #12
 80102dc:	af00      	add	r7, sp, #0
 80102de:	6078      	str	r0, [r7, #4]
 80102e0:	460b      	mov	r3, r1
 80102e2:	70fb      	strb	r3, [r7, #3]
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80102ea:	681b      	ldr	r3, [r3, #0]
 80102ec:	687a      	ldr	r2, [r7, #4]
 80102ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80102f2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80102f6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80102fe:	681a      	ldr	r2, [r3, #0]
 8010300:	78fb      	ldrb	r3, [r7, #3]
 8010302:	011b      	lsls	r3, r3, #4
 8010304:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8010308:	6879      	ldr	r1, [r7, #4]
 801030a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801030e:	4313      	orrs	r3, r2
 8010310:	600b      	str	r3, [r1, #0]
  
  return HAL_OK;  
 8010312:	2300      	movs	r3, #0
}
 8010314:	4618      	mov	r0, r3
 8010316:	370c      	adds	r7, #12
 8010318:	46bd      	mov	sp, r7
 801031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801031e:	4770      	bx	lr

08010320 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 8010320:	b480      	push	{r7}
 8010322:	b085      	sub	sp, #20
 8010324:	af00      	add	r7, sp, #0
 8010326:	6078      	str	r0, [r7, #4]
  uint32_t v = 0U;
 8010328:	2300      	movs	r3, #0
 801032a:	60fb      	str	r3, [r7, #12]
  
  v = USBx->GINTSTS;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	695b      	ldr	r3, [r3, #20]
 8010330:	60fb      	str	r3, [r7, #12]
  v &= USBx->GINTMSK;
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	699b      	ldr	r3, [r3, #24]
 8010336:	68fa      	ldr	r2, [r7, #12]
 8010338:	4013      	ands	r3, r2
 801033a:	60fb      	str	r3, [r7, #12]
  return v;  
 801033c:	68fb      	ldr	r3, [r7, #12]
}
 801033e:	4618      	mov	r0, r3
 8010340:	3714      	adds	r7, #20
 8010342:	46bd      	mov	sp, r7
 8010344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010348:	4770      	bx	lr

0801034a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 801034a:	b480      	push	{r7}
 801034c:	b085      	sub	sp, #20
 801034e:	af00      	add	r7, sp, #0
 8010350:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010358:	699b      	ldr	r3, [r3, #24]
 801035a:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DAINTMSK;
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010362:	69db      	ldr	r3, [r3, #28]
 8010364:	68fa      	ldr	r2, [r7, #12]
 8010366:	4013      	ands	r3, r2
 8010368:	60fb      	str	r3, [r7, #12]
  return ((v & 0xffff0000U) >> 16U);
 801036a:	68fb      	ldr	r3, [r7, #12]
 801036c:	0c1b      	lsrs	r3, r3, #16
}
 801036e:	4618      	mov	r0, r3
 8010370:	3714      	adds	r7, #20
 8010372:	46bd      	mov	sp, r7
 8010374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010378:	4770      	bx	lr

0801037a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 801037a:	b480      	push	{r7}
 801037c:	b085      	sub	sp, #20
 801037e:	af00      	add	r7, sp, #0
 8010380:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010388:	699b      	ldr	r3, [r3, #24]
 801038a:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DAINTMSK;
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010392:	69db      	ldr	r3, [r3, #28]
 8010394:	68fa      	ldr	r2, [r7, #12]
 8010396:	4013      	ands	r3, r2
 8010398:	60fb      	str	r3, [r7, #12]
  return ((v & 0xFFFFU));
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	b29b      	uxth	r3, r3
}
 801039e:	4618      	mov	r0, r3
 80103a0:	3714      	adds	r7, #20
 80103a2:	46bd      	mov	sp, r7
 80103a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103a8:	4770      	bx	lr

080103aa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum : endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 80103aa:	b480      	push	{r7}
 80103ac:	b085      	sub	sp, #20
 80103ae:	af00      	add	r7, sp, #0
 80103b0:	6078      	str	r0, [r7, #4]
 80103b2:	460b      	mov	r3, r1
 80103b4:	70fb      	strb	r3, [r7, #3]
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 80103b6:	78fb      	ldrb	r3, [r7, #3]
 80103b8:	015a      	lsls	r2, r3, #5
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	4413      	add	r3, r2
 80103be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80103c2:	689b      	ldr	r3, [r3, #8]
 80103c4:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DOEPMSK;
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80103cc:	695b      	ldr	r3, [r3, #20]
 80103ce:	68fa      	ldr	r2, [r7, #12]
 80103d0:	4013      	ands	r3, r2
 80103d2:	60fb      	str	r3, [r7, #12]
  return v;
 80103d4:	68fb      	ldr	r3, [r7, #12]
}
 80103d6:	4618      	mov	r0, r3
 80103d8:	3714      	adds	r7, #20
 80103da:	46bd      	mov	sp, r7
 80103dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103e0:	4770      	bx	lr

080103e2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum : endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 80103e2:	b480      	push	{r7}
 80103e4:	b087      	sub	sp, #28
 80103e6:	af00      	add	r7, sp, #0
 80103e8:	6078      	str	r0, [r7, #4]
 80103ea:	460b      	mov	r3, r1
 80103ec:	70fb      	strb	r3, [r7, #3]
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80103f4:	691b      	ldr	r3, [r3, #16]
 80103f6:	617b      	str	r3, [r7, #20]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80103fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010400:	613b      	str	r3, [r7, #16]
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8010402:	78fb      	ldrb	r3, [r7, #3]
 8010404:	693a      	ldr	r2, [r7, #16]
 8010406:	fa22 f303 	lsr.w	r3, r2, r3
 801040a:	01db      	lsls	r3, r3, #7
 801040c:	b2db      	uxtb	r3, r3
 801040e:	697a      	ldr	r2, [r7, #20]
 8010410:	4313      	orrs	r3, r2
 8010412:	617b      	str	r3, [r7, #20]
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8010414:	78fb      	ldrb	r3, [r7, #3]
 8010416:	015a      	lsls	r2, r3, #5
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	4413      	add	r3, r2
 801041c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010420:	689b      	ldr	r3, [r3, #8]
 8010422:	697a      	ldr	r2, [r7, #20]
 8010424:	4013      	ands	r3, r2
 8010426:	60fb      	str	r3, [r7, #12]
  return v;
 8010428:	68fb      	ldr	r3, [r7, #12]
}
 801042a:	4618      	mov	r0, r3
 801042c:	371c      	adds	r7, #28
 801042e:	46bd      	mov	sp, r7
 8010430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010434:	4770      	bx	lr

08010436 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8010436:	b480      	push	{r7}
 8010438:	b083      	sub	sp, #12
 801043a:	af00      	add	r7, sp, #0
 801043c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1U);
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	695b      	ldr	r3, [r3, #20]
 8010442:	f003 0301 	and.w	r3, r3, #1
}
 8010446:	4618      	mov	r0, r3
 8010448:	370c      	adds	r7, #12
 801044a:	46bd      	mov	sp, r7
 801044c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010450:	4770      	bx	lr

08010452 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
 8010452:	b480      	push	{r7}
 8010454:	b083      	sub	sp, #12
 8010456:	af00      	add	r7, sp, #0
 8010458:	6078      	str	r0, [r7, #4]
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010460:	681b      	ldr	r3, [r3, #0]
 8010462:	687a      	ldr	r2, [r7, #4]
 8010464:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010468:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 801046c:	f023 0307 	bic.w	r3, r3, #7
 8010470:	6013      	str	r3, [r2, #0]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010478:	689b      	ldr	r3, [r3, #8]
 801047a:	f003 0306 	and.w	r3, r3, #6
 801047e:	2b04      	cmp	r3, #4
 8010480:	d109      	bne.n	8010496 <USB_ActivateSetup+0x44>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	687a      	ldr	r2, [r7, #4]
 801048c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010490:	f043 0303 	orr.w	r3, r3, #3
 8010494:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801049c:	685b      	ldr	r3, [r3, #4]
 801049e:	687a      	ldr	r2, [r7, #4]
 80104a0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80104a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80104a8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80104aa:	2300      	movs	r3, #0
}
 80104ac:	4618      	mov	r0, r3
 80104ae:	370c      	adds	r7, #12
 80104b0:	46bd      	mov	sp, r7
 80104b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b6:	4770      	bx	lr

080104b8 <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup : pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80104b8:	b480      	push	{r7}
 80104ba:	b085      	sub	sp, #20
 80104bc:	af00      	add	r7, sp, #0
 80104be:	60f8      	str	r0, [r7, #12]
 80104c0:	460b      	mov	r3, r1
 80104c2:	607a      	str	r2, [r7, #4]
 80104c4:	72fb      	strb	r3, [r7, #11]
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80104cc:	461a      	mov	r2, r3
 80104ce:	2300      	movs	r3, #0
 80104d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80104d8:	691b      	ldr	r3, [r3, #16]
 80104da:	68fa      	ldr	r2, [r7, #12]
 80104dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80104e0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80104e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80104ec:	691b      	ldr	r3, [r3, #16]
 80104ee:	68fa      	ldr	r2, [r7, #12]
 80104f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80104f4:	f043 0318 	orr.w	r3, r3, #24
 80104f8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 80104fa:	68fb      	ldr	r3, [r7, #12]
 80104fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010500:	691b      	ldr	r3, [r3, #16]
 8010502:	68fa      	ldr	r2, [r7, #12]
 8010504:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010508:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 801050c:	6113      	str	r3, [r2, #16]
  
  if (dma == 1U)
 801050e:	7afb      	ldrb	r3, [r7, #11]
 8010510:	2b01      	cmp	r3, #1
 8010512:	d10c      	bne.n	801052e <USB_EP0_OutStart+0x76>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801051a:	461a      	mov	r2, r3
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 8010520:	68fb      	ldr	r3, [r7, #12]
 8010522:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010526:	461a      	mov	r2, r3
 8010528:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 801052c:	6013      	str	r3, [r2, #0]
  }
  
  return HAL_OK;  
 801052e:	2300      	movs	r3, #0
}
 8010530:	4618      	mov	r0, r3
 8010532:	3714      	adds	r7, #20
 8010534:	46bd      	mov	sp, r7
 8010536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053a:	4770      	bx	lr

0801053c <HCI_verify>:
 *
 * @param[in] hciReadPacket    The packet that is received from HCI interface.
 * @return 0 if HCI packet is as expected
 */
int HCI_verify(const tHciDataPacket * hciReadPacket)
{
 801053c:	b480      	push	{r7}
 801053e:	b085      	sub	sp, #20
 8010540:	af00      	add	r7, sp, #0
 8010542:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	3308      	adds	r3, #8
 8010548:	60fb      	str	r3, [r7, #12]
  
  if(hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 801054a:	68fb      	ldr	r3, [r7, #12]
 801054c:	781b      	ldrb	r3, [r3, #0]
 801054e:	2b04      	cmp	r3, #4
 8010550:	d001      	beq.n	8010556 <HCI_verify+0x1a>
    return 1;  /* Incorrect type. */
 8010552:	2301      	movs	r3, #1
 8010554:	e00c      	b.n	8010570 <HCI_verify+0x34>
  
  if(hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	3302      	adds	r3, #2
 801055a:	781b      	ldrb	r3, [r3, #0]
 801055c:	461a      	mov	r2, r3
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8010564:	3b03      	subs	r3, #3
 8010566:	429a      	cmp	r2, r3
 8010568:	d001      	beq.n	801056e <HCI_verify+0x32>
    return 2; /* Wrong length (packet truncated or too long). */
 801056a:	2302      	movs	r3, #2
 801056c:	e000      	b.n	8010570 <HCI_verify+0x34>
  
  return 0;      
 801056e:	2300      	movs	r3, #0
}
 8010570:	4618      	mov	r0, r3
 8010572:	3714      	adds	r7, #20
 8010574:	46bd      	mov	sp, r7
 8010576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801057a:	4770      	bx	lr

0801057c <HCI_Isr>:
{
  return list_is_empty(&hciReadPktRxQueue);
}

void HCI_Isr(void)
{
 801057c:	b580      	push	{r7, lr}
 801057e:	b082      	sub	sp, #8
 8010580:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 8010582:	2300      	movs	r3, #0
 8010584:	603b      	str	r3, [r7, #0]
  uint8_t data_len;
  
  Clear_SPI_EXTI_Flag();
 8010586:	f7fa fe81 	bl	800b28c <Clear_SPI_EXTI_Flag>
  while(BlueNRG_DataPresent()){        
 801058a:	e038      	b.n	80105fe <HCI_Isr+0x82>
    if (list_is_empty (&hciReadPktPool) == FALSE){
 801058c:	4820      	ldr	r0, [pc, #128]	; (8010610 <HCI_Isr+0x94>)
 801058e:	f000 f845 	bl	801061c <list_is_empty>
 8010592:	4603      	mov	r3, r0
 8010594:	2b00      	cmp	r3, #0
 8010596:	d12d      	bne.n	80105f4 <HCI_Isr+0x78>
      
      /* enqueueing a packet for read */
      list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 8010598:	463b      	mov	r3, r7
 801059a:	4619      	mov	r1, r3
 801059c:	481c      	ldr	r0, [pc, #112]	; (8010610 <HCI_Isr+0x94>)
 801059e:	f000 f8cc 	bl	801073a <list_remove_head>
      
      data_len = BlueNRG_SPI_Read_All(&SpiHandle, hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 80105a2:	683b      	ldr	r3, [r7, #0]
 80105a4:	3308      	adds	r3, #8
 80105a6:	2280      	movs	r2, #128	; 0x80
 80105a8:	4619      	mov	r1, r3
 80105aa:	481a      	ldr	r0, [pc, #104]	; (8010614 <HCI_Isr+0x98>)
 80105ac:	f7fa fdf6 	bl	800b19c <BlueNRG_SPI_Read_All>
 80105b0:	4603      	mov	r3, r0
 80105b2:	71fb      	strb	r3, [r7, #7]
      if(data_len > 0){                    
 80105b4:	79fb      	ldrb	r3, [r7, #7]
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d016      	beq.n	80105e8 <HCI_Isr+0x6c>
        hciReadPacket->data_len = data_len;
 80105ba:	683b      	ldr	r3, [r7, #0]
 80105bc:	79fa      	ldrb	r2, [r7, #7]
 80105be:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if(HCI_verify(hciReadPacket) == 0)
 80105c2:	683b      	ldr	r3, [r7, #0]
 80105c4:	4618      	mov	r0, r3
 80105c6:	f7ff ffb9 	bl	801053c <HCI_verify>
 80105ca:	4603      	mov	r3, r0
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d105      	bne.n	80105dc <HCI_Isr+0x60>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 80105d0:	683b      	ldr	r3, [r7, #0]
 80105d2:	4619      	mov	r1, r3
 80105d4:	4810      	ldr	r0, [pc, #64]	; (8010618 <HCI_Isr+0x9c>)
 80105d6:	f000 f869 	bl	80106ac <list_insert_tail>
 80105da:	e00e      	b.n	80105fa <HCI_Isr+0x7e>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 80105dc:	683b      	ldr	r3, [r7, #0]
 80105de:	4619      	mov	r1, r3
 80105e0:	480b      	ldr	r0, [pc, #44]	; (8010610 <HCI_Isr+0x94>)
 80105e2:	f000 f83d 	bl	8010660 <list_insert_head>
 80105e6:	e008      	b.n	80105fa <HCI_Isr+0x7e>
      }
      else {
        // Insert the packet back into the pool.
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 80105e8:	683b      	ldr	r3, [r7, #0]
 80105ea:	4619      	mov	r1, r3
 80105ec:	4808      	ldr	r0, [pc, #32]	; (8010610 <HCI_Isr+0x94>)
 80105ee:	f000 f837 	bl	8010660 <list_insert_head>
 80105f2:	e002      	b.n	80105fa <HCI_Isr+0x7e>
      }
      
    }
    else{
      // HCI Read Packet Pool is empty, wait for a free packet.
      Clear_SPI_EXTI_Flag();
 80105f4:	f7fa fe4a 	bl	800b28c <Clear_SPI_EXTI_Flag>
 80105f8:	e006      	b.n	8010608 <HCI_Isr+0x8c>
      return;
    }
    
    Clear_SPI_EXTI_Flag();
 80105fa:	f7fa fe47 	bl	800b28c <Clear_SPI_EXTI_Flag>
  while(BlueNRG_DataPresent()){        
 80105fe:	f7fa fdbd 	bl	800b17c <BlueNRG_DataPresent>
 8010602:	4603      	mov	r3, r0
 8010604:	2b00      	cmp	r3, #0
 8010606:	d1c1      	bne.n	801058c <HCI_Isr+0x10>
  }
}
 8010608:	3708      	adds	r7, #8
 801060a:	46bd      	mov	sp, r7
 801060c:	bd80      	pop	{r7, pc}
 801060e:	bf00      	nop
 8010610:	20001220 	.word	0x20001220
 8010614:	200011c4 	.word	0x200011c4
 8010618:	20001228 	.word	0x20001228

0801061c <list_is_empty>:
  listHead->next = listHead;
  listHead->prev = listHead;	
}

uint8_t list_is_empty (tListNode * listHead)
{
 801061c:	b480      	push	{r7}
 801061e:	b087      	sub	sp, #28
 8010620:	af00      	add	r7, sp, #0
 8010622:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8010624:	f3ef 8310 	mrs	r3, PRIMASK
 8010628:	60fb      	str	r3, [r7, #12]
  return(result);
 801062a:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uint8_t return_value;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801062c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801062e:	b672      	cpsid	i
}
 8010630:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	687a      	ldr	r2, [r7, #4]
 8010638:	429a      	cmp	r2, r3
 801063a:	d102      	bne.n	8010642 <list_is_empty+0x26>
  {
    return_value = TRUE;
 801063c:	2301      	movs	r3, #1
 801063e:	75fb      	strb	r3, [r7, #23]
 8010640:	e001      	b.n	8010646 <list_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 8010642:	2300      	movs	r3, #0
 8010644:	75fb      	strb	r3, [r7, #23]
 8010646:	693b      	ldr	r3, [r7, #16]
 8010648:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801064a:	68bb      	ldr	r3, [r7, #8]
 801064c:	f383 8810 	msr	PRIMASK, r3
}
 8010650:	bf00      	nop
  }
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/

  return return_value;
 8010652:	7dfb      	ldrb	r3, [r7, #23]
}
 8010654:	4618      	mov	r0, r3
 8010656:	371c      	adds	r7, #28
 8010658:	46bd      	mov	sp, r7
 801065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801065e:	4770      	bx	lr

08010660 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8010660:	b480      	push	{r7}
 8010662:	b087      	sub	sp, #28
 8010664:	af00      	add	r7, sp, #0
 8010666:	6078      	str	r0, [r7, #4]
 8010668:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801066a:	f3ef 8310 	mrs	r3, PRIMASK
 801066e:	60fb      	str	r3, [r7, #12]
  return(result);
 8010670:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010672:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010674:	b672      	cpsid	i
}
 8010676:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	681a      	ldr	r2, [r3, #0]
 801067c:	683b      	ldr	r3, [r7, #0]
 801067e:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8010680:	683b      	ldr	r3, [r7, #0]
 8010682:	687a      	ldr	r2, [r7, #4]
 8010684:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	683a      	ldr	r2, [r7, #0]
 801068a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 801068c:	683b      	ldr	r3, [r7, #0]
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	683a      	ldr	r2, [r7, #0]
 8010692:	605a      	str	r2, [r3, #4]
 8010694:	697b      	ldr	r3, [r7, #20]
 8010696:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010698:	693b      	ldr	r3, [r7, #16]
 801069a:	f383 8810 	msr	PRIMASK, r3
}
 801069e:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80106a0:	bf00      	nop
 80106a2:	371c      	adds	r7, #28
 80106a4:	46bd      	mov	sp, r7
 80106a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106aa:	4770      	bx	lr

080106ac <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 80106ac:	b480      	push	{r7}
 80106ae:	b087      	sub	sp, #28
 80106b0:	af00      	add	r7, sp, #0
 80106b2:	6078      	str	r0, [r7, #4]
 80106b4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80106b6:	f3ef 8310 	mrs	r3, PRIMASK
 80106ba:	60fb      	str	r3, [r7, #12]
  return(result);
 80106bc:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80106be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80106c0:	b672      	cpsid	i
}
 80106c2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 80106c4:	683b      	ldr	r3, [r7, #0]
 80106c6:	687a      	ldr	r2, [r7, #4]
 80106c8:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	685a      	ldr	r2, [r3, #4]
 80106ce:	683b      	ldr	r3, [r7, #0]
 80106d0:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	683a      	ldr	r2, [r7, #0]
 80106d6:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80106d8:	683b      	ldr	r3, [r7, #0]
 80106da:	685b      	ldr	r3, [r3, #4]
 80106dc:	683a      	ldr	r2, [r7, #0]
 80106de:	601a      	str	r2, [r3, #0]
 80106e0:	697b      	ldr	r3, [r7, #20]
 80106e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80106e4:	693b      	ldr	r3, [r7, #16]
 80106e6:	f383 8810 	msr	PRIMASK, r3
}
 80106ea:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80106ec:	bf00      	nop
 80106ee:	371c      	adds	r7, #28
 80106f0:	46bd      	mov	sp, r7
 80106f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106f6:	4770      	bx	lr

080106f8 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 80106f8:	b480      	push	{r7}
 80106fa:	b087      	sub	sp, #28
 80106fc:	af00      	add	r7, sp, #0
 80106fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8010700:	f3ef 8310 	mrs	r3, PRIMASK
 8010704:	60fb      	str	r3, [r7, #12]
  return(result);
 8010706:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010708:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801070a:	b672      	cpsid	i
}
 801070c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	685b      	ldr	r3, [r3, #4]
 8010712:	687a      	ldr	r2, [r7, #4]
 8010714:	6812      	ldr	r2, [r2, #0]
 8010716:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	687a      	ldr	r2, [r7, #4]
 801071e:	6852      	ldr	r2, [r2, #4]
 8010720:	605a      	str	r2, [r3, #4]
 8010722:	697b      	ldr	r3, [r7, #20]
 8010724:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010726:	693b      	ldr	r3, [r7, #16]
 8010728:	f383 8810 	msr	PRIMASK, r3
}
 801072c:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 801072e:	bf00      	nop
 8010730:	371c      	adds	r7, #28
 8010732:	46bd      	mov	sp, r7
 8010734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010738:	4770      	bx	lr

0801073a <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 801073a:	b580      	push	{r7, lr}
 801073c:	b086      	sub	sp, #24
 801073e:	af00      	add	r7, sp, #0
 8010740:	6078      	str	r0, [r7, #4]
 8010742:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8010744:	f3ef 8310 	mrs	r3, PRIMASK
 8010748:	60fb      	str	r3, [r7, #12]
  return(result);
 801074a:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801074c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801074e:	b672      	cpsid	i
}
 8010750:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	681a      	ldr	r2, [r3, #0]
 8010756:	683b      	ldr	r3, [r7, #0]
 8010758:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	681b      	ldr	r3, [r3, #0]
 801075e:	4618      	mov	r0, r3
 8010760:	f7ff ffca 	bl	80106f8 <list_remove_node>
  (*node)->next = NULL;
 8010764:	683b      	ldr	r3, [r7, #0]
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	2200      	movs	r2, #0
 801076a:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 801076c:	683b      	ldr	r3, [r7, #0]
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	2200      	movs	r2, #0
 8010772:	605a      	str	r2, [r3, #4]
 8010774:	697b      	ldr	r3, [r7, #20]
 8010776:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010778:	693b      	ldr	r3, [r7, #16]
 801077a:	f383 8810 	msr	PRIMASK, r3
}
 801077e:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8010780:	bf00      	nop
 8010782:	3718      	adds	r7, #24
 8010784:	46bd      	mov	sp, r7
 8010786:	bd80      	pop	{r7, pc}

08010788 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 8010788:	b480      	push	{r7}
 801078a:	b083      	sub	sp, #12
 801078c:	af00      	add	r7, sp, #0
 801078e:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8010790:	2300      	movs	r3, #0
}
 8010792:	4618      	mov	r0, r3
 8010794:	370c      	adds	r7, #12
 8010796:	46bd      	mov	sp, r7
 8010798:	f85d 7b04 	ldr.w	r7, [sp], #4
 801079c:	4770      	bx	lr

0801079e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 801079e:	b580      	push	{r7, lr}
 80107a0:	b084      	sub	sp, #16
 80107a2:	af00      	add	r7, sp, #0
 80107a4:	6078      	str	r0, [r7, #4]
 80107a6:	460b      	mov	r3, r1
 80107a8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80107aa:	2302      	movs	r3, #2
 80107ac:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d00c      	beq.n	80107d2 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	78fa      	ldrb	r2, [r7, #3]
 80107c2:	4611      	mov	r1, r2
 80107c4:	6878      	ldr	r0, [r7, #4]
 80107c6:	4798      	blx	r3
 80107c8:	4603      	mov	r3, r0
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d101      	bne.n	80107d2 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80107ce:	2300      	movs	r3, #0
 80107d0:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 80107d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80107d4:	4618      	mov	r0, r3
 80107d6:	3710      	adds	r7, #16
 80107d8:	46bd      	mov	sp, r7
 80107da:	bd80      	pop	{r7, pc}

080107dc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80107dc:	b580      	push	{r7, lr}
 80107de:	b082      	sub	sp, #8
 80107e0:	af00      	add	r7, sp, #0
 80107e2:	6078      	str	r0, [r7, #4]
 80107e4:	460b      	mov	r3, r1
 80107e6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80107ee:	685b      	ldr	r3, [r3, #4]
 80107f0:	78fa      	ldrb	r2, [r7, #3]
 80107f2:	4611      	mov	r1, r2
 80107f4:	6878      	ldr	r0, [r7, #4]
 80107f6:	4798      	blx	r3
  return USBD_OK;
 80107f8:	2300      	movs	r3, #0
}
 80107fa:	4618      	mov	r0, r3
 80107fc:	3708      	adds	r7, #8
 80107fe:	46bd      	mov	sp, r7
 8010800:	bd80      	pop	{r7, pc}

08010802 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8010802:	b580      	push	{r7, lr}
 8010804:	b082      	sub	sp, #8
 8010806:	af00      	add	r7, sp, #0
 8010808:	6078      	str	r0, [r7, #4]
 801080a:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8010812:	6839      	ldr	r1, [r7, #0]
 8010814:	4618      	mov	r0, r3
 8010816:	f000 fda2 	bl	801135e <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	2201      	movs	r2, #1
 801081e:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 8010828:	461a      	mov	r2, r3
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8010836:	f003 031f 	and.w	r3, r3, #31
 801083a:	2b02      	cmp	r3, #2
 801083c:	d016      	beq.n	801086c <USBD_LL_SetupStage+0x6a>
 801083e:	2b02      	cmp	r3, #2
 8010840:	dc1c      	bgt.n	801087c <USBD_LL_SetupStage+0x7a>
 8010842:	2b00      	cmp	r3, #0
 8010844:	d002      	beq.n	801084c <USBD_LL_SetupStage+0x4a>
 8010846:	2b01      	cmp	r3, #1
 8010848:	d008      	beq.n	801085c <USBD_LL_SetupStage+0x5a>
 801084a:	e017      	b.n	801087c <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8010852:	4619      	mov	r1, r3
 8010854:	6878      	ldr	r0, [r7, #4]
 8010856:	f000 f9c7 	bl	8010be8 <USBD_StdDevReq>
    break;
 801085a:	e01a      	b.n	8010892 <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8010862:	4619      	mov	r1, r3
 8010864:	6878      	ldr	r0, [r7, #4]
 8010866:	f000 fa0f 	bl	8010c88 <USBD_StdItfReq>
    break;
 801086a:	e012      	b.n	8010892 <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8010872:	4619      	mov	r1, r3
 8010874:	6878      	ldr	r0, [r7, #4]
 8010876:	f000 fa3a 	bl	8010cee <USBD_StdEPReq>
    break;
 801087a:	e00a      	b.n	8010892 <USBD_LL_SetupStage+0x90>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8010882:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8010886:	b2db      	uxtb	r3, r3
 8010888:	4619      	mov	r1, r3
 801088a:	6878      	ldr	r0, [r7, #4]
 801088c:	f7f2 fa62 	bl	8002d54 <USBD_LL_StallEP>
    break;
 8010890:	bf00      	nop
  }  
  return USBD_OK;  
 8010892:	2300      	movs	r3, #0
}
 8010894:	4618      	mov	r0, r3
 8010896:	3708      	adds	r7, #8
 8010898:	46bd      	mov	sp, r7
 801089a:	bd80      	pop	{r7, pc}

0801089c <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b086      	sub	sp, #24
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	60f8      	str	r0, [r7, #12]
 80108a4:	460b      	mov	r3, r1
 80108a6:	607a      	str	r2, [r7, #4]
 80108a8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 80108aa:	7afb      	ldrb	r3, [r7, #11]
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	d138      	bne.n	8010922 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	f503 7382 	add.w	r3, r3, #260	; 0x104
 80108b6:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 80108be:	2b03      	cmp	r3, #3
 80108c0:	d142      	bne.n	8010948 <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 80108c2:	697b      	ldr	r3, [r7, #20]
 80108c4:	689a      	ldr	r2, [r3, #8]
 80108c6:	697b      	ldr	r3, [r7, #20]
 80108c8:	68db      	ldr	r3, [r3, #12]
 80108ca:	429a      	cmp	r2, r3
 80108cc:	d914      	bls.n	80108f8 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 80108ce:	697b      	ldr	r3, [r7, #20]
 80108d0:	689a      	ldr	r2, [r3, #8]
 80108d2:	697b      	ldr	r3, [r7, #20]
 80108d4:	68db      	ldr	r3, [r3, #12]
 80108d6:	1ad2      	subs	r2, r2, r3
 80108d8:	697b      	ldr	r3, [r7, #20]
 80108da:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 80108dc:	697b      	ldr	r3, [r7, #20]
 80108de:	68da      	ldr	r2, [r3, #12]
 80108e0:	697b      	ldr	r3, [r7, #20]
 80108e2:	689b      	ldr	r3, [r3, #8]
 80108e4:	4293      	cmp	r3, r2
 80108e6:	bf28      	it	cs
 80108e8:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 80108ea:	b29b      	uxth	r3, r3
 80108ec:	461a      	mov	r2, r3
 80108ee:	6879      	ldr	r1, [r7, #4]
 80108f0:	68f8      	ldr	r0, [r7, #12]
 80108f2:	f000 fdb0 	bl	8011456 <USBD_CtlContinueRx>
 80108f6:	e027      	b.n	8010948 <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80108fe:	691b      	ldr	r3, [r3, #16]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d00a      	beq.n	801091a <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8010904:	68fb      	ldr	r3, [r7, #12]
 8010906:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 801090a:	2b03      	cmp	r3, #3
 801090c:	d105      	bne.n	801091a <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 801090e:	68fb      	ldr	r3, [r7, #12]
 8010910:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010914:	691b      	ldr	r3, [r3, #16]
 8010916:	68f8      	ldr	r0, [r7, #12]
 8010918:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 801091a:	68f8      	ldr	r0, [r7, #12]
 801091c:	f000 fdad 	bl	801147a <USBD_CtlSendStatus>
 8010920:	e012      	b.n	8010948 <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010928:	699b      	ldr	r3, [r3, #24]
 801092a:	2b00      	cmp	r3, #0
 801092c:	d00c      	beq.n	8010948 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 8010934:	2b03      	cmp	r3, #3
 8010936:	d107      	bne.n	8010948 <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801093e:	699b      	ldr	r3, [r3, #24]
 8010940:	7afa      	ldrb	r2, [r7, #11]
 8010942:	4611      	mov	r1, r2
 8010944:	68f8      	ldr	r0, [r7, #12]
 8010946:	4798      	blx	r3
  }  
  return USBD_OK;
 8010948:	2300      	movs	r3, #0
}
 801094a:	4618      	mov	r0, r3
 801094c:	3718      	adds	r7, #24
 801094e:	46bd      	mov	sp, r7
 8010950:	bd80      	pop	{r7, pc}

08010952 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8010952:	b580      	push	{r7, lr}
 8010954:	b086      	sub	sp, #24
 8010956:	af00      	add	r7, sp, #0
 8010958:	60f8      	str	r0, [r7, #12]
 801095a:	460b      	mov	r3, r1
 801095c:	607a      	str	r2, [r7, #4]
 801095e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8010960:	7afb      	ldrb	r3, [r7, #11]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d16c      	bne.n	8010a40 <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	3314      	adds	r3, #20
 801096a:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 8010972:	2b02      	cmp	r3, #2
 8010974:	d157      	bne.n	8010a26 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 8010976:	697b      	ldr	r3, [r7, #20]
 8010978:	689a      	ldr	r2, [r3, #8]
 801097a:	697b      	ldr	r3, [r7, #20]
 801097c:	68db      	ldr	r3, [r3, #12]
 801097e:	429a      	cmp	r2, r3
 8010980:	d915      	bls.n	80109ae <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 8010982:	697b      	ldr	r3, [r7, #20]
 8010984:	689a      	ldr	r2, [r3, #8]
 8010986:	697b      	ldr	r3, [r7, #20]
 8010988:	68db      	ldr	r3, [r3, #12]
 801098a:	1ad2      	subs	r2, r2, r3
 801098c:	697b      	ldr	r3, [r7, #20]
 801098e:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 8010990:	697b      	ldr	r3, [r7, #20]
 8010992:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 8010994:	b29b      	uxth	r3, r3
 8010996:	461a      	mov	r2, r3
 8010998:	6879      	ldr	r1, [r7, #4]
 801099a:	68f8      	ldr	r0, [r7, #12]
 801099c:	f000 fd49 	bl	8011432 <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80109a0:	2300      	movs	r3, #0
 80109a2:	2200      	movs	r2, #0
 80109a4:	2100      	movs	r1, #0
 80109a6:	68f8      	ldr	r0, [r7, #12]
 80109a8:	f7f2 fa50 	bl	8002e4c <USBD_LL_PrepareReceive>
 80109ac:	e03b      	b.n	8010a26 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 80109ae:	697b      	ldr	r3, [r7, #20]
 80109b0:	685b      	ldr	r3, [r3, #4]
 80109b2:	697a      	ldr	r2, [r7, #20]
 80109b4:	68d2      	ldr	r2, [r2, #12]
 80109b6:	fbb3 f1f2 	udiv	r1, r3, r2
 80109ba:	fb02 f201 	mul.w	r2, r2, r1
 80109be:	1a9b      	subs	r3, r3, r2
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d11c      	bne.n	80109fe <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 80109c4:	697b      	ldr	r3, [r7, #20]
 80109c6:	685a      	ldr	r2, [r3, #4]
 80109c8:	697b      	ldr	r3, [r7, #20]
 80109ca:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 80109cc:	429a      	cmp	r2, r3
 80109ce:	d316      	bcc.n	80109fe <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 80109d0:	697b      	ldr	r3, [r7, #20]
 80109d2:	685a      	ldr	r2, [r3, #4]
 80109d4:	68fb      	ldr	r3, [r7, #12]
 80109d6:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 80109da:	429a      	cmp	r2, r3
 80109dc:	d20f      	bcs.n	80109fe <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 80109de:	2200      	movs	r2, #0
 80109e0:	2100      	movs	r1, #0
 80109e2:	68f8      	ldr	r0, [r7, #12]
 80109e4:	f000 fd25 	bl	8011432 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	2200      	movs	r2, #0
 80109ec:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80109f0:	2300      	movs	r3, #0
 80109f2:	2200      	movs	r2, #0
 80109f4:	2100      	movs	r1, #0
 80109f6:	68f8      	ldr	r0, [r7, #12]
 80109f8:	f7f2 fa28 	bl	8002e4c <USBD_LL_PrepareReceive>
 80109fc:	e013      	b.n	8010a26 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010a04:	68db      	ldr	r3, [r3, #12]
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d00a      	beq.n	8010a20 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8010a0a:	68fb      	ldr	r3, [r7, #12]
 8010a0c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8010a10:	2b03      	cmp	r3, #3
 8010a12:	d105      	bne.n	8010a20 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8010a14:	68fb      	ldr	r3, [r7, #12]
 8010a16:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010a1a:	68db      	ldr	r3, [r3, #12]
 8010a1c:	68f8      	ldr	r0, [r7, #12]
 8010a1e:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8010a20:	68f8      	ldr	r0, [r7, #12]
 8010a22:	f000 fd3d 	bl	80114a0 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8010a26:	68fb      	ldr	r3, [r7, #12]
 8010a28:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010a2c:	2b01      	cmp	r3, #1
 8010a2e:	d11a      	bne.n	8010a66 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 8010a30:	68f8      	ldr	r0, [r7, #12]
 8010a32:	f7ff fea9 	bl	8010788 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	2200      	movs	r2, #0
 8010a3a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 8010a3e:	e012      	b.n	8010a66 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8010a40:	68fb      	ldr	r3, [r7, #12]
 8010a42:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010a46:	695b      	ldr	r3, [r3, #20]
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d00c      	beq.n	8010a66 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8010a4c:	68fb      	ldr	r3, [r7, #12]
 8010a4e:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 8010a52:	2b03      	cmp	r3, #3
 8010a54:	d107      	bne.n	8010a66 <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8010a56:	68fb      	ldr	r3, [r7, #12]
 8010a58:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010a5c:	695b      	ldr	r3, [r3, #20]
 8010a5e:	7afa      	ldrb	r2, [r7, #11]
 8010a60:	4611      	mov	r1, r2
 8010a62:	68f8      	ldr	r0, [r7, #12]
 8010a64:	4798      	blx	r3
  }  
  return USBD_OK;
 8010a66:	2300      	movs	r3, #0
}
 8010a68:	4618      	mov	r0, r3
 8010a6a:	3718      	adds	r7, #24
 8010a6c:	46bd      	mov	sp, r7
 8010a6e:	bd80      	pop	{r7, pc}

08010a70 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8010a70:	b580      	push	{r7, lr}
 8010a72:	b082      	sub	sp, #8
 8010a74:	af00      	add	r7, sp, #0
 8010a76:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8010a78:	2340      	movs	r3, #64	; 0x40
 8010a7a:	2200      	movs	r2, #0
 8010a7c:	2100      	movs	r1, #0
 8010a7e:	6878      	ldr	r0, [r7, #4]
 8010a80:	f7f2 f94e 	bl	8002d20 <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	2240      	movs	r2, #64	; 0x40
 8010a88:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8010a8c:	2340      	movs	r3, #64	; 0x40
 8010a8e:	2200      	movs	r2, #0
 8010a90:	2180      	movs	r1, #128	; 0x80
 8010a92:	6878      	ldr	r0, [r7, #4]
 8010a94:	f7f2 f944 	bl	8002d20 <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	2240      	movs	r2, #64	; 0x40
 8010a9c:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	2201      	movs	r2, #1
 8010aa2:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d009      	beq.n	8010ac4 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010ab6:	685b      	ldr	r3, [r3, #4]
 8010ab8:	687a      	ldr	r2, [r7, #4]
 8010aba:	6852      	ldr	r2, [r2, #4]
 8010abc:	b2d2      	uxtb	r2, r2
 8010abe:	4611      	mov	r1, r2
 8010ac0:	6878      	ldr	r0, [r7, #4]
 8010ac2:	4798      	blx	r3
 
  
  return USBD_OK;
 8010ac4:	2300      	movs	r3, #0
}
 8010ac6:	4618      	mov	r0, r3
 8010ac8:	3708      	adds	r7, #8
 8010aca:	46bd      	mov	sp, r7
 8010acc:	bd80      	pop	{r7, pc}

08010ace <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 8010ace:	b480      	push	{r7}
 8010ad0:	b083      	sub	sp, #12
 8010ad2:	af00      	add	r7, sp, #0
 8010ad4:	6078      	str	r0, [r7, #4]
 8010ad6:	460b      	mov	r3, r1
 8010ad8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	78fa      	ldrb	r2, [r7, #3]
 8010ade:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 8010ae0:	2300      	movs	r3, #0
}
 8010ae2:	4618      	mov	r0, r3
 8010ae4:	370c      	adds	r7, #12
 8010ae6:	46bd      	mov	sp, r7
 8010ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aec:	4770      	bx	lr

08010aee <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 8010aee:	b480      	push	{r7}
 8010af0:	b083      	sub	sp, #12
 8010af2:	af00      	add	r7, sp, #0
 8010af4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	f893 21fc 	ldrb.w	r2, [r3, #508]	; 0x1fc
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	2204      	movs	r2, #4
 8010b06:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8010b0a:	2300      	movs	r3, #0
}
 8010b0c:	4618      	mov	r0, r3
 8010b0e:	370c      	adds	r7, #12
 8010b10:	46bd      	mov	sp, r7
 8010b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b16:	4770      	bx	lr

08010b18 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8010b18:	b480      	push	{r7}
 8010b1a:	b083      	sub	sp, #12
 8010b1c:	af00      	add	r7, sp, #0
 8010b1e:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	f893 21fd 	ldrb.w	r2, [r3, #509]	; 0x1fd
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8010b2c:	2300      	movs	r3, #0
}
 8010b2e:	4618      	mov	r0, r3
 8010b30:	370c      	adds	r7, #12
 8010b32:	46bd      	mov	sp, r7
 8010b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b38:	4770      	bx	lr

08010b3a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8010b3a:	b580      	push	{r7, lr}
 8010b3c:	b082      	sub	sp, #8
 8010b3e:	af00      	add	r7, sp, #0
 8010b40:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8010b48:	2b03      	cmp	r3, #3
 8010b4a:	d10b      	bne.n	8010b64 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010b52:	69db      	ldr	r3, [r3, #28]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d005      	beq.n	8010b64 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010b5e:	69db      	ldr	r3, [r3, #28]
 8010b60:	6878      	ldr	r0, [r7, #4]
 8010b62:	4798      	blx	r3
    }
  }
  return USBD_OK;
 8010b64:	2300      	movs	r3, #0
}
 8010b66:	4618      	mov	r0, r3
 8010b68:	3708      	adds	r7, #8
 8010b6a:	46bd      	mov	sp, r7
 8010b6c:	bd80      	pop	{r7, pc}

08010b6e <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8010b6e:	b480      	push	{r7}
 8010b70:	b083      	sub	sp, #12
 8010b72:	af00      	add	r7, sp, #0
 8010b74:	6078      	str	r0, [r7, #4]
 8010b76:	460b      	mov	r3, r1
 8010b78:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 8010b7a:	2300      	movs	r3, #0
}
 8010b7c:	4618      	mov	r0, r3
 8010b7e:	370c      	adds	r7, #12
 8010b80:	46bd      	mov	sp, r7
 8010b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b86:	4770      	bx	lr

08010b88 <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8010b88:	b480      	push	{r7}
 8010b8a:	b083      	sub	sp, #12
 8010b8c:	af00      	add	r7, sp, #0
 8010b8e:	6078      	str	r0, [r7, #4]
 8010b90:	460b      	mov	r3, r1
 8010b92:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 8010b94:	2300      	movs	r3, #0
}
 8010b96:	4618      	mov	r0, r3
 8010b98:	370c      	adds	r7, #12
 8010b9a:	46bd      	mov	sp, r7
 8010b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba0:	4770      	bx	lr

08010ba2 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 8010ba2:	b480      	push	{r7}
 8010ba4:	b083      	sub	sp, #12
 8010ba6:	af00      	add	r7, sp, #0
 8010ba8:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8010baa:	2300      	movs	r3, #0
}
 8010bac:	4618      	mov	r0, r3
 8010bae:	370c      	adds	r7, #12
 8010bb0:	46bd      	mov	sp, r7
 8010bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bb6:	4770      	bx	lr

08010bb8 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8010bb8:	b580      	push	{r7, lr}
 8010bba:	b082      	sub	sp, #8
 8010bbc:	af00      	add	r7, sp, #0
 8010bbe:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	2201      	movs	r2, #1
 8010bc4:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010bce:	685b      	ldr	r3, [r3, #4]
 8010bd0:	687a      	ldr	r2, [r7, #4]
 8010bd2:	6852      	ldr	r2, [r2, #4]
 8010bd4:	b2d2      	uxtb	r2, r2
 8010bd6:	4611      	mov	r1, r2
 8010bd8:	6878      	ldr	r0, [r7, #4]
 8010bda:	4798      	blx	r3
   
  return USBD_OK;
 8010bdc:	2300      	movs	r3, #0
}
 8010bde:	4618      	mov	r0, r3
 8010be0:	3708      	adds	r7, #8
 8010be2:	46bd      	mov	sp, r7
 8010be4:	bd80      	pop	{r7, pc}
	...

08010be8 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8010be8:	b580      	push	{r7, lr}
 8010bea:	b084      	sub	sp, #16
 8010bec:	af00      	add	r7, sp, #0
 8010bee:	6078      	str	r0, [r7, #4]
 8010bf0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 8010bf2:	2300      	movs	r3, #0
 8010bf4:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 8010bf6:	683b      	ldr	r3, [r7, #0]
 8010bf8:	785b      	ldrb	r3, [r3, #1]
 8010bfa:	2b09      	cmp	r3, #9
 8010bfc:	d839      	bhi.n	8010c72 <USBD_StdDevReq+0x8a>
 8010bfe:	a201      	add	r2, pc, #4	; (adr r2, 8010c04 <USBD_StdDevReq+0x1c>)
 8010c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c04:	08010c55 	.word	0x08010c55
 8010c08:	08010c69 	.word	0x08010c69
 8010c0c:	08010c73 	.word	0x08010c73
 8010c10:	08010c5f 	.word	0x08010c5f
 8010c14:	08010c73 	.word	0x08010c73
 8010c18:	08010c37 	.word	0x08010c37
 8010c1c:	08010c2d 	.word	0x08010c2d
 8010c20:	08010c73 	.word	0x08010c73
 8010c24:	08010c4b 	.word	0x08010c4b
 8010c28:	08010c41 	.word	0x08010c41
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 8010c2c:	6839      	ldr	r1, [r7, #0]
 8010c2e:	6878      	ldr	r0, [r7, #4]
 8010c30:	f000 f93a 	bl	8010ea8 <USBD_GetDescriptor>
    break;
 8010c34:	e022      	b.n	8010c7c <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 8010c36:	6839      	ldr	r1, [r7, #0]
 8010c38:	6878      	ldr	r0, [r7, #4]
 8010c3a:	f000 fa29 	bl	8011090 <USBD_SetAddress>
    break;
 8010c3e:	e01d      	b.n	8010c7c <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 8010c40:	6839      	ldr	r1, [r7, #0]
 8010c42:	6878      	ldr	r0, [r7, #4]
 8010c44:	f000 fa64 	bl	8011110 <USBD_SetConfig>
    break;
 8010c48:	e018      	b.n	8010c7c <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 8010c4a:	6839      	ldr	r1, [r7, #0]
 8010c4c:	6878      	ldr	r0, [r7, #4]
 8010c4e:	f000 fae7 	bl	8011220 <USBD_GetConfig>
    break;
 8010c52:	e013      	b.n	8010c7c <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 8010c54:	6839      	ldr	r1, [r7, #0]
 8010c56:	6878      	ldr	r0, [r7, #4]
 8010c58:	f000 fb14 	bl	8011284 <USBD_GetStatus>
    break;
 8010c5c:	e00e      	b.n	8010c7c <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 8010c5e:	6839      	ldr	r1, [r7, #0]
 8010c60:	6878      	ldr	r0, [r7, #4]
 8010c62:	f000 fb39 	bl	80112d8 <USBD_SetFeature>
    break;
 8010c66:	e009      	b.n	8010c7c <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 8010c68:	6839      	ldr	r1, [r7, #0]
 8010c6a:	6878      	ldr	r0, [r7, #4]
 8010c6c:	f000 fb4f 	bl	801130e <USBD_ClrFeature>
    break;
 8010c70:	e004      	b.n	8010c7c <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 8010c72:	6839      	ldr	r1, [r7, #0]
 8010c74:	6878      	ldr	r0, [r7, #4]
 8010c76:	f000 fbaf 	bl	80113d8 <USBD_CtlError>
    break;
 8010c7a:	bf00      	nop
  }
  
  return ret;
 8010c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c7e:	4618      	mov	r0, r3
 8010c80:	3710      	adds	r7, #16
 8010c82:	46bd      	mov	sp, r7
 8010c84:	bd80      	pop	{r7, pc}
 8010c86:	bf00      	nop

08010c88 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8010c88:	b580      	push	{r7, lr}
 8010c8a:	b084      	sub	sp, #16
 8010c8c:	af00      	add	r7, sp, #0
 8010c8e:	6078      	str	r0, [r7, #4]
 8010c90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 8010c92:	2300      	movs	r3, #0
 8010c94:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8010c9c:	2b03      	cmp	r3, #3
 8010c9e:	d11b      	bne.n	8010cd8 <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8010ca0:	683b      	ldr	r3, [r7, #0]
 8010ca2:	889b      	ldrh	r3, [r3, #4]
 8010ca4:	b2db      	uxtb	r3, r3
 8010ca6:	2b01      	cmp	r3, #1
 8010ca8:	d811      	bhi.n	8010cce <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010cb0:	689b      	ldr	r3, [r3, #8]
 8010cb2:	6839      	ldr	r1, [r7, #0]
 8010cb4:	6878      	ldr	r0, [r7, #4]
 8010cb6:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8010cb8:	683b      	ldr	r3, [r7, #0]
 8010cba:	88db      	ldrh	r3, [r3, #6]
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d110      	bne.n	8010ce2 <USBD_StdItfReq+0x5a>
 8010cc0:	7bfb      	ldrb	r3, [r7, #15]
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d10d      	bne.n	8010ce2 <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 8010cc6:	6878      	ldr	r0, [r7, #4]
 8010cc8:	f000 fbd7 	bl	801147a <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 8010ccc:	e009      	b.n	8010ce2 <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 8010cce:	6839      	ldr	r1, [r7, #0]
 8010cd0:	6878      	ldr	r0, [r7, #4]
 8010cd2:	f000 fb81 	bl	80113d8 <USBD_CtlError>
    break;
 8010cd6:	e004      	b.n	8010ce2 <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 8010cd8:	6839      	ldr	r1, [r7, #0]
 8010cda:	6878      	ldr	r0, [r7, #4]
 8010cdc:	f000 fb7c 	bl	80113d8 <USBD_CtlError>
    break;
 8010ce0:	e000      	b.n	8010ce4 <USBD_StdItfReq+0x5c>
    break;
 8010ce2:	bf00      	nop
  }
  return USBD_OK;
 8010ce4:	2300      	movs	r3, #0
}
 8010ce6:	4618      	mov	r0, r3
 8010ce8:	3710      	adds	r7, #16
 8010cea:	46bd      	mov	sp, r7
 8010cec:	bd80      	pop	{r7, pc}

08010cee <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8010cee:	b580      	push	{r7, lr}
 8010cf0:	b084      	sub	sp, #16
 8010cf2:	af00      	add	r7, sp, #0
 8010cf4:	6078      	str	r0, [r7, #4]
 8010cf6:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 8010cf8:	2300      	movs	r3, #0
 8010cfa:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8010cfc:	683b      	ldr	r3, [r7, #0]
 8010cfe:	889b      	ldrh	r3, [r3, #4]
 8010d00:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8010d02:	683b      	ldr	r3, [r7, #0]
 8010d04:	781b      	ldrb	r3, [r3, #0]
 8010d06:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010d0a:	2b20      	cmp	r3, #32
 8010d0c:	d108      	bne.n	8010d20 <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010d14:	689b      	ldr	r3, [r3, #8]
 8010d16:	6839      	ldr	r1, [r7, #0]
 8010d18:	6878      	ldr	r0, [r7, #4]
 8010d1a:	4798      	blx	r3
    
    return USBD_OK;
 8010d1c:	2300      	movs	r3, #0
 8010d1e:	e0be      	b.n	8010e9e <USBD_StdEPReq+0x1b0>
  }
  
  switch (req->bRequest) 
 8010d20:	683b      	ldr	r3, [r7, #0]
 8010d22:	785b      	ldrb	r3, [r3, #1]
 8010d24:	2b03      	cmp	r3, #3
 8010d26:	d007      	beq.n	8010d38 <USBD_StdEPReq+0x4a>
 8010d28:	2b03      	cmp	r3, #3
 8010d2a:	f300 80b6 	bgt.w	8010e9a <USBD_StdEPReq+0x1ac>
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d06d      	beq.n	8010e0e <USBD_StdEPReq+0x120>
 8010d32:	2b01      	cmp	r3, #1
 8010d34:	d035      	beq.n	8010da2 <USBD_StdEPReq+0xb4>
      break;
    }
    break;
    
  default:
    break;
 8010d36:	e0b0      	b.n	8010e9a <USBD_StdEPReq+0x1ac>
    switch (pdev->dev_state) 
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8010d3e:	2b02      	cmp	r3, #2
 8010d40:	d002      	beq.n	8010d48 <USBD_StdEPReq+0x5a>
 8010d42:	2b03      	cmp	r3, #3
 8010d44:	d00c      	beq.n	8010d60 <USBD_StdEPReq+0x72>
 8010d46:	e025      	b.n	8010d94 <USBD_StdEPReq+0xa6>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8010d48:	7bbb      	ldrb	r3, [r7, #14]
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d027      	beq.n	8010d9e <USBD_StdEPReq+0xb0>
 8010d4e:	7bbb      	ldrb	r3, [r7, #14]
 8010d50:	2b80      	cmp	r3, #128	; 0x80
 8010d52:	d024      	beq.n	8010d9e <USBD_StdEPReq+0xb0>
        USBD_LL_StallEP(pdev , ep_addr);
 8010d54:	7bbb      	ldrb	r3, [r7, #14]
 8010d56:	4619      	mov	r1, r3
 8010d58:	6878      	ldr	r0, [r7, #4]
 8010d5a:	f7f1 fffb 	bl	8002d54 <USBD_LL_StallEP>
      break;	
 8010d5e:	e01e      	b.n	8010d9e <USBD_StdEPReq+0xb0>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8010d60:	683b      	ldr	r3, [r7, #0]
 8010d62:	885b      	ldrh	r3, [r3, #2]
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d10a      	bne.n	8010d7e <USBD_StdEPReq+0x90>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8010d68:	7bbb      	ldrb	r3, [r7, #14]
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d007      	beq.n	8010d7e <USBD_StdEPReq+0x90>
 8010d6e:	7bbb      	ldrb	r3, [r7, #14]
 8010d70:	2b80      	cmp	r3, #128	; 0x80
 8010d72:	d004      	beq.n	8010d7e <USBD_StdEPReq+0x90>
          USBD_LL_StallEP(pdev , ep_addr);
 8010d74:	7bbb      	ldrb	r3, [r7, #14]
 8010d76:	4619      	mov	r1, r3
 8010d78:	6878      	ldr	r0, [r7, #4]
 8010d7a:	f7f1 ffeb 	bl	8002d54 <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 8010d7e:	687b      	ldr	r3, [r7, #4]
 8010d80:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010d84:	689b      	ldr	r3, [r3, #8]
 8010d86:	6839      	ldr	r1, [r7, #0]
 8010d88:	6878      	ldr	r0, [r7, #4]
 8010d8a:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8010d8c:	6878      	ldr	r0, [r7, #4]
 8010d8e:	f000 fb74 	bl	801147a <USBD_CtlSendStatus>
      break;
 8010d92:	e005      	b.n	8010da0 <USBD_StdEPReq+0xb2>
      USBD_CtlError(pdev , req);
 8010d94:	6839      	ldr	r1, [r7, #0]
 8010d96:	6878      	ldr	r0, [r7, #4]
 8010d98:	f000 fb1e 	bl	80113d8 <USBD_CtlError>
      break;    
 8010d9c:	e000      	b.n	8010da0 <USBD_StdEPReq+0xb2>
      break;	
 8010d9e:	bf00      	nop
    break;
 8010da0:	e07c      	b.n	8010e9c <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8010da8:	2b02      	cmp	r3, #2
 8010daa:	d002      	beq.n	8010db2 <USBD_StdEPReq+0xc4>
 8010dac:	2b03      	cmp	r3, #3
 8010dae:	d00c      	beq.n	8010dca <USBD_StdEPReq+0xdc>
 8010db0:	e024      	b.n	8010dfc <USBD_StdEPReq+0x10e>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8010db2:	7bbb      	ldrb	r3, [r7, #14]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d026      	beq.n	8010e06 <USBD_StdEPReq+0x118>
 8010db8:	7bbb      	ldrb	r3, [r7, #14]
 8010dba:	2b80      	cmp	r3, #128	; 0x80
 8010dbc:	d023      	beq.n	8010e06 <USBD_StdEPReq+0x118>
        USBD_LL_StallEP(pdev , ep_addr);
 8010dbe:	7bbb      	ldrb	r3, [r7, #14]
 8010dc0:	4619      	mov	r1, r3
 8010dc2:	6878      	ldr	r0, [r7, #4]
 8010dc4:	f7f1 ffc6 	bl	8002d54 <USBD_LL_StallEP>
      break;	
 8010dc8:	e01d      	b.n	8010e06 <USBD_StdEPReq+0x118>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8010dca:	683b      	ldr	r3, [r7, #0]
 8010dcc:	885b      	ldrh	r3, [r3, #2]
 8010dce:	2b00      	cmp	r3, #0
 8010dd0:	d11b      	bne.n	8010e0a <USBD_StdEPReq+0x11c>
        if ((ep_addr & 0x7F) != 0x00) 
 8010dd2:	7bbb      	ldrb	r3, [r7, #14]
 8010dd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d00b      	beq.n	8010df4 <USBD_StdEPReq+0x106>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8010ddc:	7bbb      	ldrb	r3, [r7, #14]
 8010dde:	4619      	mov	r1, r3
 8010de0:	6878      	ldr	r0, [r7, #4]
 8010de2:	f7f1 ffca 	bl	8002d7a <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010dec:	689b      	ldr	r3, [r3, #8]
 8010dee:	6839      	ldr	r1, [r7, #0]
 8010df0:	6878      	ldr	r0, [r7, #4]
 8010df2:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8010df4:	6878      	ldr	r0, [r7, #4]
 8010df6:	f000 fb40 	bl	801147a <USBD_CtlSendStatus>
      break;
 8010dfa:	e006      	b.n	8010e0a <USBD_StdEPReq+0x11c>
      USBD_CtlError(pdev , req);
 8010dfc:	6839      	ldr	r1, [r7, #0]
 8010dfe:	6878      	ldr	r0, [r7, #4]
 8010e00:	f000 faea 	bl	80113d8 <USBD_CtlError>
      break;    
 8010e04:	e002      	b.n	8010e0c <USBD_StdEPReq+0x11e>
      break;	
 8010e06:	bf00      	nop
 8010e08:	e048      	b.n	8010e9c <USBD_StdEPReq+0x1ae>
      break;
 8010e0a:	bf00      	nop
    break;
 8010e0c:	e046      	b.n	8010e9c <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8010e14:	2b02      	cmp	r3, #2
 8010e16:	d002      	beq.n	8010e1e <USBD_StdEPReq+0x130>
 8010e18:	2b03      	cmp	r3, #3
 8010e1a:	d00b      	beq.n	8010e34 <USBD_StdEPReq+0x146>
 8010e1c:	e036      	b.n	8010e8c <USBD_StdEPReq+0x19e>
      if ((ep_addr & 0x7F) != 0x00) 
 8010e1e:	7bbb      	ldrb	r3, [r7, #14]
 8010e20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d036      	beq.n	8010e96 <USBD_StdEPReq+0x1a8>
        USBD_LL_StallEP(pdev , ep_addr);
 8010e28:	7bbb      	ldrb	r3, [r7, #14]
 8010e2a:	4619      	mov	r1, r3
 8010e2c:	6878      	ldr	r0, [r7, #4]
 8010e2e:	f7f1 ff91 	bl	8002d54 <USBD_LL_StallEP>
      break;	
 8010e32:	e030      	b.n	8010e96 <USBD_StdEPReq+0x1a8>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8010e34:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	da08      	bge.n	8010e4e <USBD_StdEPReq+0x160>
 8010e3c:	7bbb      	ldrb	r3, [r7, #14]
 8010e3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010e42:	3301      	adds	r3, #1
 8010e44:	011b      	lsls	r3, r3, #4
 8010e46:	687a      	ldr	r2, [r7, #4]
 8010e48:	4413      	add	r3, r2
 8010e4a:	3304      	adds	r3, #4
 8010e4c:	e007      	b.n	8010e5e <USBD_StdEPReq+0x170>
                                         &pdev->ep_out[ep_addr & 0x7F];
 8010e4e:	7bbb      	ldrb	r3, [r7, #14]
 8010e50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8010e54:	3310      	adds	r3, #16
 8010e56:	011b      	lsls	r3, r3, #4
 8010e58:	687a      	ldr	r2, [r7, #4]
 8010e5a:	4413      	add	r3, r2
 8010e5c:	3304      	adds	r3, #4
 8010e5e:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8010e60:	7bbb      	ldrb	r3, [r7, #14]
 8010e62:	4619      	mov	r1, r3
 8010e64:	6878      	ldr	r0, [r7, #4]
 8010e66:	f7f1 ff9b 	bl	8002da0 <USBD_LL_IsStallEP>
 8010e6a:	4603      	mov	r3, r0
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d003      	beq.n	8010e78 <USBD_StdEPReq+0x18a>
        pep->status = 0x0001;     
 8010e70:	68bb      	ldr	r3, [r7, #8]
 8010e72:	2201      	movs	r2, #1
 8010e74:	601a      	str	r2, [r3, #0]
 8010e76:	e002      	b.n	8010e7e <USBD_StdEPReq+0x190>
        pep->status = 0x0000;  
 8010e78:	68bb      	ldr	r3, [r7, #8]
 8010e7a:	2200      	movs	r2, #0
 8010e7c:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 8010e7e:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 8010e80:	2202      	movs	r2, #2
 8010e82:	4619      	mov	r1, r3
 8010e84:	6878      	ldr	r0, [r7, #4]
 8010e86:	f000 fab8 	bl	80113fa <USBD_CtlSendData>
      break;
 8010e8a:	e005      	b.n	8010e98 <USBD_StdEPReq+0x1aa>
      USBD_CtlError(pdev , req);
 8010e8c:	6839      	ldr	r1, [r7, #0]
 8010e8e:	6878      	ldr	r0, [r7, #4]
 8010e90:	f000 faa2 	bl	80113d8 <USBD_CtlError>
      break;
 8010e94:	e000      	b.n	8010e98 <USBD_StdEPReq+0x1aa>
      break;	
 8010e96:	bf00      	nop
    break;
 8010e98:	e000      	b.n	8010e9c <USBD_StdEPReq+0x1ae>
    break;
 8010e9a:	bf00      	nop
  }
  return ret;
 8010e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e9e:	4618      	mov	r0, r3
 8010ea0:	3710      	adds	r7, #16
 8010ea2:	46bd      	mov	sp, r7
 8010ea4:	bd80      	pop	{r7, pc}
	...

08010ea8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 8010ea8:	b580      	push	{r7, lr}
 8010eaa:	b084      	sub	sp, #16
 8010eac:	af00      	add	r7, sp, #0
 8010eae:	6078      	str	r0, [r7, #4]
 8010eb0:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8010eb2:	683b      	ldr	r3, [r7, #0]
 8010eb4:	885b      	ldrh	r3, [r3, #2]
 8010eb6:	0a1b      	lsrs	r3, r3, #8
 8010eb8:	b29b      	uxth	r3, r3
 8010eba:	3b01      	subs	r3, #1
 8010ebc:	2b06      	cmp	r3, #6
 8010ebe:	f200 80c9 	bhi.w	8011054 <USBD_GetDescriptor+0x1ac>
 8010ec2:	a201      	add	r2, pc, #4	; (adr r2, 8010ec8 <USBD_GetDescriptor+0x20>)
 8010ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ec8:	08010ee5 	.word	0x08010ee5
 8010ecc:	08010efd 	.word	0x08010efd
 8010ed0:	08010f3d 	.word	0x08010f3d
 8010ed4:	08011055 	.word	0x08011055
 8010ed8:	08011055 	.word	0x08011055
 8010edc:	08011001 	.word	0x08011001
 8010ee0:	08011027 	.word	0x08011027
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010eea:	681b      	ldr	r3, [r3, #0]
 8010eec:	687a      	ldr	r2, [r7, #4]
 8010eee:	7c12      	ldrb	r2, [r2, #16]
 8010ef0:	f107 010a 	add.w	r1, r7, #10
 8010ef4:	4610      	mov	r0, r2
 8010ef6:	4798      	blx	r3
 8010ef8:	60f8      	str	r0, [r7, #12]
    break;
 8010efa:	e0b0      	b.n	801105e <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	7c1b      	ldrb	r3, [r3, #16]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d10d      	bne.n	8010f20 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f0c:	f107 020a 	add.w	r2, r7, #10
 8010f10:	4610      	mov	r0, r2
 8010f12:	4798      	blx	r3
 8010f14:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	3301      	adds	r3, #1
 8010f1a:	2202      	movs	r2, #2
 8010f1c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8010f1e:	e09e      	b.n	801105e <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f28:	f107 020a 	add.w	r2, r7, #10
 8010f2c:	4610      	mov	r0, r2
 8010f2e:	4798      	blx	r3
 8010f30:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	3301      	adds	r3, #1
 8010f36:	2202      	movs	r2, #2
 8010f38:	701a      	strb	r2, [r3, #0]
    break;
 8010f3a:	e090      	b.n	801105e <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8010f3c:	683b      	ldr	r3, [r7, #0]
 8010f3e:	885b      	ldrh	r3, [r3, #2]
 8010f40:	b2db      	uxtb	r3, r3
 8010f42:	2b05      	cmp	r3, #5
 8010f44:	d856      	bhi.n	8010ff4 <USBD_GetDescriptor+0x14c>
 8010f46:	a201      	add	r2, pc, #4	; (adr r2, 8010f4c <USBD_GetDescriptor+0xa4>)
 8010f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f4c:	08010f65 	.word	0x08010f65
 8010f50:	08010f7d 	.word	0x08010f7d
 8010f54:	08010f95 	.word	0x08010f95
 8010f58:	08010fad 	.word	0x08010fad
 8010f5c:	08010fc5 	.word	0x08010fc5
 8010f60:	08010fdd 	.word	0x08010fdd
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010f6a:	685b      	ldr	r3, [r3, #4]
 8010f6c:	687a      	ldr	r2, [r7, #4]
 8010f6e:	7c12      	ldrb	r2, [r2, #16]
 8010f70:	f107 010a 	add.w	r1, r7, #10
 8010f74:	4610      	mov	r0, r2
 8010f76:	4798      	blx	r3
 8010f78:	60f8      	str	r0, [r7, #12]
      break;
 8010f7a:	e040      	b.n	8010ffe <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010f82:	689b      	ldr	r3, [r3, #8]
 8010f84:	687a      	ldr	r2, [r7, #4]
 8010f86:	7c12      	ldrb	r2, [r2, #16]
 8010f88:	f107 010a 	add.w	r1, r7, #10
 8010f8c:	4610      	mov	r0, r2
 8010f8e:	4798      	blx	r3
 8010f90:	60f8      	str	r0, [r7, #12]
      break;
 8010f92:	e034      	b.n	8010ffe <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010f9a:	68db      	ldr	r3, [r3, #12]
 8010f9c:	687a      	ldr	r2, [r7, #4]
 8010f9e:	7c12      	ldrb	r2, [r2, #16]
 8010fa0:	f107 010a 	add.w	r1, r7, #10
 8010fa4:	4610      	mov	r0, r2
 8010fa6:	4798      	blx	r3
 8010fa8:	60f8      	str	r0, [r7, #12]
      break;
 8010faa:	e028      	b.n	8010ffe <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010fb2:	691b      	ldr	r3, [r3, #16]
 8010fb4:	687a      	ldr	r2, [r7, #4]
 8010fb6:	7c12      	ldrb	r2, [r2, #16]
 8010fb8:	f107 010a 	add.w	r1, r7, #10
 8010fbc:	4610      	mov	r0, r2
 8010fbe:	4798      	blx	r3
 8010fc0:	60f8      	str	r0, [r7, #12]
      break;
 8010fc2:	e01c      	b.n	8010ffe <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010fca:	695b      	ldr	r3, [r3, #20]
 8010fcc:	687a      	ldr	r2, [r7, #4]
 8010fce:	7c12      	ldrb	r2, [r2, #16]
 8010fd0:	f107 010a 	add.w	r1, r7, #10
 8010fd4:	4610      	mov	r0, r2
 8010fd6:	4798      	blx	r3
 8010fd8:	60f8      	str	r0, [r7, #12]
      break;
 8010fda:	e010      	b.n	8010ffe <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010fe2:	699b      	ldr	r3, [r3, #24]
 8010fe4:	687a      	ldr	r2, [r7, #4]
 8010fe6:	7c12      	ldrb	r2, [r2, #16]
 8010fe8:	f107 010a 	add.w	r1, r7, #10
 8010fec:	4610      	mov	r0, r2
 8010fee:	4798      	blx	r3
 8010ff0:	60f8      	str	r0, [r7, #12]
      break;
 8010ff2:	e004      	b.n	8010ffe <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 8010ff4:	6839      	ldr	r1, [r7, #0]
 8010ff6:	6878      	ldr	r0, [r7, #4]
 8010ff8:	f000 f9ee 	bl	80113d8 <USBD_CtlError>
      return;
 8010ffc:	e044      	b.n	8011088 <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 8010ffe:	e02e      	b.n	801105e <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	7c1b      	ldrb	r3, [r3, #16]
 8011004:	2b00      	cmp	r3, #0
 8011006:	d109      	bne.n	801101c <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801100e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011010:	f107 020a 	add.w	r2, r7, #10
 8011014:	4610      	mov	r0, r2
 8011016:	4798      	blx	r3
 8011018:	60f8      	str	r0, [r7, #12]
      break;
 801101a:	e020      	b.n	801105e <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 801101c:	6839      	ldr	r1, [r7, #0]
 801101e:	6878      	ldr	r0, [r7, #4]
 8011020:	f000 f9da 	bl	80113d8 <USBD_CtlError>
      return;
 8011024:	e030      	b.n	8011088 <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	7c1b      	ldrb	r3, [r3, #16]
 801102a:	2b00      	cmp	r3, #0
 801102c:	d10d      	bne.n	801104a <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011036:	f107 020a 	add.w	r2, r7, #10
 801103a:	4610      	mov	r0, r2
 801103c:	4798      	blx	r3
 801103e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	3301      	adds	r3, #1
 8011044:	2207      	movs	r2, #7
 8011046:	701a      	strb	r2, [r3, #0]
      break; 
 8011048:	e009      	b.n	801105e <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 801104a:	6839      	ldr	r1, [r7, #0]
 801104c:	6878      	ldr	r0, [r7, #4]
 801104e:	f000 f9c3 	bl	80113d8 <USBD_CtlError>
      return;
 8011052:	e019      	b.n	8011088 <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 8011054:	6839      	ldr	r1, [r7, #0]
 8011056:	6878      	ldr	r0, [r7, #4]
 8011058:	f000 f9be 	bl	80113d8 <USBD_CtlError>
    return;
 801105c:	e014      	b.n	8011088 <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 801105e:	897b      	ldrh	r3, [r7, #10]
 8011060:	2b00      	cmp	r3, #0
 8011062:	d011      	beq.n	8011088 <USBD_GetDescriptor+0x1e0>
 8011064:	683b      	ldr	r3, [r7, #0]
 8011066:	88db      	ldrh	r3, [r3, #6]
 8011068:	2b00      	cmp	r3, #0
 801106a:	d00d      	beq.n	8011088 <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 801106c:	683b      	ldr	r3, [r7, #0]
 801106e:	88da      	ldrh	r2, [r3, #6]
 8011070:	897b      	ldrh	r3, [r7, #10]
 8011072:	4293      	cmp	r3, r2
 8011074:	bf28      	it	cs
 8011076:	4613      	movcs	r3, r2
 8011078:	b29b      	uxth	r3, r3
 801107a:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 801107c:	897b      	ldrh	r3, [r7, #10]
 801107e:	461a      	mov	r2, r3
 8011080:	68f9      	ldr	r1, [r7, #12]
 8011082:	6878      	ldr	r0, [r7, #4]
 8011084:	f000 f9b9 	bl	80113fa <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 8011088:	3710      	adds	r7, #16
 801108a:	46bd      	mov	sp, r7
 801108c:	bd80      	pop	{r7, pc}
 801108e:	bf00      	nop

08011090 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8011090:	b580      	push	{r7, lr}
 8011092:	b084      	sub	sp, #16
 8011094:	af00      	add	r7, sp, #0
 8011096:	6078      	str	r0, [r7, #4]
 8011098:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 801109a:	683b      	ldr	r3, [r7, #0]
 801109c:	889b      	ldrh	r3, [r3, #4]
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d12c      	bne.n	80110fc <USBD_SetAddress+0x6c>
 80110a2:	683b      	ldr	r3, [r7, #0]
 80110a4:	88db      	ldrh	r3, [r3, #6]
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d128      	bne.n	80110fc <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 80110aa:	683b      	ldr	r3, [r7, #0]
 80110ac:	885b      	ldrh	r3, [r3, #2]
 80110ae:	b2db      	uxtb	r3, r3
 80110b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80110b4:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80110bc:	2b03      	cmp	r3, #3
 80110be:	d104      	bne.n	80110ca <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 80110c0:	6839      	ldr	r1, [r7, #0]
 80110c2:	6878      	ldr	r0, [r7, #4]
 80110c4:	f000 f988 	bl	80113d8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80110c8:	e01d      	b.n	8011106 <USBD_SetAddress+0x76>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	7bfa      	ldrb	r2, [r7, #15]
 80110ce:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 80110d2:	7bfb      	ldrb	r3, [r7, #15]
 80110d4:	4619      	mov	r1, r3
 80110d6:	6878      	ldr	r0, [r7, #4]
 80110d8:	f7f1 fe8e 	bl	8002df8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 80110dc:	6878      	ldr	r0, [r7, #4]
 80110de:	f000 f9cc 	bl	801147a <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 80110e2:	7bfb      	ldrb	r3, [r7, #15]
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d004      	beq.n	80110f2 <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	2202      	movs	r2, #2
 80110ec:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80110f0:	e009      	b.n	8011106 <USBD_SetAddress+0x76>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	2201      	movs	r2, #1
 80110f6:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80110fa:	e004      	b.n	8011106 <USBD_SetAddress+0x76>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 80110fc:	6839      	ldr	r1, [r7, #0]
 80110fe:	6878      	ldr	r0, [r7, #4]
 8011100:	f000 f96a 	bl	80113d8 <USBD_CtlError>
  } 
}
 8011104:	bf00      	nop
 8011106:	bf00      	nop
 8011108:	3710      	adds	r7, #16
 801110a:	46bd      	mov	sp, r7
 801110c:	bd80      	pop	{r7, pc}
	...

08011110 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8011110:	b580      	push	{r7, lr}
 8011112:	b082      	sub	sp, #8
 8011114:	af00      	add	r7, sp, #0
 8011116:	6078      	str	r0, [r7, #4]
 8011118:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 801111a:	683b      	ldr	r3, [r7, #0]
 801111c:	885b      	ldrh	r3, [r3, #2]
 801111e:	b2da      	uxtb	r2, r3
 8011120:	4b3e      	ldr	r3, [pc, #248]	; (801121c <USBD_SetConfig+0x10c>)
 8011122:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8011124:	4b3d      	ldr	r3, [pc, #244]	; (801121c <USBD_SetConfig+0x10c>)
 8011126:	781b      	ldrb	r3, [r3, #0]
 8011128:	2b01      	cmp	r3, #1
 801112a:	d904      	bls.n	8011136 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 801112c:	6839      	ldr	r1, [r7, #0]
 801112e:	6878      	ldr	r0, [r7, #4]
 8011130:	f000 f952 	bl	80113d8 <USBD_CtlError>
 8011134:	e06f      	b.n	8011216 <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801113c:	2b02      	cmp	r3, #2
 801113e:	d002      	beq.n	8011146 <USBD_SetConfig+0x36>
 8011140:	2b03      	cmp	r3, #3
 8011142:	d023      	beq.n	801118c <USBD_SetConfig+0x7c>
 8011144:	e062      	b.n	801120c <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8011146:	4b35      	ldr	r3, [pc, #212]	; (801121c <USBD_SetConfig+0x10c>)
 8011148:	781b      	ldrb	r3, [r3, #0]
 801114a:	2b00      	cmp	r3, #0
 801114c:	d01a      	beq.n	8011184 <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 801114e:	4b33      	ldr	r3, [pc, #204]	; (801121c <USBD_SetConfig+0x10c>)
 8011150:	781b      	ldrb	r3, [r3, #0]
 8011152:	461a      	mov	r2, r3
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	2203      	movs	r2, #3
 801115c:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8011160:	4b2e      	ldr	r3, [pc, #184]	; (801121c <USBD_SetConfig+0x10c>)
 8011162:	781b      	ldrb	r3, [r3, #0]
 8011164:	4619      	mov	r1, r3
 8011166:	6878      	ldr	r0, [r7, #4]
 8011168:	f7ff fb19 	bl	801079e <USBD_SetClassConfig>
 801116c:	4603      	mov	r3, r0
 801116e:	2b02      	cmp	r3, #2
 8011170:	d104      	bne.n	801117c <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 8011172:	6839      	ldr	r1, [r7, #0]
 8011174:	6878      	ldr	r0, [r7, #4]
 8011176:	f000 f92f 	bl	80113d8 <USBD_CtlError>
          return;
 801117a:	e04c      	b.n	8011216 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 801117c:	6878      	ldr	r0, [r7, #4]
 801117e:	f000 f97c 	bl	801147a <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 8011182:	e048      	b.n	8011216 <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 8011184:	6878      	ldr	r0, [r7, #4]
 8011186:	f000 f978 	bl	801147a <USBD_CtlSendStatus>
      break;
 801118a:	e044      	b.n	8011216 <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 801118c:	4b23      	ldr	r3, [pc, #140]	; (801121c <USBD_SetConfig+0x10c>)
 801118e:	781b      	ldrb	r3, [r3, #0]
 8011190:	2b00      	cmp	r3, #0
 8011192:	d112      	bne.n	80111ba <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	2202      	movs	r2, #2
 8011198:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 801119c:	4b1f      	ldr	r3, [pc, #124]	; (801121c <USBD_SetConfig+0x10c>)
 801119e:	781b      	ldrb	r3, [r3, #0]
 80111a0:	461a      	mov	r2, r3
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 80111a6:	4b1d      	ldr	r3, [pc, #116]	; (801121c <USBD_SetConfig+0x10c>)
 80111a8:	781b      	ldrb	r3, [r3, #0]
 80111aa:	4619      	mov	r1, r3
 80111ac:	6878      	ldr	r0, [r7, #4]
 80111ae:	f7ff fb15 	bl	80107dc <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 80111b2:	6878      	ldr	r0, [r7, #4]
 80111b4:	f000 f961 	bl	801147a <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 80111b8:	e02d      	b.n	8011216 <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 80111ba:	4b18      	ldr	r3, [pc, #96]	; (801121c <USBD_SetConfig+0x10c>)
 80111bc:	781b      	ldrb	r3, [r3, #0]
 80111be:	461a      	mov	r2, r3
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	685b      	ldr	r3, [r3, #4]
 80111c4:	429a      	cmp	r2, r3
 80111c6:	d01d      	beq.n	8011204 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	685b      	ldr	r3, [r3, #4]
 80111cc:	b2db      	uxtb	r3, r3
 80111ce:	4619      	mov	r1, r3
 80111d0:	6878      	ldr	r0, [r7, #4]
 80111d2:	f7ff fb03 	bl	80107dc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80111d6:	4b11      	ldr	r3, [pc, #68]	; (801121c <USBD_SetConfig+0x10c>)
 80111d8:	781b      	ldrb	r3, [r3, #0]
 80111da:	461a      	mov	r2, r3
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 80111e0:	4b0e      	ldr	r3, [pc, #56]	; (801121c <USBD_SetConfig+0x10c>)
 80111e2:	781b      	ldrb	r3, [r3, #0]
 80111e4:	4619      	mov	r1, r3
 80111e6:	6878      	ldr	r0, [r7, #4]
 80111e8:	f7ff fad9 	bl	801079e <USBD_SetClassConfig>
 80111ec:	4603      	mov	r3, r0
 80111ee:	2b02      	cmp	r3, #2
 80111f0:	d104      	bne.n	80111fc <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 80111f2:	6839      	ldr	r1, [r7, #0]
 80111f4:	6878      	ldr	r0, [r7, #4]
 80111f6:	f000 f8ef 	bl	80113d8 <USBD_CtlError>
          return;
 80111fa:	e00c      	b.n	8011216 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 80111fc:	6878      	ldr	r0, [r7, #4]
 80111fe:	f000 f93c 	bl	801147a <USBD_CtlSendStatus>
      break;
 8011202:	e008      	b.n	8011216 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8011204:	6878      	ldr	r0, [r7, #4]
 8011206:	f000 f938 	bl	801147a <USBD_CtlSendStatus>
      break;
 801120a:	e004      	b.n	8011216 <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 801120c:	6839      	ldr	r1, [r7, #0]
 801120e:	6878      	ldr	r0, [r7, #4]
 8011210:	f000 f8e2 	bl	80113d8 <USBD_CtlError>
      break;
 8011214:	bf00      	nop
    }
  }
}
 8011216:	3708      	adds	r7, #8
 8011218:	46bd      	mov	sp, r7
 801121a:	bd80      	pop	{r7, pc}
 801121c:	20000614 	.word	0x20000614

08011220 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8011220:	b580      	push	{r7, lr}
 8011222:	b082      	sub	sp, #8
 8011224:	af00      	add	r7, sp, #0
 8011226:	6078      	str	r0, [r7, #4]
 8011228:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 801122a:	683b      	ldr	r3, [r7, #0]
 801122c:	88db      	ldrh	r3, [r3, #6]
 801122e:	2b01      	cmp	r3, #1
 8011230:	d004      	beq.n	801123c <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 8011232:	6839      	ldr	r1, [r7, #0]
 8011234:	6878      	ldr	r0, [r7, #4]
 8011236:	f000 f8cf 	bl	80113d8 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 801123a:	e01f      	b.n	801127c <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8011242:	2b02      	cmp	r3, #2
 8011244:	d002      	beq.n	801124c <USBD_GetConfig+0x2c>
 8011246:	2b03      	cmp	r3, #3
 8011248:	d00b      	beq.n	8011262 <USBD_GetConfig+0x42>
 801124a:	e012      	b.n	8011272 <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	2200      	movs	r2, #0
 8011250:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 8011256:	2201      	movs	r2, #1
 8011258:	4619      	mov	r1, r3
 801125a:	6878      	ldr	r0, [r7, #4]
 801125c:	f000 f8cd 	bl	80113fa <USBD_CtlSendData>
      break;
 8011260:	e00c      	b.n	801127c <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 8011266:	2201      	movs	r2, #1
 8011268:	4619      	mov	r1, r3
 801126a:	6878      	ldr	r0, [r7, #4]
 801126c:	f000 f8c5 	bl	80113fa <USBD_CtlSendData>
      break;
 8011270:	e004      	b.n	801127c <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 8011272:	6839      	ldr	r1, [r7, #0]
 8011274:	6878      	ldr	r0, [r7, #4]
 8011276:	f000 f8af 	bl	80113d8 <USBD_CtlError>
      break;
 801127a:	bf00      	nop
}
 801127c:	bf00      	nop
 801127e:	3708      	adds	r7, #8
 8011280:	46bd      	mov	sp, r7
 8011282:	bd80      	pop	{r7, pc}

08011284 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8011284:	b580      	push	{r7, lr}
 8011286:	b082      	sub	sp, #8
 8011288:	af00      	add	r7, sp, #0
 801128a:	6078      	str	r0, [r7, #4]
 801128c:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8011294:	3b02      	subs	r3, #2
 8011296:	2b01      	cmp	r3, #1
 8011298:	d815      	bhi.n	80112c6 <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	2201      	movs	r2, #1
 801129e:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d005      	beq.n	80112b6 <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	68db      	ldr	r3, [r3, #12]
 80112ae:	f043 0202 	orr.w	r2, r3, #2
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 80112ba:	2202      	movs	r2, #2
 80112bc:	4619      	mov	r1, r3
 80112be:	6878      	ldr	r0, [r7, #4]
 80112c0:	f000 f89b 	bl	80113fa <USBD_CtlSendData>
                      2);
    break;
 80112c4:	e004      	b.n	80112d0 <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 80112c6:	6839      	ldr	r1, [r7, #0]
 80112c8:	6878      	ldr	r0, [r7, #4]
 80112ca:	f000 f885 	bl	80113d8 <USBD_CtlError>
    break;
 80112ce:	bf00      	nop
  }
}
 80112d0:	bf00      	nop
 80112d2:	3708      	adds	r7, #8
 80112d4:	46bd      	mov	sp, r7
 80112d6:	bd80      	pop	{r7, pc}

080112d8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 80112d8:	b580      	push	{r7, lr}
 80112da:	b082      	sub	sp, #8
 80112dc:	af00      	add	r7, sp, #0
 80112de:	6078      	str	r0, [r7, #4]
 80112e0:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80112e2:	683b      	ldr	r3, [r7, #0]
 80112e4:	885b      	ldrh	r3, [r3, #2]
 80112e6:	2b01      	cmp	r3, #1
 80112e8:	d10d      	bne.n	8011306 <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	2201      	movs	r2, #1
 80112ee:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80112f8:	689b      	ldr	r3, [r3, #8]
 80112fa:	6839      	ldr	r1, [r7, #0]
 80112fc:	6878      	ldr	r0, [r7, #4]
 80112fe:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 8011300:	6878      	ldr	r0, [r7, #4]
 8011302:	f000 f8ba 	bl	801147a <USBD_CtlSendStatus>
  }

}
 8011306:	bf00      	nop
 8011308:	3708      	adds	r7, #8
 801130a:	46bd      	mov	sp, r7
 801130c:	bd80      	pop	{r7, pc}

0801130e <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 801130e:	b580      	push	{r7, lr}
 8011310:	b082      	sub	sp, #8
 8011312:	af00      	add	r7, sp, #0
 8011314:	6078      	str	r0, [r7, #4]
 8011316:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801131e:	3b02      	subs	r3, #2
 8011320:	2b01      	cmp	r3, #1
 8011322:	d812      	bhi.n	801134a <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8011324:	683b      	ldr	r3, [r7, #0]
 8011326:	885b      	ldrh	r3, [r3, #2]
 8011328:	2b01      	cmp	r3, #1
 801132a:	d113      	bne.n	8011354 <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	2200      	movs	r2, #0
 8011330:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801133a:	689b      	ldr	r3, [r3, #8]
 801133c:	6839      	ldr	r1, [r7, #0]
 801133e:	6878      	ldr	r0, [r7, #4]
 8011340:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8011342:	6878      	ldr	r0, [r7, #4]
 8011344:	f000 f899 	bl	801147a <USBD_CtlSendStatus>
    }
    break;
 8011348:	e004      	b.n	8011354 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 801134a:	6839      	ldr	r1, [r7, #0]
 801134c:	6878      	ldr	r0, [r7, #4]
 801134e:	f000 f843 	bl	80113d8 <USBD_CtlError>
    break;
 8011352:	e000      	b.n	8011356 <USBD_ClrFeature+0x48>
    break;
 8011354:	bf00      	nop
  }
}
 8011356:	bf00      	nop
 8011358:	3708      	adds	r7, #8
 801135a:	46bd      	mov	sp, r7
 801135c:	bd80      	pop	{r7, pc}

0801135e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801135e:	b480      	push	{r7}
 8011360:	b083      	sub	sp, #12
 8011362:	af00      	add	r7, sp, #0
 8011364:	6078      	str	r0, [r7, #4]
 8011366:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 8011368:	683b      	ldr	r3, [r7, #0]
 801136a:	781a      	ldrb	r2, [r3, #0]
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8011370:	683b      	ldr	r3, [r7, #0]
 8011372:	785a      	ldrb	r2, [r3, #1]
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8011378:	683b      	ldr	r3, [r7, #0]
 801137a:	3302      	adds	r3, #2
 801137c:	781b      	ldrb	r3, [r3, #0]
 801137e:	b29a      	uxth	r2, r3
 8011380:	683b      	ldr	r3, [r7, #0]
 8011382:	3303      	adds	r3, #3
 8011384:	781b      	ldrb	r3, [r3, #0]
 8011386:	b29b      	uxth	r3, r3
 8011388:	021b      	lsls	r3, r3, #8
 801138a:	b29b      	uxth	r3, r3
 801138c:	4413      	add	r3, r2
 801138e:	b29a      	uxth	r2, r3
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8011394:	683b      	ldr	r3, [r7, #0]
 8011396:	3304      	adds	r3, #4
 8011398:	781b      	ldrb	r3, [r3, #0]
 801139a:	b29a      	uxth	r2, r3
 801139c:	683b      	ldr	r3, [r7, #0]
 801139e:	3305      	adds	r3, #5
 80113a0:	781b      	ldrb	r3, [r3, #0]
 80113a2:	b29b      	uxth	r3, r3
 80113a4:	021b      	lsls	r3, r3, #8
 80113a6:	b29b      	uxth	r3, r3
 80113a8:	4413      	add	r3, r2
 80113aa:	b29a      	uxth	r2, r3
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 80113b0:	683b      	ldr	r3, [r7, #0]
 80113b2:	3306      	adds	r3, #6
 80113b4:	781b      	ldrb	r3, [r3, #0]
 80113b6:	b29a      	uxth	r2, r3
 80113b8:	683b      	ldr	r3, [r7, #0]
 80113ba:	3307      	adds	r3, #7
 80113bc:	781b      	ldrb	r3, [r3, #0]
 80113be:	b29b      	uxth	r3, r3
 80113c0:	021b      	lsls	r3, r3, #8
 80113c2:	b29b      	uxth	r3, r3
 80113c4:	4413      	add	r3, r2
 80113c6:	b29a      	uxth	r2, r3
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	80da      	strh	r2, [r3, #6]

}
 80113cc:	bf00      	nop
 80113ce:	370c      	adds	r7, #12
 80113d0:	46bd      	mov	sp, r7
 80113d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113d6:	4770      	bx	lr

080113d8 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 80113d8:	b580      	push	{r7, lr}
 80113da:	b082      	sub	sp, #8
 80113dc:	af00      	add	r7, sp, #0
 80113de:	6078      	str	r0, [r7, #4]
 80113e0:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 80113e2:	2180      	movs	r1, #128	; 0x80
 80113e4:	6878      	ldr	r0, [r7, #4]
 80113e6:	f7f1 fcb5 	bl	8002d54 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 80113ea:	2100      	movs	r1, #0
 80113ec:	6878      	ldr	r0, [r7, #4]
 80113ee:	f7f1 fcb1 	bl	8002d54 <USBD_LL_StallEP>
}
 80113f2:	bf00      	nop
 80113f4:	3708      	adds	r7, #8
 80113f6:	46bd      	mov	sp, r7
 80113f8:	bd80      	pop	{r7, pc}

080113fa <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 80113fa:	b580      	push	{r7, lr}
 80113fc:	b084      	sub	sp, #16
 80113fe:	af00      	add	r7, sp, #0
 8011400:	60f8      	str	r0, [r7, #12]
 8011402:	60b9      	str	r1, [r7, #8]
 8011404:	4613      	mov	r3, r2
 8011406:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8011408:	68fb      	ldr	r3, [r7, #12]
 801140a:	2202      	movs	r2, #2
 801140c:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8011410:	88fa      	ldrh	r2, [r7, #6]
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 8011416:	88fa      	ldrh	r2, [r7, #6]
 8011418:	68fb      	ldr	r3, [r7, #12]
 801141a:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 801141c:	88fb      	ldrh	r3, [r7, #6]
 801141e:	68ba      	ldr	r2, [r7, #8]
 8011420:	2100      	movs	r1, #0
 8011422:	68f8      	ldr	r0, [r7, #12]
 8011424:	f7f1 fcfb 	bl	8002e1e <USBD_LL_Transmit>
  
  return USBD_OK;
 8011428:	2300      	movs	r3, #0
}
 801142a:	4618      	mov	r0, r3
 801142c:	3710      	adds	r7, #16
 801142e:	46bd      	mov	sp, r7
 8011430:	bd80      	pop	{r7, pc}

08011432 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8011432:	b580      	push	{r7, lr}
 8011434:	b084      	sub	sp, #16
 8011436:	af00      	add	r7, sp, #0
 8011438:	60f8      	str	r0, [r7, #12]
 801143a:	60b9      	str	r1, [r7, #8]
 801143c:	4613      	mov	r3, r2
 801143e:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8011440:	88fb      	ldrh	r3, [r7, #6]
 8011442:	68ba      	ldr	r2, [r7, #8]
 8011444:	2100      	movs	r1, #0
 8011446:	68f8      	ldr	r0, [r7, #12]
 8011448:	f7f1 fce9 	bl	8002e1e <USBD_LL_Transmit>
  
  return USBD_OK;
 801144c:	2300      	movs	r3, #0
}
 801144e:	4618      	mov	r0, r3
 8011450:	3710      	adds	r7, #16
 8011452:	46bd      	mov	sp, r7
 8011454:	bd80      	pop	{r7, pc}

08011456 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8011456:	b580      	push	{r7, lr}
 8011458:	b084      	sub	sp, #16
 801145a:	af00      	add	r7, sp, #0
 801145c:	60f8      	str	r0, [r7, #12]
 801145e:	60b9      	str	r1, [r7, #8]
 8011460:	4613      	mov	r3, r2
 8011462:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 8011464:	88fb      	ldrh	r3, [r7, #6]
 8011466:	68ba      	ldr	r2, [r7, #8]
 8011468:	2100      	movs	r1, #0
 801146a:	68f8      	ldr	r0, [r7, #12]
 801146c:	f7f1 fcee 	bl	8002e4c <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 8011470:	2300      	movs	r3, #0
}
 8011472:	4618      	mov	r0, r3
 8011474:	3710      	adds	r7, #16
 8011476:	46bd      	mov	sp, r7
 8011478:	bd80      	pop	{r7, pc}

0801147a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 801147a:	b580      	push	{r7, lr}
 801147c:	b082      	sub	sp, #8
 801147e:	af00      	add	r7, sp, #0
 8011480:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	2204      	movs	r2, #4
 8011486:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 801148a:	2300      	movs	r3, #0
 801148c:	2200      	movs	r2, #0
 801148e:	2100      	movs	r1, #0
 8011490:	6878      	ldr	r0, [r7, #4]
 8011492:	f7f1 fcc4 	bl	8002e1e <USBD_LL_Transmit>
  
  return USBD_OK;
 8011496:	2300      	movs	r3, #0
}
 8011498:	4618      	mov	r0, r3
 801149a:	3708      	adds	r7, #8
 801149c:	46bd      	mov	sp, r7
 801149e:	bd80      	pop	{r7, pc}

080114a0 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 80114a0:	b580      	push	{r7, lr}
 80114a2:	b082      	sub	sp, #8
 80114a4:	af00      	add	r7, sp, #0
 80114a6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	2205      	movs	r2, #5
 80114ac:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 80114b0:	2300      	movs	r3, #0
 80114b2:	2200      	movs	r2, #0
 80114b4:	2100      	movs	r1, #0
 80114b6:	6878      	ldr	r0, [r7, #4]
 80114b8:	f7f1 fcc8 	bl	8002e4c <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 80114bc:	2300      	movs	r3, #0
}
 80114be:	4618      	mov	r0, r3
 80114c0:	3708      	adds	r7, #8
 80114c2:	46bd      	mov	sp, r7
 80114c4:	bd80      	pop	{r7, pc}
	...

080114c8 <__libc_init_array>:
 80114c8:	b570      	push	{r4, r5, r6, lr}
 80114ca:	4d0d      	ldr	r5, [pc, #52]	; (8011500 <__libc_init_array+0x38>)
 80114cc:	4c0d      	ldr	r4, [pc, #52]	; (8011504 <__libc_init_array+0x3c>)
 80114ce:	1b64      	subs	r4, r4, r5
 80114d0:	10a4      	asrs	r4, r4, #2
 80114d2:	2600      	movs	r6, #0
 80114d4:	42a6      	cmp	r6, r4
 80114d6:	d109      	bne.n	80114ec <__libc_init_array+0x24>
 80114d8:	4d0b      	ldr	r5, [pc, #44]	; (8011508 <__libc_init_array+0x40>)
 80114da:	4c0c      	ldr	r4, [pc, #48]	; (801150c <__libc_init_array+0x44>)
 80114dc:	f002 ff1c 	bl	8014318 <_init>
 80114e0:	1b64      	subs	r4, r4, r5
 80114e2:	10a4      	asrs	r4, r4, #2
 80114e4:	2600      	movs	r6, #0
 80114e6:	42a6      	cmp	r6, r4
 80114e8:	d105      	bne.n	80114f6 <__libc_init_array+0x2e>
 80114ea:	bd70      	pop	{r4, r5, r6, pc}
 80114ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80114f0:	4798      	blx	r3
 80114f2:	3601      	adds	r6, #1
 80114f4:	e7ee      	b.n	80114d4 <__libc_init_array+0xc>
 80114f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80114fa:	4798      	blx	r3
 80114fc:	3601      	adds	r6, #1
 80114fe:	e7f2      	b.n	80114e6 <__libc_init_array+0x1e>
 8011500:	08014bcc 	.word	0x08014bcc
 8011504:	08014bcc 	.word	0x08014bcc
 8011508:	08014bcc 	.word	0x08014bcc
 801150c:	08014bd0 	.word	0x08014bd0

08011510 <malloc>:
 8011510:	4b02      	ldr	r3, [pc, #8]	; (801151c <malloc+0xc>)
 8011512:	4601      	mov	r1, r0
 8011514:	6818      	ldr	r0, [r3, #0]
 8011516:	f000 b869 	b.w	80115ec <_malloc_r>
 801151a:	bf00      	nop
 801151c:	20000290 	.word	0x20000290

08011520 <memcpy>:
 8011520:	440a      	add	r2, r1
 8011522:	4291      	cmp	r1, r2
 8011524:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8011528:	d100      	bne.n	801152c <memcpy+0xc>
 801152a:	4770      	bx	lr
 801152c:	b510      	push	{r4, lr}
 801152e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011532:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011536:	4291      	cmp	r1, r2
 8011538:	d1f9      	bne.n	801152e <memcpy+0xe>
 801153a:	bd10      	pop	{r4, pc}

0801153c <memset>:
 801153c:	4402      	add	r2, r0
 801153e:	4603      	mov	r3, r0
 8011540:	4293      	cmp	r3, r2
 8011542:	d100      	bne.n	8011546 <memset+0xa>
 8011544:	4770      	bx	lr
 8011546:	f803 1b01 	strb.w	r1, [r3], #1
 801154a:	e7f9      	b.n	8011540 <memset+0x4>

0801154c <_free_r>:
 801154c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801154e:	2900      	cmp	r1, #0
 8011550:	d048      	beq.n	80115e4 <_free_r+0x98>
 8011552:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011556:	9001      	str	r0, [sp, #4]
 8011558:	2b00      	cmp	r3, #0
 801155a:	f1a1 0404 	sub.w	r4, r1, #4
 801155e:	bfb8      	it	lt
 8011560:	18e4      	addlt	r4, r4, r3
 8011562:	f001 fbcd 	bl	8012d00 <__malloc_lock>
 8011566:	4a20      	ldr	r2, [pc, #128]	; (80115e8 <_free_r+0x9c>)
 8011568:	9801      	ldr	r0, [sp, #4]
 801156a:	6813      	ldr	r3, [r2, #0]
 801156c:	4615      	mov	r5, r2
 801156e:	b933      	cbnz	r3, 801157e <_free_r+0x32>
 8011570:	6063      	str	r3, [r4, #4]
 8011572:	6014      	str	r4, [r2, #0]
 8011574:	b003      	add	sp, #12
 8011576:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801157a:	f001 bbc7 	b.w	8012d0c <__malloc_unlock>
 801157e:	42a3      	cmp	r3, r4
 8011580:	d90b      	bls.n	801159a <_free_r+0x4e>
 8011582:	6821      	ldr	r1, [r4, #0]
 8011584:	1862      	adds	r2, r4, r1
 8011586:	4293      	cmp	r3, r2
 8011588:	bf04      	itt	eq
 801158a:	681a      	ldreq	r2, [r3, #0]
 801158c:	685b      	ldreq	r3, [r3, #4]
 801158e:	6063      	str	r3, [r4, #4]
 8011590:	bf04      	itt	eq
 8011592:	1852      	addeq	r2, r2, r1
 8011594:	6022      	streq	r2, [r4, #0]
 8011596:	602c      	str	r4, [r5, #0]
 8011598:	e7ec      	b.n	8011574 <_free_r+0x28>
 801159a:	461a      	mov	r2, r3
 801159c:	685b      	ldr	r3, [r3, #4]
 801159e:	b10b      	cbz	r3, 80115a4 <_free_r+0x58>
 80115a0:	42a3      	cmp	r3, r4
 80115a2:	d9fa      	bls.n	801159a <_free_r+0x4e>
 80115a4:	6811      	ldr	r1, [r2, #0]
 80115a6:	1855      	adds	r5, r2, r1
 80115a8:	42a5      	cmp	r5, r4
 80115aa:	d10b      	bne.n	80115c4 <_free_r+0x78>
 80115ac:	6824      	ldr	r4, [r4, #0]
 80115ae:	4421      	add	r1, r4
 80115b0:	1854      	adds	r4, r2, r1
 80115b2:	42a3      	cmp	r3, r4
 80115b4:	6011      	str	r1, [r2, #0]
 80115b6:	d1dd      	bne.n	8011574 <_free_r+0x28>
 80115b8:	681c      	ldr	r4, [r3, #0]
 80115ba:	685b      	ldr	r3, [r3, #4]
 80115bc:	6053      	str	r3, [r2, #4]
 80115be:	4421      	add	r1, r4
 80115c0:	6011      	str	r1, [r2, #0]
 80115c2:	e7d7      	b.n	8011574 <_free_r+0x28>
 80115c4:	d902      	bls.n	80115cc <_free_r+0x80>
 80115c6:	230c      	movs	r3, #12
 80115c8:	6003      	str	r3, [r0, #0]
 80115ca:	e7d3      	b.n	8011574 <_free_r+0x28>
 80115cc:	6825      	ldr	r5, [r4, #0]
 80115ce:	1961      	adds	r1, r4, r5
 80115d0:	428b      	cmp	r3, r1
 80115d2:	bf04      	itt	eq
 80115d4:	6819      	ldreq	r1, [r3, #0]
 80115d6:	685b      	ldreq	r3, [r3, #4]
 80115d8:	6063      	str	r3, [r4, #4]
 80115da:	bf04      	itt	eq
 80115dc:	1949      	addeq	r1, r1, r5
 80115de:	6021      	streq	r1, [r4, #0]
 80115e0:	6054      	str	r4, [r2, #4]
 80115e2:	e7c7      	b.n	8011574 <_free_r+0x28>
 80115e4:	b003      	add	sp, #12
 80115e6:	bd30      	pop	{r4, r5, pc}
 80115e8:	20000618 	.word	0x20000618

080115ec <_malloc_r>:
 80115ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115ee:	1ccd      	adds	r5, r1, #3
 80115f0:	f025 0503 	bic.w	r5, r5, #3
 80115f4:	3508      	adds	r5, #8
 80115f6:	2d0c      	cmp	r5, #12
 80115f8:	bf38      	it	cc
 80115fa:	250c      	movcc	r5, #12
 80115fc:	2d00      	cmp	r5, #0
 80115fe:	4606      	mov	r6, r0
 8011600:	db01      	blt.n	8011606 <_malloc_r+0x1a>
 8011602:	42a9      	cmp	r1, r5
 8011604:	d903      	bls.n	801160e <_malloc_r+0x22>
 8011606:	230c      	movs	r3, #12
 8011608:	6033      	str	r3, [r6, #0]
 801160a:	2000      	movs	r0, #0
 801160c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801160e:	f001 fb77 	bl	8012d00 <__malloc_lock>
 8011612:	4921      	ldr	r1, [pc, #132]	; (8011698 <_malloc_r+0xac>)
 8011614:	680a      	ldr	r2, [r1, #0]
 8011616:	4614      	mov	r4, r2
 8011618:	b99c      	cbnz	r4, 8011642 <_malloc_r+0x56>
 801161a:	4f20      	ldr	r7, [pc, #128]	; (801169c <_malloc_r+0xb0>)
 801161c:	683b      	ldr	r3, [r7, #0]
 801161e:	b923      	cbnz	r3, 801162a <_malloc_r+0x3e>
 8011620:	4621      	mov	r1, r4
 8011622:	4630      	mov	r0, r6
 8011624:	f000 fca6 	bl	8011f74 <_sbrk_r>
 8011628:	6038      	str	r0, [r7, #0]
 801162a:	4629      	mov	r1, r5
 801162c:	4630      	mov	r0, r6
 801162e:	f000 fca1 	bl	8011f74 <_sbrk_r>
 8011632:	1c43      	adds	r3, r0, #1
 8011634:	d123      	bne.n	801167e <_malloc_r+0x92>
 8011636:	230c      	movs	r3, #12
 8011638:	6033      	str	r3, [r6, #0]
 801163a:	4630      	mov	r0, r6
 801163c:	f001 fb66 	bl	8012d0c <__malloc_unlock>
 8011640:	e7e3      	b.n	801160a <_malloc_r+0x1e>
 8011642:	6823      	ldr	r3, [r4, #0]
 8011644:	1b5b      	subs	r3, r3, r5
 8011646:	d417      	bmi.n	8011678 <_malloc_r+0x8c>
 8011648:	2b0b      	cmp	r3, #11
 801164a:	d903      	bls.n	8011654 <_malloc_r+0x68>
 801164c:	6023      	str	r3, [r4, #0]
 801164e:	441c      	add	r4, r3
 8011650:	6025      	str	r5, [r4, #0]
 8011652:	e004      	b.n	801165e <_malloc_r+0x72>
 8011654:	6863      	ldr	r3, [r4, #4]
 8011656:	42a2      	cmp	r2, r4
 8011658:	bf0c      	ite	eq
 801165a:	600b      	streq	r3, [r1, #0]
 801165c:	6053      	strne	r3, [r2, #4]
 801165e:	4630      	mov	r0, r6
 8011660:	f001 fb54 	bl	8012d0c <__malloc_unlock>
 8011664:	f104 000b 	add.w	r0, r4, #11
 8011668:	1d23      	adds	r3, r4, #4
 801166a:	f020 0007 	bic.w	r0, r0, #7
 801166e:	1ac2      	subs	r2, r0, r3
 8011670:	d0cc      	beq.n	801160c <_malloc_r+0x20>
 8011672:	1a1b      	subs	r3, r3, r0
 8011674:	50a3      	str	r3, [r4, r2]
 8011676:	e7c9      	b.n	801160c <_malloc_r+0x20>
 8011678:	4622      	mov	r2, r4
 801167a:	6864      	ldr	r4, [r4, #4]
 801167c:	e7cc      	b.n	8011618 <_malloc_r+0x2c>
 801167e:	1cc4      	adds	r4, r0, #3
 8011680:	f024 0403 	bic.w	r4, r4, #3
 8011684:	42a0      	cmp	r0, r4
 8011686:	d0e3      	beq.n	8011650 <_malloc_r+0x64>
 8011688:	1a21      	subs	r1, r4, r0
 801168a:	4630      	mov	r0, r6
 801168c:	f000 fc72 	bl	8011f74 <_sbrk_r>
 8011690:	3001      	adds	r0, #1
 8011692:	d1dd      	bne.n	8011650 <_malloc_r+0x64>
 8011694:	e7cf      	b.n	8011636 <_malloc_r+0x4a>
 8011696:	bf00      	nop
 8011698:	20000618 	.word	0x20000618
 801169c:	2000061c 	.word	0x2000061c

080116a0 <__cvt>:
 80116a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80116a4:	ec55 4b10 	vmov	r4, r5, d0
 80116a8:	2d00      	cmp	r5, #0
 80116aa:	460e      	mov	r6, r1
 80116ac:	4619      	mov	r1, r3
 80116ae:	462b      	mov	r3, r5
 80116b0:	bfbb      	ittet	lt
 80116b2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80116b6:	461d      	movlt	r5, r3
 80116b8:	2300      	movge	r3, #0
 80116ba:	232d      	movlt	r3, #45	; 0x2d
 80116bc:	700b      	strb	r3, [r1, #0]
 80116be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80116c0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80116c4:	4691      	mov	r9, r2
 80116c6:	f023 0820 	bic.w	r8, r3, #32
 80116ca:	bfbc      	itt	lt
 80116cc:	4622      	movlt	r2, r4
 80116ce:	4614      	movlt	r4, r2
 80116d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80116d4:	d005      	beq.n	80116e2 <__cvt+0x42>
 80116d6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80116da:	d100      	bne.n	80116de <__cvt+0x3e>
 80116dc:	3601      	adds	r6, #1
 80116de:	2102      	movs	r1, #2
 80116e0:	e000      	b.n	80116e4 <__cvt+0x44>
 80116e2:	2103      	movs	r1, #3
 80116e4:	ab03      	add	r3, sp, #12
 80116e6:	9301      	str	r3, [sp, #4]
 80116e8:	ab02      	add	r3, sp, #8
 80116ea:	9300      	str	r3, [sp, #0]
 80116ec:	ec45 4b10 	vmov	d0, r4, r5
 80116f0:	4653      	mov	r3, sl
 80116f2:	4632      	mov	r2, r6
 80116f4:	f000 fd14 	bl	8012120 <_dtoa_r>
 80116f8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80116fc:	4607      	mov	r7, r0
 80116fe:	d102      	bne.n	8011706 <__cvt+0x66>
 8011700:	f019 0f01 	tst.w	r9, #1
 8011704:	d022      	beq.n	801174c <__cvt+0xac>
 8011706:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801170a:	eb07 0906 	add.w	r9, r7, r6
 801170e:	d110      	bne.n	8011732 <__cvt+0x92>
 8011710:	783b      	ldrb	r3, [r7, #0]
 8011712:	2b30      	cmp	r3, #48	; 0x30
 8011714:	d10a      	bne.n	801172c <__cvt+0x8c>
 8011716:	2200      	movs	r2, #0
 8011718:	2300      	movs	r3, #0
 801171a:	4620      	mov	r0, r4
 801171c:	4629      	mov	r1, r5
 801171e:	f7ef f9db 	bl	8000ad8 <__aeabi_dcmpeq>
 8011722:	b918      	cbnz	r0, 801172c <__cvt+0x8c>
 8011724:	f1c6 0601 	rsb	r6, r6, #1
 8011728:	f8ca 6000 	str.w	r6, [sl]
 801172c:	f8da 3000 	ldr.w	r3, [sl]
 8011730:	4499      	add	r9, r3
 8011732:	2200      	movs	r2, #0
 8011734:	2300      	movs	r3, #0
 8011736:	4620      	mov	r0, r4
 8011738:	4629      	mov	r1, r5
 801173a:	f7ef f9cd 	bl	8000ad8 <__aeabi_dcmpeq>
 801173e:	b108      	cbz	r0, 8011744 <__cvt+0xa4>
 8011740:	f8cd 900c 	str.w	r9, [sp, #12]
 8011744:	2230      	movs	r2, #48	; 0x30
 8011746:	9b03      	ldr	r3, [sp, #12]
 8011748:	454b      	cmp	r3, r9
 801174a:	d307      	bcc.n	801175c <__cvt+0xbc>
 801174c:	9b03      	ldr	r3, [sp, #12]
 801174e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011750:	1bdb      	subs	r3, r3, r7
 8011752:	4638      	mov	r0, r7
 8011754:	6013      	str	r3, [r2, #0]
 8011756:	b004      	add	sp, #16
 8011758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801175c:	1c59      	adds	r1, r3, #1
 801175e:	9103      	str	r1, [sp, #12]
 8011760:	701a      	strb	r2, [r3, #0]
 8011762:	e7f0      	b.n	8011746 <__cvt+0xa6>

08011764 <__exponent>:
 8011764:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011766:	4603      	mov	r3, r0
 8011768:	2900      	cmp	r1, #0
 801176a:	bfb8      	it	lt
 801176c:	4249      	neglt	r1, r1
 801176e:	f803 2b02 	strb.w	r2, [r3], #2
 8011772:	bfb4      	ite	lt
 8011774:	222d      	movlt	r2, #45	; 0x2d
 8011776:	222b      	movge	r2, #43	; 0x2b
 8011778:	2909      	cmp	r1, #9
 801177a:	7042      	strb	r2, [r0, #1]
 801177c:	dd2a      	ble.n	80117d4 <__exponent+0x70>
 801177e:	f10d 0407 	add.w	r4, sp, #7
 8011782:	46a4      	mov	ip, r4
 8011784:	270a      	movs	r7, #10
 8011786:	46a6      	mov	lr, r4
 8011788:	460a      	mov	r2, r1
 801178a:	fb91 f6f7 	sdiv	r6, r1, r7
 801178e:	fb07 1516 	mls	r5, r7, r6, r1
 8011792:	3530      	adds	r5, #48	; 0x30
 8011794:	2a63      	cmp	r2, #99	; 0x63
 8011796:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 801179a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801179e:	4631      	mov	r1, r6
 80117a0:	dcf1      	bgt.n	8011786 <__exponent+0x22>
 80117a2:	3130      	adds	r1, #48	; 0x30
 80117a4:	f1ae 0502 	sub.w	r5, lr, #2
 80117a8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80117ac:	1c44      	adds	r4, r0, #1
 80117ae:	4629      	mov	r1, r5
 80117b0:	4561      	cmp	r1, ip
 80117b2:	d30a      	bcc.n	80117ca <__exponent+0x66>
 80117b4:	f10d 0209 	add.w	r2, sp, #9
 80117b8:	eba2 020e 	sub.w	r2, r2, lr
 80117bc:	4565      	cmp	r5, ip
 80117be:	bf88      	it	hi
 80117c0:	2200      	movhi	r2, #0
 80117c2:	4413      	add	r3, r2
 80117c4:	1a18      	subs	r0, r3, r0
 80117c6:	b003      	add	sp, #12
 80117c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80117ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80117ce:	f804 2f01 	strb.w	r2, [r4, #1]!
 80117d2:	e7ed      	b.n	80117b0 <__exponent+0x4c>
 80117d4:	2330      	movs	r3, #48	; 0x30
 80117d6:	3130      	adds	r1, #48	; 0x30
 80117d8:	7083      	strb	r3, [r0, #2]
 80117da:	70c1      	strb	r1, [r0, #3]
 80117dc:	1d03      	adds	r3, r0, #4
 80117de:	e7f1      	b.n	80117c4 <__exponent+0x60>

080117e0 <_printf_float>:
 80117e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117e4:	ed2d 8b02 	vpush	{d8}
 80117e8:	b08d      	sub	sp, #52	; 0x34
 80117ea:	460c      	mov	r4, r1
 80117ec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80117f0:	4616      	mov	r6, r2
 80117f2:	461f      	mov	r7, r3
 80117f4:	4605      	mov	r5, r0
 80117f6:	f001 fa7f 	bl	8012cf8 <_localeconv_r>
 80117fa:	f8d0 a000 	ldr.w	sl, [r0]
 80117fe:	4650      	mov	r0, sl
 8011800:	f7ee fcee 	bl	80001e0 <strlen>
 8011804:	2300      	movs	r3, #0
 8011806:	930a      	str	r3, [sp, #40]	; 0x28
 8011808:	6823      	ldr	r3, [r4, #0]
 801180a:	9305      	str	r3, [sp, #20]
 801180c:	f8d8 3000 	ldr.w	r3, [r8]
 8011810:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011814:	3307      	adds	r3, #7
 8011816:	f023 0307 	bic.w	r3, r3, #7
 801181a:	f103 0208 	add.w	r2, r3, #8
 801181e:	f8c8 2000 	str.w	r2, [r8]
 8011822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011826:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801182a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801182e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011832:	9307      	str	r3, [sp, #28]
 8011834:	f8cd 8018 	str.w	r8, [sp, #24]
 8011838:	ee08 0a10 	vmov	s16, r0
 801183c:	4b9f      	ldr	r3, [pc, #636]	; (8011abc <_printf_float+0x2dc>)
 801183e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011842:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011846:	f7ef f979 	bl	8000b3c <__aeabi_dcmpun>
 801184a:	bb88      	cbnz	r0, 80118b0 <_printf_float+0xd0>
 801184c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011850:	4b9a      	ldr	r3, [pc, #616]	; (8011abc <_printf_float+0x2dc>)
 8011852:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011856:	f7ef f953 	bl	8000b00 <__aeabi_dcmple>
 801185a:	bb48      	cbnz	r0, 80118b0 <_printf_float+0xd0>
 801185c:	2200      	movs	r2, #0
 801185e:	2300      	movs	r3, #0
 8011860:	4640      	mov	r0, r8
 8011862:	4649      	mov	r1, r9
 8011864:	f7ef f942 	bl	8000aec <__aeabi_dcmplt>
 8011868:	b110      	cbz	r0, 8011870 <_printf_float+0x90>
 801186a:	232d      	movs	r3, #45	; 0x2d
 801186c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011870:	4b93      	ldr	r3, [pc, #588]	; (8011ac0 <_printf_float+0x2e0>)
 8011872:	4894      	ldr	r0, [pc, #592]	; (8011ac4 <_printf_float+0x2e4>)
 8011874:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011878:	bf94      	ite	ls
 801187a:	4698      	movls	r8, r3
 801187c:	4680      	movhi	r8, r0
 801187e:	2303      	movs	r3, #3
 8011880:	6123      	str	r3, [r4, #16]
 8011882:	9b05      	ldr	r3, [sp, #20]
 8011884:	f023 0204 	bic.w	r2, r3, #4
 8011888:	6022      	str	r2, [r4, #0]
 801188a:	f04f 0900 	mov.w	r9, #0
 801188e:	9700      	str	r7, [sp, #0]
 8011890:	4633      	mov	r3, r6
 8011892:	aa0b      	add	r2, sp, #44	; 0x2c
 8011894:	4621      	mov	r1, r4
 8011896:	4628      	mov	r0, r5
 8011898:	f000 f9d8 	bl	8011c4c <_printf_common>
 801189c:	3001      	adds	r0, #1
 801189e:	f040 8090 	bne.w	80119c2 <_printf_float+0x1e2>
 80118a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80118a6:	b00d      	add	sp, #52	; 0x34
 80118a8:	ecbd 8b02 	vpop	{d8}
 80118ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118b0:	4642      	mov	r2, r8
 80118b2:	464b      	mov	r3, r9
 80118b4:	4640      	mov	r0, r8
 80118b6:	4649      	mov	r1, r9
 80118b8:	f7ef f940 	bl	8000b3c <__aeabi_dcmpun>
 80118bc:	b140      	cbz	r0, 80118d0 <_printf_float+0xf0>
 80118be:	464b      	mov	r3, r9
 80118c0:	2b00      	cmp	r3, #0
 80118c2:	bfbc      	itt	lt
 80118c4:	232d      	movlt	r3, #45	; 0x2d
 80118c6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80118ca:	487f      	ldr	r0, [pc, #508]	; (8011ac8 <_printf_float+0x2e8>)
 80118cc:	4b7f      	ldr	r3, [pc, #508]	; (8011acc <_printf_float+0x2ec>)
 80118ce:	e7d1      	b.n	8011874 <_printf_float+0x94>
 80118d0:	6863      	ldr	r3, [r4, #4]
 80118d2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80118d6:	9206      	str	r2, [sp, #24]
 80118d8:	1c5a      	adds	r2, r3, #1
 80118da:	d13f      	bne.n	801195c <_printf_float+0x17c>
 80118dc:	2306      	movs	r3, #6
 80118de:	6063      	str	r3, [r4, #4]
 80118e0:	9b05      	ldr	r3, [sp, #20]
 80118e2:	6861      	ldr	r1, [r4, #4]
 80118e4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80118e8:	2300      	movs	r3, #0
 80118ea:	9303      	str	r3, [sp, #12]
 80118ec:	ab0a      	add	r3, sp, #40	; 0x28
 80118ee:	e9cd b301 	strd	fp, r3, [sp, #4]
 80118f2:	ab09      	add	r3, sp, #36	; 0x24
 80118f4:	ec49 8b10 	vmov	d0, r8, r9
 80118f8:	9300      	str	r3, [sp, #0]
 80118fa:	6022      	str	r2, [r4, #0]
 80118fc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011900:	4628      	mov	r0, r5
 8011902:	f7ff fecd 	bl	80116a0 <__cvt>
 8011906:	9b06      	ldr	r3, [sp, #24]
 8011908:	9909      	ldr	r1, [sp, #36]	; 0x24
 801190a:	2b47      	cmp	r3, #71	; 0x47
 801190c:	4680      	mov	r8, r0
 801190e:	d108      	bne.n	8011922 <_printf_float+0x142>
 8011910:	1cc8      	adds	r0, r1, #3
 8011912:	db02      	blt.n	801191a <_printf_float+0x13a>
 8011914:	6863      	ldr	r3, [r4, #4]
 8011916:	4299      	cmp	r1, r3
 8011918:	dd41      	ble.n	801199e <_printf_float+0x1be>
 801191a:	f1ab 0b02 	sub.w	fp, fp, #2
 801191e:	fa5f fb8b 	uxtb.w	fp, fp
 8011922:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011926:	d820      	bhi.n	801196a <_printf_float+0x18a>
 8011928:	3901      	subs	r1, #1
 801192a:	465a      	mov	r2, fp
 801192c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011930:	9109      	str	r1, [sp, #36]	; 0x24
 8011932:	f7ff ff17 	bl	8011764 <__exponent>
 8011936:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011938:	1813      	adds	r3, r2, r0
 801193a:	2a01      	cmp	r2, #1
 801193c:	4681      	mov	r9, r0
 801193e:	6123      	str	r3, [r4, #16]
 8011940:	dc02      	bgt.n	8011948 <_printf_float+0x168>
 8011942:	6822      	ldr	r2, [r4, #0]
 8011944:	07d2      	lsls	r2, r2, #31
 8011946:	d501      	bpl.n	801194c <_printf_float+0x16c>
 8011948:	3301      	adds	r3, #1
 801194a:	6123      	str	r3, [r4, #16]
 801194c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011950:	2b00      	cmp	r3, #0
 8011952:	d09c      	beq.n	801188e <_printf_float+0xae>
 8011954:	232d      	movs	r3, #45	; 0x2d
 8011956:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801195a:	e798      	b.n	801188e <_printf_float+0xae>
 801195c:	9a06      	ldr	r2, [sp, #24]
 801195e:	2a47      	cmp	r2, #71	; 0x47
 8011960:	d1be      	bne.n	80118e0 <_printf_float+0x100>
 8011962:	2b00      	cmp	r3, #0
 8011964:	d1bc      	bne.n	80118e0 <_printf_float+0x100>
 8011966:	2301      	movs	r3, #1
 8011968:	e7b9      	b.n	80118de <_printf_float+0xfe>
 801196a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801196e:	d118      	bne.n	80119a2 <_printf_float+0x1c2>
 8011970:	2900      	cmp	r1, #0
 8011972:	6863      	ldr	r3, [r4, #4]
 8011974:	dd0b      	ble.n	801198e <_printf_float+0x1ae>
 8011976:	6121      	str	r1, [r4, #16]
 8011978:	b913      	cbnz	r3, 8011980 <_printf_float+0x1a0>
 801197a:	6822      	ldr	r2, [r4, #0]
 801197c:	07d0      	lsls	r0, r2, #31
 801197e:	d502      	bpl.n	8011986 <_printf_float+0x1a6>
 8011980:	3301      	adds	r3, #1
 8011982:	440b      	add	r3, r1
 8011984:	6123      	str	r3, [r4, #16]
 8011986:	65a1      	str	r1, [r4, #88]	; 0x58
 8011988:	f04f 0900 	mov.w	r9, #0
 801198c:	e7de      	b.n	801194c <_printf_float+0x16c>
 801198e:	b913      	cbnz	r3, 8011996 <_printf_float+0x1b6>
 8011990:	6822      	ldr	r2, [r4, #0]
 8011992:	07d2      	lsls	r2, r2, #31
 8011994:	d501      	bpl.n	801199a <_printf_float+0x1ba>
 8011996:	3302      	adds	r3, #2
 8011998:	e7f4      	b.n	8011984 <_printf_float+0x1a4>
 801199a:	2301      	movs	r3, #1
 801199c:	e7f2      	b.n	8011984 <_printf_float+0x1a4>
 801199e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80119a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80119a4:	4299      	cmp	r1, r3
 80119a6:	db05      	blt.n	80119b4 <_printf_float+0x1d4>
 80119a8:	6823      	ldr	r3, [r4, #0]
 80119aa:	6121      	str	r1, [r4, #16]
 80119ac:	07d8      	lsls	r0, r3, #31
 80119ae:	d5ea      	bpl.n	8011986 <_printf_float+0x1a6>
 80119b0:	1c4b      	adds	r3, r1, #1
 80119b2:	e7e7      	b.n	8011984 <_printf_float+0x1a4>
 80119b4:	2900      	cmp	r1, #0
 80119b6:	bfd4      	ite	le
 80119b8:	f1c1 0202 	rsble	r2, r1, #2
 80119bc:	2201      	movgt	r2, #1
 80119be:	4413      	add	r3, r2
 80119c0:	e7e0      	b.n	8011984 <_printf_float+0x1a4>
 80119c2:	6823      	ldr	r3, [r4, #0]
 80119c4:	055a      	lsls	r2, r3, #21
 80119c6:	d407      	bmi.n	80119d8 <_printf_float+0x1f8>
 80119c8:	6923      	ldr	r3, [r4, #16]
 80119ca:	4642      	mov	r2, r8
 80119cc:	4631      	mov	r1, r6
 80119ce:	4628      	mov	r0, r5
 80119d0:	47b8      	blx	r7
 80119d2:	3001      	adds	r0, #1
 80119d4:	d12c      	bne.n	8011a30 <_printf_float+0x250>
 80119d6:	e764      	b.n	80118a2 <_printf_float+0xc2>
 80119d8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80119dc:	f240 80e0 	bls.w	8011ba0 <_printf_float+0x3c0>
 80119e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80119e4:	2200      	movs	r2, #0
 80119e6:	2300      	movs	r3, #0
 80119e8:	f7ef f876 	bl	8000ad8 <__aeabi_dcmpeq>
 80119ec:	2800      	cmp	r0, #0
 80119ee:	d034      	beq.n	8011a5a <_printf_float+0x27a>
 80119f0:	4a37      	ldr	r2, [pc, #220]	; (8011ad0 <_printf_float+0x2f0>)
 80119f2:	2301      	movs	r3, #1
 80119f4:	4631      	mov	r1, r6
 80119f6:	4628      	mov	r0, r5
 80119f8:	47b8      	blx	r7
 80119fa:	3001      	adds	r0, #1
 80119fc:	f43f af51 	beq.w	80118a2 <_printf_float+0xc2>
 8011a00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011a04:	429a      	cmp	r2, r3
 8011a06:	db02      	blt.n	8011a0e <_printf_float+0x22e>
 8011a08:	6823      	ldr	r3, [r4, #0]
 8011a0a:	07d8      	lsls	r0, r3, #31
 8011a0c:	d510      	bpl.n	8011a30 <_printf_float+0x250>
 8011a0e:	ee18 3a10 	vmov	r3, s16
 8011a12:	4652      	mov	r2, sl
 8011a14:	4631      	mov	r1, r6
 8011a16:	4628      	mov	r0, r5
 8011a18:	47b8      	blx	r7
 8011a1a:	3001      	adds	r0, #1
 8011a1c:	f43f af41 	beq.w	80118a2 <_printf_float+0xc2>
 8011a20:	f04f 0800 	mov.w	r8, #0
 8011a24:	f104 091a 	add.w	r9, r4, #26
 8011a28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a2a:	3b01      	subs	r3, #1
 8011a2c:	4543      	cmp	r3, r8
 8011a2e:	dc09      	bgt.n	8011a44 <_printf_float+0x264>
 8011a30:	6823      	ldr	r3, [r4, #0]
 8011a32:	079b      	lsls	r3, r3, #30
 8011a34:	f100 8105 	bmi.w	8011c42 <_printf_float+0x462>
 8011a38:	68e0      	ldr	r0, [r4, #12]
 8011a3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011a3c:	4298      	cmp	r0, r3
 8011a3e:	bfb8      	it	lt
 8011a40:	4618      	movlt	r0, r3
 8011a42:	e730      	b.n	80118a6 <_printf_float+0xc6>
 8011a44:	2301      	movs	r3, #1
 8011a46:	464a      	mov	r2, r9
 8011a48:	4631      	mov	r1, r6
 8011a4a:	4628      	mov	r0, r5
 8011a4c:	47b8      	blx	r7
 8011a4e:	3001      	adds	r0, #1
 8011a50:	f43f af27 	beq.w	80118a2 <_printf_float+0xc2>
 8011a54:	f108 0801 	add.w	r8, r8, #1
 8011a58:	e7e6      	b.n	8011a28 <_printf_float+0x248>
 8011a5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	dc39      	bgt.n	8011ad4 <_printf_float+0x2f4>
 8011a60:	4a1b      	ldr	r2, [pc, #108]	; (8011ad0 <_printf_float+0x2f0>)
 8011a62:	2301      	movs	r3, #1
 8011a64:	4631      	mov	r1, r6
 8011a66:	4628      	mov	r0, r5
 8011a68:	47b8      	blx	r7
 8011a6a:	3001      	adds	r0, #1
 8011a6c:	f43f af19 	beq.w	80118a2 <_printf_float+0xc2>
 8011a70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011a74:	4313      	orrs	r3, r2
 8011a76:	d102      	bne.n	8011a7e <_printf_float+0x29e>
 8011a78:	6823      	ldr	r3, [r4, #0]
 8011a7a:	07d9      	lsls	r1, r3, #31
 8011a7c:	d5d8      	bpl.n	8011a30 <_printf_float+0x250>
 8011a7e:	ee18 3a10 	vmov	r3, s16
 8011a82:	4652      	mov	r2, sl
 8011a84:	4631      	mov	r1, r6
 8011a86:	4628      	mov	r0, r5
 8011a88:	47b8      	blx	r7
 8011a8a:	3001      	adds	r0, #1
 8011a8c:	f43f af09 	beq.w	80118a2 <_printf_float+0xc2>
 8011a90:	f04f 0900 	mov.w	r9, #0
 8011a94:	f104 0a1a 	add.w	sl, r4, #26
 8011a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a9a:	425b      	negs	r3, r3
 8011a9c:	454b      	cmp	r3, r9
 8011a9e:	dc01      	bgt.n	8011aa4 <_printf_float+0x2c4>
 8011aa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011aa2:	e792      	b.n	80119ca <_printf_float+0x1ea>
 8011aa4:	2301      	movs	r3, #1
 8011aa6:	4652      	mov	r2, sl
 8011aa8:	4631      	mov	r1, r6
 8011aaa:	4628      	mov	r0, r5
 8011aac:	47b8      	blx	r7
 8011aae:	3001      	adds	r0, #1
 8011ab0:	f43f aef7 	beq.w	80118a2 <_printf_float+0xc2>
 8011ab4:	f109 0901 	add.w	r9, r9, #1
 8011ab8:	e7ee      	b.n	8011a98 <_printf_float+0x2b8>
 8011aba:	bf00      	nop
 8011abc:	7fefffff 	.word	0x7fefffff
 8011ac0:	080147e4 	.word	0x080147e4
 8011ac4:	080147e8 	.word	0x080147e8
 8011ac8:	080147f0 	.word	0x080147f0
 8011acc:	080147ec 	.word	0x080147ec
 8011ad0:	080147f4 	.word	0x080147f4
 8011ad4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011ad6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011ad8:	429a      	cmp	r2, r3
 8011ada:	bfa8      	it	ge
 8011adc:	461a      	movge	r2, r3
 8011ade:	2a00      	cmp	r2, #0
 8011ae0:	4691      	mov	r9, r2
 8011ae2:	dc37      	bgt.n	8011b54 <_printf_float+0x374>
 8011ae4:	f04f 0b00 	mov.w	fp, #0
 8011ae8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011aec:	f104 021a 	add.w	r2, r4, #26
 8011af0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011af2:	9305      	str	r3, [sp, #20]
 8011af4:	eba3 0309 	sub.w	r3, r3, r9
 8011af8:	455b      	cmp	r3, fp
 8011afa:	dc33      	bgt.n	8011b64 <_printf_float+0x384>
 8011afc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011b00:	429a      	cmp	r2, r3
 8011b02:	db3b      	blt.n	8011b7c <_printf_float+0x39c>
 8011b04:	6823      	ldr	r3, [r4, #0]
 8011b06:	07da      	lsls	r2, r3, #31
 8011b08:	d438      	bmi.n	8011b7c <_printf_float+0x39c>
 8011b0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011b0c:	9b05      	ldr	r3, [sp, #20]
 8011b0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011b10:	1ad3      	subs	r3, r2, r3
 8011b12:	eba2 0901 	sub.w	r9, r2, r1
 8011b16:	4599      	cmp	r9, r3
 8011b18:	bfa8      	it	ge
 8011b1a:	4699      	movge	r9, r3
 8011b1c:	f1b9 0f00 	cmp.w	r9, #0
 8011b20:	dc35      	bgt.n	8011b8e <_printf_float+0x3ae>
 8011b22:	f04f 0800 	mov.w	r8, #0
 8011b26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011b2a:	f104 0a1a 	add.w	sl, r4, #26
 8011b2e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011b32:	1a9b      	subs	r3, r3, r2
 8011b34:	eba3 0309 	sub.w	r3, r3, r9
 8011b38:	4543      	cmp	r3, r8
 8011b3a:	f77f af79 	ble.w	8011a30 <_printf_float+0x250>
 8011b3e:	2301      	movs	r3, #1
 8011b40:	4652      	mov	r2, sl
 8011b42:	4631      	mov	r1, r6
 8011b44:	4628      	mov	r0, r5
 8011b46:	47b8      	blx	r7
 8011b48:	3001      	adds	r0, #1
 8011b4a:	f43f aeaa 	beq.w	80118a2 <_printf_float+0xc2>
 8011b4e:	f108 0801 	add.w	r8, r8, #1
 8011b52:	e7ec      	b.n	8011b2e <_printf_float+0x34e>
 8011b54:	4613      	mov	r3, r2
 8011b56:	4631      	mov	r1, r6
 8011b58:	4642      	mov	r2, r8
 8011b5a:	4628      	mov	r0, r5
 8011b5c:	47b8      	blx	r7
 8011b5e:	3001      	adds	r0, #1
 8011b60:	d1c0      	bne.n	8011ae4 <_printf_float+0x304>
 8011b62:	e69e      	b.n	80118a2 <_printf_float+0xc2>
 8011b64:	2301      	movs	r3, #1
 8011b66:	4631      	mov	r1, r6
 8011b68:	4628      	mov	r0, r5
 8011b6a:	9205      	str	r2, [sp, #20]
 8011b6c:	47b8      	blx	r7
 8011b6e:	3001      	adds	r0, #1
 8011b70:	f43f ae97 	beq.w	80118a2 <_printf_float+0xc2>
 8011b74:	9a05      	ldr	r2, [sp, #20]
 8011b76:	f10b 0b01 	add.w	fp, fp, #1
 8011b7a:	e7b9      	b.n	8011af0 <_printf_float+0x310>
 8011b7c:	ee18 3a10 	vmov	r3, s16
 8011b80:	4652      	mov	r2, sl
 8011b82:	4631      	mov	r1, r6
 8011b84:	4628      	mov	r0, r5
 8011b86:	47b8      	blx	r7
 8011b88:	3001      	adds	r0, #1
 8011b8a:	d1be      	bne.n	8011b0a <_printf_float+0x32a>
 8011b8c:	e689      	b.n	80118a2 <_printf_float+0xc2>
 8011b8e:	9a05      	ldr	r2, [sp, #20]
 8011b90:	464b      	mov	r3, r9
 8011b92:	4442      	add	r2, r8
 8011b94:	4631      	mov	r1, r6
 8011b96:	4628      	mov	r0, r5
 8011b98:	47b8      	blx	r7
 8011b9a:	3001      	adds	r0, #1
 8011b9c:	d1c1      	bne.n	8011b22 <_printf_float+0x342>
 8011b9e:	e680      	b.n	80118a2 <_printf_float+0xc2>
 8011ba0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011ba2:	2a01      	cmp	r2, #1
 8011ba4:	dc01      	bgt.n	8011baa <_printf_float+0x3ca>
 8011ba6:	07db      	lsls	r3, r3, #31
 8011ba8:	d538      	bpl.n	8011c1c <_printf_float+0x43c>
 8011baa:	2301      	movs	r3, #1
 8011bac:	4642      	mov	r2, r8
 8011bae:	4631      	mov	r1, r6
 8011bb0:	4628      	mov	r0, r5
 8011bb2:	47b8      	blx	r7
 8011bb4:	3001      	adds	r0, #1
 8011bb6:	f43f ae74 	beq.w	80118a2 <_printf_float+0xc2>
 8011bba:	ee18 3a10 	vmov	r3, s16
 8011bbe:	4652      	mov	r2, sl
 8011bc0:	4631      	mov	r1, r6
 8011bc2:	4628      	mov	r0, r5
 8011bc4:	47b8      	blx	r7
 8011bc6:	3001      	adds	r0, #1
 8011bc8:	f43f ae6b 	beq.w	80118a2 <_printf_float+0xc2>
 8011bcc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011bd0:	2200      	movs	r2, #0
 8011bd2:	2300      	movs	r3, #0
 8011bd4:	f7ee ff80 	bl	8000ad8 <__aeabi_dcmpeq>
 8011bd8:	b9d8      	cbnz	r0, 8011c12 <_printf_float+0x432>
 8011bda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011bdc:	f108 0201 	add.w	r2, r8, #1
 8011be0:	3b01      	subs	r3, #1
 8011be2:	4631      	mov	r1, r6
 8011be4:	4628      	mov	r0, r5
 8011be6:	47b8      	blx	r7
 8011be8:	3001      	adds	r0, #1
 8011bea:	d10e      	bne.n	8011c0a <_printf_float+0x42a>
 8011bec:	e659      	b.n	80118a2 <_printf_float+0xc2>
 8011bee:	2301      	movs	r3, #1
 8011bf0:	4652      	mov	r2, sl
 8011bf2:	4631      	mov	r1, r6
 8011bf4:	4628      	mov	r0, r5
 8011bf6:	47b8      	blx	r7
 8011bf8:	3001      	adds	r0, #1
 8011bfa:	f43f ae52 	beq.w	80118a2 <_printf_float+0xc2>
 8011bfe:	f108 0801 	add.w	r8, r8, #1
 8011c02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011c04:	3b01      	subs	r3, #1
 8011c06:	4543      	cmp	r3, r8
 8011c08:	dcf1      	bgt.n	8011bee <_printf_float+0x40e>
 8011c0a:	464b      	mov	r3, r9
 8011c0c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011c10:	e6dc      	b.n	80119cc <_printf_float+0x1ec>
 8011c12:	f04f 0800 	mov.w	r8, #0
 8011c16:	f104 0a1a 	add.w	sl, r4, #26
 8011c1a:	e7f2      	b.n	8011c02 <_printf_float+0x422>
 8011c1c:	2301      	movs	r3, #1
 8011c1e:	4642      	mov	r2, r8
 8011c20:	e7df      	b.n	8011be2 <_printf_float+0x402>
 8011c22:	2301      	movs	r3, #1
 8011c24:	464a      	mov	r2, r9
 8011c26:	4631      	mov	r1, r6
 8011c28:	4628      	mov	r0, r5
 8011c2a:	47b8      	blx	r7
 8011c2c:	3001      	adds	r0, #1
 8011c2e:	f43f ae38 	beq.w	80118a2 <_printf_float+0xc2>
 8011c32:	f108 0801 	add.w	r8, r8, #1
 8011c36:	68e3      	ldr	r3, [r4, #12]
 8011c38:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011c3a:	1a5b      	subs	r3, r3, r1
 8011c3c:	4543      	cmp	r3, r8
 8011c3e:	dcf0      	bgt.n	8011c22 <_printf_float+0x442>
 8011c40:	e6fa      	b.n	8011a38 <_printf_float+0x258>
 8011c42:	f04f 0800 	mov.w	r8, #0
 8011c46:	f104 0919 	add.w	r9, r4, #25
 8011c4a:	e7f4      	b.n	8011c36 <_printf_float+0x456>

08011c4c <_printf_common>:
 8011c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c50:	4616      	mov	r6, r2
 8011c52:	4699      	mov	r9, r3
 8011c54:	688a      	ldr	r2, [r1, #8]
 8011c56:	690b      	ldr	r3, [r1, #16]
 8011c58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011c5c:	4293      	cmp	r3, r2
 8011c5e:	bfb8      	it	lt
 8011c60:	4613      	movlt	r3, r2
 8011c62:	6033      	str	r3, [r6, #0]
 8011c64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011c68:	4607      	mov	r7, r0
 8011c6a:	460c      	mov	r4, r1
 8011c6c:	b10a      	cbz	r2, 8011c72 <_printf_common+0x26>
 8011c6e:	3301      	adds	r3, #1
 8011c70:	6033      	str	r3, [r6, #0]
 8011c72:	6823      	ldr	r3, [r4, #0]
 8011c74:	0699      	lsls	r1, r3, #26
 8011c76:	bf42      	ittt	mi
 8011c78:	6833      	ldrmi	r3, [r6, #0]
 8011c7a:	3302      	addmi	r3, #2
 8011c7c:	6033      	strmi	r3, [r6, #0]
 8011c7e:	6825      	ldr	r5, [r4, #0]
 8011c80:	f015 0506 	ands.w	r5, r5, #6
 8011c84:	d106      	bne.n	8011c94 <_printf_common+0x48>
 8011c86:	f104 0a19 	add.w	sl, r4, #25
 8011c8a:	68e3      	ldr	r3, [r4, #12]
 8011c8c:	6832      	ldr	r2, [r6, #0]
 8011c8e:	1a9b      	subs	r3, r3, r2
 8011c90:	42ab      	cmp	r3, r5
 8011c92:	dc26      	bgt.n	8011ce2 <_printf_common+0x96>
 8011c94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011c98:	1e13      	subs	r3, r2, #0
 8011c9a:	6822      	ldr	r2, [r4, #0]
 8011c9c:	bf18      	it	ne
 8011c9e:	2301      	movne	r3, #1
 8011ca0:	0692      	lsls	r2, r2, #26
 8011ca2:	d42b      	bmi.n	8011cfc <_printf_common+0xb0>
 8011ca4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011ca8:	4649      	mov	r1, r9
 8011caa:	4638      	mov	r0, r7
 8011cac:	47c0      	blx	r8
 8011cae:	3001      	adds	r0, #1
 8011cb0:	d01e      	beq.n	8011cf0 <_printf_common+0xa4>
 8011cb2:	6823      	ldr	r3, [r4, #0]
 8011cb4:	68e5      	ldr	r5, [r4, #12]
 8011cb6:	6832      	ldr	r2, [r6, #0]
 8011cb8:	f003 0306 	and.w	r3, r3, #6
 8011cbc:	2b04      	cmp	r3, #4
 8011cbe:	bf08      	it	eq
 8011cc0:	1aad      	subeq	r5, r5, r2
 8011cc2:	68a3      	ldr	r3, [r4, #8]
 8011cc4:	6922      	ldr	r2, [r4, #16]
 8011cc6:	bf0c      	ite	eq
 8011cc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011ccc:	2500      	movne	r5, #0
 8011cce:	4293      	cmp	r3, r2
 8011cd0:	bfc4      	itt	gt
 8011cd2:	1a9b      	subgt	r3, r3, r2
 8011cd4:	18ed      	addgt	r5, r5, r3
 8011cd6:	2600      	movs	r6, #0
 8011cd8:	341a      	adds	r4, #26
 8011cda:	42b5      	cmp	r5, r6
 8011cdc:	d11a      	bne.n	8011d14 <_printf_common+0xc8>
 8011cde:	2000      	movs	r0, #0
 8011ce0:	e008      	b.n	8011cf4 <_printf_common+0xa8>
 8011ce2:	2301      	movs	r3, #1
 8011ce4:	4652      	mov	r2, sl
 8011ce6:	4649      	mov	r1, r9
 8011ce8:	4638      	mov	r0, r7
 8011cea:	47c0      	blx	r8
 8011cec:	3001      	adds	r0, #1
 8011cee:	d103      	bne.n	8011cf8 <_printf_common+0xac>
 8011cf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011cf8:	3501      	adds	r5, #1
 8011cfa:	e7c6      	b.n	8011c8a <_printf_common+0x3e>
 8011cfc:	18e1      	adds	r1, r4, r3
 8011cfe:	1c5a      	adds	r2, r3, #1
 8011d00:	2030      	movs	r0, #48	; 0x30
 8011d02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011d06:	4422      	add	r2, r4
 8011d08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011d0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011d10:	3302      	adds	r3, #2
 8011d12:	e7c7      	b.n	8011ca4 <_printf_common+0x58>
 8011d14:	2301      	movs	r3, #1
 8011d16:	4622      	mov	r2, r4
 8011d18:	4649      	mov	r1, r9
 8011d1a:	4638      	mov	r0, r7
 8011d1c:	47c0      	blx	r8
 8011d1e:	3001      	adds	r0, #1
 8011d20:	d0e6      	beq.n	8011cf0 <_printf_common+0xa4>
 8011d22:	3601      	adds	r6, #1
 8011d24:	e7d9      	b.n	8011cda <_printf_common+0x8e>
	...

08011d28 <_printf_i>:
 8011d28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011d2c:	460c      	mov	r4, r1
 8011d2e:	4691      	mov	r9, r2
 8011d30:	7e27      	ldrb	r7, [r4, #24]
 8011d32:	990c      	ldr	r1, [sp, #48]	; 0x30
 8011d34:	2f78      	cmp	r7, #120	; 0x78
 8011d36:	4680      	mov	r8, r0
 8011d38:	469a      	mov	sl, r3
 8011d3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011d3e:	d807      	bhi.n	8011d50 <_printf_i+0x28>
 8011d40:	2f62      	cmp	r7, #98	; 0x62
 8011d42:	d80a      	bhi.n	8011d5a <_printf_i+0x32>
 8011d44:	2f00      	cmp	r7, #0
 8011d46:	f000 80d8 	beq.w	8011efa <_printf_i+0x1d2>
 8011d4a:	2f58      	cmp	r7, #88	; 0x58
 8011d4c:	f000 80a3 	beq.w	8011e96 <_printf_i+0x16e>
 8011d50:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8011d54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011d58:	e03a      	b.n	8011dd0 <_printf_i+0xa8>
 8011d5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011d5e:	2b15      	cmp	r3, #21
 8011d60:	d8f6      	bhi.n	8011d50 <_printf_i+0x28>
 8011d62:	a001      	add	r0, pc, #4	; (adr r0, 8011d68 <_printf_i+0x40>)
 8011d64:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8011d68:	08011dc1 	.word	0x08011dc1
 8011d6c:	08011dd5 	.word	0x08011dd5
 8011d70:	08011d51 	.word	0x08011d51
 8011d74:	08011d51 	.word	0x08011d51
 8011d78:	08011d51 	.word	0x08011d51
 8011d7c:	08011d51 	.word	0x08011d51
 8011d80:	08011dd5 	.word	0x08011dd5
 8011d84:	08011d51 	.word	0x08011d51
 8011d88:	08011d51 	.word	0x08011d51
 8011d8c:	08011d51 	.word	0x08011d51
 8011d90:	08011d51 	.word	0x08011d51
 8011d94:	08011ee1 	.word	0x08011ee1
 8011d98:	08011e05 	.word	0x08011e05
 8011d9c:	08011ec3 	.word	0x08011ec3
 8011da0:	08011d51 	.word	0x08011d51
 8011da4:	08011d51 	.word	0x08011d51
 8011da8:	08011f03 	.word	0x08011f03
 8011dac:	08011d51 	.word	0x08011d51
 8011db0:	08011e05 	.word	0x08011e05
 8011db4:	08011d51 	.word	0x08011d51
 8011db8:	08011d51 	.word	0x08011d51
 8011dbc:	08011ecb 	.word	0x08011ecb
 8011dc0:	680b      	ldr	r3, [r1, #0]
 8011dc2:	1d1a      	adds	r2, r3, #4
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	600a      	str	r2, [r1, #0]
 8011dc8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8011dcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011dd0:	2301      	movs	r3, #1
 8011dd2:	e0a3      	b.n	8011f1c <_printf_i+0x1f4>
 8011dd4:	6825      	ldr	r5, [r4, #0]
 8011dd6:	6808      	ldr	r0, [r1, #0]
 8011dd8:	062e      	lsls	r6, r5, #24
 8011dda:	f100 0304 	add.w	r3, r0, #4
 8011dde:	d50a      	bpl.n	8011df6 <_printf_i+0xce>
 8011de0:	6805      	ldr	r5, [r0, #0]
 8011de2:	600b      	str	r3, [r1, #0]
 8011de4:	2d00      	cmp	r5, #0
 8011de6:	da03      	bge.n	8011df0 <_printf_i+0xc8>
 8011de8:	232d      	movs	r3, #45	; 0x2d
 8011dea:	426d      	negs	r5, r5
 8011dec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011df0:	485e      	ldr	r0, [pc, #376]	; (8011f6c <_printf_i+0x244>)
 8011df2:	230a      	movs	r3, #10
 8011df4:	e019      	b.n	8011e2a <_printf_i+0x102>
 8011df6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8011dfa:	6805      	ldr	r5, [r0, #0]
 8011dfc:	600b      	str	r3, [r1, #0]
 8011dfe:	bf18      	it	ne
 8011e00:	b22d      	sxthne	r5, r5
 8011e02:	e7ef      	b.n	8011de4 <_printf_i+0xbc>
 8011e04:	680b      	ldr	r3, [r1, #0]
 8011e06:	6825      	ldr	r5, [r4, #0]
 8011e08:	1d18      	adds	r0, r3, #4
 8011e0a:	6008      	str	r0, [r1, #0]
 8011e0c:	0628      	lsls	r0, r5, #24
 8011e0e:	d501      	bpl.n	8011e14 <_printf_i+0xec>
 8011e10:	681d      	ldr	r5, [r3, #0]
 8011e12:	e002      	b.n	8011e1a <_printf_i+0xf2>
 8011e14:	0669      	lsls	r1, r5, #25
 8011e16:	d5fb      	bpl.n	8011e10 <_printf_i+0xe8>
 8011e18:	881d      	ldrh	r5, [r3, #0]
 8011e1a:	4854      	ldr	r0, [pc, #336]	; (8011f6c <_printf_i+0x244>)
 8011e1c:	2f6f      	cmp	r7, #111	; 0x6f
 8011e1e:	bf0c      	ite	eq
 8011e20:	2308      	moveq	r3, #8
 8011e22:	230a      	movne	r3, #10
 8011e24:	2100      	movs	r1, #0
 8011e26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011e2a:	6866      	ldr	r6, [r4, #4]
 8011e2c:	60a6      	str	r6, [r4, #8]
 8011e2e:	2e00      	cmp	r6, #0
 8011e30:	bfa2      	ittt	ge
 8011e32:	6821      	ldrge	r1, [r4, #0]
 8011e34:	f021 0104 	bicge.w	r1, r1, #4
 8011e38:	6021      	strge	r1, [r4, #0]
 8011e3a:	b90d      	cbnz	r5, 8011e40 <_printf_i+0x118>
 8011e3c:	2e00      	cmp	r6, #0
 8011e3e:	d04d      	beq.n	8011edc <_printf_i+0x1b4>
 8011e40:	4616      	mov	r6, r2
 8011e42:	fbb5 f1f3 	udiv	r1, r5, r3
 8011e46:	fb03 5711 	mls	r7, r3, r1, r5
 8011e4a:	5dc7      	ldrb	r7, [r0, r7]
 8011e4c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011e50:	462f      	mov	r7, r5
 8011e52:	42bb      	cmp	r3, r7
 8011e54:	460d      	mov	r5, r1
 8011e56:	d9f4      	bls.n	8011e42 <_printf_i+0x11a>
 8011e58:	2b08      	cmp	r3, #8
 8011e5a:	d10b      	bne.n	8011e74 <_printf_i+0x14c>
 8011e5c:	6823      	ldr	r3, [r4, #0]
 8011e5e:	07df      	lsls	r7, r3, #31
 8011e60:	d508      	bpl.n	8011e74 <_printf_i+0x14c>
 8011e62:	6923      	ldr	r3, [r4, #16]
 8011e64:	6861      	ldr	r1, [r4, #4]
 8011e66:	4299      	cmp	r1, r3
 8011e68:	bfde      	ittt	le
 8011e6a:	2330      	movle	r3, #48	; 0x30
 8011e6c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011e70:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8011e74:	1b92      	subs	r2, r2, r6
 8011e76:	6122      	str	r2, [r4, #16]
 8011e78:	f8cd a000 	str.w	sl, [sp]
 8011e7c:	464b      	mov	r3, r9
 8011e7e:	aa03      	add	r2, sp, #12
 8011e80:	4621      	mov	r1, r4
 8011e82:	4640      	mov	r0, r8
 8011e84:	f7ff fee2 	bl	8011c4c <_printf_common>
 8011e88:	3001      	adds	r0, #1
 8011e8a:	d14c      	bne.n	8011f26 <_printf_i+0x1fe>
 8011e8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011e90:	b004      	add	sp, #16
 8011e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e96:	4835      	ldr	r0, [pc, #212]	; (8011f6c <_printf_i+0x244>)
 8011e98:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011e9c:	6823      	ldr	r3, [r4, #0]
 8011e9e:	680e      	ldr	r6, [r1, #0]
 8011ea0:	061f      	lsls	r7, r3, #24
 8011ea2:	f856 5b04 	ldr.w	r5, [r6], #4
 8011ea6:	600e      	str	r6, [r1, #0]
 8011ea8:	d514      	bpl.n	8011ed4 <_printf_i+0x1ac>
 8011eaa:	07d9      	lsls	r1, r3, #31
 8011eac:	bf44      	itt	mi
 8011eae:	f043 0320 	orrmi.w	r3, r3, #32
 8011eb2:	6023      	strmi	r3, [r4, #0]
 8011eb4:	b91d      	cbnz	r5, 8011ebe <_printf_i+0x196>
 8011eb6:	6823      	ldr	r3, [r4, #0]
 8011eb8:	f023 0320 	bic.w	r3, r3, #32
 8011ebc:	6023      	str	r3, [r4, #0]
 8011ebe:	2310      	movs	r3, #16
 8011ec0:	e7b0      	b.n	8011e24 <_printf_i+0xfc>
 8011ec2:	6823      	ldr	r3, [r4, #0]
 8011ec4:	f043 0320 	orr.w	r3, r3, #32
 8011ec8:	6023      	str	r3, [r4, #0]
 8011eca:	2378      	movs	r3, #120	; 0x78
 8011ecc:	4828      	ldr	r0, [pc, #160]	; (8011f70 <_printf_i+0x248>)
 8011ece:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011ed2:	e7e3      	b.n	8011e9c <_printf_i+0x174>
 8011ed4:	065e      	lsls	r6, r3, #25
 8011ed6:	bf48      	it	mi
 8011ed8:	b2ad      	uxthmi	r5, r5
 8011eda:	e7e6      	b.n	8011eaa <_printf_i+0x182>
 8011edc:	4616      	mov	r6, r2
 8011ede:	e7bb      	b.n	8011e58 <_printf_i+0x130>
 8011ee0:	680b      	ldr	r3, [r1, #0]
 8011ee2:	6826      	ldr	r6, [r4, #0]
 8011ee4:	6960      	ldr	r0, [r4, #20]
 8011ee6:	1d1d      	adds	r5, r3, #4
 8011ee8:	600d      	str	r5, [r1, #0]
 8011eea:	0635      	lsls	r5, r6, #24
 8011eec:	681b      	ldr	r3, [r3, #0]
 8011eee:	d501      	bpl.n	8011ef4 <_printf_i+0x1cc>
 8011ef0:	6018      	str	r0, [r3, #0]
 8011ef2:	e002      	b.n	8011efa <_printf_i+0x1d2>
 8011ef4:	0671      	lsls	r1, r6, #25
 8011ef6:	d5fb      	bpl.n	8011ef0 <_printf_i+0x1c8>
 8011ef8:	8018      	strh	r0, [r3, #0]
 8011efa:	2300      	movs	r3, #0
 8011efc:	6123      	str	r3, [r4, #16]
 8011efe:	4616      	mov	r6, r2
 8011f00:	e7ba      	b.n	8011e78 <_printf_i+0x150>
 8011f02:	680b      	ldr	r3, [r1, #0]
 8011f04:	1d1a      	adds	r2, r3, #4
 8011f06:	600a      	str	r2, [r1, #0]
 8011f08:	681e      	ldr	r6, [r3, #0]
 8011f0a:	6862      	ldr	r2, [r4, #4]
 8011f0c:	2100      	movs	r1, #0
 8011f0e:	4630      	mov	r0, r6
 8011f10:	f7ee f96e 	bl	80001f0 <memchr>
 8011f14:	b108      	cbz	r0, 8011f1a <_printf_i+0x1f2>
 8011f16:	1b80      	subs	r0, r0, r6
 8011f18:	6060      	str	r0, [r4, #4]
 8011f1a:	6863      	ldr	r3, [r4, #4]
 8011f1c:	6123      	str	r3, [r4, #16]
 8011f1e:	2300      	movs	r3, #0
 8011f20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011f24:	e7a8      	b.n	8011e78 <_printf_i+0x150>
 8011f26:	6923      	ldr	r3, [r4, #16]
 8011f28:	4632      	mov	r2, r6
 8011f2a:	4649      	mov	r1, r9
 8011f2c:	4640      	mov	r0, r8
 8011f2e:	47d0      	blx	sl
 8011f30:	3001      	adds	r0, #1
 8011f32:	d0ab      	beq.n	8011e8c <_printf_i+0x164>
 8011f34:	6823      	ldr	r3, [r4, #0]
 8011f36:	079b      	lsls	r3, r3, #30
 8011f38:	d413      	bmi.n	8011f62 <_printf_i+0x23a>
 8011f3a:	68e0      	ldr	r0, [r4, #12]
 8011f3c:	9b03      	ldr	r3, [sp, #12]
 8011f3e:	4298      	cmp	r0, r3
 8011f40:	bfb8      	it	lt
 8011f42:	4618      	movlt	r0, r3
 8011f44:	e7a4      	b.n	8011e90 <_printf_i+0x168>
 8011f46:	2301      	movs	r3, #1
 8011f48:	4632      	mov	r2, r6
 8011f4a:	4649      	mov	r1, r9
 8011f4c:	4640      	mov	r0, r8
 8011f4e:	47d0      	blx	sl
 8011f50:	3001      	adds	r0, #1
 8011f52:	d09b      	beq.n	8011e8c <_printf_i+0x164>
 8011f54:	3501      	adds	r5, #1
 8011f56:	68e3      	ldr	r3, [r4, #12]
 8011f58:	9903      	ldr	r1, [sp, #12]
 8011f5a:	1a5b      	subs	r3, r3, r1
 8011f5c:	42ab      	cmp	r3, r5
 8011f5e:	dcf2      	bgt.n	8011f46 <_printf_i+0x21e>
 8011f60:	e7eb      	b.n	8011f3a <_printf_i+0x212>
 8011f62:	2500      	movs	r5, #0
 8011f64:	f104 0619 	add.w	r6, r4, #25
 8011f68:	e7f5      	b.n	8011f56 <_printf_i+0x22e>
 8011f6a:	bf00      	nop
 8011f6c:	080147f6 	.word	0x080147f6
 8011f70:	08014807 	.word	0x08014807

08011f74 <_sbrk_r>:
 8011f74:	b538      	push	{r3, r4, r5, lr}
 8011f76:	4d06      	ldr	r5, [pc, #24]	; (8011f90 <_sbrk_r+0x1c>)
 8011f78:	2300      	movs	r3, #0
 8011f7a:	4604      	mov	r4, r0
 8011f7c:	4608      	mov	r0, r1
 8011f7e:	602b      	str	r3, [r5, #0]
 8011f80:	f002 f9b2 	bl	80142e8 <_sbrk>
 8011f84:	1c43      	adds	r3, r0, #1
 8011f86:	d102      	bne.n	8011f8e <_sbrk_r+0x1a>
 8011f88:	682b      	ldr	r3, [r5, #0]
 8011f8a:	b103      	cbz	r3, 8011f8e <_sbrk_r+0x1a>
 8011f8c:	6023      	str	r3, [r4, #0]
 8011f8e:	bd38      	pop	{r3, r4, r5, pc}
 8011f90:	20001230 	.word	0x20001230

08011f94 <_vsniprintf_r>:
 8011f94:	b530      	push	{r4, r5, lr}
 8011f96:	1e14      	subs	r4, r2, #0
 8011f98:	4605      	mov	r5, r0
 8011f9a:	b09b      	sub	sp, #108	; 0x6c
 8011f9c:	4618      	mov	r0, r3
 8011f9e:	da05      	bge.n	8011fac <_vsniprintf_r+0x18>
 8011fa0:	238b      	movs	r3, #139	; 0x8b
 8011fa2:	602b      	str	r3, [r5, #0]
 8011fa4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011fa8:	b01b      	add	sp, #108	; 0x6c
 8011faa:	bd30      	pop	{r4, r5, pc}
 8011fac:	f44f 7302 	mov.w	r3, #520	; 0x208
 8011fb0:	f8ad 300c 	strh.w	r3, [sp, #12]
 8011fb4:	bf14      	ite	ne
 8011fb6:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8011fba:	4623      	moveq	r3, r4
 8011fbc:	9302      	str	r3, [sp, #8]
 8011fbe:	9305      	str	r3, [sp, #20]
 8011fc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011fc4:	9100      	str	r1, [sp, #0]
 8011fc6:	9104      	str	r1, [sp, #16]
 8011fc8:	f8ad 300e 	strh.w	r3, [sp, #14]
 8011fcc:	4602      	mov	r2, r0
 8011fce:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8011fd0:	4669      	mov	r1, sp
 8011fd2:	4628      	mov	r0, r5
 8011fd4:	f001 fa88 	bl	80134e8 <_svfiprintf_r>
 8011fd8:	1c43      	adds	r3, r0, #1
 8011fda:	bfbc      	itt	lt
 8011fdc:	238b      	movlt	r3, #139	; 0x8b
 8011fde:	602b      	strlt	r3, [r5, #0]
 8011fe0:	2c00      	cmp	r4, #0
 8011fe2:	d0e1      	beq.n	8011fa8 <_vsniprintf_r+0x14>
 8011fe4:	9b00      	ldr	r3, [sp, #0]
 8011fe6:	2200      	movs	r2, #0
 8011fe8:	701a      	strb	r2, [r3, #0]
 8011fea:	e7dd      	b.n	8011fa8 <_vsniprintf_r+0x14>

08011fec <vsniprintf>:
 8011fec:	b507      	push	{r0, r1, r2, lr}
 8011fee:	9300      	str	r3, [sp, #0]
 8011ff0:	4613      	mov	r3, r2
 8011ff2:	460a      	mov	r2, r1
 8011ff4:	4601      	mov	r1, r0
 8011ff6:	4803      	ldr	r0, [pc, #12]	; (8012004 <vsniprintf+0x18>)
 8011ff8:	6800      	ldr	r0, [r0, #0]
 8011ffa:	f7ff ffcb 	bl	8011f94 <_vsniprintf_r>
 8011ffe:	b003      	add	sp, #12
 8012000:	f85d fb04 	ldr.w	pc, [sp], #4
 8012004:	20000290 	.word	0x20000290

08012008 <quorem>:
 8012008:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801200c:	6903      	ldr	r3, [r0, #16]
 801200e:	690c      	ldr	r4, [r1, #16]
 8012010:	42a3      	cmp	r3, r4
 8012012:	4607      	mov	r7, r0
 8012014:	f2c0 8081 	blt.w	801211a <quorem+0x112>
 8012018:	3c01      	subs	r4, #1
 801201a:	f101 0814 	add.w	r8, r1, #20
 801201e:	f100 0514 	add.w	r5, r0, #20
 8012022:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012026:	9301      	str	r3, [sp, #4]
 8012028:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801202c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012030:	3301      	adds	r3, #1
 8012032:	429a      	cmp	r2, r3
 8012034:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012038:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801203c:	fbb2 f6f3 	udiv	r6, r2, r3
 8012040:	d331      	bcc.n	80120a6 <quorem+0x9e>
 8012042:	f04f 0e00 	mov.w	lr, #0
 8012046:	4640      	mov	r0, r8
 8012048:	46ac      	mov	ip, r5
 801204a:	46f2      	mov	sl, lr
 801204c:	f850 2b04 	ldr.w	r2, [r0], #4
 8012050:	b293      	uxth	r3, r2
 8012052:	fb06 e303 	mla	r3, r6, r3, lr
 8012056:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801205a:	b29b      	uxth	r3, r3
 801205c:	ebaa 0303 	sub.w	r3, sl, r3
 8012060:	0c12      	lsrs	r2, r2, #16
 8012062:	f8dc a000 	ldr.w	sl, [ip]
 8012066:	fb06 e202 	mla	r2, r6, r2, lr
 801206a:	fa13 f38a 	uxtah	r3, r3, sl
 801206e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012072:	fa1f fa82 	uxth.w	sl, r2
 8012076:	f8dc 2000 	ldr.w	r2, [ip]
 801207a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801207e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012082:	b29b      	uxth	r3, r3
 8012084:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012088:	4581      	cmp	r9, r0
 801208a:	f84c 3b04 	str.w	r3, [ip], #4
 801208e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012092:	d2db      	bcs.n	801204c <quorem+0x44>
 8012094:	f855 300b 	ldr.w	r3, [r5, fp]
 8012098:	b92b      	cbnz	r3, 80120a6 <quorem+0x9e>
 801209a:	9b01      	ldr	r3, [sp, #4]
 801209c:	3b04      	subs	r3, #4
 801209e:	429d      	cmp	r5, r3
 80120a0:	461a      	mov	r2, r3
 80120a2:	d32e      	bcc.n	8012102 <quorem+0xfa>
 80120a4:	613c      	str	r4, [r7, #16]
 80120a6:	4638      	mov	r0, r7
 80120a8:	f001 f8b4 	bl	8013214 <__mcmp>
 80120ac:	2800      	cmp	r0, #0
 80120ae:	db24      	blt.n	80120fa <quorem+0xf2>
 80120b0:	3601      	adds	r6, #1
 80120b2:	4628      	mov	r0, r5
 80120b4:	f04f 0c00 	mov.w	ip, #0
 80120b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80120bc:	f8d0 e000 	ldr.w	lr, [r0]
 80120c0:	b293      	uxth	r3, r2
 80120c2:	ebac 0303 	sub.w	r3, ip, r3
 80120c6:	0c12      	lsrs	r2, r2, #16
 80120c8:	fa13 f38e 	uxtah	r3, r3, lr
 80120cc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80120d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80120d4:	b29b      	uxth	r3, r3
 80120d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80120da:	45c1      	cmp	r9, r8
 80120dc:	f840 3b04 	str.w	r3, [r0], #4
 80120e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80120e4:	d2e8      	bcs.n	80120b8 <quorem+0xb0>
 80120e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80120ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80120ee:	b922      	cbnz	r2, 80120fa <quorem+0xf2>
 80120f0:	3b04      	subs	r3, #4
 80120f2:	429d      	cmp	r5, r3
 80120f4:	461a      	mov	r2, r3
 80120f6:	d30a      	bcc.n	801210e <quorem+0x106>
 80120f8:	613c      	str	r4, [r7, #16]
 80120fa:	4630      	mov	r0, r6
 80120fc:	b003      	add	sp, #12
 80120fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012102:	6812      	ldr	r2, [r2, #0]
 8012104:	3b04      	subs	r3, #4
 8012106:	2a00      	cmp	r2, #0
 8012108:	d1cc      	bne.n	80120a4 <quorem+0x9c>
 801210a:	3c01      	subs	r4, #1
 801210c:	e7c7      	b.n	801209e <quorem+0x96>
 801210e:	6812      	ldr	r2, [r2, #0]
 8012110:	3b04      	subs	r3, #4
 8012112:	2a00      	cmp	r2, #0
 8012114:	d1f0      	bne.n	80120f8 <quorem+0xf0>
 8012116:	3c01      	subs	r4, #1
 8012118:	e7eb      	b.n	80120f2 <quorem+0xea>
 801211a:	2000      	movs	r0, #0
 801211c:	e7ee      	b.n	80120fc <quorem+0xf4>
	...

08012120 <_dtoa_r>:
 8012120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012124:	ed2d 8b02 	vpush	{d8}
 8012128:	ec57 6b10 	vmov	r6, r7, d0
 801212c:	b095      	sub	sp, #84	; 0x54
 801212e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012130:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8012134:	9105      	str	r1, [sp, #20]
 8012136:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801213a:	4604      	mov	r4, r0
 801213c:	9209      	str	r2, [sp, #36]	; 0x24
 801213e:	930f      	str	r3, [sp, #60]	; 0x3c
 8012140:	b975      	cbnz	r5, 8012160 <_dtoa_r+0x40>
 8012142:	2010      	movs	r0, #16
 8012144:	f7ff f9e4 	bl	8011510 <malloc>
 8012148:	4602      	mov	r2, r0
 801214a:	6260      	str	r0, [r4, #36]	; 0x24
 801214c:	b920      	cbnz	r0, 8012158 <_dtoa_r+0x38>
 801214e:	4bb2      	ldr	r3, [pc, #712]	; (8012418 <_dtoa_r+0x2f8>)
 8012150:	21ea      	movs	r1, #234	; 0xea
 8012152:	48b2      	ldr	r0, [pc, #712]	; (801241c <_dtoa_r+0x2fc>)
 8012154:	f001 fac8 	bl	80136e8 <__assert_func>
 8012158:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801215c:	6005      	str	r5, [r0, #0]
 801215e:	60c5      	str	r5, [r0, #12]
 8012160:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012162:	6819      	ldr	r1, [r3, #0]
 8012164:	b151      	cbz	r1, 801217c <_dtoa_r+0x5c>
 8012166:	685a      	ldr	r2, [r3, #4]
 8012168:	604a      	str	r2, [r1, #4]
 801216a:	2301      	movs	r3, #1
 801216c:	4093      	lsls	r3, r2
 801216e:	608b      	str	r3, [r1, #8]
 8012170:	4620      	mov	r0, r4
 8012172:	f000 fe11 	bl	8012d98 <_Bfree>
 8012176:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012178:	2200      	movs	r2, #0
 801217a:	601a      	str	r2, [r3, #0]
 801217c:	1e3b      	subs	r3, r7, #0
 801217e:	bfb9      	ittee	lt
 8012180:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8012184:	9303      	strlt	r3, [sp, #12]
 8012186:	2300      	movge	r3, #0
 8012188:	f8c8 3000 	strge.w	r3, [r8]
 801218c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8012190:	4ba3      	ldr	r3, [pc, #652]	; (8012420 <_dtoa_r+0x300>)
 8012192:	bfbc      	itt	lt
 8012194:	2201      	movlt	r2, #1
 8012196:	f8c8 2000 	strlt.w	r2, [r8]
 801219a:	ea33 0309 	bics.w	r3, r3, r9
 801219e:	d11b      	bne.n	80121d8 <_dtoa_r+0xb8>
 80121a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80121a2:	f242 730f 	movw	r3, #9999	; 0x270f
 80121a6:	6013      	str	r3, [r2, #0]
 80121a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80121ac:	4333      	orrs	r3, r6
 80121ae:	f000 857a 	beq.w	8012ca6 <_dtoa_r+0xb86>
 80121b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80121b4:	b963      	cbnz	r3, 80121d0 <_dtoa_r+0xb0>
 80121b6:	4b9b      	ldr	r3, [pc, #620]	; (8012424 <_dtoa_r+0x304>)
 80121b8:	e024      	b.n	8012204 <_dtoa_r+0xe4>
 80121ba:	4b9b      	ldr	r3, [pc, #620]	; (8012428 <_dtoa_r+0x308>)
 80121bc:	9300      	str	r3, [sp, #0]
 80121be:	3308      	adds	r3, #8
 80121c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80121c2:	6013      	str	r3, [r2, #0]
 80121c4:	9800      	ldr	r0, [sp, #0]
 80121c6:	b015      	add	sp, #84	; 0x54
 80121c8:	ecbd 8b02 	vpop	{d8}
 80121cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121d0:	4b94      	ldr	r3, [pc, #592]	; (8012424 <_dtoa_r+0x304>)
 80121d2:	9300      	str	r3, [sp, #0]
 80121d4:	3303      	adds	r3, #3
 80121d6:	e7f3      	b.n	80121c0 <_dtoa_r+0xa0>
 80121d8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80121dc:	2200      	movs	r2, #0
 80121de:	ec51 0b17 	vmov	r0, r1, d7
 80121e2:	2300      	movs	r3, #0
 80121e4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80121e8:	f7ee fc76 	bl	8000ad8 <__aeabi_dcmpeq>
 80121ec:	4680      	mov	r8, r0
 80121ee:	b158      	cbz	r0, 8012208 <_dtoa_r+0xe8>
 80121f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80121f2:	2301      	movs	r3, #1
 80121f4:	6013      	str	r3, [r2, #0]
 80121f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	f000 8551 	beq.w	8012ca0 <_dtoa_r+0xb80>
 80121fe:	488b      	ldr	r0, [pc, #556]	; (801242c <_dtoa_r+0x30c>)
 8012200:	6018      	str	r0, [r3, #0]
 8012202:	1e43      	subs	r3, r0, #1
 8012204:	9300      	str	r3, [sp, #0]
 8012206:	e7dd      	b.n	80121c4 <_dtoa_r+0xa4>
 8012208:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801220c:	aa12      	add	r2, sp, #72	; 0x48
 801220e:	a913      	add	r1, sp, #76	; 0x4c
 8012210:	4620      	mov	r0, r4
 8012212:	f001 f8a3 	bl	801335c <__d2b>
 8012216:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801221a:	4683      	mov	fp, r0
 801221c:	2d00      	cmp	r5, #0
 801221e:	d07c      	beq.n	801231a <_dtoa_r+0x1fa>
 8012220:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012222:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8012226:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801222a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 801222e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8012232:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8012236:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801223a:	4b7d      	ldr	r3, [pc, #500]	; (8012430 <_dtoa_r+0x310>)
 801223c:	2200      	movs	r2, #0
 801223e:	4630      	mov	r0, r6
 8012240:	4639      	mov	r1, r7
 8012242:	f7ee f829 	bl	8000298 <__aeabi_dsub>
 8012246:	a36e      	add	r3, pc, #440	; (adr r3, 8012400 <_dtoa_r+0x2e0>)
 8012248:	e9d3 2300 	ldrd	r2, r3, [r3]
 801224c:	f7ee f9dc 	bl	8000608 <__aeabi_dmul>
 8012250:	a36d      	add	r3, pc, #436	; (adr r3, 8012408 <_dtoa_r+0x2e8>)
 8012252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012256:	f7ee f821 	bl	800029c <__adddf3>
 801225a:	4606      	mov	r6, r0
 801225c:	4628      	mov	r0, r5
 801225e:	460f      	mov	r7, r1
 8012260:	f7ee f968 	bl	8000534 <__aeabi_i2d>
 8012264:	a36a      	add	r3, pc, #424	; (adr r3, 8012410 <_dtoa_r+0x2f0>)
 8012266:	e9d3 2300 	ldrd	r2, r3, [r3]
 801226a:	f7ee f9cd 	bl	8000608 <__aeabi_dmul>
 801226e:	4602      	mov	r2, r0
 8012270:	460b      	mov	r3, r1
 8012272:	4630      	mov	r0, r6
 8012274:	4639      	mov	r1, r7
 8012276:	f7ee f811 	bl	800029c <__adddf3>
 801227a:	4606      	mov	r6, r0
 801227c:	460f      	mov	r7, r1
 801227e:	f7ee fc73 	bl	8000b68 <__aeabi_d2iz>
 8012282:	2200      	movs	r2, #0
 8012284:	4682      	mov	sl, r0
 8012286:	2300      	movs	r3, #0
 8012288:	4630      	mov	r0, r6
 801228a:	4639      	mov	r1, r7
 801228c:	f7ee fc2e 	bl	8000aec <__aeabi_dcmplt>
 8012290:	b148      	cbz	r0, 80122a6 <_dtoa_r+0x186>
 8012292:	4650      	mov	r0, sl
 8012294:	f7ee f94e 	bl	8000534 <__aeabi_i2d>
 8012298:	4632      	mov	r2, r6
 801229a:	463b      	mov	r3, r7
 801229c:	f7ee fc1c 	bl	8000ad8 <__aeabi_dcmpeq>
 80122a0:	b908      	cbnz	r0, 80122a6 <_dtoa_r+0x186>
 80122a2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80122a6:	f1ba 0f16 	cmp.w	sl, #22
 80122aa:	d854      	bhi.n	8012356 <_dtoa_r+0x236>
 80122ac:	4b61      	ldr	r3, [pc, #388]	; (8012434 <_dtoa_r+0x314>)
 80122ae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80122b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80122ba:	f7ee fc17 	bl	8000aec <__aeabi_dcmplt>
 80122be:	2800      	cmp	r0, #0
 80122c0:	d04b      	beq.n	801235a <_dtoa_r+0x23a>
 80122c2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80122c6:	2300      	movs	r3, #0
 80122c8:	930e      	str	r3, [sp, #56]	; 0x38
 80122ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80122cc:	1b5d      	subs	r5, r3, r5
 80122ce:	1e6b      	subs	r3, r5, #1
 80122d0:	9304      	str	r3, [sp, #16]
 80122d2:	bf43      	ittte	mi
 80122d4:	2300      	movmi	r3, #0
 80122d6:	f1c5 0801 	rsbmi	r8, r5, #1
 80122da:	9304      	strmi	r3, [sp, #16]
 80122dc:	f04f 0800 	movpl.w	r8, #0
 80122e0:	f1ba 0f00 	cmp.w	sl, #0
 80122e4:	db3b      	blt.n	801235e <_dtoa_r+0x23e>
 80122e6:	9b04      	ldr	r3, [sp, #16]
 80122e8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80122ec:	4453      	add	r3, sl
 80122ee:	9304      	str	r3, [sp, #16]
 80122f0:	2300      	movs	r3, #0
 80122f2:	9306      	str	r3, [sp, #24]
 80122f4:	9b05      	ldr	r3, [sp, #20]
 80122f6:	2b09      	cmp	r3, #9
 80122f8:	d869      	bhi.n	80123ce <_dtoa_r+0x2ae>
 80122fa:	2b05      	cmp	r3, #5
 80122fc:	bfc4      	itt	gt
 80122fe:	3b04      	subgt	r3, #4
 8012300:	9305      	strgt	r3, [sp, #20]
 8012302:	9b05      	ldr	r3, [sp, #20]
 8012304:	f1a3 0302 	sub.w	r3, r3, #2
 8012308:	bfcc      	ite	gt
 801230a:	2500      	movgt	r5, #0
 801230c:	2501      	movle	r5, #1
 801230e:	2b03      	cmp	r3, #3
 8012310:	d869      	bhi.n	80123e6 <_dtoa_r+0x2c6>
 8012312:	e8df f003 	tbb	[pc, r3]
 8012316:	4e2c      	.short	0x4e2c
 8012318:	5a4c      	.short	0x5a4c
 801231a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801231e:	441d      	add	r5, r3
 8012320:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8012324:	2b20      	cmp	r3, #32
 8012326:	bfc1      	itttt	gt
 8012328:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801232c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8012330:	fa09 f303 	lslgt.w	r3, r9, r3
 8012334:	fa26 f000 	lsrgt.w	r0, r6, r0
 8012338:	bfda      	itte	le
 801233a:	f1c3 0320 	rsble	r3, r3, #32
 801233e:	fa06 f003 	lslle.w	r0, r6, r3
 8012342:	4318      	orrgt	r0, r3
 8012344:	f7ee f8e6 	bl	8000514 <__aeabi_ui2d>
 8012348:	2301      	movs	r3, #1
 801234a:	4606      	mov	r6, r0
 801234c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8012350:	3d01      	subs	r5, #1
 8012352:	9310      	str	r3, [sp, #64]	; 0x40
 8012354:	e771      	b.n	801223a <_dtoa_r+0x11a>
 8012356:	2301      	movs	r3, #1
 8012358:	e7b6      	b.n	80122c8 <_dtoa_r+0x1a8>
 801235a:	900e      	str	r0, [sp, #56]	; 0x38
 801235c:	e7b5      	b.n	80122ca <_dtoa_r+0x1aa>
 801235e:	f1ca 0300 	rsb	r3, sl, #0
 8012362:	9306      	str	r3, [sp, #24]
 8012364:	2300      	movs	r3, #0
 8012366:	eba8 080a 	sub.w	r8, r8, sl
 801236a:	930d      	str	r3, [sp, #52]	; 0x34
 801236c:	e7c2      	b.n	80122f4 <_dtoa_r+0x1d4>
 801236e:	2300      	movs	r3, #0
 8012370:	9308      	str	r3, [sp, #32]
 8012372:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012374:	2b00      	cmp	r3, #0
 8012376:	dc39      	bgt.n	80123ec <_dtoa_r+0x2cc>
 8012378:	f04f 0901 	mov.w	r9, #1
 801237c:	f8cd 9004 	str.w	r9, [sp, #4]
 8012380:	464b      	mov	r3, r9
 8012382:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8012386:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8012388:	2200      	movs	r2, #0
 801238a:	6042      	str	r2, [r0, #4]
 801238c:	2204      	movs	r2, #4
 801238e:	f102 0614 	add.w	r6, r2, #20
 8012392:	429e      	cmp	r6, r3
 8012394:	6841      	ldr	r1, [r0, #4]
 8012396:	d92f      	bls.n	80123f8 <_dtoa_r+0x2d8>
 8012398:	4620      	mov	r0, r4
 801239a:	f000 fcbd 	bl	8012d18 <_Balloc>
 801239e:	9000      	str	r0, [sp, #0]
 80123a0:	2800      	cmp	r0, #0
 80123a2:	d14b      	bne.n	801243c <_dtoa_r+0x31c>
 80123a4:	4b24      	ldr	r3, [pc, #144]	; (8012438 <_dtoa_r+0x318>)
 80123a6:	4602      	mov	r2, r0
 80123a8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80123ac:	e6d1      	b.n	8012152 <_dtoa_r+0x32>
 80123ae:	2301      	movs	r3, #1
 80123b0:	e7de      	b.n	8012370 <_dtoa_r+0x250>
 80123b2:	2300      	movs	r3, #0
 80123b4:	9308      	str	r3, [sp, #32]
 80123b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80123b8:	eb0a 0903 	add.w	r9, sl, r3
 80123bc:	f109 0301 	add.w	r3, r9, #1
 80123c0:	2b01      	cmp	r3, #1
 80123c2:	9301      	str	r3, [sp, #4]
 80123c4:	bfb8      	it	lt
 80123c6:	2301      	movlt	r3, #1
 80123c8:	e7dd      	b.n	8012386 <_dtoa_r+0x266>
 80123ca:	2301      	movs	r3, #1
 80123cc:	e7f2      	b.n	80123b4 <_dtoa_r+0x294>
 80123ce:	2501      	movs	r5, #1
 80123d0:	2300      	movs	r3, #0
 80123d2:	9305      	str	r3, [sp, #20]
 80123d4:	9508      	str	r5, [sp, #32]
 80123d6:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80123da:	2200      	movs	r2, #0
 80123dc:	f8cd 9004 	str.w	r9, [sp, #4]
 80123e0:	2312      	movs	r3, #18
 80123e2:	9209      	str	r2, [sp, #36]	; 0x24
 80123e4:	e7cf      	b.n	8012386 <_dtoa_r+0x266>
 80123e6:	2301      	movs	r3, #1
 80123e8:	9308      	str	r3, [sp, #32]
 80123ea:	e7f4      	b.n	80123d6 <_dtoa_r+0x2b6>
 80123ec:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80123f0:	f8cd 9004 	str.w	r9, [sp, #4]
 80123f4:	464b      	mov	r3, r9
 80123f6:	e7c6      	b.n	8012386 <_dtoa_r+0x266>
 80123f8:	3101      	adds	r1, #1
 80123fa:	6041      	str	r1, [r0, #4]
 80123fc:	0052      	lsls	r2, r2, #1
 80123fe:	e7c6      	b.n	801238e <_dtoa_r+0x26e>
 8012400:	636f4361 	.word	0x636f4361
 8012404:	3fd287a7 	.word	0x3fd287a7
 8012408:	8b60c8b3 	.word	0x8b60c8b3
 801240c:	3fc68a28 	.word	0x3fc68a28
 8012410:	509f79fb 	.word	0x509f79fb
 8012414:	3fd34413 	.word	0x3fd34413
 8012418:	08014825 	.word	0x08014825
 801241c:	0801483c 	.word	0x0801483c
 8012420:	7ff00000 	.word	0x7ff00000
 8012424:	08014821 	.word	0x08014821
 8012428:	08014818 	.word	0x08014818
 801242c:	080147f5 	.word	0x080147f5
 8012430:	3ff80000 	.word	0x3ff80000
 8012434:	08014938 	.word	0x08014938
 8012438:	0801489b 	.word	0x0801489b
 801243c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801243e:	9a00      	ldr	r2, [sp, #0]
 8012440:	601a      	str	r2, [r3, #0]
 8012442:	9b01      	ldr	r3, [sp, #4]
 8012444:	2b0e      	cmp	r3, #14
 8012446:	f200 80ad 	bhi.w	80125a4 <_dtoa_r+0x484>
 801244a:	2d00      	cmp	r5, #0
 801244c:	f000 80aa 	beq.w	80125a4 <_dtoa_r+0x484>
 8012450:	f1ba 0f00 	cmp.w	sl, #0
 8012454:	dd36      	ble.n	80124c4 <_dtoa_r+0x3a4>
 8012456:	4ac3      	ldr	r2, [pc, #780]	; (8012764 <_dtoa_r+0x644>)
 8012458:	f00a 030f 	and.w	r3, sl, #15
 801245c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8012460:	ed93 7b00 	vldr	d7, [r3]
 8012464:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8012468:	ea4f 172a 	mov.w	r7, sl, asr #4
 801246c:	eeb0 8a47 	vmov.f32	s16, s14
 8012470:	eef0 8a67 	vmov.f32	s17, s15
 8012474:	d016      	beq.n	80124a4 <_dtoa_r+0x384>
 8012476:	4bbc      	ldr	r3, [pc, #752]	; (8012768 <_dtoa_r+0x648>)
 8012478:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801247c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012480:	f7ee f9ec 	bl	800085c <__aeabi_ddiv>
 8012484:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012488:	f007 070f 	and.w	r7, r7, #15
 801248c:	2503      	movs	r5, #3
 801248e:	4eb6      	ldr	r6, [pc, #728]	; (8012768 <_dtoa_r+0x648>)
 8012490:	b957      	cbnz	r7, 80124a8 <_dtoa_r+0x388>
 8012492:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012496:	ec53 2b18 	vmov	r2, r3, d8
 801249a:	f7ee f9df 	bl	800085c <__aeabi_ddiv>
 801249e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80124a2:	e029      	b.n	80124f8 <_dtoa_r+0x3d8>
 80124a4:	2502      	movs	r5, #2
 80124a6:	e7f2      	b.n	801248e <_dtoa_r+0x36e>
 80124a8:	07f9      	lsls	r1, r7, #31
 80124aa:	d508      	bpl.n	80124be <_dtoa_r+0x39e>
 80124ac:	ec51 0b18 	vmov	r0, r1, d8
 80124b0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80124b4:	f7ee f8a8 	bl	8000608 <__aeabi_dmul>
 80124b8:	ec41 0b18 	vmov	d8, r0, r1
 80124bc:	3501      	adds	r5, #1
 80124be:	107f      	asrs	r7, r7, #1
 80124c0:	3608      	adds	r6, #8
 80124c2:	e7e5      	b.n	8012490 <_dtoa_r+0x370>
 80124c4:	f000 80a6 	beq.w	8012614 <_dtoa_r+0x4f4>
 80124c8:	f1ca 0600 	rsb	r6, sl, #0
 80124cc:	4ba5      	ldr	r3, [pc, #660]	; (8012764 <_dtoa_r+0x644>)
 80124ce:	4fa6      	ldr	r7, [pc, #664]	; (8012768 <_dtoa_r+0x648>)
 80124d0:	f006 020f 	and.w	r2, r6, #15
 80124d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80124d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80124e0:	f7ee f892 	bl	8000608 <__aeabi_dmul>
 80124e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80124e8:	1136      	asrs	r6, r6, #4
 80124ea:	2300      	movs	r3, #0
 80124ec:	2502      	movs	r5, #2
 80124ee:	2e00      	cmp	r6, #0
 80124f0:	f040 8085 	bne.w	80125fe <_dtoa_r+0x4de>
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d1d2      	bne.n	801249e <_dtoa_r+0x37e>
 80124f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	f000 808c 	beq.w	8012618 <_dtoa_r+0x4f8>
 8012500:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012504:	4b99      	ldr	r3, [pc, #612]	; (801276c <_dtoa_r+0x64c>)
 8012506:	2200      	movs	r2, #0
 8012508:	4630      	mov	r0, r6
 801250a:	4639      	mov	r1, r7
 801250c:	f7ee faee 	bl	8000aec <__aeabi_dcmplt>
 8012510:	2800      	cmp	r0, #0
 8012512:	f000 8081 	beq.w	8012618 <_dtoa_r+0x4f8>
 8012516:	9b01      	ldr	r3, [sp, #4]
 8012518:	2b00      	cmp	r3, #0
 801251a:	d07d      	beq.n	8012618 <_dtoa_r+0x4f8>
 801251c:	f1b9 0f00 	cmp.w	r9, #0
 8012520:	dd3c      	ble.n	801259c <_dtoa_r+0x47c>
 8012522:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8012526:	9307      	str	r3, [sp, #28]
 8012528:	2200      	movs	r2, #0
 801252a:	4b91      	ldr	r3, [pc, #580]	; (8012770 <_dtoa_r+0x650>)
 801252c:	4630      	mov	r0, r6
 801252e:	4639      	mov	r1, r7
 8012530:	f7ee f86a 	bl	8000608 <__aeabi_dmul>
 8012534:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012538:	3501      	adds	r5, #1
 801253a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 801253e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012542:	4628      	mov	r0, r5
 8012544:	f7ed fff6 	bl	8000534 <__aeabi_i2d>
 8012548:	4632      	mov	r2, r6
 801254a:	463b      	mov	r3, r7
 801254c:	f7ee f85c 	bl	8000608 <__aeabi_dmul>
 8012550:	4b88      	ldr	r3, [pc, #544]	; (8012774 <_dtoa_r+0x654>)
 8012552:	2200      	movs	r2, #0
 8012554:	f7ed fea2 	bl	800029c <__adddf3>
 8012558:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801255c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012560:	9303      	str	r3, [sp, #12]
 8012562:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012564:	2b00      	cmp	r3, #0
 8012566:	d15c      	bne.n	8012622 <_dtoa_r+0x502>
 8012568:	4b83      	ldr	r3, [pc, #524]	; (8012778 <_dtoa_r+0x658>)
 801256a:	2200      	movs	r2, #0
 801256c:	4630      	mov	r0, r6
 801256e:	4639      	mov	r1, r7
 8012570:	f7ed fe92 	bl	8000298 <__aeabi_dsub>
 8012574:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012578:	4606      	mov	r6, r0
 801257a:	460f      	mov	r7, r1
 801257c:	f7ee fad4 	bl	8000b28 <__aeabi_dcmpgt>
 8012580:	2800      	cmp	r0, #0
 8012582:	f040 8296 	bne.w	8012ab2 <_dtoa_r+0x992>
 8012586:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801258a:	4630      	mov	r0, r6
 801258c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012590:	4639      	mov	r1, r7
 8012592:	f7ee faab 	bl	8000aec <__aeabi_dcmplt>
 8012596:	2800      	cmp	r0, #0
 8012598:	f040 8288 	bne.w	8012aac <_dtoa_r+0x98c>
 801259c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80125a0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80125a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	f2c0 8158 	blt.w	801285c <_dtoa_r+0x73c>
 80125ac:	f1ba 0f0e 	cmp.w	sl, #14
 80125b0:	f300 8154 	bgt.w	801285c <_dtoa_r+0x73c>
 80125b4:	4b6b      	ldr	r3, [pc, #428]	; (8012764 <_dtoa_r+0x644>)
 80125b6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80125ba:	e9d3 8900 	ldrd	r8, r9, [r3]
 80125be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	f280 80e3 	bge.w	801278c <_dtoa_r+0x66c>
 80125c6:	9b01      	ldr	r3, [sp, #4]
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	f300 80df 	bgt.w	801278c <_dtoa_r+0x66c>
 80125ce:	f040 826d 	bne.w	8012aac <_dtoa_r+0x98c>
 80125d2:	4b69      	ldr	r3, [pc, #420]	; (8012778 <_dtoa_r+0x658>)
 80125d4:	2200      	movs	r2, #0
 80125d6:	4640      	mov	r0, r8
 80125d8:	4649      	mov	r1, r9
 80125da:	f7ee f815 	bl	8000608 <__aeabi_dmul>
 80125de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80125e2:	f7ee fa97 	bl	8000b14 <__aeabi_dcmpge>
 80125e6:	9e01      	ldr	r6, [sp, #4]
 80125e8:	4637      	mov	r7, r6
 80125ea:	2800      	cmp	r0, #0
 80125ec:	f040 8243 	bne.w	8012a76 <_dtoa_r+0x956>
 80125f0:	9d00      	ldr	r5, [sp, #0]
 80125f2:	2331      	movs	r3, #49	; 0x31
 80125f4:	f805 3b01 	strb.w	r3, [r5], #1
 80125f8:	f10a 0a01 	add.w	sl, sl, #1
 80125fc:	e23f      	b.n	8012a7e <_dtoa_r+0x95e>
 80125fe:	07f2      	lsls	r2, r6, #31
 8012600:	d505      	bpl.n	801260e <_dtoa_r+0x4ee>
 8012602:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012606:	f7ed ffff 	bl	8000608 <__aeabi_dmul>
 801260a:	3501      	adds	r5, #1
 801260c:	2301      	movs	r3, #1
 801260e:	1076      	asrs	r6, r6, #1
 8012610:	3708      	adds	r7, #8
 8012612:	e76c      	b.n	80124ee <_dtoa_r+0x3ce>
 8012614:	2502      	movs	r5, #2
 8012616:	e76f      	b.n	80124f8 <_dtoa_r+0x3d8>
 8012618:	9b01      	ldr	r3, [sp, #4]
 801261a:	f8cd a01c 	str.w	sl, [sp, #28]
 801261e:	930c      	str	r3, [sp, #48]	; 0x30
 8012620:	e78d      	b.n	801253e <_dtoa_r+0x41e>
 8012622:	9900      	ldr	r1, [sp, #0]
 8012624:	980c      	ldr	r0, [sp, #48]	; 0x30
 8012626:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012628:	4b4e      	ldr	r3, [pc, #312]	; (8012764 <_dtoa_r+0x644>)
 801262a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801262e:	4401      	add	r1, r0
 8012630:	9102      	str	r1, [sp, #8]
 8012632:	9908      	ldr	r1, [sp, #32]
 8012634:	eeb0 8a47 	vmov.f32	s16, s14
 8012638:	eef0 8a67 	vmov.f32	s17, s15
 801263c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012640:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012644:	2900      	cmp	r1, #0
 8012646:	d045      	beq.n	80126d4 <_dtoa_r+0x5b4>
 8012648:	494c      	ldr	r1, [pc, #304]	; (801277c <_dtoa_r+0x65c>)
 801264a:	2000      	movs	r0, #0
 801264c:	f7ee f906 	bl	800085c <__aeabi_ddiv>
 8012650:	ec53 2b18 	vmov	r2, r3, d8
 8012654:	f7ed fe20 	bl	8000298 <__aeabi_dsub>
 8012658:	9d00      	ldr	r5, [sp, #0]
 801265a:	ec41 0b18 	vmov	d8, r0, r1
 801265e:	4639      	mov	r1, r7
 8012660:	4630      	mov	r0, r6
 8012662:	f7ee fa81 	bl	8000b68 <__aeabi_d2iz>
 8012666:	900c      	str	r0, [sp, #48]	; 0x30
 8012668:	f7ed ff64 	bl	8000534 <__aeabi_i2d>
 801266c:	4602      	mov	r2, r0
 801266e:	460b      	mov	r3, r1
 8012670:	4630      	mov	r0, r6
 8012672:	4639      	mov	r1, r7
 8012674:	f7ed fe10 	bl	8000298 <__aeabi_dsub>
 8012678:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801267a:	3330      	adds	r3, #48	; 0x30
 801267c:	f805 3b01 	strb.w	r3, [r5], #1
 8012680:	ec53 2b18 	vmov	r2, r3, d8
 8012684:	4606      	mov	r6, r0
 8012686:	460f      	mov	r7, r1
 8012688:	f7ee fa30 	bl	8000aec <__aeabi_dcmplt>
 801268c:	2800      	cmp	r0, #0
 801268e:	d165      	bne.n	801275c <_dtoa_r+0x63c>
 8012690:	4632      	mov	r2, r6
 8012692:	463b      	mov	r3, r7
 8012694:	4935      	ldr	r1, [pc, #212]	; (801276c <_dtoa_r+0x64c>)
 8012696:	2000      	movs	r0, #0
 8012698:	f7ed fdfe 	bl	8000298 <__aeabi_dsub>
 801269c:	ec53 2b18 	vmov	r2, r3, d8
 80126a0:	f7ee fa24 	bl	8000aec <__aeabi_dcmplt>
 80126a4:	2800      	cmp	r0, #0
 80126a6:	f040 80b9 	bne.w	801281c <_dtoa_r+0x6fc>
 80126aa:	9b02      	ldr	r3, [sp, #8]
 80126ac:	429d      	cmp	r5, r3
 80126ae:	f43f af75 	beq.w	801259c <_dtoa_r+0x47c>
 80126b2:	4b2f      	ldr	r3, [pc, #188]	; (8012770 <_dtoa_r+0x650>)
 80126b4:	ec51 0b18 	vmov	r0, r1, d8
 80126b8:	2200      	movs	r2, #0
 80126ba:	f7ed ffa5 	bl	8000608 <__aeabi_dmul>
 80126be:	4b2c      	ldr	r3, [pc, #176]	; (8012770 <_dtoa_r+0x650>)
 80126c0:	ec41 0b18 	vmov	d8, r0, r1
 80126c4:	2200      	movs	r2, #0
 80126c6:	4630      	mov	r0, r6
 80126c8:	4639      	mov	r1, r7
 80126ca:	f7ed ff9d 	bl	8000608 <__aeabi_dmul>
 80126ce:	4606      	mov	r6, r0
 80126d0:	460f      	mov	r7, r1
 80126d2:	e7c4      	b.n	801265e <_dtoa_r+0x53e>
 80126d4:	ec51 0b17 	vmov	r0, r1, d7
 80126d8:	f7ed ff96 	bl	8000608 <__aeabi_dmul>
 80126dc:	9b02      	ldr	r3, [sp, #8]
 80126de:	9d00      	ldr	r5, [sp, #0]
 80126e0:	930c      	str	r3, [sp, #48]	; 0x30
 80126e2:	ec41 0b18 	vmov	d8, r0, r1
 80126e6:	4639      	mov	r1, r7
 80126e8:	4630      	mov	r0, r6
 80126ea:	f7ee fa3d 	bl	8000b68 <__aeabi_d2iz>
 80126ee:	9011      	str	r0, [sp, #68]	; 0x44
 80126f0:	f7ed ff20 	bl	8000534 <__aeabi_i2d>
 80126f4:	4602      	mov	r2, r0
 80126f6:	460b      	mov	r3, r1
 80126f8:	4630      	mov	r0, r6
 80126fa:	4639      	mov	r1, r7
 80126fc:	f7ed fdcc 	bl	8000298 <__aeabi_dsub>
 8012700:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012702:	3330      	adds	r3, #48	; 0x30
 8012704:	f805 3b01 	strb.w	r3, [r5], #1
 8012708:	9b02      	ldr	r3, [sp, #8]
 801270a:	429d      	cmp	r5, r3
 801270c:	4606      	mov	r6, r0
 801270e:	460f      	mov	r7, r1
 8012710:	f04f 0200 	mov.w	r2, #0
 8012714:	d134      	bne.n	8012780 <_dtoa_r+0x660>
 8012716:	4b19      	ldr	r3, [pc, #100]	; (801277c <_dtoa_r+0x65c>)
 8012718:	ec51 0b18 	vmov	r0, r1, d8
 801271c:	f7ed fdbe 	bl	800029c <__adddf3>
 8012720:	4602      	mov	r2, r0
 8012722:	460b      	mov	r3, r1
 8012724:	4630      	mov	r0, r6
 8012726:	4639      	mov	r1, r7
 8012728:	f7ee f9fe 	bl	8000b28 <__aeabi_dcmpgt>
 801272c:	2800      	cmp	r0, #0
 801272e:	d175      	bne.n	801281c <_dtoa_r+0x6fc>
 8012730:	ec53 2b18 	vmov	r2, r3, d8
 8012734:	4911      	ldr	r1, [pc, #68]	; (801277c <_dtoa_r+0x65c>)
 8012736:	2000      	movs	r0, #0
 8012738:	f7ed fdae 	bl	8000298 <__aeabi_dsub>
 801273c:	4602      	mov	r2, r0
 801273e:	460b      	mov	r3, r1
 8012740:	4630      	mov	r0, r6
 8012742:	4639      	mov	r1, r7
 8012744:	f7ee f9d2 	bl	8000aec <__aeabi_dcmplt>
 8012748:	2800      	cmp	r0, #0
 801274a:	f43f af27 	beq.w	801259c <_dtoa_r+0x47c>
 801274e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012750:	1e6b      	subs	r3, r5, #1
 8012752:	930c      	str	r3, [sp, #48]	; 0x30
 8012754:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012758:	2b30      	cmp	r3, #48	; 0x30
 801275a:	d0f8      	beq.n	801274e <_dtoa_r+0x62e>
 801275c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8012760:	e04a      	b.n	80127f8 <_dtoa_r+0x6d8>
 8012762:	bf00      	nop
 8012764:	08014938 	.word	0x08014938
 8012768:	08014910 	.word	0x08014910
 801276c:	3ff00000 	.word	0x3ff00000
 8012770:	40240000 	.word	0x40240000
 8012774:	401c0000 	.word	0x401c0000
 8012778:	40140000 	.word	0x40140000
 801277c:	3fe00000 	.word	0x3fe00000
 8012780:	4baf      	ldr	r3, [pc, #700]	; (8012a40 <_dtoa_r+0x920>)
 8012782:	f7ed ff41 	bl	8000608 <__aeabi_dmul>
 8012786:	4606      	mov	r6, r0
 8012788:	460f      	mov	r7, r1
 801278a:	e7ac      	b.n	80126e6 <_dtoa_r+0x5c6>
 801278c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012790:	9d00      	ldr	r5, [sp, #0]
 8012792:	4642      	mov	r2, r8
 8012794:	464b      	mov	r3, r9
 8012796:	4630      	mov	r0, r6
 8012798:	4639      	mov	r1, r7
 801279a:	f7ee f85f 	bl	800085c <__aeabi_ddiv>
 801279e:	f7ee f9e3 	bl	8000b68 <__aeabi_d2iz>
 80127a2:	9002      	str	r0, [sp, #8]
 80127a4:	f7ed fec6 	bl	8000534 <__aeabi_i2d>
 80127a8:	4642      	mov	r2, r8
 80127aa:	464b      	mov	r3, r9
 80127ac:	f7ed ff2c 	bl	8000608 <__aeabi_dmul>
 80127b0:	4602      	mov	r2, r0
 80127b2:	460b      	mov	r3, r1
 80127b4:	4630      	mov	r0, r6
 80127b6:	4639      	mov	r1, r7
 80127b8:	f7ed fd6e 	bl	8000298 <__aeabi_dsub>
 80127bc:	9e02      	ldr	r6, [sp, #8]
 80127be:	9f01      	ldr	r7, [sp, #4]
 80127c0:	3630      	adds	r6, #48	; 0x30
 80127c2:	f805 6b01 	strb.w	r6, [r5], #1
 80127c6:	9e00      	ldr	r6, [sp, #0]
 80127c8:	1bae      	subs	r6, r5, r6
 80127ca:	42b7      	cmp	r7, r6
 80127cc:	4602      	mov	r2, r0
 80127ce:	460b      	mov	r3, r1
 80127d0:	d137      	bne.n	8012842 <_dtoa_r+0x722>
 80127d2:	f7ed fd63 	bl	800029c <__adddf3>
 80127d6:	4642      	mov	r2, r8
 80127d8:	464b      	mov	r3, r9
 80127da:	4606      	mov	r6, r0
 80127dc:	460f      	mov	r7, r1
 80127de:	f7ee f9a3 	bl	8000b28 <__aeabi_dcmpgt>
 80127e2:	b9c8      	cbnz	r0, 8012818 <_dtoa_r+0x6f8>
 80127e4:	4642      	mov	r2, r8
 80127e6:	464b      	mov	r3, r9
 80127e8:	4630      	mov	r0, r6
 80127ea:	4639      	mov	r1, r7
 80127ec:	f7ee f974 	bl	8000ad8 <__aeabi_dcmpeq>
 80127f0:	b110      	cbz	r0, 80127f8 <_dtoa_r+0x6d8>
 80127f2:	9b02      	ldr	r3, [sp, #8]
 80127f4:	07d9      	lsls	r1, r3, #31
 80127f6:	d40f      	bmi.n	8012818 <_dtoa_r+0x6f8>
 80127f8:	4620      	mov	r0, r4
 80127fa:	4659      	mov	r1, fp
 80127fc:	f000 facc 	bl	8012d98 <_Bfree>
 8012800:	2300      	movs	r3, #0
 8012802:	702b      	strb	r3, [r5, #0]
 8012804:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012806:	f10a 0001 	add.w	r0, sl, #1
 801280a:	6018      	str	r0, [r3, #0]
 801280c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801280e:	2b00      	cmp	r3, #0
 8012810:	f43f acd8 	beq.w	80121c4 <_dtoa_r+0xa4>
 8012814:	601d      	str	r5, [r3, #0]
 8012816:	e4d5      	b.n	80121c4 <_dtoa_r+0xa4>
 8012818:	f8cd a01c 	str.w	sl, [sp, #28]
 801281c:	462b      	mov	r3, r5
 801281e:	461d      	mov	r5, r3
 8012820:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012824:	2a39      	cmp	r2, #57	; 0x39
 8012826:	d108      	bne.n	801283a <_dtoa_r+0x71a>
 8012828:	9a00      	ldr	r2, [sp, #0]
 801282a:	429a      	cmp	r2, r3
 801282c:	d1f7      	bne.n	801281e <_dtoa_r+0x6fe>
 801282e:	9a07      	ldr	r2, [sp, #28]
 8012830:	9900      	ldr	r1, [sp, #0]
 8012832:	3201      	adds	r2, #1
 8012834:	9207      	str	r2, [sp, #28]
 8012836:	2230      	movs	r2, #48	; 0x30
 8012838:	700a      	strb	r2, [r1, #0]
 801283a:	781a      	ldrb	r2, [r3, #0]
 801283c:	3201      	adds	r2, #1
 801283e:	701a      	strb	r2, [r3, #0]
 8012840:	e78c      	b.n	801275c <_dtoa_r+0x63c>
 8012842:	4b7f      	ldr	r3, [pc, #508]	; (8012a40 <_dtoa_r+0x920>)
 8012844:	2200      	movs	r2, #0
 8012846:	f7ed fedf 	bl	8000608 <__aeabi_dmul>
 801284a:	2200      	movs	r2, #0
 801284c:	2300      	movs	r3, #0
 801284e:	4606      	mov	r6, r0
 8012850:	460f      	mov	r7, r1
 8012852:	f7ee f941 	bl	8000ad8 <__aeabi_dcmpeq>
 8012856:	2800      	cmp	r0, #0
 8012858:	d09b      	beq.n	8012792 <_dtoa_r+0x672>
 801285a:	e7cd      	b.n	80127f8 <_dtoa_r+0x6d8>
 801285c:	9a08      	ldr	r2, [sp, #32]
 801285e:	2a00      	cmp	r2, #0
 8012860:	f000 80c4 	beq.w	80129ec <_dtoa_r+0x8cc>
 8012864:	9a05      	ldr	r2, [sp, #20]
 8012866:	2a01      	cmp	r2, #1
 8012868:	f300 80a8 	bgt.w	80129bc <_dtoa_r+0x89c>
 801286c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801286e:	2a00      	cmp	r2, #0
 8012870:	f000 80a0 	beq.w	80129b4 <_dtoa_r+0x894>
 8012874:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012878:	9e06      	ldr	r6, [sp, #24]
 801287a:	4645      	mov	r5, r8
 801287c:	9a04      	ldr	r2, [sp, #16]
 801287e:	2101      	movs	r1, #1
 8012880:	441a      	add	r2, r3
 8012882:	4620      	mov	r0, r4
 8012884:	4498      	add	r8, r3
 8012886:	9204      	str	r2, [sp, #16]
 8012888:	f000 fb42 	bl	8012f10 <__i2b>
 801288c:	4607      	mov	r7, r0
 801288e:	2d00      	cmp	r5, #0
 8012890:	dd0b      	ble.n	80128aa <_dtoa_r+0x78a>
 8012892:	9b04      	ldr	r3, [sp, #16]
 8012894:	2b00      	cmp	r3, #0
 8012896:	dd08      	ble.n	80128aa <_dtoa_r+0x78a>
 8012898:	42ab      	cmp	r3, r5
 801289a:	9a04      	ldr	r2, [sp, #16]
 801289c:	bfa8      	it	ge
 801289e:	462b      	movge	r3, r5
 80128a0:	eba8 0803 	sub.w	r8, r8, r3
 80128a4:	1aed      	subs	r5, r5, r3
 80128a6:	1ad3      	subs	r3, r2, r3
 80128a8:	9304      	str	r3, [sp, #16]
 80128aa:	9b06      	ldr	r3, [sp, #24]
 80128ac:	b1fb      	cbz	r3, 80128ee <_dtoa_r+0x7ce>
 80128ae:	9b08      	ldr	r3, [sp, #32]
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	f000 809f 	beq.w	80129f4 <_dtoa_r+0x8d4>
 80128b6:	2e00      	cmp	r6, #0
 80128b8:	dd11      	ble.n	80128de <_dtoa_r+0x7be>
 80128ba:	4639      	mov	r1, r7
 80128bc:	4632      	mov	r2, r6
 80128be:	4620      	mov	r0, r4
 80128c0:	f000 fbe2 	bl	8013088 <__pow5mult>
 80128c4:	465a      	mov	r2, fp
 80128c6:	4601      	mov	r1, r0
 80128c8:	4607      	mov	r7, r0
 80128ca:	4620      	mov	r0, r4
 80128cc:	f000 fb36 	bl	8012f3c <__multiply>
 80128d0:	4659      	mov	r1, fp
 80128d2:	9007      	str	r0, [sp, #28]
 80128d4:	4620      	mov	r0, r4
 80128d6:	f000 fa5f 	bl	8012d98 <_Bfree>
 80128da:	9b07      	ldr	r3, [sp, #28]
 80128dc:	469b      	mov	fp, r3
 80128de:	9b06      	ldr	r3, [sp, #24]
 80128e0:	1b9a      	subs	r2, r3, r6
 80128e2:	d004      	beq.n	80128ee <_dtoa_r+0x7ce>
 80128e4:	4659      	mov	r1, fp
 80128e6:	4620      	mov	r0, r4
 80128e8:	f000 fbce 	bl	8013088 <__pow5mult>
 80128ec:	4683      	mov	fp, r0
 80128ee:	2101      	movs	r1, #1
 80128f0:	4620      	mov	r0, r4
 80128f2:	f000 fb0d 	bl	8012f10 <__i2b>
 80128f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	4606      	mov	r6, r0
 80128fc:	dd7c      	ble.n	80129f8 <_dtoa_r+0x8d8>
 80128fe:	461a      	mov	r2, r3
 8012900:	4601      	mov	r1, r0
 8012902:	4620      	mov	r0, r4
 8012904:	f000 fbc0 	bl	8013088 <__pow5mult>
 8012908:	9b05      	ldr	r3, [sp, #20]
 801290a:	2b01      	cmp	r3, #1
 801290c:	4606      	mov	r6, r0
 801290e:	dd76      	ble.n	80129fe <_dtoa_r+0x8de>
 8012910:	2300      	movs	r3, #0
 8012912:	9306      	str	r3, [sp, #24]
 8012914:	6933      	ldr	r3, [r6, #16]
 8012916:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801291a:	6918      	ldr	r0, [r3, #16]
 801291c:	f000 faa8 	bl	8012e70 <__hi0bits>
 8012920:	f1c0 0020 	rsb	r0, r0, #32
 8012924:	9b04      	ldr	r3, [sp, #16]
 8012926:	4418      	add	r0, r3
 8012928:	f010 001f 	ands.w	r0, r0, #31
 801292c:	f000 8086 	beq.w	8012a3c <_dtoa_r+0x91c>
 8012930:	f1c0 0320 	rsb	r3, r0, #32
 8012934:	2b04      	cmp	r3, #4
 8012936:	dd7f      	ble.n	8012a38 <_dtoa_r+0x918>
 8012938:	f1c0 001c 	rsb	r0, r0, #28
 801293c:	9b04      	ldr	r3, [sp, #16]
 801293e:	4403      	add	r3, r0
 8012940:	4480      	add	r8, r0
 8012942:	4405      	add	r5, r0
 8012944:	9304      	str	r3, [sp, #16]
 8012946:	f1b8 0f00 	cmp.w	r8, #0
 801294a:	dd05      	ble.n	8012958 <_dtoa_r+0x838>
 801294c:	4659      	mov	r1, fp
 801294e:	4642      	mov	r2, r8
 8012950:	4620      	mov	r0, r4
 8012952:	f000 fbf3 	bl	801313c <__lshift>
 8012956:	4683      	mov	fp, r0
 8012958:	9b04      	ldr	r3, [sp, #16]
 801295a:	2b00      	cmp	r3, #0
 801295c:	dd05      	ble.n	801296a <_dtoa_r+0x84a>
 801295e:	4631      	mov	r1, r6
 8012960:	461a      	mov	r2, r3
 8012962:	4620      	mov	r0, r4
 8012964:	f000 fbea 	bl	801313c <__lshift>
 8012968:	4606      	mov	r6, r0
 801296a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801296c:	2b00      	cmp	r3, #0
 801296e:	d069      	beq.n	8012a44 <_dtoa_r+0x924>
 8012970:	4631      	mov	r1, r6
 8012972:	4658      	mov	r0, fp
 8012974:	f000 fc4e 	bl	8013214 <__mcmp>
 8012978:	2800      	cmp	r0, #0
 801297a:	da63      	bge.n	8012a44 <_dtoa_r+0x924>
 801297c:	2300      	movs	r3, #0
 801297e:	4659      	mov	r1, fp
 8012980:	220a      	movs	r2, #10
 8012982:	4620      	mov	r0, r4
 8012984:	f000 fa2a 	bl	8012ddc <__multadd>
 8012988:	9b08      	ldr	r3, [sp, #32]
 801298a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801298e:	4683      	mov	fp, r0
 8012990:	2b00      	cmp	r3, #0
 8012992:	f000 818f 	beq.w	8012cb4 <_dtoa_r+0xb94>
 8012996:	4639      	mov	r1, r7
 8012998:	2300      	movs	r3, #0
 801299a:	220a      	movs	r2, #10
 801299c:	4620      	mov	r0, r4
 801299e:	f000 fa1d 	bl	8012ddc <__multadd>
 80129a2:	f1b9 0f00 	cmp.w	r9, #0
 80129a6:	4607      	mov	r7, r0
 80129a8:	f300 808e 	bgt.w	8012ac8 <_dtoa_r+0x9a8>
 80129ac:	9b05      	ldr	r3, [sp, #20]
 80129ae:	2b02      	cmp	r3, #2
 80129b0:	dc50      	bgt.n	8012a54 <_dtoa_r+0x934>
 80129b2:	e089      	b.n	8012ac8 <_dtoa_r+0x9a8>
 80129b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80129b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80129ba:	e75d      	b.n	8012878 <_dtoa_r+0x758>
 80129bc:	9b01      	ldr	r3, [sp, #4]
 80129be:	1e5e      	subs	r6, r3, #1
 80129c0:	9b06      	ldr	r3, [sp, #24]
 80129c2:	42b3      	cmp	r3, r6
 80129c4:	bfbf      	itttt	lt
 80129c6:	9b06      	ldrlt	r3, [sp, #24]
 80129c8:	9606      	strlt	r6, [sp, #24]
 80129ca:	1af2      	sublt	r2, r6, r3
 80129cc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80129ce:	bfb6      	itet	lt
 80129d0:	189b      	addlt	r3, r3, r2
 80129d2:	1b9e      	subge	r6, r3, r6
 80129d4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80129d6:	9b01      	ldr	r3, [sp, #4]
 80129d8:	bfb8      	it	lt
 80129da:	2600      	movlt	r6, #0
 80129dc:	2b00      	cmp	r3, #0
 80129de:	bfb5      	itete	lt
 80129e0:	eba8 0503 	sublt.w	r5, r8, r3
 80129e4:	9b01      	ldrge	r3, [sp, #4]
 80129e6:	2300      	movlt	r3, #0
 80129e8:	4645      	movge	r5, r8
 80129ea:	e747      	b.n	801287c <_dtoa_r+0x75c>
 80129ec:	9e06      	ldr	r6, [sp, #24]
 80129ee:	9f08      	ldr	r7, [sp, #32]
 80129f0:	4645      	mov	r5, r8
 80129f2:	e74c      	b.n	801288e <_dtoa_r+0x76e>
 80129f4:	9a06      	ldr	r2, [sp, #24]
 80129f6:	e775      	b.n	80128e4 <_dtoa_r+0x7c4>
 80129f8:	9b05      	ldr	r3, [sp, #20]
 80129fa:	2b01      	cmp	r3, #1
 80129fc:	dc18      	bgt.n	8012a30 <_dtoa_r+0x910>
 80129fe:	9b02      	ldr	r3, [sp, #8]
 8012a00:	b9b3      	cbnz	r3, 8012a30 <_dtoa_r+0x910>
 8012a02:	9b03      	ldr	r3, [sp, #12]
 8012a04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012a08:	b9a3      	cbnz	r3, 8012a34 <_dtoa_r+0x914>
 8012a0a:	9b03      	ldr	r3, [sp, #12]
 8012a0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012a10:	0d1b      	lsrs	r3, r3, #20
 8012a12:	051b      	lsls	r3, r3, #20
 8012a14:	b12b      	cbz	r3, 8012a22 <_dtoa_r+0x902>
 8012a16:	9b04      	ldr	r3, [sp, #16]
 8012a18:	3301      	adds	r3, #1
 8012a1a:	9304      	str	r3, [sp, #16]
 8012a1c:	f108 0801 	add.w	r8, r8, #1
 8012a20:	2301      	movs	r3, #1
 8012a22:	9306      	str	r3, [sp, #24]
 8012a24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	f47f af74 	bne.w	8012914 <_dtoa_r+0x7f4>
 8012a2c:	2001      	movs	r0, #1
 8012a2e:	e779      	b.n	8012924 <_dtoa_r+0x804>
 8012a30:	2300      	movs	r3, #0
 8012a32:	e7f6      	b.n	8012a22 <_dtoa_r+0x902>
 8012a34:	9b02      	ldr	r3, [sp, #8]
 8012a36:	e7f4      	b.n	8012a22 <_dtoa_r+0x902>
 8012a38:	d085      	beq.n	8012946 <_dtoa_r+0x826>
 8012a3a:	4618      	mov	r0, r3
 8012a3c:	301c      	adds	r0, #28
 8012a3e:	e77d      	b.n	801293c <_dtoa_r+0x81c>
 8012a40:	40240000 	.word	0x40240000
 8012a44:	9b01      	ldr	r3, [sp, #4]
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	dc38      	bgt.n	8012abc <_dtoa_r+0x99c>
 8012a4a:	9b05      	ldr	r3, [sp, #20]
 8012a4c:	2b02      	cmp	r3, #2
 8012a4e:	dd35      	ble.n	8012abc <_dtoa_r+0x99c>
 8012a50:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8012a54:	f1b9 0f00 	cmp.w	r9, #0
 8012a58:	d10d      	bne.n	8012a76 <_dtoa_r+0x956>
 8012a5a:	4631      	mov	r1, r6
 8012a5c:	464b      	mov	r3, r9
 8012a5e:	2205      	movs	r2, #5
 8012a60:	4620      	mov	r0, r4
 8012a62:	f000 f9bb 	bl	8012ddc <__multadd>
 8012a66:	4601      	mov	r1, r0
 8012a68:	4606      	mov	r6, r0
 8012a6a:	4658      	mov	r0, fp
 8012a6c:	f000 fbd2 	bl	8013214 <__mcmp>
 8012a70:	2800      	cmp	r0, #0
 8012a72:	f73f adbd 	bgt.w	80125f0 <_dtoa_r+0x4d0>
 8012a76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012a78:	9d00      	ldr	r5, [sp, #0]
 8012a7a:	ea6f 0a03 	mvn.w	sl, r3
 8012a7e:	f04f 0800 	mov.w	r8, #0
 8012a82:	4631      	mov	r1, r6
 8012a84:	4620      	mov	r0, r4
 8012a86:	f000 f987 	bl	8012d98 <_Bfree>
 8012a8a:	2f00      	cmp	r7, #0
 8012a8c:	f43f aeb4 	beq.w	80127f8 <_dtoa_r+0x6d8>
 8012a90:	f1b8 0f00 	cmp.w	r8, #0
 8012a94:	d005      	beq.n	8012aa2 <_dtoa_r+0x982>
 8012a96:	45b8      	cmp	r8, r7
 8012a98:	d003      	beq.n	8012aa2 <_dtoa_r+0x982>
 8012a9a:	4641      	mov	r1, r8
 8012a9c:	4620      	mov	r0, r4
 8012a9e:	f000 f97b 	bl	8012d98 <_Bfree>
 8012aa2:	4639      	mov	r1, r7
 8012aa4:	4620      	mov	r0, r4
 8012aa6:	f000 f977 	bl	8012d98 <_Bfree>
 8012aaa:	e6a5      	b.n	80127f8 <_dtoa_r+0x6d8>
 8012aac:	2600      	movs	r6, #0
 8012aae:	4637      	mov	r7, r6
 8012ab0:	e7e1      	b.n	8012a76 <_dtoa_r+0x956>
 8012ab2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8012ab4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8012ab8:	4637      	mov	r7, r6
 8012aba:	e599      	b.n	80125f0 <_dtoa_r+0x4d0>
 8012abc:	9b08      	ldr	r3, [sp, #32]
 8012abe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8012ac2:	2b00      	cmp	r3, #0
 8012ac4:	f000 80fd 	beq.w	8012cc2 <_dtoa_r+0xba2>
 8012ac8:	2d00      	cmp	r5, #0
 8012aca:	dd05      	ble.n	8012ad8 <_dtoa_r+0x9b8>
 8012acc:	4639      	mov	r1, r7
 8012ace:	462a      	mov	r2, r5
 8012ad0:	4620      	mov	r0, r4
 8012ad2:	f000 fb33 	bl	801313c <__lshift>
 8012ad6:	4607      	mov	r7, r0
 8012ad8:	9b06      	ldr	r3, [sp, #24]
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d05c      	beq.n	8012b98 <_dtoa_r+0xa78>
 8012ade:	6879      	ldr	r1, [r7, #4]
 8012ae0:	4620      	mov	r0, r4
 8012ae2:	f000 f919 	bl	8012d18 <_Balloc>
 8012ae6:	4605      	mov	r5, r0
 8012ae8:	b928      	cbnz	r0, 8012af6 <_dtoa_r+0x9d6>
 8012aea:	4b80      	ldr	r3, [pc, #512]	; (8012cec <_dtoa_r+0xbcc>)
 8012aec:	4602      	mov	r2, r0
 8012aee:	f240 21ea 	movw	r1, #746	; 0x2ea
 8012af2:	f7ff bb2e 	b.w	8012152 <_dtoa_r+0x32>
 8012af6:	693a      	ldr	r2, [r7, #16]
 8012af8:	3202      	adds	r2, #2
 8012afa:	0092      	lsls	r2, r2, #2
 8012afc:	f107 010c 	add.w	r1, r7, #12
 8012b00:	300c      	adds	r0, #12
 8012b02:	f7fe fd0d 	bl	8011520 <memcpy>
 8012b06:	2201      	movs	r2, #1
 8012b08:	4629      	mov	r1, r5
 8012b0a:	4620      	mov	r0, r4
 8012b0c:	f000 fb16 	bl	801313c <__lshift>
 8012b10:	9b00      	ldr	r3, [sp, #0]
 8012b12:	3301      	adds	r3, #1
 8012b14:	9301      	str	r3, [sp, #4]
 8012b16:	9b00      	ldr	r3, [sp, #0]
 8012b18:	444b      	add	r3, r9
 8012b1a:	9307      	str	r3, [sp, #28]
 8012b1c:	9b02      	ldr	r3, [sp, #8]
 8012b1e:	f003 0301 	and.w	r3, r3, #1
 8012b22:	46b8      	mov	r8, r7
 8012b24:	9306      	str	r3, [sp, #24]
 8012b26:	4607      	mov	r7, r0
 8012b28:	9b01      	ldr	r3, [sp, #4]
 8012b2a:	4631      	mov	r1, r6
 8012b2c:	3b01      	subs	r3, #1
 8012b2e:	4658      	mov	r0, fp
 8012b30:	9302      	str	r3, [sp, #8]
 8012b32:	f7ff fa69 	bl	8012008 <quorem>
 8012b36:	4603      	mov	r3, r0
 8012b38:	3330      	adds	r3, #48	; 0x30
 8012b3a:	9004      	str	r0, [sp, #16]
 8012b3c:	4641      	mov	r1, r8
 8012b3e:	4658      	mov	r0, fp
 8012b40:	9308      	str	r3, [sp, #32]
 8012b42:	f000 fb67 	bl	8013214 <__mcmp>
 8012b46:	463a      	mov	r2, r7
 8012b48:	4681      	mov	r9, r0
 8012b4a:	4631      	mov	r1, r6
 8012b4c:	4620      	mov	r0, r4
 8012b4e:	f000 fb7d 	bl	801324c <__mdiff>
 8012b52:	68c2      	ldr	r2, [r0, #12]
 8012b54:	9b08      	ldr	r3, [sp, #32]
 8012b56:	4605      	mov	r5, r0
 8012b58:	bb02      	cbnz	r2, 8012b9c <_dtoa_r+0xa7c>
 8012b5a:	4601      	mov	r1, r0
 8012b5c:	4658      	mov	r0, fp
 8012b5e:	f000 fb59 	bl	8013214 <__mcmp>
 8012b62:	9b08      	ldr	r3, [sp, #32]
 8012b64:	4602      	mov	r2, r0
 8012b66:	4629      	mov	r1, r5
 8012b68:	4620      	mov	r0, r4
 8012b6a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8012b6e:	f000 f913 	bl	8012d98 <_Bfree>
 8012b72:	9b05      	ldr	r3, [sp, #20]
 8012b74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012b76:	9d01      	ldr	r5, [sp, #4]
 8012b78:	ea43 0102 	orr.w	r1, r3, r2
 8012b7c:	9b06      	ldr	r3, [sp, #24]
 8012b7e:	430b      	orrs	r3, r1
 8012b80:	9b08      	ldr	r3, [sp, #32]
 8012b82:	d10d      	bne.n	8012ba0 <_dtoa_r+0xa80>
 8012b84:	2b39      	cmp	r3, #57	; 0x39
 8012b86:	d029      	beq.n	8012bdc <_dtoa_r+0xabc>
 8012b88:	f1b9 0f00 	cmp.w	r9, #0
 8012b8c:	dd01      	ble.n	8012b92 <_dtoa_r+0xa72>
 8012b8e:	9b04      	ldr	r3, [sp, #16]
 8012b90:	3331      	adds	r3, #49	; 0x31
 8012b92:	9a02      	ldr	r2, [sp, #8]
 8012b94:	7013      	strb	r3, [r2, #0]
 8012b96:	e774      	b.n	8012a82 <_dtoa_r+0x962>
 8012b98:	4638      	mov	r0, r7
 8012b9a:	e7b9      	b.n	8012b10 <_dtoa_r+0x9f0>
 8012b9c:	2201      	movs	r2, #1
 8012b9e:	e7e2      	b.n	8012b66 <_dtoa_r+0xa46>
 8012ba0:	f1b9 0f00 	cmp.w	r9, #0
 8012ba4:	db06      	blt.n	8012bb4 <_dtoa_r+0xa94>
 8012ba6:	9905      	ldr	r1, [sp, #20]
 8012ba8:	ea41 0909 	orr.w	r9, r1, r9
 8012bac:	9906      	ldr	r1, [sp, #24]
 8012bae:	ea59 0101 	orrs.w	r1, r9, r1
 8012bb2:	d120      	bne.n	8012bf6 <_dtoa_r+0xad6>
 8012bb4:	2a00      	cmp	r2, #0
 8012bb6:	ddec      	ble.n	8012b92 <_dtoa_r+0xa72>
 8012bb8:	4659      	mov	r1, fp
 8012bba:	2201      	movs	r2, #1
 8012bbc:	4620      	mov	r0, r4
 8012bbe:	9301      	str	r3, [sp, #4]
 8012bc0:	f000 fabc 	bl	801313c <__lshift>
 8012bc4:	4631      	mov	r1, r6
 8012bc6:	4683      	mov	fp, r0
 8012bc8:	f000 fb24 	bl	8013214 <__mcmp>
 8012bcc:	2800      	cmp	r0, #0
 8012bce:	9b01      	ldr	r3, [sp, #4]
 8012bd0:	dc02      	bgt.n	8012bd8 <_dtoa_r+0xab8>
 8012bd2:	d1de      	bne.n	8012b92 <_dtoa_r+0xa72>
 8012bd4:	07da      	lsls	r2, r3, #31
 8012bd6:	d5dc      	bpl.n	8012b92 <_dtoa_r+0xa72>
 8012bd8:	2b39      	cmp	r3, #57	; 0x39
 8012bda:	d1d8      	bne.n	8012b8e <_dtoa_r+0xa6e>
 8012bdc:	9a02      	ldr	r2, [sp, #8]
 8012bde:	2339      	movs	r3, #57	; 0x39
 8012be0:	7013      	strb	r3, [r2, #0]
 8012be2:	462b      	mov	r3, r5
 8012be4:	461d      	mov	r5, r3
 8012be6:	3b01      	subs	r3, #1
 8012be8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012bec:	2a39      	cmp	r2, #57	; 0x39
 8012bee:	d050      	beq.n	8012c92 <_dtoa_r+0xb72>
 8012bf0:	3201      	adds	r2, #1
 8012bf2:	701a      	strb	r2, [r3, #0]
 8012bf4:	e745      	b.n	8012a82 <_dtoa_r+0x962>
 8012bf6:	2a00      	cmp	r2, #0
 8012bf8:	dd03      	ble.n	8012c02 <_dtoa_r+0xae2>
 8012bfa:	2b39      	cmp	r3, #57	; 0x39
 8012bfc:	d0ee      	beq.n	8012bdc <_dtoa_r+0xabc>
 8012bfe:	3301      	adds	r3, #1
 8012c00:	e7c7      	b.n	8012b92 <_dtoa_r+0xa72>
 8012c02:	9a01      	ldr	r2, [sp, #4]
 8012c04:	9907      	ldr	r1, [sp, #28]
 8012c06:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012c0a:	428a      	cmp	r2, r1
 8012c0c:	d02a      	beq.n	8012c64 <_dtoa_r+0xb44>
 8012c0e:	4659      	mov	r1, fp
 8012c10:	2300      	movs	r3, #0
 8012c12:	220a      	movs	r2, #10
 8012c14:	4620      	mov	r0, r4
 8012c16:	f000 f8e1 	bl	8012ddc <__multadd>
 8012c1a:	45b8      	cmp	r8, r7
 8012c1c:	4683      	mov	fp, r0
 8012c1e:	f04f 0300 	mov.w	r3, #0
 8012c22:	f04f 020a 	mov.w	r2, #10
 8012c26:	4641      	mov	r1, r8
 8012c28:	4620      	mov	r0, r4
 8012c2a:	d107      	bne.n	8012c3c <_dtoa_r+0xb1c>
 8012c2c:	f000 f8d6 	bl	8012ddc <__multadd>
 8012c30:	4680      	mov	r8, r0
 8012c32:	4607      	mov	r7, r0
 8012c34:	9b01      	ldr	r3, [sp, #4]
 8012c36:	3301      	adds	r3, #1
 8012c38:	9301      	str	r3, [sp, #4]
 8012c3a:	e775      	b.n	8012b28 <_dtoa_r+0xa08>
 8012c3c:	f000 f8ce 	bl	8012ddc <__multadd>
 8012c40:	4639      	mov	r1, r7
 8012c42:	4680      	mov	r8, r0
 8012c44:	2300      	movs	r3, #0
 8012c46:	220a      	movs	r2, #10
 8012c48:	4620      	mov	r0, r4
 8012c4a:	f000 f8c7 	bl	8012ddc <__multadd>
 8012c4e:	4607      	mov	r7, r0
 8012c50:	e7f0      	b.n	8012c34 <_dtoa_r+0xb14>
 8012c52:	f1b9 0f00 	cmp.w	r9, #0
 8012c56:	9a00      	ldr	r2, [sp, #0]
 8012c58:	bfcc      	ite	gt
 8012c5a:	464d      	movgt	r5, r9
 8012c5c:	2501      	movle	r5, #1
 8012c5e:	4415      	add	r5, r2
 8012c60:	f04f 0800 	mov.w	r8, #0
 8012c64:	4659      	mov	r1, fp
 8012c66:	2201      	movs	r2, #1
 8012c68:	4620      	mov	r0, r4
 8012c6a:	9301      	str	r3, [sp, #4]
 8012c6c:	f000 fa66 	bl	801313c <__lshift>
 8012c70:	4631      	mov	r1, r6
 8012c72:	4683      	mov	fp, r0
 8012c74:	f000 face 	bl	8013214 <__mcmp>
 8012c78:	2800      	cmp	r0, #0
 8012c7a:	dcb2      	bgt.n	8012be2 <_dtoa_r+0xac2>
 8012c7c:	d102      	bne.n	8012c84 <_dtoa_r+0xb64>
 8012c7e:	9b01      	ldr	r3, [sp, #4]
 8012c80:	07db      	lsls	r3, r3, #31
 8012c82:	d4ae      	bmi.n	8012be2 <_dtoa_r+0xac2>
 8012c84:	462b      	mov	r3, r5
 8012c86:	461d      	mov	r5, r3
 8012c88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012c8c:	2a30      	cmp	r2, #48	; 0x30
 8012c8e:	d0fa      	beq.n	8012c86 <_dtoa_r+0xb66>
 8012c90:	e6f7      	b.n	8012a82 <_dtoa_r+0x962>
 8012c92:	9a00      	ldr	r2, [sp, #0]
 8012c94:	429a      	cmp	r2, r3
 8012c96:	d1a5      	bne.n	8012be4 <_dtoa_r+0xac4>
 8012c98:	f10a 0a01 	add.w	sl, sl, #1
 8012c9c:	2331      	movs	r3, #49	; 0x31
 8012c9e:	e779      	b.n	8012b94 <_dtoa_r+0xa74>
 8012ca0:	4b13      	ldr	r3, [pc, #76]	; (8012cf0 <_dtoa_r+0xbd0>)
 8012ca2:	f7ff baaf 	b.w	8012204 <_dtoa_r+0xe4>
 8012ca6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012ca8:	2b00      	cmp	r3, #0
 8012caa:	f47f aa86 	bne.w	80121ba <_dtoa_r+0x9a>
 8012cae:	4b11      	ldr	r3, [pc, #68]	; (8012cf4 <_dtoa_r+0xbd4>)
 8012cb0:	f7ff baa8 	b.w	8012204 <_dtoa_r+0xe4>
 8012cb4:	f1b9 0f00 	cmp.w	r9, #0
 8012cb8:	dc03      	bgt.n	8012cc2 <_dtoa_r+0xba2>
 8012cba:	9b05      	ldr	r3, [sp, #20]
 8012cbc:	2b02      	cmp	r3, #2
 8012cbe:	f73f aec9 	bgt.w	8012a54 <_dtoa_r+0x934>
 8012cc2:	9d00      	ldr	r5, [sp, #0]
 8012cc4:	4631      	mov	r1, r6
 8012cc6:	4658      	mov	r0, fp
 8012cc8:	f7ff f99e 	bl	8012008 <quorem>
 8012ccc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8012cd0:	f805 3b01 	strb.w	r3, [r5], #1
 8012cd4:	9a00      	ldr	r2, [sp, #0]
 8012cd6:	1aaa      	subs	r2, r5, r2
 8012cd8:	4591      	cmp	r9, r2
 8012cda:	ddba      	ble.n	8012c52 <_dtoa_r+0xb32>
 8012cdc:	4659      	mov	r1, fp
 8012cde:	2300      	movs	r3, #0
 8012ce0:	220a      	movs	r2, #10
 8012ce2:	4620      	mov	r0, r4
 8012ce4:	f000 f87a 	bl	8012ddc <__multadd>
 8012ce8:	4683      	mov	fp, r0
 8012cea:	e7eb      	b.n	8012cc4 <_dtoa_r+0xba4>
 8012cec:	0801489b 	.word	0x0801489b
 8012cf0:	080147f4 	.word	0x080147f4
 8012cf4:	08014818 	.word	0x08014818

08012cf8 <_localeconv_r>:
 8012cf8:	4800      	ldr	r0, [pc, #0]	; (8012cfc <_localeconv_r+0x4>)
 8012cfa:	4770      	bx	lr
 8012cfc:	200003e4 	.word	0x200003e4

08012d00 <__malloc_lock>:
 8012d00:	4801      	ldr	r0, [pc, #4]	; (8012d08 <__malloc_lock+0x8>)
 8012d02:	f000 bd22 	b.w	801374a <__retarget_lock_acquire_recursive>
 8012d06:	bf00      	nop
 8012d08:	20001238 	.word	0x20001238

08012d0c <__malloc_unlock>:
 8012d0c:	4801      	ldr	r0, [pc, #4]	; (8012d14 <__malloc_unlock+0x8>)
 8012d0e:	f000 bd1d 	b.w	801374c <__retarget_lock_release_recursive>
 8012d12:	bf00      	nop
 8012d14:	20001238 	.word	0x20001238

08012d18 <_Balloc>:
 8012d18:	b570      	push	{r4, r5, r6, lr}
 8012d1a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012d1c:	4604      	mov	r4, r0
 8012d1e:	460d      	mov	r5, r1
 8012d20:	b976      	cbnz	r6, 8012d40 <_Balloc+0x28>
 8012d22:	2010      	movs	r0, #16
 8012d24:	f7fe fbf4 	bl	8011510 <malloc>
 8012d28:	4602      	mov	r2, r0
 8012d2a:	6260      	str	r0, [r4, #36]	; 0x24
 8012d2c:	b920      	cbnz	r0, 8012d38 <_Balloc+0x20>
 8012d2e:	4b18      	ldr	r3, [pc, #96]	; (8012d90 <_Balloc+0x78>)
 8012d30:	4818      	ldr	r0, [pc, #96]	; (8012d94 <_Balloc+0x7c>)
 8012d32:	2166      	movs	r1, #102	; 0x66
 8012d34:	f000 fcd8 	bl	80136e8 <__assert_func>
 8012d38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012d3c:	6006      	str	r6, [r0, #0]
 8012d3e:	60c6      	str	r6, [r0, #12]
 8012d40:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012d42:	68f3      	ldr	r3, [r6, #12]
 8012d44:	b183      	cbz	r3, 8012d68 <_Balloc+0x50>
 8012d46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012d48:	68db      	ldr	r3, [r3, #12]
 8012d4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012d4e:	b9b8      	cbnz	r0, 8012d80 <_Balloc+0x68>
 8012d50:	2101      	movs	r1, #1
 8012d52:	fa01 f605 	lsl.w	r6, r1, r5
 8012d56:	1d72      	adds	r2, r6, #5
 8012d58:	0092      	lsls	r2, r2, #2
 8012d5a:	4620      	mov	r0, r4
 8012d5c:	f000 fb5a 	bl	8013414 <_calloc_r>
 8012d60:	b160      	cbz	r0, 8012d7c <_Balloc+0x64>
 8012d62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012d66:	e00e      	b.n	8012d86 <_Balloc+0x6e>
 8012d68:	2221      	movs	r2, #33	; 0x21
 8012d6a:	2104      	movs	r1, #4
 8012d6c:	4620      	mov	r0, r4
 8012d6e:	f000 fb51 	bl	8013414 <_calloc_r>
 8012d72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012d74:	60f0      	str	r0, [r6, #12]
 8012d76:	68db      	ldr	r3, [r3, #12]
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	d1e4      	bne.n	8012d46 <_Balloc+0x2e>
 8012d7c:	2000      	movs	r0, #0
 8012d7e:	bd70      	pop	{r4, r5, r6, pc}
 8012d80:	6802      	ldr	r2, [r0, #0]
 8012d82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012d86:	2300      	movs	r3, #0
 8012d88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012d8c:	e7f7      	b.n	8012d7e <_Balloc+0x66>
 8012d8e:	bf00      	nop
 8012d90:	08014825 	.word	0x08014825
 8012d94:	080148ac 	.word	0x080148ac

08012d98 <_Bfree>:
 8012d98:	b570      	push	{r4, r5, r6, lr}
 8012d9a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012d9c:	4605      	mov	r5, r0
 8012d9e:	460c      	mov	r4, r1
 8012da0:	b976      	cbnz	r6, 8012dc0 <_Bfree+0x28>
 8012da2:	2010      	movs	r0, #16
 8012da4:	f7fe fbb4 	bl	8011510 <malloc>
 8012da8:	4602      	mov	r2, r0
 8012daa:	6268      	str	r0, [r5, #36]	; 0x24
 8012dac:	b920      	cbnz	r0, 8012db8 <_Bfree+0x20>
 8012dae:	4b09      	ldr	r3, [pc, #36]	; (8012dd4 <_Bfree+0x3c>)
 8012db0:	4809      	ldr	r0, [pc, #36]	; (8012dd8 <_Bfree+0x40>)
 8012db2:	218a      	movs	r1, #138	; 0x8a
 8012db4:	f000 fc98 	bl	80136e8 <__assert_func>
 8012db8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012dbc:	6006      	str	r6, [r0, #0]
 8012dbe:	60c6      	str	r6, [r0, #12]
 8012dc0:	b13c      	cbz	r4, 8012dd2 <_Bfree+0x3a>
 8012dc2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012dc4:	6862      	ldr	r2, [r4, #4]
 8012dc6:	68db      	ldr	r3, [r3, #12]
 8012dc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012dcc:	6021      	str	r1, [r4, #0]
 8012dce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012dd2:	bd70      	pop	{r4, r5, r6, pc}
 8012dd4:	08014825 	.word	0x08014825
 8012dd8:	080148ac 	.word	0x080148ac

08012ddc <__multadd>:
 8012ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012de0:	690e      	ldr	r6, [r1, #16]
 8012de2:	4607      	mov	r7, r0
 8012de4:	4698      	mov	r8, r3
 8012de6:	460c      	mov	r4, r1
 8012de8:	f101 0014 	add.w	r0, r1, #20
 8012dec:	2300      	movs	r3, #0
 8012dee:	6805      	ldr	r5, [r0, #0]
 8012df0:	b2a9      	uxth	r1, r5
 8012df2:	fb02 8101 	mla	r1, r2, r1, r8
 8012df6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8012dfa:	0c2d      	lsrs	r5, r5, #16
 8012dfc:	fb02 c505 	mla	r5, r2, r5, ip
 8012e00:	b289      	uxth	r1, r1
 8012e02:	3301      	adds	r3, #1
 8012e04:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8012e08:	429e      	cmp	r6, r3
 8012e0a:	f840 1b04 	str.w	r1, [r0], #4
 8012e0e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8012e12:	dcec      	bgt.n	8012dee <__multadd+0x12>
 8012e14:	f1b8 0f00 	cmp.w	r8, #0
 8012e18:	d022      	beq.n	8012e60 <__multadd+0x84>
 8012e1a:	68a3      	ldr	r3, [r4, #8]
 8012e1c:	42b3      	cmp	r3, r6
 8012e1e:	dc19      	bgt.n	8012e54 <__multadd+0x78>
 8012e20:	6861      	ldr	r1, [r4, #4]
 8012e22:	4638      	mov	r0, r7
 8012e24:	3101      	adds	r1, #1
 8012e26:	f7ff ff77 	bl	8012d18 <_Balloc>
 8012e2a:	4605      	mov	r5, r0
 8012e2c:	b928      	cbnz	r0, 8012e3a <__multadd+0x5e>
 8012e2e:	4602      	mov	r2, r0
 8012e30:	4b0d      	ldr	r3, [pc, #52]	; (8012e68 <__multadd+0x8c>)
 8012e32:	480e      	ldr	r0, [pc, #56]	; (8012e6c <__multadd+0x90>)
 8012e34:	21b5      	movs	r1, #181	; 0xb5
 8012e36:	f000 fc57 	bl	80136e8 <__assert_func>
 8012e3a:	6922      	ldr	r2, [r4, #16]
 8012e3c:	3202      	adds	r2, #2
 8012e3e:	f104 010c 	add.w	r1, r4, #12
 8012e42:	0092      	lsls	r2, r2, #2
 8012e44:	300c      	adds	r0, #12
 8012e46:	f7fe fb6b 	bl	8011520 <memcpy>
 8012e4a:	4621      	mov	r1, r4
 8012e4c:	4638      	mov	r0, r7
 8012e4e:	f7ff ffa3 	bl	8012d98 <_Bfree>
 8012e52:	462c      	mov	r4, r5
 8012e54:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8012e58:	3601      	adds	r6, #1
 8012e5a:	f8c3 8014 	str.w	r8, [r3, #20]
 8012e5e:	6126      	str	r6, [r4, #16]
 8012e60:	4620      	mov	r0, r4
 8012e62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e66:	bf00      	nop
 8012e68:	0801489b 	.word	0x0801489b
 8012e6c:	080148ac 	.word	0x080148ac

08012e70 <__hi0bits>:
 8012e70:	0c03      	lsrs	r3, r0, #16
 8012e72:	041b      	lsls	r3, r3, #16
 8012e74:	b9d3      	cbnz	r3, 8012eac <__hi0bits+0x3c>
 8012e76:	0400      	lsls	r0, r0, #16
 8012e78:	2310      	movs	r3, #16
 8012e7a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8012e7e:	bf04      	itt	eq
 8012e80:	0200      	lsleq	r0, r0, #8
 8012e82:	3308      	addeq	r3, #8
 8012e84:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012e88:	bf04      	itt	eq
 8012e8a:	0100      	lsleq	r0, r0, #4
 8012e8c:	3304      	addeq	r3, #4
 8012e8e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012e92:	bf04      	itt	eq
 8012e94:	0080      	lsleq	r0, r0, #2
 8012e96:	3302      	addeq	r3, #2
 8012e98:	2800      	cmp	r0, #0
 8012e9a:	db05      	blt.n	8012ea8 <__hi0bits+0x38>
 8012e9c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012ea0:	f103 0301 	add.w	r3, r3, #1
 8012ea4:	bf08      	it	eq
 8012ea6:	2320      	moveq	r3, #32
 8012ea8:	4618      	mov	r0, r3
 8012eaa:	4770      	bx	lr
 8012eac:	2300      	movs	r3, #0
 8012eae:	e7e4      	b.n	8012e7a <__hi0bits+0xa>

08012eb0 <__lo0bits>:
 8012eb0:	6803      	ldr	r3, [r0, #0]
 8012eb2:	f013 0207 	ands.w	r2, r3, #7
 8012eb6:	4601      	mov	r1, r0
 8012eb8:	d00b      	beq.n	8012ed2 <__lo0bits+0x22>
 8012eba:	07da      	lsls	r2, r3, #31
 8012ebc:	d424      	bmi.n	8012f08 <__lo0bits+0x58>
 8012ebe:	0798      	lsls	r0, r3, #30
 8012ec0:	bf49      	itett	mi
 8012ec2:	085b      	lsrmi	r3, r3, #1
 8012ec4:	089b      	lsrpl	r3, r3, #2
 8012ec6:	2001      	movmi	r0, #1
 8012ec8:	600b      	strmi	r3, [r1, #0]
 8012eca:	bf5c      	itt	pl
 8012ecc:	600b      	strpl	r3, [r1, #0]
 8012ece:	2002      	movpl	r0, #2
 8012ed0:	4770      	bx	lr
 8012ed2:	b298      	uxth	r0, r3
 8012ed4:	b9b0      	cbnz	r0, 8012f04 <__lo0bits+0x54>
 8012ed6:	0c1b      	lsrs	r3, r3, #16
 8012ed8:	2010      	movs	r0, #16
 8012eda:	f013 0fff 	tst.w	r3, #255	; 0xff
 8012ede:	bf04      	itt	eq
 8012ee0:	0a1b      	lsreq	r3, r3, #8
 8012ee2:	3008      	addeq	r0, #8
 8012ee4:	071a      	lsls	r2, r3, #28
 8012ee6:	bf04      	itt	eq
 8012ee8:	091b      	lsreq	r3, r3, #4
 8012eea:	3004      	addeq	r0, #4
 8012eec:	079a      	lsls	r2, r3, #30
 8012eee:	bf04      	itt	eq
 8012ef0:	089b      	lsreq	r3, r3, #2
 8012ef2:	3002      	addeq	r0, #2
 8012ef4:	07da      	lsls	r2, r3, #31
 8012ef6:	d403      	bmi.n	8012f00 <__lo0bits+0x50>
 8012ef8:	085b      	lsrs	r3, r3, #1
 8012efa:	f100 0001 	add.w	r0, r0, #1
 8012efe:	d005      	beq.n	8012f0c <__lo0bits+0x5c>
 8012f00:	600b      	str	r3, [r1, #0]
 8012f02:	4770      	bx	lr
 8012f04:	4610      	mov	r0, r2
 8012f06:	e7e8      	b.n	8012eda <__lo0bits+0x2a>
 8012f08:	2000      	movs	r0, #0
 8012f0a:	4770      	bx	lr
 8012f0c:	2020      	movs	r0, #32
 8012f0e:	4770      	bx	lr

08012f10 <__i2b>:
 8012f10:	b510      	push	{r4, lr}
 8012f12:	460c      	mov	r4, r1
 8012f14:	2101      	movs	r1, #1
 8012f16:	f7ff feff 	bl	8012d18 <_Balloc>
 8012f1a:	4602      	mov	r2, r0
 8012f1c:	b928      	cbnz	r0, 8012f2a <__i2b+0x1a>
 8012f1e:	4b05      	ldr	r3, [pc, #20]	; (8012f34 <__i2b+0x24>)
 8012f20:	4805      	ldr	r0, [pc, #20]	; (8012f38 <__i2b+0x28>)
 8012f22:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012f26:	f000 fbdf 	bl	80136e8 <__assert_func>
 8012f2a:	2301      	movs	r3, #1
 8012f2c:	6144      	str	r4, [r0, #20]
 8012f2e:	6103      	str	r3, [r0, #16]
 8012f30:	bd10      	pop	{r4, pc}
 8012f32:	bf00      	nop
 8012f34:	0801489b 	.word	0x0801489b
 8012f38:	080148ac 	.word	0x080148ac

08012f3c <__multiply>:
 8012f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f40:	4614      	mov	r4, r2
 8012f42:	690a      	ldr	r2, [r1, #16]
 8012f44:	6923      	ldr	r3, [r4, #16]
 8012f46:	429a      	cmp	r2, r3
 8012f48:	bfb8      	it	lt
 8012f4a:	460b      	movlt	r3, r1
 8012f4c:	460d      	mov	r5, r1
 8012f4e:	bfbc      	itt	lt
 8012f50:	4625      	movlt	r5, r4
 8012f52:	461c      	movlt	r4, r3
 8012f54:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8012f58:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8012f5c:	68ab      	ldr	r3, [r5, #8]
 8012f5e:	6869      	ldr	r1, [r5, #4]
 8012f60:	eb0a 0709 	add.w	r7, sl, r9
 8012f64:	42bb      	cmp	r3, r7
 8012f66:	b085      	sub	sp, #20
 8012f68:	bfb8      	it	lt
 8012f6a:	3101      	addlt	r1, #1
 8012f6c:	f7ff fed4 	bl	8012d18 <_Balloc>
 8012f70:	b930      	cbnz	r0, 8012f80 <__multiply+0x44>
 8012f72:	4602      	mov	r2, r0
 8012f74:	4b42      	ldr	r3, [pc, #264]	; (8013080 <__multiply+0x144>)
 8012f76:	4843      	ldr	r0, [pc, #268]	; (8013084 <__multiply+0x148>)
 8012f78:	f240 115d 	movw	r1, #349	; 0x15d
 8012f7c:	f000 fbb4 	bl	80136e8 <__assert_func>
 8012f80:	f100 0614 	add.w	r6, r0, #20
 8012f84:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8012f88:	4633      	mov	r3, r6
 8012f8a:	2200      	movs	r2, #0
 8012f8c:	4543      	cmp	r3, r8
 8012f8e:	d31e      	bcc.n	8012fce <__multiply+0x92>
 8012f90:	f105 0c14 	add.w	ip, r5, #20
 8012f94:	f104 0314 	add.w	r3, r4, #20
 8012f98:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8012f9c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8012fa0:	9202      	str	r2, [sp, #8]
 8012fa2:	ebac 0205 	sub.w	r2, ip, r5
 8012fa6:	3a15      	subs	r2, #21
 8012fa8:	f022 0203 	bic.w	r2, r2, #3
 8012fac:	3204      	adds	r2, #4
 8012fae:	f105 0115 	add.w	r1, r5, #21
 8012fb2:	458c      	cmp	ip, r1
 8012fb4:	bf38      	it	cc
 8012fb6:	2204      	movcc	r2, #4
 8012fb8:	9201      	str	r2, [sp, #4]
 8012fba:	9a02      	ldr	r2, [sp, #8]
 8012fbc:	9303      	str	r3, [sp, #12]
 8012fbe:	429a      	cmp	r2, r3
 8012fc0:	d808      	bhi.n	8012fd4 <__multiply+0x98>
 8012fc2:	2f00      	cmp	r7, #0
 8012fc4:	dc55      	bgt.n	8013072 <__multiply+0x136>
 8012fc6:	6107      	str	r7, [r0, #16]
 8012fc8:	b005      	add	sp, #20
 8012fca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012fce:	f843 2b04 	str.w	r2, [r3], #4
 8012fd2:	e7db      	b.n	8012f8c <__multiply+0x50>
 8012fd4:	f8b3 a000 	ldrh.w	sl, [r3]
 8012fd8:	f1ba 0f00 	cmp.w	sl, #0
 8012fdc:	d020      	beq.n	8013020 <__multiply+0xe4>
 8012fde:	f105 0e14 	add.w	lr, r5, #20
 8012fe2:	46b1      	mov	r9, r6
 8012fe4:	2200      	movs	r2, #0
 8012fe6:	f85e 4b04 	ldr.w	r4, [lr], #4
 8012fea:	f8d9 b000 	ldr.w	fp, [r9]
 8012fee:	b2a1      	uxth	r1, r4
 8012ff0:	fa1f fb8b 	uxth.w	fp, fp
 8012ff4:	fb0a b101 	mla	r1, sl, r1, fp
 8012ff8:	4411      	add	r1, r2
 8012ffa:	f8d9 2000 	ldr.w	r2, [r9]
 8012ffe:	0c24      	lsrs	r4, r4, #16
 8013000:	0c12      	lsrs	r2, r2, #16
 8013002:	fb0a 2404 	mla	r4, sl, r4, r2
 8013006:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801300a:	b289      	uxth	r1, r1
 801300c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8013010:	45f4      	cmp	ip, lr
 8013012:	f849 1b04 	str.w	r1, [r9], #4
 8013016:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801301a:	d8e4      	bhi.n	8012fe6 <__multiply+0xaa>
 801301c:	9901      	ldr	r1, [sp, #4]
 801301e:	5072      	str	r2, [r6, r1]
 8013020:	9a03      	ldr	r2, [sp, #12]
 8013022:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013026:	3304      	adds	r3, #4
 8013028:	f1b9 0f00 	cmp.w	r9, #0
 801302c:	d01f      	beq.n	801306e <__multiply+0x132>
 801302e:	6834      	ldr	r4, [r6, #0]
 8013030:	f105 0114 	add.w	r1, r5, #20
 8013034:	46b6      	mov	lr, r6
 8013036:	f04f 0a00 	mov.w	sl, #0
 801303a:	880a      	ldrh	r2, [r1, #0]
 801303c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8013040:	fb09 b202 	mla	r2, r9, r2, fp
 8013044:	4492      	add	sl, r2
 8013046:	b2a4      	uxth	r4, r4
 8013048:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801304c:	f84e 4b04 	str.w	r4, [lr], #4
 8013050:	f851 4b04 	ldr.w	r4, [r1], #4
 8013054:	f8be 2000 	ldrh.w	r2, [lr]
 8013058:	0c24      	lsrs	r4, r4, #16
 801305a:	fb09 2404 	mla	r4, r9, r4, r2
 801305e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8013062:	458c      	cmp	ip, r1
 8013064:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8013068:	d8e7      	bhi.n	801303a <__multiply+0xfe>
 801306a:	9a01      	ldr	r2, [sp, #4]
 801306c:	50b4      	str	r4, [r6, r2]
 801306e:	3604      	adds	r6, #4
 8013070:	e7a3      	b.n	8012fba <__multiply+0x7e>
 8013072:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013076:	2b00      	cmp	r3, #0
 8013078:	d1a5      	bne.n	8012fc6 <__multiply+0x8a>
 801307a:	3f01      	subs	r7, #1
 801307c:	e7a1      	b.n	8012fc2 <__multiply+0x86>
 801307e:	bf00      	nop
 8013080:	0801489b 	.word	0x0801489b
 8013084:	080148ac 	.word	0x080148ac

08013088 <__pow5mult>:
 8013088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801308c:	4615      	mov	r5, r2
 801308e:	f012 0203 	ands.w	r2, r2, #3
 8013092:	4606      	mov	r6, r0
 8013094:	460f      	mov	r7, r1
 8013096:	d007      	beq.n	80130a8 <__pow5mult+0x20>
 8013098:	4c25      	ldr	r4, [pc, #148]	; (8013130 <__pow5mult+0xa8>)
 801309a:	3a01      	subs	r2, #1
 801309c:	2300      	movs	r3, #0
 801309e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80130a2:	f7ff fe9b 	bl	8012ddc <__multadd>
 80130a6:	4607      	mov	r7, r0
 80130a8:	10ad      	asrs	r5, r5, #2
 80130aa:	d03d      	beq.n	8013128 <__pow5mult+0xa0>
 80130ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80130ae:	b97c      	cbnz	r4, 80130d0 <__pow5mult+0x48>
 80130b0:	2010      	movs	r0, #16
 80130b2:	f7fe fa2d 	bl	8011510 <malloc>
 80130b6:	4602      	mov	r2, r0
 80130b8:	6270      	str	r0, [r6, #36]	; 0x24
 80130ba:	b928      	cbnz	r0, 80130c8 <__pow5mult+0x40>
 80130bc:	4b1d      	ldr	r3, [pc, #116]	; (8013134 <__pow5mult+0xac>)
 80130be:	481e      	ldr	r0, [pc, #120]	; (8013138 <__pow5mult+0xb0>)
 80130c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80130c4:	f000 fb10 	bl	80136e8 <__assert_func>
 80130c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80130cc:	6004      	str	r4, [r0, #0]
 80130ce:	60c4      	str	r4, [r0, #12]
 80130d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80130d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80130d8:	b94c      	cbnz	r4, 80130ee <__pow5mult+0x66>
 80130da:	f240 2171 	movw	r1, #625	; 0x271
 80130de:	4630      	mov	r0, r6
 80130e0:	f7ff ff16 	bl	8012f10 <__i2b>
 80130e4:	2300      	movs	r3, #0
 80130e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80130ea:	4604      	mov	r4, r0
 80130ec:	6003      	str	r3, [r0, #0]
 80130ee:	f04f 0900 	mov.w	r9, #0
 80130f2:	07eb      	lsls	r3, r5, #31
 80130f4:	d50a      	bpl.n	801310c <__pow5mult+0x84>
 80130f6:	4639      	mov	r1, r7
 80130f8:	4622      	mov	r2, r4
 80130fa:	4630      	mov	r0, r6
 80130fc:	f7ff ff1e 	bl	8012f3c <__multiply>
 8013100:	4639      	mov	r1, r7
 8013102:	4680      	mov	r8, r0
 8013104:	4630      	mov	r0, r6
 8013106:	f7ff fe47 	bl	8012d98 <_Bfree>
 801310a:	4647      	mov	r7, r8
 801310c:	106d      	asrs	r5, r5, #1
 801310e:	d00b      	beq.n	8013128 <__pow5mult+0xa0>
 8013110:	6820      	ldr	r0, [r4, #0]
 8013112:	b938      	cbnz	r0, 8013124 <__pow5mult+0x9c>
 8013114:	4622      	mov	r2, r4
 8013116:	4621      	mov	r1, r4
 8013118:	4630      	mov	r0, r6
 801311a:	f7ff ff0f 	bl	8012f3c <__multiply>
 801311e:	6020      	str	r0, [r4, #0]
 8013120:	f8c0 9000 	str.w	r9, [r0]
 8013124:	4604      	mov	r4, r0
 8013126:	e7e4      	b.n	80130f2 <__pow5mult+0x6a>
 8013128:	4638      	mov	r0, r7
 801312a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801312e:	bf00      	nop
 8013130:	08014a00 	.word	0x08014a00
 8013134:	08014825 	.word	0x08014825
 8013138:	080148ac 	.word	0x080148ac

0801313c <__lshift>:
 801313c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013140:	460c      	mov	r4, r1
 8013142:	6849      	ldr	r1, [r1, #4]
 8013144:	6923      	ldr	r3, [r4, #16]
 8013146:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801314a:	68a3      	ldr	r3, [r4, #8]
 801314c:	4607      	mov	r7, r0
 801314e:	4691      	mov	r9, r2
 8013150:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013154:	f108 0601 	add.w	r6, r8, #1
 8013158:	42b3      	cmp	r3, r6
 801315a:	db0b      	blt.n	8013174 <__lshift+0x38>
 801315c:	4638      	mov	r0, r7
 801315e:	f7ff fddb 	bl	8012d18 <_Balloc>
 8013162:	4605      	mov	r5, r0
 8013164:	b948      	cbnz	r0, 801317a <__lshift+0x3e>
 8013166:	4602      	mov	r2, r0
 8013168:	4b28      	ldr	r3, [pc, #160]	; (801320c <__lshift+0xd0>)
 801316a:	4829      	ldr	r0, [pc, #164]	; (8013210 <__lshift+0xd4>)
 801316c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013170:	f000 faba 	bl	80136e8 <__assert_func>
 8013174:	3101      	adds	r1, #1
 8013176:	005b      	lsls	r3, r3, #1
 8013178:	e7ee      	b.n	8013158 <__lshift+0x1c>
 801317a:	2300      	movs	r3, #0
 801317c:	f100 0114 	add.w	r1, r0, #20
 8013180:	f100 0210 	add.w	r2, r0, #16
 8013184:	4618      	mov	r0, r3
 8013186:	4553      	cmp	r3, sl
 8013188:	db33      	blt.n	80131f2 <__lshift+0xb6>
 801318a:	6920      	ldr	r0, [r4, #16]
 801318c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013190:	f104 0314 	add.w	r3, r4, #20
 8013194:	f019 091f 	ands.w	r9, r9, #31
 8013198:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801319c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80131a0:	d02b      	beq.n	80131fa <__lshift+0xbe>
 80131a2:	f1c9 0e20 	rsb	lr, r9, #32
 80131a6:	468a      	mov	sl, r1
 80131a8:	2200      	movs	r2, #0
 80131aa:	6818      	ldr	r0, [r3, #0]
 80131ac:	fa00 f009 	lsl.w	r0, r0, r9
 80131b0:	4302      	orrs	r2, r0
 80131b2:	f84a 2b04 	str.w	r2, [sl], #4
 80131b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80131ba:	459c      	cmp	ip, r3
 80131bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80131c0:	d8f3      	bhi.n	80131aa <__lshift+0x6e>
 80131c2:	ebac 0304 	sub.w	r3, ip, r4
 80131c6:	3b15      	subs	r3, #21
 80131c8:	f023 0303 	bic.w	r3, r3, #3
 80131cc:	3304      	adds	r3, #4
 80131ce:	f104 0015 	add.w	r0, r4, #21
 80131d2:	4584      	cmp	ip, r0
 80131d4:	bf38      	it	cc
 80131d6:	2304      	movcc	r3, #4
 80131d8:	50ca      	str	r2, [r1, r3]
 80131da:	b10a      	cbz	r2, 80131e0 <__lshift+0xa4>
 80131dc:	f108 0602 	add.w	r6, r8, #2
 80131e0:	3e01      	subs	r6, #1
 80131e2:	4638      	mov	r0, r7
 80131e4:	612e      	str	r6, [r5, #16]
 80131e6:	4621      	mov	r1, r4
 80131e8:	f7ff fdd6 	bl	8012d98 <_Bfree>
 80131ec:	4628      	mov	r0, r5
 80131ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80131f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80131f6:	3301      	adds	r3, #1
 80131f8:	e7c5      	b.n	8013186 <__lshift+0x4a>
 80131fa:	3904      	subs	r1, #4
 80131fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8013200:	f841 2f04 	str.w	r2, [r1, #4]!
 8013204:	459c      	cmp	ip, r3
 8013206:	d8f9      	bhi.n	80131fc <__lshift+0xc0>
 8013208:	e7ea      	b.n	80131e0 <__lshift+0xa4>
 801320a:	bf00      	nop
 801320c:	0801489b 	.word	0x0801489b
 8013210:	080148ac 	.word	0x080148ac

08013214 <__mcmp>:
 8013214:	b530      	push	{r4, r5, lr}
 8013216:	6902      	ldr	r2, [r0, #16]
 8013218:	690c      	ldr	r4, [r1, #16]
 801321a:	1b12      	subs	r2, r2, r4
 801321c:	d10e      	bne.n	801323c <__mcmp+0x28>
 801321e:	f100 0314 	add.w	r3, r0, #20
 8013222:	3114      	adds	r1, #20
 8013224:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013228:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801322c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013230:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8013234:	42a5      	cmp	r5, r4
 8013236:	d003      	beq.n	8013240 <__mcmp+0x2c>
 8013238:	d305      	bcc.n	8013246 <__mcmp+0x32>
 801323a:	2201      	movs	r2, #1
 801323c:	4610      	mov	r0, r2
 801323e:	bd30      	pop	{r4, r5, pc}
 8013240:	4283      	cmp	r3, r0
 8013242:	d3f3      	bcc.n	801322c <__mcmp+0x18>
 8013244:	e7fa      	b.n	801323c <__mcmp+0x28>
 8013246:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801324a:	e7f7      	b.n	801323c <__mcmp+0x28>

0801324c <__mdiff>:
 801324c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013250:	460c      	mov	r4, r1
 8013252:	4606      	mov	r6, r0
 8013254:	4611      	mov	r1, r2
 8013256:	4620      	mov	r0, r4
 8013258:	4617      	mov	r7, r2
 801325a:	f7ff ffdb 	bl	8013214 <__mcmp>
 801325e:	1e05      	subs	r5, r0, #0
 8013260:	d110      	bne.n	8013284 <__mdiff+0x38>
 8013262:	4629      	mov	r1, r5
 8013264:	4630      	mov	r0, r6
 8013266:	f7ff fd57 	bl	8012d18 <_Balloc>
 801326a:	b930      	cbnz	r0, 801327a <__mdiff+0x2e>
 801326c:	4b39      	ldr	r3, [pc, #228]	; (8013354 <__mdiff+0x108>)
 801326e:	4602      	mov	r2, r0
 8013270:	f240 2132 	movw	r1, #562	; 0x232
 8013274:	4838      	ldr	r0, [pc, #224]	; (8013358 <__mdiff+0x10c>)
 8013276:	f000 fa37 	bl	80136e8 <__assert_func>
 801327a:	2301      	movs	r3, #1
 801327c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013280:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013284:	bfa4      	itt	ge
 8013286:	463b      	movge	r3, r7
 8013288:	4627      	movge	r7, r4
 801328a:	4630      	mov	r0, r6
 801328c:	6879      	ldr	r1, [r7, #4]
 801328e:	bfa6      	itte	ge
 8013290:	461c      	movge	r4, r3
 8013292:	2500      	movge	r5, #0
 8013294:	2501      	movlt	r5, #1
 8013296:	f7ff fd3f 	bl	8012d18 <_Balloc>
 801329a:	b920      	cbnz	r0, 80132a6 <__mdiff+0x5a>
 801329c:	4b2d      	ldr	r3, [pc, #180]	; (8013354 <__mdiff+0x108>)
 801329e:	4602      	mov	r2, r0
 80132a0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80132a4:	e7e6      	b.n	8013274 <__mdiff+0x28>
 80132a6:	693e      	ldr	r6, [r7, #16]
 80132a8:	60c5      	str	r5, [r0, #12]
 80132aa:	6925      	ldr	r5, [r4, #16]
 80132ac:	f107 0114 	add.w	r1, r7, #20
 80132b0:	f104 0914 	add.w	r9, r4, #20
 80132b4:	f100 0e14 	add.w	lr, r0, #20
 80132b8:	f107 0210 	add.w	r2, r7, #16
 80132bc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80132c0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80132c4:	46f2      	mov	sl, lr
 80132c6:	2700      	movs	r7, #0
 80132c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80132cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80132d0:	fa1f f883 	uxth.w	r8, r3
 80132d4:	fa17 f78b 	uxtah	r7, r7, fp
 80132d8:	0c1b      	lsrs	r3, r3, #16
 80132da:	eba7 0808 	sub.w	r8, r7, r8
 80132de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80132e2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80132e6:	fa1f f888 	uxth.w	r8, r8
 80132ea:	141f      	asrs	r7, r3, #16
 80132ec:	454d      	cmp	r5, r9
 80132ee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80132f2:	f84a 3b04 	str.w	r3, [sl], #4
 80132f6:	d8e7      	bhi.n	80132c8 <__mdiff+0x7c>
 80132f8:	1b2b      	subs	r3, r5, r4
 80132fa:	3b15      	subs	r3, #21
 80132fc:	f023 0303 	bic.w	r3, r3, #3
 8013300:	3304      	adds	r3, #4
 8013302:	3415      	adds	r4, #21
 8013304:	42a5      	cmp	r5, r4
 8013306:	bf38      	it	cc
 8013308:	2304      	movcc	r3, #4
 801330a:	4419      	add	r1, r3
 801330c:	4473      	add	r3, lr
 801330e:	469e      	mov	lr, r3
 8013310:	460d      	mov	r5, r1
 8013312:	4565      	cmp	r5, ip
 8013314:	d30e      	bcc.n	8013334 <__mdiff+0xe8>
 8013316:	f10c 0203 	add.w	r2, ip, #3
 801331a:	1a52      	subs	r2, r2, r1
 801331c:	f022 0203 	bic.w	r2, r2, #3
 8013320:	3903      	subs	r1, #3
 8013322:	458c      	cmp	ip, r1
 8013324:	bf38      	it	cc
 8013326:	2200      	movcc	r2, #0
 8013328:	441a      	add	r2, r3
 801332a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801332e:	b17b      	cbz	r3, 8013350 <__mdiff+0x104>
 8013330:	6106      	str	r6, [r0, #16]
 8013332:	e7a5      	b.n	8013280 <__mdiff+0x34>
 8013334:	f855 8b04 	ldr.w	r8, [r5], #4
 8013338:	fa17 f488 	uxtah	r4, r7, r8
 801333c:	1422      	asrs	r2, r4, #16
 801333e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8013342:	b2a4      	uxth	r4, r4
 8013344:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8013348:	f84e 4b04 	str.w	r4, [lr], #4
 801334c:	1417      	asrs	r7, r2, #16
 801334e:	e7e0      	b.n	8013312 <__mdiff+0xc6>
 8013350:	3e01      	subs	r6, #1
 8013352:	e7ea      	b.n	801332a <__mdiff+0xde>
 8013354:	0801489b 	.word	0x0801489b
 8013358:	080148ac 	.word	0x080148ac

0801335c <__d2b>:
 801335c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013360:	4689      	mov	r9, r1
 8013362:	2101      	movs	r1, #1
 8013364:	ec57 6b10 	vmov	r6, r7, d0
 8013368:	4690      	mov	r8, r2
 801336a:	f7ff fcd5 	bl	8012d18 <_Balloc>
 801336e:	4604      	mov	r4, r0
 8013370:	b930      	cbnz	r0, 8013380 <__d2b+0x24>
 8013372:	4602      	mov	r2, r0
 8013374:	4b25      	ldr	r3, [pc, #148]	; (801340c <__d2b+0xb0>)
 8013376:	4826      	ldr	r0, [pc, #152]	; (8013410 <__d2b+0xb4>)
 8013378:	f240 310a 	movw	r1, #778	; 0x30a
 801337c:	f000 f9b4 	bl	80136e8 <__assert_func>
 8013380:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8013384:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013388:	bb35      	cbnz	r5, 80133d8 <__d2b+0x7c>
 801338a:	2e00      	cmp	r6, #0
 801338c:	9301      	str	r3, [sp, #4]
 801338e:	d028      	beq.n	80133e2 <__d2b+0x86>
 8013390:	4668      	mov	r0, sp
 8013392:	9600      	str	r6, [sp, #0]
 8013394:	f7ff fd8c 	bl	8012eb0 <__lo0bits>
 8013398:	9900      	ldr	r1, [sp, #0]
 801339a:	b300      	cbz	r0, 80133de <__d2b+0x82>
 801339c:	9a01      	ldr	r2, [sp, #4]
 801339e:	f1c0 0320 	rsb	r3, r0, #32
 80133a2:	fa02 f303 	lsl.w	r3, r2, r3
 80133a6:	430b      	orrs	r3, r1
 80133a8:	40c2      	lsrs	r2, r0
 80133aa:	6163      	str	r3, [r4, #20]
 80133ac:	9201      	str	r2, [sp, #4]
 80133ae:	9b01      	ldr	r3, [sp, #4]
 80133b0:	61a3      	str	r3, [r4, #24]
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	bf14      	ite	ne
 80133b6:	2202      	movne	r2, #2
 80133b8:	2201      	moveq	r2, #1
 80133ba:	6122      	str	r2, [r4, #16]
 80133bc:	b1d5      	cbz	r5, 80133f4 <__d2b+0x98>
 80133be:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80133c2:	4405      	add	r5, r0
 80133c4:	f8c9 5000 	str.w	r5, [r9]
 80133c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80133cc:	f8c8 0000 	str.w	r0, [r8]
 80133d0:	4620      	mov	r0, r4
 80133d2:	b003      	add	sp, #12
 80133d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80133d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80133dc:	e7d5      	b.n	801338a <__d2b+0x2e>
 80133de:	6161      	str	r1, [r4, #20]
 80133e0:	e7e5      	b.n	80133ae <__d2b+0x52>
 80133e2:	a801      	add	r0, sp, #4
 80133e4:	f7ff fd64 	bl	8012eb0 <__lo0bits>
 80133e8:	9b01      	ldr	r3, [sp, #4]
 80133ea:	6163      	str	r3, [r4, #20]
 80133ec:	2201      	movs	r2, #1
 80133ee:	6122      	str	r2, [r4, #16]
 80133f0:	3020      	adds	r0, #32
 80133f2:	e7e3      	b.n	80133bc <__d2b+0x60>
 80133f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80133f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80133fc:	f8c9 0000 	str.w	r0, [r9]
 8013400:	6918      	ldr	r0, [r3, #16]
 8013402:	f7ff fd35 	bl	8012e70 <__hi0bits>
 8013406:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801340a:	e7df      	b.n	80133cc <__d2b+0x70>
 801340c:	0801489b 	.word	0x0801489b
 8013410:	080148ac 	.word	0x080148ac

08013414 <_calloc_r>:
 8013414:	b513      	push	{r0, r1, r4, lr}
 8013416:	434a      	muls	r2, r1
 8013418:	4611      	mov	r1, r2
 801341a:	9201      	str	r2, [sp, #4]
 801341c:	f7fe f8e6 	bl	80115ec <_malloc_r>
 8013420:	4604      	mov	r4, r0
 8013422:	b118      	cbz	r0, 801342c <_calloc_r+0x18>
 8013424:	9a01      	ldr	r2, [sp, #4]
 8013426:	2100      	movs	r1, #0
 8013428:	f7fe f888 	bl	801153c <memset>
 801342c:	4620      	mov	r0, r4
 801342e:	b002      	add	sp, #8
 8013430:	bd10      	pop	{r4, pc}

08013432 <__ssputs_r>:
 8013432:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013436:	688e      	ldr	r6, [r1, #8]
 8013438:	429e      	cmp	r6, r3
 801343a:	4682      	mov	sl, r0
 801343c:	460c      	mov	r4, r1
 801343e:	4690      	mov	r8, r2
 8013440:	461f      	mov	r7, r3
 8013442:	d838      	bhi.n	80134b6 <__ssputs_r+0x84>
 8013444:	898a      	ldrh	r2, [r1, #12]
 8013446:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801344a:	d032      	beq.n	80134b2 <__ssputs_r+0x80>
 801344c:	6825      	ldr	r5, [r4, #0]
 801344e:	6909      	ldr	r1, [r1, #16]
 8013450:	eba5 0901 	sub.w	r9, r5, r1
 8013454:	6965      	ldr	r5, [r4, #20]
 8013456:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801345a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801345e:	3301      	adds	r3, #1
 8013460:	444b      	add	r3, r9
 8013462:	106d      	asrs	r5, r5, #1
 8013464:	429d      	cmp	r5, r3
 8013466:	bf38      	it	cc
 8013468:	461d      	movcc	r5, r3
 801346a:	0553      	lsls	r3, r2, #21
 801346c:	d531      	bpl.n	80134d2 <__ssputs_r+0xa0>
 801346e:	4629      	mov	r1, r5
 8013470:	f7fe f8bc 	bl	80115ec <_malloc_r>
 8013474:	4606      	mov	r6, r0
 8013476:	b950      	cbnz	r0, 801348e <__ssputs_r+0x5c>
 8013478:	230c      	movs	r3, #12
 801347a:	f8ca 3000 	str.w	r3, [sl]
 801347e:	89a3      	ldrh	r3, [r4, #12]
 8013480:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013484:	81a3      	strh	r3, [r4, #12]
 8013486:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801348a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801348e:	6921      	ldr	r1, [r4, #16]
 8013490:	464a      	mov	r2, r9
 8013492:	f7fe f845 	bl	8011520 <memcpy>
 8013496:	89a3      	ldrh	r3, [r4, #12]
 8013498:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801349c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80134a0:	81a3      	strh	r3, [r4, #12]
 80134a2:	6126      	str	r6, [r4, #16]
 80134a4:	6165      	str	r5, [r4, #20]
 80134a6:	444e      	add	r6, r9
 80134a8:	eba5 0509 	sub.w	r5, r5, r9
 80134ac:	6026      	str	r6, [r4, #0]
 80134ae:	60a5      	str	r5, [r4, #8]
 80134b0:	463e      	mov	r6, r7
 80134b2:	42be      	cmp	r6, r7
 80134b4:	d900      	bls.n	80134b8 <__ssputs_r+0x86>
 80134b6:	463e      	mov	r6, r7
 80134b8:	4632      	mov	r2, r6
 80134ba:	6820      	ldr	r0, [r4, #0]
 80134bc:	4641      	mov	r1, r8
 80134be:	f000 f958 	bl	8013772 <memmove>
 80134c2:	68a3      	ldr	r3, [r4, #8]
 80134c4:	6822      	ldr	r2, [r4, #0]
 80134c6:	1b9b      	subs	r3, r3, r6
 80134c8:	4432      	add	r2, r6
 80134ca:	60a3      	str	r3, [r4, #8]
 80134cc:	6022      	str	r2, [r4, #0]
 80134ce:	2000      	movs	r0, #0
 80134d0:	e7db      	b.n	801348a <__ssputs_r+0x58>
 80134d2:	462a      	mov	r2, r5
 80134d4:	f000 f967 	bl	80137a6 <_realloc_r>
 80134d8:	4606      	mov	r6, r0
 80134da:	2800      	cmp	r0, #0
 80134dc:	d1e1      	bne.n	80134a2 <__ssputs_r+0x70>
 80134de:	6921      	ldr	r1, [r4, #16]
 80134e0:	4650      	mov	r0, sl
 80134e2:	f7fe f833 	bl	801154c <_free_r>
 80134e6:	e7c7      	b.n	8013478 <__ssputs_r+0x46>

080134e8 <_svfiprintf_r>:
 80134e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134ec:	4698      	mov	r8, r3
 80134ee:	898b      	ldrh	r3, [r1, #12]
 80134f0:	061b      	lsls	r3, r3, #24
 80134f2:	b09d      	sub	sp, #116	; 0x74
 80134f4:	4607      	mov	r7, r0
 80134f6:	460d      	mov	r5, r1
 80134f8:	4614      	mov	r4, r2
 80134fa:	d50e      	bpl.n	801351a <_svfiprintf_r+0x32>
 80134fc:	690b      	ldr	r3, [r1, #16]
 80134fe:	b963      	cbnz	r3, 801351a <_svfiprintf_r+0x32>
 8013500:	2140      	movs	r1, #64	; 0x40
 8013502:	f7fe f873 	bl	80115ec <_malloc_r>
 8013506:	6028      	str	r0, [r5, #0]
 8013508:	6128      	str	r0, [r5, #16]
 801350a:	b920      	cbnz	r0, 8013516 <_svfiprintf_r+0x2e>
 801350c:	230c      	movs	r3, #12
 801350e:	603b      	str	r3, [r7, #0]
 8013510:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013514:	e0d1      	b.n	80136ba <_svfiprintf_r+0x1d2>
 8013516:	2340      	movs	r3, #64	; 0x40
 8013518:	616b      	str	r3, [r5, #20]
 801351a:	2300      	movs	r3, #0
 801351c:	9309      	str	r3, [sp, #36]	; 0x24
 801351e:	2320      	movs	r3, #32
 8013520:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013524:	f8cd 800c 	str.w	r8, [sp, #12]
 8013528:	2330      	movs	r3, #48	; 0x30
 801352a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80136d4 <_svfiprintf_r+0x1ec>
 801352e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013532:	f04f 0901 	mov.w	r9, #1
 8013536:	4623      	mov	r3, r4
 8013538:	469a      	mov	sl, r3
 801353a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801353e:	b10a      	cbz	r2, 8013544 <_svfiprintf_r+0x5c>
 8013540:	2a25      	cmp	r2, #37	; 0x25
 8013542:	d1f9      	bne.n	8013538 <_svfiprintf_r+0x50>
 8013544:	ebba 0b04 	subs.w	fp, sl, r4
 8013548:	d00b      	beq.n	8013562 <_svfiprintf_r+0x7a>
 801354a:	465b      	mov	r3, fp
 801354c:	4622      	mov	r2, r4
 801354e:	4629      	mov	r1, r5
 8013550:	4638      	mov	r0, r7
 8013552:	f7ff ff6e 	bl	8013432 <__ssputs_r>
 8013556:	3001      	adds	r0, #1
 8013558:	f000 80aa 	beq.w	80136b0 <_svfiprintf_r+0x1c8>
 801355c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801355e:	445a      	add	r2, fp
 8013560:	9209      	str	r2, [sp, #36]	; 0x24
 8013562:	f89a 3000 	ldrb.w	r3, [sl]
 8013566:	2b00      	cmp	r3, #0
 8013568:	f000 80a2 	beq.w	80136b0 <_svfiprintf_r+0x1c8>
 801356c:	2300      	movs	r3, #0
 801356e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013572:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013576:	f10a 0a01 	add.w	sl, sl, #1
 801357a:	9304      	str	r3, [sp, #16]
 801357c:	9307      	str	r3, [sp, #28]
 801357e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013582:	931a      	str	r3, [sp, #104]	; 0x68
 8013584:	4654      	mov	r4, sl
 8013586:	2205      	movs	r2, #5
 8013588:	f814 1b01 	ldrb.w	r1, [r4], #1
 801358c:	4851      	ldr	r0, [pc, #324]	; (80136d4 <_svfiprintf_r+0x1ec>)
 801358e:	f7ec fe2f 	bl	80001f0 <memchr>
 8013592:	9a04      	ldr	r2, [sp, #16]
 8013594:	b9d8      	cbnz	r0, 80135ce <_svfiprintf_r+0xe6>
 8013596:	06d0      	lsls	r0, r2, #27
 8013598:	bf44      	itt	mi
 801359a:	2320      	movmi	r3, #32
 801359c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80135a0:	0711      	lsls	r1, r2, #28
 80135a2:	bf44      	itt	mi
 80135a4:	232b      	movmi	r3, #43	; 0x2b
 80135a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80135aa:	f89a 3000 	ldrb.w	r3, [sl]
 80135ae:	2b2a      	cmp	r3, #42	; 0x2a
 80135b0:	d015      	beq.n	80135de <_svfiprintf_r+0xf6>
 80135b2:	9a07      	ldr	r2, [sp, #28]
 80135b4:	4654      	mov	r4, sl
 80135b6:	2000      	movs	r0, #0
 80135b8:	f04f 0c0a 	mov.w	ip, #10
 80135bc:	4621      	mov	r1, r4
 80135be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80135c2:	3b30      	subs	r3, #48	; 0x30
 80135c4:	2b09      	cmp	r3, #9
 80135c6:	d94e      	bls.n	8013666 <_svfiprintf_r+0x17e>
 80135c8:	b1b0      	cbz	r0, 80135f8 <_svfiprintf_r+0x110>
 80135ca:	9207      	str	r2, [sp, #28]
 80135cc:	e014      	b.n	80135f8 <_svfiprintf_r+0x110>
 80135ce:	eba0 0308 	sub.w	r3, r0, r8
 80135d2:	fa09 f303 	lsl.w	r3, r9, r3
 80135d6:	4313      	orrs	r3, r2
 80135d8:	9304      	str	r3, [sp, #16]
 80135da:	46a2      	mov	sl, r4
 80135dc:	e7d2      	b.n	8013584 <_svfiprintf_r+0x9c>
 80135de:	9b03      	ldr	r3, [sp, #12]
 80135e0:	1d19      	adds	r1, r3, #4
 80135e2:	681b      	ldr	r3, [r3, #0]
 80135e4:	9103      	str	r1, [sp, #12]
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	bfbb      	ittet	lt
 80135ea:	425b      	neglt	r3, r3
 80135ec:	f042 0202 	orrlt.w	r2, r2, #2
 80135f0:	9307      	strge	r3, [sp, #28]
 80135f2:	9307      	strlt	r3, [sp, #28]
 80135f4:	bfb8      	it	lt
 80135f6:	9204      	strlt	r2, [sp, #16]
 80135f8:	7823      	ldrb	r3, [r4, #0]
 80135fa:	2b2e      	cmp	r3, #46	; 0x2e
 80135fc:	d10c      	bne.n	8013618 <_svfiprintf_r+0x130>
 80135fe:	7863      	ldrb	r3, [r4, #1]
 8013600:	2b2a      	cmp	r3, #42	; 0x2a
 8013602:	d135      	bne.n	8013670 <_svfiprintf_r+0x188>
 8013604:	9b03      	ldr	r3, [sp, #12]
 8013606:	1d1a      	adds	r2, r3, #4
 8013608:	681b      	ldr	r3, [r3, #0]
 801360a:	9203      	str	r2, [sp, #12]
 801360c:	2b00      	cmp	r3, #0
 801360e:	bfb8      	it	lt
 8013610:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013614:	3402      	adds	r4, #2
 8013616:	9305      	str	r3, [sp, #20]
 8013618:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80136e4 <_svfiprintf_r+0x1fc>
 801361c:	7821      	ldrb	r1, [r4, #0]
 801361e:	2203      	movs	r2, #3
 8013620:	4650      	mov	r0, sl
 8013622:	f7ec fde5 	bl	80001f0 <memchr>
 8013626:	b140      	cbz	r0, 801363a <_svfiprintf_r+0x152>
 8013628:	2340      	movs	r3, #64	; 0x40
 801362a:	eba0 000a 	sub.w	r0, r0, sl
 801362e:	fa03 f000 	lsl.w	r0, r3, r0
 8013632:	9b04      	ldr	r3, [sp, #16]
 8013634:	4303      	orrs	r3, r0
 8013636:	3401      	adds	r4, #1
 8013638:	9304      	str	r3, [sp, #16]
 801363a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801363e:	4826      	ldr	r0, [pc, #152]	; (80136d8 <_svfiprintf_r+0x1f0>)
 8013640:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013644:	2206      	movs	r2, #6
 8013646:	f7ec fdd3 	bl	80001f0 <memchr>
 801364a:	2800      	cmp	r0, #0
 801364c:	d038      	beq.n	80136c0 <_svfiprintf_r+0x1d8>
 801364e:	4b23      	ldr	r3, [pc, #140]	; (80136dc <_svfiprintf_r+0x1f4>)
 8013650:	bb1b      	cbnz	r3, 801369a <_svfiprintf_r+0x1b2>
 8013652:	9b03      	ldr	r3, [sp, #12]
 8013654:	3307      	adds	r3, #7
 8013656:	f023 0307 	bic.w	r3, r3, #7
 801365a:	3308      	adds	r3, #8
 801365c:	9303      	str	r3, [sp, #12]
 801365e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013660:	4433      	add	r3, r6
 8013662:	9309      	str	r3, [sp, #36]	; 0x24
 8013664:	e767      	b.n	8013536 <_svfiprintf_r+0x4e>
 8013666:	fb0c 3202 	mla	r2, ip, r2, r3
 801366a:	460c      	mov	r4, r1
 801366c:	2001      	movs	r0, #1
 801366e:	e7a5      	b.n	80135bc <_svfiprintf_r+0xd4>
 8013670:	2300      	movs	r3, #0
 8013672:	3401      	adds	r4, #1
 8013674:	9305      	str	r3, [sp, #20]
 8013676:	4619      	mov	r1, r3
 8013678:	f04f 0c0a 	mov.w	ip, #10
 801367c:	4620      	mov	r0, r4
 801367e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013682:	3a30      	subs	r2, #48	; 0x30
 8013684:	2a09      	cmp	r2, #9
 8013686:	d903      	bls.n	8013690 <_svfiprintf_r+0x1a8>
 8013688:	2b00      	cmp	r3, #0
 801368a:	d0c5      	beq.n	8013618 <_svfiprintf_r+0x130>
 801368c:	9105      	str	r1, [sp, #20]
 801368e:	e7c3      	b.n	8013618 <_svfiprintf_r+0x130>
 8013690:	fb0c 2101 	mla	r1, ip, r1, r2
 8013694:	4604      	mov	r4, r0
 8013696:	2301      	movs	r3, #1
 8013698:	e7f0      	b.n	801367c <_svfiprintf_r+0x194>
 801369a:	ab03      	add	r3, sp, #12
 801369c:	9300      	str	r3, [sp, #0]
 801369e:	462a      	mov	r2, r5
 80136a0:	4b0f      	ldr	r3, [pc, #60]	; (80136e0 <_svfiprintf_r+0x1f8>)
 80136a2:	a904      	add	r1, sp, #16
 80136a4:	4638      	mov	r0, r7
 80136a6:	f7fe f89b 	bl	80117e0 <_printf_float>
 80136aa:	1c42      	adds	r2, r0, #1
 80136ac:	4606      	mov	r6, r0
 80136ae:	d1d6      	bne.n	801365e <_svfiprintf_r+0x176>
 80136b0:	89ab      	ldrh	r3, [r5, #12]
 80136b2:	065b      	lsls	r3, r3, #25
 80136b4:	f53f af2c 	bmi.w	8013510 <_svfiprintf_r+0x28>
 80136b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80136ba:	b01d      	add	sp, #116	; 0x74
 80136bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136c0:	ab03      	add	r3, sp, #12
 80136c2:	9300      	str	r3, [sp, #0]
 80136c4:	462a      	mov	r2, r5
 80136c6:	4b06      	ldr	r3, [pc, #24]	; (80136e0 <_svfiprintf_r+0x1f8>)
 80136c8:	a904      	add	r1, sp, #16
 80136ca:	4638      	mov	r0, r7
 80136cc:	f7fe fb2c 	bl	8011d28 <_printf_i>
 80136d0:	e7eb      	b.n	80136aa <_svfiprintf_r+0x1c2>
 80136d2:	bf00      	nop
 80136d4:	08014a0c 	.word	0x08014a0c
 80136d8:	08014a16 	.word	0x08014a16
 80136dc:	080117e1 	.word	0x080117e1
 80136e0:	08013433 	.word	0x08013433
 80136e4:	08014a12 	.word	0x08014a12

080136e8 <__assert_func>:
 80136e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80136ea:	4614      	mov	r4, r2
 80136ec:	461a      	mov	r2, r3
 80136ee:	4b09      	ldr	r3, [pc, #36]	; (8013714 <__assert_func+0x2c>)
 80136f0:	681b      	ldr	r3, [r3, #0]
 80136f2:	4605      	mov	r5, r0
 80136f4:	68d8      	ldr	r0, [r3, #12]
 80136f6:	b14c      	cbz	r4, 801370c <__assert_func+0x24>
 80136f8:	4b07      	ldr	r3, [pc, #28]	; (8013718 <__assert_func+0x30>)
 80136fa:	9100      	str	r1, [sp, #0]
 80136fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013700:	4906      	ldr	r1, [pc, #24]	; (801371c <__assert_func+0x34>)
 8013702:	462b      	mov	r3, r5
 8013704:	f000 f80e 	bl	8013724 <fiprintf>
 8013708:	f000 fa9a 	bl	8013c40 <abort>
 801370c:	4b04      	ldr	r3, [pc, #16]	; (8013720 <__assert_func+0x38>)
 801370e:	461c      	mov	r4, r3
 8013710:	e7f3      	b.n	80136fa <__assert_func+0x12>
 8013712:	bf00      	nop
 8013714:	20000290 	.word	0x20000290
 8013718:	08014a1d 	.word	0x08014a1d
 801371c:	08014a2a 	.word	0x08014a2a
 8013720:	08014a58 	.word	0x08014a58

08013724 <fiprintf>:
 8013724:	b40e      	push	{r1, r2, r3}
 8013726:	b503      	push	{r0, r1, lr}
 8013728:	4601      	mov	r1, r0
 801372a:	ab03      	add	r3, sp, #12
 801372c:	4805      	ldr	r0, [pc, #20]	; (8013744 <fiprintf+0x20>)
 801372e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013732:	6800      	ldr	r0, [r0, #0]
 8013734:	9301      	str	r3, [sp, #4]
 8013736:	f000 f885 	bl	8013844 <_vfiprintf_r>
 801373a:	b002      	add	sp, #8
 801373c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013740:	b003      	add	sp, #12
 8013742:	4770      	bx	lr
 8013744:	20000290 	.word	0x20000290

08013748 <__retarget_lock_init_recursive>:
 8013748:	4770      	bx	lr

0801374a <__retarget_lock_acquire_recursive>:
 801374a:	4770      	bx	lr

0801374c <__retarget_lock_release_recursive>:
 801374c:	4770      	bx	lr

0801374e <__ascii_mbtowc>:
 801374e:	b082      	sub	sp, #8
 8013750:	b901      	cbnz	r1, 8013754 <__ascii_mbtowc+0x6>
 8013752:	a901      	add	r1, sp, #4
 8013754:	b142      	cbz	r2, 8013768 <__ascii_mbtowc+0x1a>
 8013756:	b14b      	cbz	r3, 801376c <__ascii_mbtowc+0x1e>
 8013758:	7813      	ldrb	r3, [r2, #0]
 801375a:	600b      	str	r3, [r1, #0]
 801375c:	7812      	ldrb	r2, [r2, #0]
 801375e:	1e10      	subs	r0, r2, #0
 8013760:	bf18      	it	ne
 8013762:	2001      	movne	r0, #1
 8013764:	b002      	add	sp, #8
 8013766:	4770      	bx	lr
 8013768:	4610      	mov	r0, r2
 801376a:	e7fb      	b.n	8013764 <__ascii_mbtowc+0x16>
 801376c:	f06f 0001 	mvn.w	r0, #1
 8013770:	e7f8      	b.n	8013764 <__ascii_mbtowc+0x16>

08013772 <memmove>:
 8013772:	4288      	cmp	r0, r1
 8013774:	b510      	push	{r4, lr}
 8013776:	eb01 0402 	add.w	r4, r1, r2
 801377a:	d902      	bls.n	8013782 <memmove+0x10>
 801377c:	4284      	cmp	r4, r0
 801377e:	4623      	mov	r3, r4
 8013780:	d807      	bhi.n	8013792 <memmove+0x20>
 8013782:	1e43      	subs	r3, r0, #1
 8013784:	42a1      	cmp	r1, r4
 8013786:	d008      	beq.n	801379a <memmove+0x28>
 8013788:	f811 2b01 	ldrb.w	r2, [r1], #1
 801378c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013790:	e7f8      	b.n	8013784 <memmove+0x12>
 8013792:	4402      	add	r2, r0
 8013794:	4601      	mov	r1, r0
 8013796:	428a      	cmp	r2, r1
 8013798:	d100      	bne.n	801379c <memmove+0x2a>
 801379a:	bd10      	pop	{r4, pc}
 801379c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80137a0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80137a4:	e7f7      	b.n	8013796 <memmove+0x24>

080137a6 <_realloc_r>:
 80137a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80137a8:	4607      	mov	r7, r0
 80137aa:	4614      	mov	r4, r2
 80137ac:	460e      	mov	r6, r1
 80137ae:	b921      	cbnz	r1, 80137ba <_realloc_r+0x14>
 80137b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80137b4:	4611      	mov	r1, r2
 80137b6:	f7fd bf19 	b.w	80115ec <_malloc_r>
 80137ba:	b922      	cbnz	r2, 80137c6 <_realloc_r+0x20>
 80137bc:	f7fd fec6 	bl	801154c <_free_r>
 80137c0:	4625      	mov	r5, r4
 80137c2:	4628      	mov	r0, r5
 80137c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80137c6:	f000 fc5f 	bl	8014088 <_malloc_usable_size_r>
 80137ca:	42a0      	cmp	r0, r4
 80137cc:	d20f      	bcs.n	80137ee <_realloc_r+0x48>
 80137ce:	4621      	mov	r1, r4
 80137d0:	4638      	mov	r0, r7
 80137d2:	f7fd ff0b 	bl	80115ec <_malloc_r>
 80137d6:	4605      	mov	r5, r0
 80137d8:	2800      	cmp	r0, #0
 80137da:	d0f2      	beq.n	80137c2 <_realloc_r+0x1c>
 80137dc:	4631      	mov	r1, r6
 80137de:	4622      	mov	r2, r4
 80137e0:	f7fd fe9e 	bl	8011520 <memcpy>
 80137e4:	4631      	mov	r1, r6
 80137e6:	4638      	mov	r0, r7
 80137e8:	f7fd feb0 	bl	801154c <_free_r>
 80137ec:	e7e9      	b.n	80137c2 <_realloc_r+0x1c>
 80137ee:	4635      	mov	r5, r6
 80137f0:	e7e7      	b.n	80137c2 <_realloc_r+0x1c>

080137f2 <__sfputc_r>:
 80137f2:	6893      	ldr	r3, [r2, #8]
 80137f4:	3b01      	subs	r3, #1
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	b410      	push	{r4}
 80137fa:	6093      	str	r3, [r2, #8]
 80137fc:	da08      	bge.n	8013810 <__sfputc_r+0x1e>
 80137fe:	6994      	ldr	r4, [r2, #24]
 8013800:	42a3      	cmp	r3, r4
 8013802:	db01      	blt.n	8013808 <__sfputc_r+0x16>
 8013804:	290a      	cmp	r1, #10
 8013806:	d103      	bne.n	8013810 <__sfputc_r+0x1e>
 8013808:	f85d 4b04 	ldr.w	r4, [sp], #4
 801380c:	f000 b94a 	b.w	8013aa4 <__swbuf_r>
 8013810:	6813      	ldr	r3, [r2, #0]
 8013812:	1c58      	adds	r0, r3, #1
 8013814:	6010      	str	r0, [r2, #0]
 8013816:	7019      	strb	r1, [r3, #0]
 8013818:	4608      	mov	r0, r1
 801381a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801381e:	4770      	bx	lr

08013820 <__sfputs_r>:
 8013820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013822:	4606      	mov	r6, r0
 8013824:	460f      	mov	r7, r1
 8013826:	4614      	mov	r4, r2
 8013828:	18d5      	adds	r5, r2, r3
 801382a:	42ac      	cmp	r4, r5
 801382c:	d101      	bne.n	8013832 <__sfputs_r+0x12>
 801382e:	2000      	movs	r0, #0
 8013830:	e007      	b.n	8013842 <__sfputs_r+0x22>
 8013832:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013836:	463a      	mov	r2, r7
 8013838:	4630      	mov	r0, r6
 801383a:	f7ff ffda 	bl	80137f2 <__sfputc_r>
 801383e:	1c43      	adds	r3, r0, #1
 8013840:	d1f3      	bne.n	801382a <__sfputs_r+0xa>
 8013842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013844 <_vfiprintf_r>:
 8013844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013848:	460d      	mov	r5, r1
 801384a:	b09d      	sub	sp, #116	; 0x74
 801384c:	4614      	mov	r4, r2
 801384e:	4698      	mov	r8, r3
 8013850:	4606      	mov	r6, r0
 8013852:	b118      	cbz	r0, 801385c <_vfiprintf_r+0x18>
 8013854:	6983      	ldr	r3, [r0, #24]
 8013856:	b90b      	cbnz	r3, 801385c <_vfiprintf_r+0x18>
 8013858:	f000 fb14 	bl	8013e84 <__sinit>
 801385c:	4b89      	ldr	r3, [pc, #548]	; (8013a84 <_vfiprintf_r+0x240>)
 801385e:	429d      	cmp	r5, r3
 8013860:	d11b      	bne.n	801389a <_vfiprintf_r+0x56>
 8013862:	6875      	ldr	r5, [r6, #4]
 8013864:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013866:	07d9      	lsls	r1, r3, #31
 8013868:	d405      	bmi.n	8013876 <_vfiprintf_r+0x32>
 801386a:	89ab      	ldrh	r3, [r5, #12]
 801386c:	059a      	lsls	r2, r3, #22
 801386e:	d402      	bmi.n	8013876 <_vfiprintf_r+0x32>
 8013870:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013872:	f7ff ff6a 	bl	801374a <__retarget_lock_acquire_recursive>
 8013876:	89ab      	ldrh	r3, [r5, #12]
 8013878:	071b      	lsls	r3, r3, #28
 801387a:	d501      	bpl.n	8013880 <_vfiprintf_r+0x3c>
 801387c:	692b      	ldr	r3, [r5, #16]
 801387e:	b9eb      	cbnz	r3, 80138bc <_vfiprintf_r+0x78>
 8013880:	4629      	mov	r1, r5
 8013882:	4630      	mov	r0, r6
 8013884:	f000 f96e 	bl	8013b64 <__swsetup_r>
 8013888:	b1c0      	cbz	r0, 80138bc <_vfiprintf_r+0x78>
 801388a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801388c:	07dc      	lsls	r4, r3, #31
 801388e:	d50e      	bpl.n	80138ae <_vfiprintf_r+0x6a>
 8013890:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013894:	b01d      	add	sp, #116	; 0x74
 8013896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801389a:	4b7b      	ldr	r3, [pc, #492]	; (8013a88 <_vfiprintf_r+0x244>)
 801389c:	429d      	cmp	r5, r3
 801389e:	d101      	bne.n	80138a4 <_vfiprintf_r+0x60>
 80138a0:	68b5      	ldr	r5, [r6, #8]
 80138a2:	e7df      	b.n	8013864 <_vfiprintf_r+0x20>
 80138a4:	4b79      	ldr	r3, [pc, #484]	; (8013a8c <_vfiprintf_r+0x248>)
 80138a6:	429d      	cmp	r5, r3
 80138a8:	bf08      	it	eq
 80138aa:	68f5      	ldreq	r5, [r6, #12]
 80138ac:	e7da      	b.n	8013864 <_vfiprintf_r+0x20>
 80138ae:	89ab      	ldrh	r3, [r5, #12]
 80138b0:	0598      	lsls	r0, r3, #22
 80138b2:	d4ed      	bmi.n	8013890 <_vfiprintf_r+0x4c>
 80138b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80138b6:	f7ff ff49 	bl	801374c <__retarget_lock_release_recursive>
 80138ba:	e7e9      	b.n	8013890 <_vfiprintf_r+0x4c>
 80138bc:	2300      	movs	r3, #0
 80138be:	9309      	str	r3, [sp, #36]	; 0x24
 80138c0:	2320      	movs	r3, #32
 80138c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80138c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80138ca:	2330      	movs	r3, #48	; 0x30
 80138cc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013a90 <_vfiprintf_r+0x24c>
 80138d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80138d4:	f04f 0901 	mov.w	r9, #1
 80138d8:	4623      	mov	r3, r4
 80138da:	469a      	mov	sl, r3
 80138dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80138e0:	b10a      	cbz	r2, 80138e6 <_vfiprintf_r+0xa2>
 80138e2:	2a25      	cmp	r2, #37	; 0x25
 80138e4:	d1f9      	bne.n	80138da <_vfiprintf_r+0x96>
 80138e6:	ebba 0b04 	subs.w	fp, sl, r4
 80138ea:	d00b      	beq.n	8013904 <_vfiprintf_r+0xc0>
 80138ec:	465b      	mov	r3, fp
 80138ee:	4622      	mov	r2, r4
 80138f0:	4629      	mov	r1, r5
 80138f2:	4630      	mov	r0, r6
 80138f4:	f7ff ff94 	bl	8013820 <__sfputs_r>
 80138f8:	3001      	adds	r0, #1
 80138fa:	f000 80aa 	beq.w	8013a52 <_vfiprintf_r+0x20e>
 80138fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013900:	445a      	add	r2, fp
 8013902:	9209      	str	r2, [sp, #36]	; 0x24
 8013904:	f89a 3000 	ldrb.w	r3, [sl]
 8013908:	2b00      	cmp	r3, #0
 801390a:	f000 80a2 	beq.w	8013a52 <_vfiprintf_r+0x20e>
 801390e:	2300      	movs	r3, #0
 8013910:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013914:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013918:	f10a 0a01 	add.w	sl, sl, #1
 801391c:	9304      	str	r3, [sp, #16]
 801391e:	9307      	str	r3, [sp, #28]
 8013920:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013924:	931a      	str	r3, [sp, #104]	; 0x68
 8013926:	4654      	mov	r4, sl
 8013928:	2205      	movs	r2, #5
 801392a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801392e:	4858      	ldr	r0, [pc, #352]	; (8013a90 <_vfiprintf_r+0x24c>)
 8013930:	f7ec fc5e 	bl	80001f0 <memchr>
 8013934:	9a04      	ldr	r2, [sp, #16]
 8013936:	b9d8      	cbnz	r0, 8013970 <_vfiprintf_r+0x12c>
 8013938:	06d1      	lsls	r1, r2, #27
 801393a:	bf44      	itt	mi
 801393c:	2320      	movmi	r3, #32
 801393e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013942:	0713      	lsls	r3, r2, #28
 8013944:	bf44      	itt	mi
 8013946:	232b      	movmi	r3, #43	; 0x2b
 8013948:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801394c:	f89a 3000 	ldrb.w	r3, [sl]
 8013950:	2b2a      	cmp	r3, #42	; 0x2a
 8013952:	d015      	beq.n	8013980 <_vfiprintf_r+0x13c>
 8013954:	9a07      	ldr	r2, [sp, #28]
 8013956:	4654      	mov	r4, sl
 8013958:	2000      	movs	r0, #0
 801395a:	f04f 0c0a 	mov.w	ip, #10
 801395e:	4621      	mov	r1, r4
 8013960:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013964:	3b30      	subs	r3, #48	; 0x30
 8013966:	2b09      	cmp	r3, #9
 8013968:	d94e      	bls.n	8013a08 <_vfiprintf_r+0x1c4>
 801396a:	b1b0      	cbz	r0, 801399a <_vfiprintf_r+0x156>
 801396c:	9207      	str	r2, [sp, #28]
 801396e:	e014      	b.n	801399a <_vfiprintf_r+0x156>
 8013970:	eba0 0308 	sub.w	r3, r0, r8
 8013974:	fa09 f303 	lsl.w	r3, r9, r3
 8013978:	4313      	orrs	r3, r2
 801397a:	9304      	str	r3, [sp, #16]
 801397c:	46a2      	mov	sl, r4
 801397e:	e7d2      	b.n	8013926 <_vfiprintf_r+0xe2>
 8013980:	9b03      	ldr	r3, [sp, #12]
 8013982:	1d19      	adds	r1, r3, #4
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	9103      	str	r1, [sp, #12]
 8013988:	2b00      	cmp	r3, #0
 801398a:	bfbb      	ittet	lt
 801398c:	425b      	neglt	r3, r3
 801398e:	f042 0202 	orrlt.w	r2, r2, #2
 8013992:	9307      	strge	r3, [sp, #28]
 8013994:	9307      	strlt	r3, [sp, #28]
 8013996:	bfb8      	it	lt
 8013998:	9204      	strlt	r2, [sp, #16]
 801399a:	7823      	ldrb	r3, [r4, #0]
 801399c:	2b2e      	cmp	r3, #46	; 0x2e
 801399e:	d10c      	bne.n	80139ba <_vfiprintf_r+0x176>
 80139a0:	7863      	ldrb	r3, [r4, #1]
 80139a2:	2b2a      	cmp	r3, #42	; 0x2a
 80139a4:	d135      	bne.n	8013a12 <_vfiprintf_r+0x1ce>
 80139a6:	9b03      	ldr	r3, [sp, #12]
 80139a8:	1d1a      	adds	r2, r3, #4
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	9203      	str	r2, [sp, #12]
 80139ae:	2b00      	cmp	r3, #0
 80139b0:	bfb8      	it	lt
 80139b2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80139b6:	3402      	adds	r4, #2
 80139b8:	9305      	str	r3, [sp, #20]
 80139ba:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013aa0 <_vfiprintf_r+0x25c>
 80139be:	7821      	ldrb	r1, [r4, #0]
 80139c0:	2203      	movs	r2, #3
 80139c2:	4650      	mov	r0, sl
 80139c4:	f7ec fc14 	bl	80001f0 <memchr>
 80139c8:	b140      	cbz	r0, 80139dc <_vfiprintf_r+0x198>
 80139ca:	2340      	movs	r3, #64	; 0x40
 80139cc:	eba0 000a 	sub.w	r0, r0, sl
 80139d0:	fa03 f000 	lsl.w	r0, r3, r0
 80139d4:	9b04      	ldr	r3, [sp, #16]
 80139d6:	4303      	orrs	r3, r0
 80139d8:	3401      	adds	r4, #1
 80139da:	9304      	str	r3, [sp, #16]
 80139dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80139e0:	482c      	ldr	r0, [pc, #176]	; (8013a94 <_vfiprintf_r+0x250>)
 80139e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80139e6:	2206      	movs	r2, #6
 80139e8:	f7ec fc02 	bl	80001f0 <memchr>
 80139ec:	2800      	cmp	r0, #0
 80139ee:	d03f      	beq.n	8013a70 <_vfiprintf_r+0x22c>
 80139f0:	4b29      	ldr	r3, [pc, #164]	; (8013a98 <_vfiprintf_r+0x254>)
 80139f2:	bb1b      	cbnz	r3, 8013a3c <_vfiprintf_r+0x1f8>
 80139f4:	9b03      	ldr	r3, [sp, #12]
 80139f6:	3307      	adds	r3, #7
 80139f8:	f023 0307 	bic.w	r3, r3, #7
 80139fc:	3308      	adds	r3, #8
 80139fe:	9303      	str	r3, [sp, #12]
 8013a00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013a02:	443b      	add	r3, r7
 8013a04:	9309      	str	r3, [sp, #36]	; 0x24
 8013a06:	e767      	b.n	80138d8 <_vfiprintf_r+0x94>
 8013a08:	fb0c 3202 	mla	r2, ip, r2, r3
 8013a0c:	460c      	mov	r4, r1
 8013a0e:	2001      	movs	r0, #1
 8013a10:	e7a5      	b.n	801395e <_vfiprintf_r+0x11a>
 8013a12:	2300      	movs	r3, #0
 8013a14:	3401      	adds	r4, #1
 8013a16:	9305      	str	r3, [sp, #20]
 8013a18:	4619      	mov	r1, r3
 8013a1a:	f04f 0c0a 	mov.w	ip, #10
 8013a1e:	4620      	mov	r0, r4
 8013a20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013a24:	3a30      	subs	r2, #48	; 0x30
 8013a26:	2a09      	cmp	r2, #9
 8013a28:	d903      	bls.n	8013a32 <_vfiprintf_r+0x1ee>
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	d0c5      	beq.n	80139ba <_vfiprintf_r+0x176>
 8013a2e:	9105      	str	r1, [sp, #20]
 8013a30:	e7c3      	b.n	80139ba <_vfiprintf_r+0x176>
 8013a32:	fb0c 2101 	mla	r1, ip, r1, r2
 8013a36:	4604      	mov	r4, r0
 8013a38:	2301      	movs	r3, #1
 8013a3a:	e7f0      	b.n	8013a1e <_vfiprintf_r+0x1da>
 8013a3c:	ab03      	add	r3, sp, #12
 8013a3e:	9300      	str	r3, [sp, #0]
 8013a40:	462a      	mov	r2, r5
 8013a42:	4b16      	ldr	r3, [pc, #88]	; (8013a9c <_vfiprintf_r+0x258>)
 8013a44:	a904      	add	r1, sp, #16
 8013a46:	4630      	mov	r0, r6
 8013a48:	f7fd feca 	bl	80117e0 <_printf_float>
 8013a4c:	4607      	mov	r7, r0
 8013a4e:	1c78      	adds	r0, r7, #1
 8013a50:	d1d6      	bne.n	8013a00 <_vfiprintf_r+0x1bc>
 8013a52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013a54:	07d9      	lsls	r1, r3, #31
 8013a56:	d405      	bmi.n	8013a64 <_vfiprintf_r+0x220>
 8013a58:	89ab      	ldrh	r3, [r5, #12]
 8013a5a:	059a      	lsls	r2, r3, #22
 8013a5c:	d402      	bmi.n	8013a64 <_vfiprintf_r+0x220>
 8013a5e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013a60:	f7ff fe74 	bl	801374c <__retarget_lock_release_recursive>
 8013a64:	89ab      	ldrh	r3, [r5, #12]
 8013a66:	065b      	lsls	r3, r3, #25
 8013a68:	f53f af12 	bmi.w	8013890 <_vfiprintf_r+0x4c>
 8013a6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013a6e:	e711      	b.n	8013894 <_vfiprintf_r+0x50>
 8013a70:	ab03      	add	r3, sp, #12
 8013a72:	9300      	str	r3, [sp, #0]
 8013a74:	462a      	mov	r2, r5
 8013a76:	4b09      	ldr	r3, [pc, #36]	; (8013a9c <_vfiprintf_r+0x258>)
 8013a78:	a904      	add	r1, sp, #16
 8013a7a:	4630      	mov	r0, r6
 8013a7c:	f7fe f954 	bl	8011d28 <_printf_i>
 8013a80:	e7e4      	b.n	8013a4c <_vfiprintf_r+0x208>
 8013a82:	bf00      	nop
 8013a84:	08014b84 	.word	0x08014b84
 8013a88:	08014ba4 	.word	0x08014ba4
 8013a8c:	08014b64 	.word	0x08014b64
 8013a90:	08014a0c 	.word	0x08014a0c
 8013a94:	08014a16 	.word	0x08014a16
 8013a98:	080117e1 	.word	0x080117e1
 8013a9c:	08013821 	.word	0x08013821
 8013aa0:	08014a12 	.word	0x08014a12

08013aa4 <__swbuf_r>:
 8013aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013aa6:	460e      	mov	r6, r1
 8013aa8:	4614      	mov	r4, r2
 8013aaa:	4605      	mov	r5, r0
 8013aac:	b118      	cbz	r0, 8013ab6 <__swbuf_r+0x12>
 8013aae:	6983      	ldr	r3, [r0, #24]
 8013ab0:	b90b      	cbnz	r3, 8013ab6 <__swbuf_r+0x12>
 8013ab2:	f000 f9e7 	bl	8013e84 <__sinit>
 8013ab6:	4b21      	ldr	r3, [pc, #132]	; (8013b3c <__swbuf_r+0x98>)
 8013ab8:	429c      	cmp	r4, r3
 8013aba:	d12b      	bne.n	8013b14 <__swbuf_r+0x70>
 8013abc:	686c      	ldr	r4, [r5, #4]
 8013abe:	69a3      	ldr	r3, [r4, #24]
 8013ac0:	60a3      	str	r3, [r4, #8]
 8013ac2:	89a3      	ldrh	r3, [r4, #12]
 8013ac4:	071a      	lsls	r2, r3, #28
 8013ac6:	d52f      	bpl.n	8013b28 <__swbuf_r+0x84>
 8013ac8:	6923      	ldr	r3, [r4, #16]
 8013aca:	b36b      	cbz	r3, 8013b28 <__swbuf_r+0x84>
 8013acc:	6923      	ldr	r3, [r4, #16]
 8013ace:	6820      	ldr	r0, [r4, #0]
 8013ad0:	1ac0      	subs	r0, r0, r3
 8013ad2:	6963      	ldr	r3, [r4, #20]
 8013ad4:	b2f6      	uxtb	r6, r6
 8013ad6:	4283      	cmp	r3, r0
 8013ad8:	4637      	mov	r7, r6
 8013ada:	dc04      	bgt.n	8013ae6 <__swbuf_r+0x42>
 8013adc:	4621      	mov	r1, r4
 8013ade:	4628      	mov	r0, r5
 8013ae0:	f000 f93c 	bl	8013d5c <_fflush_r>
 8013ae4:	bb30      	cbnz	r0, 8013b34 <__swbuf_r+0x90>
 8013ae6:	68a3      	ldr	r3, [r4, #8]
 8013ae8:	3b01      	subs	r3, #1
 8013aea:	60a3      	str	r3, [r4, #8]
 8013aec:	6823      	ldr	r3, [r4, #0]
 8013aee:	1c5a      	adds	r2, r3, #1
 8013af0:	6022      	str	r2, [r4, #0]
 8013af2:	701e      	strb	r6, [r3, #0]
 8013af4:	6963      	ldr	r3, [r4, #20]
 8013af6:	3001      	adds	r0, #1
 8013af8:	4283      	cmp	r3, r0
 8013afa:	d004      	beq.n	8013b06 <__swbuf_r+0x62>
 8013afc:	89a3      	ldrh	r3, [r4, #12]
 8013afe:	07db      	lsls	r3, r3, #31
 8013b00:	d506      	bpl.n	8013b10 <__swbuf_r+0x6c>
 8013b02:	2e0a      	cmp	r6, #10
 8013b04:	d104      	bne.n	8013b10 <__swbuf_r+0x6c>
 8013b06:	4621      	mov	r1, r4
 8013b08:	4628      	mov	r0, r5
 8013b0a:	f000 f927 	bl	8013d5c <_fflush_r>
 8013b0e:	b988      	cbnz	r0, 8013b34 <__swbuf_r+0x90>
 8013b10:	4638      	mov	r0, r7
 8013b12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013b14:	4b0a      	ldr	r3, [pc, #40]	; (8013b40 <__swbuf_r+0x9c>)
 8013b16:	429c      	cmp	r4, r3
 8013b18:	d101      	bne.n	8013b1e <__swbuf_r+0x7a>
 8013b1a:	68ac      	ldr	r4, [r5, #8]
 8013b1c:	e7cf      	b.n	8013abe <__swbuf_r+0x1a>
 8013b1e:	4b09      	ldr	r3, [pc, #36]	; (8013b44 <__swbuf_r+0xa0>)
 8013b20:	429c      	cmp	r4, r3
 8013b22:	bf08      	it	eq
 8013b24:	68ec      	ldreq	r4, [r5, #12]
 8013b26:	e7ca      	b.n	8013abe <__swbuf_r+0x1a>
 8013b28:	4621      	mov	r1, r4
 8013b2a:	4628      	mov	r0, r5
 8013b2c:	f000 f81a 	bl	8013b64 <__swsetup_r>
 8013b30:	2800      	cmp	r0, #0
 8013b32:	d0cb      	beq.n	8013acc <__swbuf_r+0x28>
 8013b34:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8013b38:	e7ea      	b.n	8013b10 <__swbuf_r+0x6c>
 8013b3a:	bf00      	nop
 8013b3c:	08014b84 	.word	0x08014b84
 8013b40:	08014ba4 	.word	0x08014ba4
 8013b44:	08014b64 	.word	0x08014b64

08013b48 <__ascii_wctomb>:
 8013b48:	b149      	cbz	r1, 8013b5e <__ascii_wctomb+0x16>
 8013b4a:	2aff      	cmp	r2, #255	; 0xff
 8013b4c:	bf85      	ittet	hi
 8013b4e:	238a      	movhi	r3, #138	; 0x8a
 8013b50:	6003      	strhi	r3, [r0, #0]
 8013b52:	700a      	strbls	r2, [r1, #0]
 8013b54:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8013b58:	bf98      	it	ls
 8013b5a:	2001      	movls	r0, #1
 8013b5c:	4770      	bx	lr
 8013b5e:	4608      	mov	r0, r1
 8013b60:	4770      	bx	lr
	...

08013b64 <__swsetup_r>:
 8013b64:	4b32      	ldr	r3, [pc, #200]	; (8013c30 <__swsetup_r+0xcc>)
 8013b66:	b570      	push	{r4, r5, r6, lr}
 8013b68:	681d      	ldr	r5, [r3, #0]
 8013b6a:	4606      	mov	r6, r0
 8013b6c:	460c      	mov	r4, r1
 8013b6e:	b125      	cbz	r5, 8013b7a <__swsetup_r+0x16>
 8013b70:	69ab      	ldr	r3, [r5, #24]
 8013b72:	b913      	cbnz	r3, 8013b7a <__swsetup_r+0x16>
 8013b74:	4628      	mov	r0, r5
 8013b76:	f000 f985 	bl	8013e84 <__sinit>
 8013b7a:	4b2e      	ldr	r3, [pc, #184]	; (8013c34 <__swsetup_r+0xd0>)
 8013b7c:	429c      	cmp	r4, r3
 8013b7e:	d10f      	bne.n	8013ba0 <__swsetup_r+0x3c>
 8013b80:	686c      	ldr	r4, [r5, #4]
 8013b82:	89a3      	ldrh	r3, [r4, #12]
 8013b84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013b88:	0719      	lsls	r1, r3, #28
 8013b8a:	d42c      	bmi.n	8013be6 <__swsetup_r+0x82>
 8013b8c:	06dd      	lsls	r5, r3, #27
 8013b8e:	d411      	bmi.n	8013bb4 <__swsetup_r+0x50>
 8013b90:	2309      	movs	r3, #9
 8013b92:	6033      	str	r3, [r6, #0]
 8013b94:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013b98:	81a3      	strh	r3, [r4, #12]
 8013b9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013b9e:	e03e      	b.n	8013c1e <__swsetup_r+0xba>
 8013ba0:	4b25      	ldr	r3, [pc, #148]	; (8013c38 <__swsetup_r+0xd4>)
 8013ba2:	429c      	cmp	r4, r3
 8013ba4:	d101      	bne.n	8013baa <__swsetup_r+0x46>
 8013ba6:	68ac      	ldr	r4, [r5, #8]
 8013ba8:	e7eb      	b.n	8013b82 <__swsetup_r+0x1e>
 8013baa:	4b24      	ldr	r3, [pc, #144]	; (8013c3c <__swsetup_r+0xd8>)
 8013bac:	429c      	cmp	r4, r3
 8013bae:	bf08      	it	eq
 8013bb0:	68ec      	ldreq	r4, [r5, #12]
 8013bb2:	e7e6      	b.n	8013b82 <__swsetup_r+0x1e>
 8013bb4:	0758      	lsls	r0, r3, #29
 8013bb6:	d512      	bpl.n	8013bde <__swsetup_r+0x7a>
 8013bb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013bba:	b141      	cbz	r1, 8013bce <__swsetup_r+0x6a>
 8013bbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013bc0:	4299      	cmp	r1, r3
 8013bc2:	d002      	beq.n	8013bca <__swsetup_r+0x66>
 8013bc4:	4630      	mov	r0, r6
 8013bc6:	f7fd fcc1 	bl	801154c <_free_r>
 8013bca:	2300      	movs	r3, #0
 8013bcc:	6363      	str	r3, [r4, #52]	; 0x34
 8013bce:	89a3      	ldrh	r3, [r4, #12]
 8013bd0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013bd4:	81a3      	strh	r3, [r4, #12]
 8013bd6:	2300      	movs	r3, #0
 8013bd8:	6063      	str	r3, [r4, #4]
 8013bda:	6923      	ldr	r3, [r4, #16]
 8013bdc:	6023      	str	r3, [r4, #0]
 8013bde:	89a3      	ldrh	r3, [r4, #12]
 8013be0:	f043 0308 	orr.w	r3, r3, #8
 8013be4:	81a3      	strh	r3, [r4, #12]
 8013be6:	6923      	ldr	r3, [r4, #16]
 8013be8:	b94b      	cbnz	r3, 8013bfe <__swsetup_r+0x9a>
 8013bea:	89a3      	ldrh	r3, [r4, #12]
 8013bec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013bf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013bf4:	d003      	beq.n	8013bfe <__swsetup_r+0x9a>
 8013bf6:	4621      	mov	r1, r4
 8013bf8:	4630      	mov	r0, r6
 8013bfa:	f000 fa05 	bl	8014008 <__smakebuf_r>
 8013bfe:	89a0      	ldrh	r0, [r4, #12]
 8013c00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013c04:	f010 0301 	ands.w	r3, r0, #1
 8013c08:	d00a      	beq.n	8013c20 <__swsetup_r+0xbc>
 8013c0a:	2300      	movs	r3, #0
 8013c0c:	60a3      	str	r3, [r4, #8]
 8013c0e:	6963      	ldr	r3, [r4, #20]
 8013c10:	425b      	negs	r3, r3
 8013c12:	61a3      	str	r3, [r4, #24]
 8013c14:	6923      	ldr	r3, [r4, #16]
 8013c16:	b943      	cbnz	r3, 8013c2a <__swsetup_r+0xc6>
 8013c18:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013c1c:	d1ba      	bne.n	8013b94 <__swsetup_r+0x30>
 8013c1e:	bd70      	pop	{r4, r5, r6, pc}
 8013c20:	0781      	lsls	r1, r0, #30
 8013c22:	bf58      	it	pl
 8013c24:	6963      	ldrpl	r3, [r4, #20]
 8013c26:	60a3      	str	r3, [r4, #8]
 8013c28:	e7f4      	b.n	8013c14 <__swsetup_r+0xb0>
 8013c2a:	2000      	movs	r0, #0
 8013c2c:	e7f7      	b.n	8013c1e <__swsetup_r+0xba>
 8013c2e:	bf00      	nop
 8013c30:	20000290 	.word	0x20000290
 8013c34:	08014b84 	.word	0x08014b84
 8013c38:	08014ba4 	.word	0x08014ba4
 8013c3c:	08014b64 	.word	0x08014b64

08013c40 <abort>:
 8013c40:	b508      	push	{r3, lr}
 8013c42:	2006      	movs	r0, #6
 8013c44:	f000 fa50 	bl	80140e8 <raise>
 8013c48:	2001      	movs	r0, #1
 8013c4a:	f000 fb63 	bl	8014314 <_exit>
	...

08013c50 <__sflush_r>:
 8013c50:	898a      	ldrh	r2, [r1, #12]
 8013c52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c56:	4605      	mov	r5, r0
 8013c58:	0710      	lsls	r0, r2, #28
 8013c5a:	460c      	mov	r4, r1
 8013c5c:	d458      	bmi.n	8013d10 <__sflush_r+0xc0>
 8013c5e:	684b      	ldr	r3, [r1, #4]
 8013c60:	2b00      	cmp	r3, #0
 8013c62:	dc05      	bgt.n	8013c70 <__sflush_r+0x20>
 8013c64:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	dc02      	bgt.n	8013c70 <__sflush_r+0x20>
 8013c6a:	2000      	movs	r0, #0
 8013c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c70:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013c72:	2e00      	cmp	r6, #0
 8013c74:	d0f9      	beq.n	8013c6a <__sflush_r+0x1a>
 8013c76:	2300      	movs	r3, #0
 8013c78:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013c7c:	682f      	ldr	r7, [r5, #0]
 8013c7e:	602b      	str	r3, [r5, #0]
 8013c80:	d032      	beq.n	8013ce8 <__sflush_r+0x98>
 8013c82:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013c84:	89a3      	ldrh	r3, [r4, #12]
 8013c86:	075a      	lsls	r2, r3, #29
 8013c88:	d505      	bpl.n	8013c96 <__sflush_r+0x46>
 8013c8a:	6863      	ldr	r3, [r4, #4]
 8013c8c:	1ac0      	subs	r0, r0, r3
 8013c8e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013c90:	b10b      	cbz	r3, 8013c96 <__sflush_r+0x46>
 8013c92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013c94:	1ac0      	subs	r0, r0, r3
 8013c96:	2300      	movs	r3, #0
 8013c98:	4602      	mov	r2, r0
 8013c9a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013c9c:	6a21      	ldr	r1, [r4, #32]
 8013c9e:	4628      	mov	r0, r5
 8013ca0:	47b0      	blx	r6
 8013ca2:	1c43      	adds	r3, r0, #1
 8013ca4:	89a3      	ldrh	r3, [r4, #12]
 8013ca6:	d106      	bne.n	8013cb6 <__sflush_r+0x66>
 8013ca8:	6829      	ldr	r1, [r5, #0]
 8013caa:	291d      	cmp	r1, #29
 8013cac:	d82c      	bhi.n	8013d08 <__sflush_r+0xb8>
 8013cae:	4a2a      	ldr	r2, [pc, #168]	; (8013d58 <__sflush_r+0x108>)
 8013cb0:	40ca      	lsrs	r2, r1
 8013cb2:	07d6      	lsls	r6, r2, #31
 8013cb4:	d528      	bpl.n	8013d08 <__sflush_r+0xb8>
 8013cb6:	2200      	movs	r2, #0
 8013cb8:	6062      	str	r2, [r4, #4]
 8013cba:	04d9      	lsls	r1, r3, #19
 8013cbc:	6922      	ldr	r2, [r4, #16]
 8013cbe:	6022      	str	r2, [r4, #0]
 8013cc0:	d504      	bpl.n	8013ccc <__sflush_r+0x7c>
 8013cc2:	1c42      	adds	r2, r0, #1
 8013cc4:	d101      	bne.n	8013cca <__sflush_r+0x7a>
 8013cc6:	682b      	ldr	r3, [r5, #0]
 8013cc8:	b903      	cbnz	r3, 8013ccc <__sflush_r+0x7c>
 8013cca:	6560      	str	r0, [r4, #84]	; 0x54
 8013ccc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013cce:	602f      	str	r7, [r5, #0]
 8013cd0:	2900      	cmp	r1, #0
 8013cd2:	d0ca      	beq.n	8013c6a <__sflush_r+0x1a>
 8013cd4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013cd8:	4299      	cmp	r1, r3
 8013cda:	d002      	beq.n	8013ce2 <__sflush_r+0x92>
 8013cdc:	4628      	mov	r0, r5
 8013cde:	f7fd fc35 	bl	801154c <_free_r>
 8013ce2:	2000      	movs	r0, #0
 8013ce4:	6360      	str	r0, [r4, #52]	; 0x34
 8013ce6:	e7c1      	b.n	8013c6c <__sflush_r+0x1c>
 8013ce8:	6a21      	ldr	r1, [r4, #32]
 8013cea:	2301      	movs	r3, #1
 8013cec:	4628      	mov	r0, r5
 8013cee:	47b0      	blx	r6
 8013cf0:	1c41      	adds	r1, r0, #1
 8013cf2:	d1c7      	bne.n	8013c84 <__sflush_r+0x34>
 8013cf4:	682b      	ldr	r3, [r5, #0]
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d0c4      	beq.n	8013c84 <__sflush_r+0x34>
 8013cfa:	2b1d      	cmp	r3, #29
 8013cfc:	d001      	beq.n	8013d02 <__sflush_r+0xb2>
 8013cfe:	2b16      	cmp	r3, #22
 8013d00:	d101      	bne.n	8013d06 <__sflush_r+0xb6>
 8013d02:	602f      	str	r7, [r5, #0]
 8013d04:	e7b1      	b.n	8013c6a <__sflush_r+0x1a>
 8013d06:	89a3      	ldrh	r3, [r4, #12]
 8013d08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d0c:	81a3      	strh	r3, [r4, #12]
 8013d0e:	e7ad      	b.n	8013c6c <__sflush_r+0x1c>
 8013d10:	690f      	ldr	r7, [r1, #16]
 8013d12:	2f00      	cmp	r7, #0
 8013d14:	d0a9      	beq.n	8013c6a <__sflush_r+0x1a>
 8013d16:	0793      	lsls	r3, r2, #30
 8013d18:	680e      	ldr	r6, [r1, #0]
 8013d1a:	bf08      	it	eq
 8013d1c:	694b      	ldreq	r3, [r1, #20]
 8013d1e:	600f      	str	r7, [r1, #0]
 8013d20:	bf18      	it	ne
 8013d22:	2300      	movne	r3, #0
 8013d24:	eba6 0807 	sub.w	r8, r6, r7
 8013d28:	608b      	str	r3, [r1, #8]
 8013d2a:	f1b8 0f00 	cmp.w	r8, #0
 8013d2e:	dd9c      	ble.n	8013c6a <__sflush_r+0x1a>
 8013d30:	6a21      	ldr	r1, [r4, #32]
 8013d32:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013d34:	4643      	mov	r3, r8
 8013d36:	463a      	mov	r2, r7
 8013d38:	4628      	mov	r0, r5
 8013d3a:	47b0      	blx	r6
 8013d3c:	2800      	cmp	r0, #0
 8013d3e:	dc06      	bgt.n	8013d4e <__sflush_r+0xfe>
 8013d40:	89a3      	ldrh	r3, [r4, #12]
 8013d42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d46:	81a3      	strh	r3, [r4, #12]
 8013d48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013d4c:	e78e      	b.n	8013c6c <__sflush_r+0x1c>
 8013d4e:	4407      	add	r7, r0
 8013d50:	eba8 0800 	sub.w	r8, r8, r0
 8013d54:	e7e9      	b.n	8013d2a <__sflush_r+0xda>
 8013d56:	bf00      	nop
 8013d58:	20400001 	.word	0x20400001

08013d5c <_fflush_r>:
 8013d5c:	b538      	push	{r3, r4, r5, lr}
 8013d5e:	690b      	ldr	r3, [r1, #16]
 8013d60:	4605      	mov	r5, r0
 8013d62:	460c      	mov	r4, r1
 8013d64:	b913      	cbnz	r3, 8013d6c <_fflush_r+0x10>
 8013d66:	2500      	movs	r5, #0
 8013d68:	4628      	mov	r0, r5
 8013d6a:	bd38      	pop	{r3, r4, r5, pc}
 8013d6c:	b118      	cbz	r0, 8013d76 <_fflush_r+0x1a>
 8013d6e:	6983      	ldr	r3, [r0, #24]
 8013d70:	b90b      	cbnz	r3, 8013d76 <_fflush_r+0x1a>
 8013d72:	f000 f887 	bl	8013e84 <__sinit>
 8013d76:	4b14      	ldr	r3, [pc, #80]	; (8013dc8 <_fflush_r+0x6c>)
 8013d78:	429c      	cmp	r4, r3
 8013d7a:	d11b      	bne.n	8013db4 <_fflush_r+0x58>
 8013d7c:	686c      	ldr	r4, [r5, #4]
 8013d7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	d0ef      	beq.n	8013d66 <_fflush_r+0xa>
 8013d86:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013d88:	07d0      	lsls	r0, r2, #31
 8013d8a:	d404      	bmi.n	8013d96 <_fflush_r+0x3a>
 8013d8c:	0599      	lsls	r1, r3, #22
 8013d8e:	d402      	bmi.n	8013d96 <_fflush_r+0x3a>
 8013d90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013d92:	f7ff fcda 	bl	801374a <__retarget_lock_acquire_recursive>
 8013d96:	4628      	mov	r0, r5
 8013d98:	4621      	mov	r1, r4
 8013d9a:	f7ff ff59 	bl	8013c50 <__sflush_r>
 8013d9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013da0:	07da      	lsls	r2, r3, #31
 8013da2:	4605      	mov	r5, r0
 8013da4:	d4e0      	bmi.n	8013d68 <_fflush_r+0xc>
 8013da6:	89a3      	ldrh	r3, [r4, #12]
 8013da8:	059b      	lsls	r3, r3, #22
 8013daa:	d4dd      	bmi.n	8013d68 <_fflush_r+0xc>
 8013dac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013dae:	f7ff fccd 	bl	801374c <__retarget_lock_release_recursive>
 8013db2:	e7d9      	b.n	8013d68 <_fflush_r+0xc>
 8013db4:	4b05      	ldr	r3, [pc, #20]	; (8013dcc <_fflush_r+0x70>)
 8013db6:	429c      	cmp	r4, r3
 8013db8:	d101      	bne.n	8013dbe <_fflush_r+0x62>
 8013dba:	68ac      	ldr	r4, [r5, #8]
 8013dbc:	e7df      	b.n	8013d7e <_fflush_r+0x22>
 8013dbe:	4b04      	ldr	r3, [pc, #16]	; (8013dd0 <_fflush_r+0x74>)
 8013dc0:	429c      	cmp	r4, r3
 8013dc2:	bf08      	it	eq
 8013dc4:	68ec      	ldreq	r4, [r5, #12]
 8013dc6:	e7da      	b.n	8013d7e <_fflush_r+0x22>
 8013dc8:	08014b84 	.word	0x08014b84
 8013dcc:	08014ba4 	.word	0x08014ba4
 8013dd0:	08014b64 	.word	0x08014b64

08013dd4 <std>:
 8013dd4:	2300      	movs	r3, #0
 8013dd6:	b510      	push	{r4, lr}
 8013dd8:	4604      	mov	r4, r0
 8013dda:	e9c0 3300 	strd	r3, r3, [r0]
 8013dde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013de2:	6083      	str	r3, [r0, #8]
 8013de4:	8181      	strh	r1, [r0, #12]
 8013de6:	6643      	str	r3, [r0, #100]	; 0x64
 8013de8:	81c2      	strh	r2, [r0, #14]
 8013dea:	6183      	str	r3, [r0, #24]
 8013dec:	4619      	mov	r1, r3
 8013dee:	2208      	movs	r2, #8
 8013df0:	305c      	adds	r0, #92	; 0x5c
 8013df2:	f7fd fba3 	bl	801153c <memset>
 8013df6:	4b05      	ldr	r3, [pc, #20]	; (8013e0c <std+0x38>)
 8013df8:	6263      	str	r3, [r4, #36]	; 0x24
 8013dfa:	4b05      	ldr	r3, [pc, #20]	; (8013e10 <std+0x3c>)
 8013dfc:	62a3      	str	r3, [r4, #40]	; 0x28
 8013dfe:	4b05      	ldr	r3, [pc, #20]	; (8013e14 <std+0x40>)
 8013e00:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013e02:	4b05      	ldr	r3, [pc, #20]	; (8013e18 <std+0x44>)
 8013e04:	6224      	str	r4, [r4, #32]
 8013e06:	6323      	str	r3, [r4, #48]	; 0x30
 8013e08:	bd10      	pop	{r4, pc}
 8013e0a:	bf00      	nop
 8013e0c:	08014121 	.word	0x08014121
 8013e10:	08014143 	.word	0x08014143
 8013e14:	0801417b 	.word	0x0801417b
 8013e18:	0801419f 	.word	0x0801419f

08013e1c <_cleanup_r>:
 8013e1c:	4901      	ldr	r1, [pc, #4]	; (8013e24 <_cleanup_r+0x8>)
 8013e1e:	f000 b8af 	b.w	8013f80 <_fwalk_reent>
 8013e22:	bf00      	nop
 8013e24:	08013d5d 	.word	0x08013d5d

08013e28 <__sfmoreglue>:
 8013e28:	b570      	push	{r4, r5, r6, lr}
 8013e2a:	1e4a      	subs	r2, r1, #1
 8013e2c:	2568      	movs	r5, #104	; 0x68
 8013e2e:	4355      	muls	r5, r2
 8013e30:	460e      	mov	r6, r1
 8013e32:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013e36:	f7fd fbd9 	bl	80115ec <_malloc_r>
 8013e3a:	4604      	mov	r4, r0
 8013e3c:	b140      	cbz	r0, 8013e50 <__sfmoreglue+0x28>
 8013e3e:	2100      	movs	r1, #0
 8013e40:	e9c0 1600 	strd	r1, r6, [r0]
 8013e44:	300c      	adds	r0, #12
 8013e46:	60a0      	str	r0, [r4, #8]
 8013e48:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013e4c:	f7fd fb76 	bl	801153c <memset>
 8013e50:	4620      	mov	r0, r4
 8013e52:	bd70      	pop	{r4, r5, r6, pc}

08013e54 <__sfp_lock_acquire>:
 8013e54:	4801      	ldr	r0, [pc, #4]	; (8013e5c <__sfp_lock_acquire+0x8>)
 8013e56:	f7ff bc78 	b.w	801374a <__retarget_lock_acquire_recursive>
 8013e5a:	bf00      	nop
 8013e5c:	2000123c 	.word	0x2000123c

08013e60 <__sfp_lock_release>:
 8013e60:	4801      	ldr	r0, [pc, #4]	; (8013e68 <__sfp_lock_release+0x8>)
 8013e62:	f7ff bc73 	b.w	801374c <__retarget_lock_release_recursive>
 8013e66:	bf00      	nop
 8013e68:	2000123c 	.word	0x2000123c

08013e6c <__sinit_lock_acquire>:
 8013e6c:	4801      	ldr	r0, [pc, #4]	; (8013e74 <__sinit_lock_acquire+0x8>)
 8013e6e:	f7ff bc6c 	b.w	801374a <__retarget_lock_acquire_recursive>
 8013e72:	bf00      	nop
 8013e74:	20001237 	.word	0x20001237

08013e78 <__sinit_lock_release>:
 8013e78:	4801      	ldr	r0, [pc, #4]	; (8013e80 <__sinit_lock_release+0x8>)
 8013e7a:	f7ff bc67 	b.w	801374c <__retarget_lock_release_recursive>
 8013e7e:	bf00      	nop
 8013e80:	20001237 	.word	0x20001237

08013e84 <__sinit>:
 8013e84:	b510      	push	{r4, lr}
 8013e86:	4604      	mov	r4, r0
 8013e88:	f7ff fff0 	bl	8013e6c <__sinit_lock_acquire>
 8013e8c:	69a3      	ldr	r3, [r4, #24]
 8013e8e:	b11b      	cbz	r3, 8013e98 <__sinit+0x14>
 8013e90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013e94:	f7ff bff0 	b.w	8013e78 <__sinit_lock_release>
 8013e98:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013e9c:	6523      	str	r3, [r4, #80]	; 0x50
 8013e9e:	4b13      	ldr	r3, [pc, #76]	; (8013eec <__sinit+0x68>)
 8013ea0:	4a13      	ldr	r2, [pc, #76]	; (8013ef0 <__sinit+0x6c>)
 8013ea2:	681b      	ldr	r3, [r3, #0]
 8013ea4:	62a2      	str	r2, [r4, #40]	; 0x28
 8013ea6:	42a3      	cmp	r3, r4
 8013ea8:	bf04      	itt	eq
 8013eaa:	2301      	moveq	r3, #1
 8013eac:	61a3      	streq	r3, [r4, #24]
 8013eae:	4620      	mov	r0, r4
 8013eb0:	f000 f820 	bl	8013ef4 <__sfp>
 8013eb4:	6060      	str	r0, [r4, #4]
 8013eb6:	4620      	mov	r0, r4
 8013eb8:	f000 f81c 	bl	8013ef4 <__sfp>
 8013ebc:	60a0      	str	r0, [r4, #8]
 8013ebe:	4620      	mov	r0, r4
 8013ec0:	f000 f818 	bl	8013ef4 <__sfp>
 8013ec4:	2200      	movs	r2, #0
 8013ec6:	60e0      	str	r0, [r4, #12]
 8013ec8:	2104      	movs	r1, #4
 8013eca:	6860      	ldr	r0, [r4, #4]
 8013ecc:	f7ff ff82 	bl	8013dd4 <std>
 8013ed0:	68a0      	ldr	r0, [r4, #8]
 8013ed2:	2201      	movs	r2, #1
 8013ed4:	2109      	movs	r1, #9
 8013ed6:	f7ff ff7d 	bl	8013dd4 <std>
 8013eda:	68e0      	ldr	r0, [r4, #12]
 8013edc:	2202      	movs	r2, #2
 8013ede:	2112      	movs	r1, #18
 8013ee0:	f7ff ff78 	bl	8013dd4 <std>
 8013ee4:	2301      	movs	r3, #1
 8013ee6:	61a3      	str	r3, [r4, #24]
 8013ee8:	e7d2      	b.n	8013e90 <__sinit+0xc>
 8013eea:	bf00      	nop
 8013eec:	080147e0 	.word	0x080147e0
 8013ef0:	08013e1d 	.word	0x08013e1d

08013ef4 <__sfp>:
 8013ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ef6:	4607      	mov	r7, r0
 8013ef8:	f7ff ffac 	bl	8013e54 <__sfp_lock_acquire>
 8013efc:	4b1e      	ldr	r3, [pc, #120]	; (8013f78 <__sfp+0x84>)
 8013efe:	681e      	ldr	r6, [r3, #0]
 8013f00:	69b3      	ldr	r3, [r6, #24]
 8013f02:	b913      	cbnz	r3, 8013f0a <__sfp+0x16>
 8013f04:	4630      	mov	r0, r6
 8013f06:	f7ff ffbd 	bl	8013e84 <__sinit>
 8013f0a:	3648      	adds	r6, #72	; 0x48
 8013f0c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013f10:	3b01      	subs	r3, #1
 8013f12:	d503      	bpl.n	8013f1c <__sfp+0x28>
 8013f14:	6833      	ldr	r3, [r6, #0]
 8013f16:	b30b      	cbz	r3, 8013f5c <__sfp+0x68>
 8013f18:	6836      	ldr	r6, [r6, #0]
 8013f1a:	e7f7      	b.n	8013f0c <__sfp+0x18>
 8013f1c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013f20:	b9d5      	cbnz	r5, 8013f58 <__sfp+0x64>
 8013f22:	4b16      	ldr	r3, [pc, #88]	; (8013f7c <__sfp+0x88>)
 8013f24:	60e3      	str	r3, [r4, #12]
 8013f26:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013f2a:	6665      	str	r5, [r4, #100]	; 0x64
 8013f2c:	f7ff fc0c 	bl	8013748 <__retarget_lock_init_recursive>
 8013f30:	f7ff ff96 	bl	8013e60 <__sfp_lock_release>
 8013f34:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013f38:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013f3c:	6025      	str	r5, [r4, #0]
 8013f3e:	61a5      	str	r5, [r4, #24]
 8013f40:	2208      	movs	r2, #8
 8013f42:	4629      	mov	r1, r5
 8013f44:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013f48:	f7fd faf8 	bl	801153c <memset>
 8013f4c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013f50:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013f54:	4620      	mov	r0, r4
 8013f56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013f58:	3468      	adds	r4, #104	; 0x68
 8013f5a:	e7d9      	b.n	8013f10 <__sfp+0x1c>
 8013f5c:	2104      	movs	r1, #4
 8013f5e:	4638      	mov	r0, r7
 8013f60:	f7ff ff62 	bl	8013e28 <__sfmoreglue>
 8013f64:	4604      	mov	r4, r0
 8013f66:	6030      	str	r0, [r6, #0]
 8013f68:	2800      	cmp	r0, #0
 8013f6a:	d1d5      	bne.n	8013f18 <__sfp+0x24>
 8013f6c:	f7ff ff78 	bl	8013e60 <__sfp_lock_release>
 8013f70:	230c      	movs	r3, #12
 8013f72:	603b      	str	r3, [r7, #0]
 8013f74:	e7ee      	b.n	8013f54 <__sfp+0x60>
 8013f76:	bf00      	nop
 8013f78:	080147e0 	.word	0x080147e0
 8013f7c:	ffff0001 	.word	0xffff0001

08013f80 <_fwalk_reent>:
 8013f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013f84:	4606      	mov	r6, r0
 8013f86:	4688      	mov	r8, r1
 8013f88:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013f8c:	2700      	movs	r7, #0
 8013f8e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013f92:	f1b9 0901 	subs.w	r9, r9, #1
 8013f96:	d505      	bpl.n	8013fa4 <_fwalk_reent+0x24>
 8013f98:	6824      	ldr	r4, [r4, #0]
 8013f9a:	2c00      	cmp	r4, #0
 8013f9c:	d1f7      	bne.n	8013f8e <_fwalk_reent+0xe>
 8013f9e:	4638      	mov	r0, r7
 8013fa0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013fa4:	89ab      	ldrh	r3, [r5, #12]
 8013fa6:	2b01      	cmp	r3, #1
 8013fa8:	d907      	bls.n	8013fba <_fwalk_reent+0x3a>
 8013faa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013fae:	3301      	adds	r3, #1
 8013fb0:	d003      	beq.n	8013fba <_fwalk_reent+0x3a>
 8013fb2:	4629      	mov	r1, r5
 8013fb4:	4630      	mov	r0, r6
 8013fb6:	47c0      	blx	r8
 8013fb8:	4307      	orrs	r7, r0
 8013fba:	3568      	adds	r5, #104	; 0x68
 8013fbc:	e7e9      	b.n	8013f92 <_fwalk_reent+0x12>

08013fbe <__swhatbuf_r>:
 8013fbe:	b570      	push	{r4, r5, r6, lr}
 8013fc0:	460e      	mov	r6, r1
 8013fc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013fc6:	2900      	cmp	r1, #0
 8013fc8:	b096      	sub	sp, #88	; 0x58
 8013fca:	4614      	mov	r4, r2
 8013fcc:	461d      	mov	r5, r3
 8013fce:	da07      	bge.n	8013fe0 <__swhatbuf_r+0x22>
 8013fd0:	2300      	movs	r3, #0
 8013fd2:	602b      	str	r3, [r5, #0]
 8013fd4:	89b3      	ldrh	r3, [r6, #12]
 8013fd6:	061a      	lsls	r2, r3, #24
 8013fd8:	d410      	bmi.n	8013ffc <__swhatbuf_r+0x3e>
 8013fda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013fde:	e00e      	b.n	8013ffe <__swhatbuf_r+0x40>
 8013fe0:	466a      	mov	r2, sp
 8013fe2:	f000 f903 	bl	80141ec <_fstat_r>
 8013fe6:	2800      	cmp	r0, #0
 8013fe8:	dbf2      	blt.n	8013fd0 <__swhatbuf_r+0x12>
 8013fea:	9a01      	ldr	r2, [sp, #4]
 8013fec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013ff0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013ff4:	425a      	negs	r2, r3
 8013ff6:	415a      	adcs	r2, r3
 8013ff8:	602a      	str	r2, [r5, #0]
 8013ffa:	e7ee      	b.n	8013fda <__swhatbuf_r+0x1c>
 8013ffc:	2340      	movs	r3, #64	; 0x40
 8013ffe:	2000      	movs	r0, #0
 8014000:	6023      	str	r3, [r4, #0]
 8014002:	b016      	add	sp, #88	; 0x58
 8014004:	bd70      	pop	{r4, r5, r6, pc}
	...

08014008 <__smakebuf_r>:
 8014008:	898b      	ldrh	r3, [r1, #12]
 801400a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801400c:	079d      	lsls	r5, r3, #30
 801400e:	4606      	mov	r6, r0
 8014010:	460c      	mov	r4, r1
 8014012:	d507      	bpl.n	8014024 <__smakebuf_r+0x1c>
 8014014:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014018:	6023      	str	r3, [r4, #0]
 801401a:	6123      	str	r3, [r4, #16]
 801401c:	2301      	movs	r3, #1
 801401e:	6163      	str	r3, [r4, #20]
 8014020:	b002      	add	sp, #8
 8014022:	bd70      	pop	{r4, r5, r6, pc}
 8014024:	ab01      	add	r3, sp, #4
 8014026:	466a      	mov	r2, sp
 8014028:	f7ff ffc9 	bl	8013fbe <__swhatbuf_r>
 801402c:	9900      	ldr	r1, [sp, #0]
 801402e:	4605      	mov	r5, r0
 8014030:	4630      	mov	r0, r6
 8014032:	f7fd fadb 	bl	80115ec <_malloc_r>
 8014036:	b948      	cbnz	r0, 801404c <__smakebuf_r+0x44>
 8014038:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801403c:	059a      	lsls	r2, r3, #22
 801403e:	d4ef      	bmi.n	8014020 <__smakebuf_r+0x18>
 8014040:	f023 0303 	bic.w	r3, r3, #3
 8014044:	f043 0302 	orr.w	r3, r3, #2
 8014048:	81a3      	strh	r3, [r4, #12]
 801404a:	e7e3      	b.n	8014014 <__smakebuf_r+0xc>
 801404c:	4b0d      	ldr	r3, [pc, #52]	; (8014084 <__smakebuf_r+0x7c>)
 801404e:	62b3      	str	r3, [r6, #40]	; 0x28
 8014050:	89a3      	ldrh	r3, [r4, #12]
 8014052:	6020      	str	r0, [r4, #0]
 8014054:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014058:	81a3      	strh	r3, [r4, #12]
 801405a:	9b00      	ldr	r3, [sp, #0]
 801405c:	6163      	str	r3, [r4, #20]
 801405e:	9b01      	ldr	r3, [sp, #4]
 8014060:	6120      	str	r0, [r4, #16]
 8014062:	b15b      	cbz	r3, 801407c <__smakebuf_r+0x74>
 8014064:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014068:	4630      	mov	r0, r6
 801406a:	f000 f8d1 	bl	8014210 <_isatty_r>
 801406e:	b128      	cbz	r0, 801407c <__smakebuf_r+0x74>
 8014070:	89a3      	ldrh	r3, [r4, #12]
 8014072:	f023 0303 	bic.w	r3, r3, #3
 8014076:	f043 0301 	orr.w	r3, r3, #1
 801407a:	81a3      	strh	r3, [r4, #12]
 801407c:	89a0      	ldrh	r0, [r4, #12]
 801407e:	4305      	orrs	r5, r0
 8014080:	81a5      	strh	r5, [r4, #12]
 8014082:	e7cd      	b.n	8014020 <__smakebuf_r+0x18>
 8014084:	08013e1d 	.word	0x08013e1d

08014088 <_malloc_usable_size_r>:
 8014088:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801408c:	1f18      	subs	r0, r3, #4
 801408e:	2b00      	cmp	r3, #0
 8014090:	bfbc      	itt	lt
 8014092:	580b      	ldrlt	r3, [r1, r0]
 8014094:	18c0      	addlt	r0, r0, r3
 8014096:	4770      	bx	lr

08014098 <_raise_r>:
 8014098:	291f      	cmp	r1, #31
 801409a:	b538      	push	{r3, r4, r5, lr}
 801409c:	4604      	mov	r4, r0
 801409e:	460d      	mov	r5, r1
 80140a0:	d904      	bls.n	80140ac <_raise_r+0x14>
 80140a2:	2316      	movs	r3, #22
 80140a4:	6003      	str	r3, [r0, #0]
 80140a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80140aa:	bd38      	pop	{r3, r4, r5, pc}
 80140ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80140ae:	b112      	cbz	r2, 80140b6 <_raise_r+0x1e>
 80140b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80140b4:	b94b      	cbnz	r3, 80140ca <_raise_r+0x32>
 80140b6:	4620      	mov	r0, r4
 80140b8:	f000 f830 	bl	801411c <_getpid_r>
 80140bc:	462a      	mov	r2, r5
 80140be:	4601      	mov	r1, r0
 80140c0:	4620      	mov	r0, r4
 80140c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80140c6:	f000 b817 	b.w	80140f8 <_kill_r>
 80140ca:	2b01      	cmp	r3, #1
 80140cc:	d00a      	beq.n	80140e4 <_raise_r+0x4c>
 80140ce:	1c59      	adds	r1, r3, #1
 80140d0:	d103      	bne.n	80140da <_raise_r+0x42>
 80140d2:	2316      	movs	r3, #22
 80140d4:	6003      	str	r3, [r0, #0]
 80140d6:	2001      	movs	r0, #1
 80140d8:	e7e7      	b.n	80140aa <_raise_r+0x12>
 80140da:	2400      	movs	r4, #0
 80140dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80140e0:	4628      	mov	r0, r5
 80140e2:	4798      	blx	r3
 80140e4:	2000      	movs	r0, #0
 80140e6:	e7e0      	b.n	80140aa <_raise_r+0x12>

080140e8 <raise>:
 80140e8:	4b02      	ldr	r3, [pc, #8]	; (80140f4 <raise+0xc>)
 80140ea:	4601      	mov	r1, r0
 80140ec:	6818      	ldr	r0, [r3, #0]
 80140ee:	f7ff bfd3 	b.w	8014098 <_raise_r>
 80140f2:	bf00      	nop
 80140f4:	20000290 	.word	0x20000290

080140f8 <_kill_r>:
 80140f8:	b538      	push	{r3, r4, r5, lr}
 80140fa:	4d07      	ldr	r5, [pc, #28]	; (8014118 <_kill_r+0x20>)
 80140fc:	2300      	movs	r3, #0
 80140fe:	4604      	mov	r4, r0
 8014100:	4608      	mov	r0, r1
 8014102:	4611      	mov	r1, r2
 8014104:	602b      	str	r3, [r5, #0]
 8014106:	f000 f8d7 	bl	80142b8 <_kill>
 801410a:	1c43      	adds	r3, r0, #1
 801410c:	d102      	bne.n	8014114 <_kill_r+0x1c>
 801410e:	682b      	ldr	r3, [r5, #0]
 8014110:	b103      	cbz	r3, 8014114 <_kill_r+0x1c>
 8014112:	6023      	str	r3, [r4, #0]
 8014114:	bd38      	pop	{r3, r4, r5, pc}
 8014116:	bf00      	nop
 8014118:	20001230 	.word	0x20001230

0801411c <_getpid_r>:
 801411c:	f000 b8bc 	b.w	8014298 <_getpid>

08014120 <__sread>:
 8014120:	b510      	push	{r4, lr}
 8014122:	460c      	mov	r4, r1
 8014124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014128:	f000 f894 	bl	8014254 <_read_r>
 801412c:	2800      	cmp	r0, #0
 801412e:	bfab      	itete	ge
 8014130:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014132:	89a3      	ldrhlt	r3, [r4, #12]
 8014134:	181b      	addge	r3, r3, r0
 8014136:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801413a:	bfac      	ite	ge
 801413c:	6563      	strge	r3, [r4, #84]	; 0x54
 801413e:	81a3      	strhlt	r3, [r4, #12]
 8014140:	bd10      	pop	{r4, pc}

08014142 <__swrite>:
 8014142:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014146:	461f      	mov	r7, r3
 8014148:	898b      	ldrh	r3, [r1, #12]
 801414a:	05db      	lsls	r3, r3, #23
 801414c:	4605      	mov	r5, r0
 801414e:	460c      	mov	r4, r1
 8014150:	4616      	mov	r6, r2
 8014152:	d505      	bpl.n	8014160 <__swrite+0x1e>
 8014154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014158:	2302      	movs	r3, #2
 801415a:	2200      	movs	r2, #0
 801415c:	f000 f868 	bl	8014230 <_lseek_r>
 8014160:	89a3      	ldrh	r3, [r4, #12]
 8014162:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014166:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801416a:	81a3      	strh	r3, [r4, #12]
 801416c:	4632      	mov	r2, r6
 801416e:	463b      	mov	r3, r7
 8014170:	4628      	mov	r0, r5
 8014172:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014176:	f000 b817 	b.w	80141a8 <_write_r>

0801417a <__sseek>:
 801417a:	b510      	push	{r4, lr}
 801417c:	460c      	mov	r4, r1
 801417e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014182:	f000 f855 	bl	8014230 <_lseek_r>
 8014186:	1c43      	adds	r3, r0, #1
 8014188:	89a3      	ldrh	r3, [r4, #12]
 801418a:	bf15      	itete	ne
 801418c:	6560      	strne	r0, [r4, #84]	; 0x54
 801418e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014192:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014196:	81a3      	strheq	r3, [r4, #12]
 8014198:	bf18      	it	ne
 801419a:	81a3      	strhne	r3, [r4, #12]
 801419c:	bd10      	pop	{r4, pc}

0801419e <__sclose>:
 801419e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80141a2:	f000 b813 	b.w	80141cc <_close_r>
	...

080141a8 <_write_r>:
 80141a8:	b538      	push	{r3, r4, r5, lr}
 80141aa:	4d07      	ldr	r5, [pc, #28]	; (80141c8 <_write_r+0x20>)
 80141ac:	4604      	mov	r4, r0
 80141ae:	4608      	mov	r0, r1
 80141b0:	4611      	mov	r1, r2
 80141b2:	2200      	movs	r2, #0
 80141b4:	602a      	str	r2, [r5, #0]
 80141b6:	461a      	mov	r2, r3
 80141b8:	f000 f8a4 	bl	8014304 <_write>
 80141bc:	1c43      	adds	r3, r0, #1
 80141be:	d102      	bne.n	80141c6 <_write_r+0x1e>
 80141c0:	682b      	ldr	r3, [r5, #0]
 80141c2:	b103      	cbz	r3, 80141c6 <_write_r+0x1e>
 80141c4:	6023      	str	r3, [r4, #0]
 80141c6:	bd38      	pop	{r3, r4, r5, pc}
 80141c8:	20001230 	.word	0x20001230

080141cc <_close_r>:
 80141cc:	b538      	push	{r3, r4, r5, lr}
 80141ce:	4d06      	ldr	r5, [pc, #24]	; (80141e8 <_close_r+0x1c>)
 80141d0:	2300      	movs	r3, #0
 80141d2:	4604      	mov	r4, r0
 80141d4:	4608      	mov	r0, r1
 80141d6:	602b      	str	r3, [r5, #0]
 80141d8:	f000 f84e 	bl	8014278 <_close>
 80141dc:	1c43      	adds	r3, r0, #1
 80141de:	d102      	bne.n	80141e6 <_close_r+0x1a>
 80141e0:	682b      	ldr	r3, [r5, #0]
 80141e2:	b103      	cbz	r3, 80141e6 <_close_r+0x1a>
 80141e4:	6023      	str	r3, [r4, #0]
 80141e6:	bd38      	pop	{r3, r4, r5, pc}
 80141e8:	20001230 	.word	0x20001230

080141ec <_fstat_r>:
 80141ec:	b538      	push	{r3, r4, r5, lr}
 80141ee:	4d07      	ldr	r5, [pc, #28]	; (801420c <_fstat_r+0x20>)
 80141f0:	2300      	movs	r3, #0
 80141f2:	4604      	mov	r4, r0
 80141f4:	4608      	mov	r0, r1
 80141f6:	4611      	mov	r1, r2
 80141f8:	602b      	str	r3, [r5, #0]
 80141fa:	f000 f845 	bl	8014288 <_fstat>
 80141fe:	1c43      	adds	r3, r0, #1
 8014200:	d102      	bne.n	8014208 <_fstat_r+0x1c>
 8014202:	682b      	ldr	r3, [r5, #0]
 8014204:	b103      	cbz	r3, 8014208 <_fstat_r+0x1c>
 8014206:	6023      	str	r3, [r4, #0]
 8014208:	bd38      	pop	{r3, r4, r5, pc}
 801420a:	bf00      	nop
 801420c:	20001230 	.word	0x20001230

08014210 <_isatty_r>:
 8014210:	b538      	push	{r3, r4, r5, lr}
 8014212:	4d06      	ldr	r5, [pc, #24]	; (801422c <_isatty_r+0x1c>)
 8014214:	2300      	movs	r3, #0
 8014216:	4604      	mov	r4, r0
 8014218:	4608      	mov	r0, r1
 801421a:	602b      	str	r3, [r5, #0]
 801421c:	f000 f844 	bl	80142a8 <_isatty>
 8014220:	1c43      	adds	r3, r0, #1
 8014222:	d102      	bne.n	801422a <_isatty_r+0x1a>
 8014224:	682b      	ldr	r3, [r5, #0]
 8014226:	b103      	cbz	r3, 801422a <_isatty_r+0x1a>
 8014228:	6023      	str	r3, [r4, #0]
 801422a:	bd38      	pop	{r3, r4, r5, pc}
 801422c:	20001230 	.word	0x20001230

08014230 <_lseek_r>:
 8014230:	b538      	push	{r3, r4, r5, lr}
 8014232:	4d07      	ldr	r5, [pc, #28]	; (8014250 <_lseek_r+0x20>)
 8014234:	4604      	mov	r4, r0
 8014236:	4608      	mov	r0, r1
 8014238:	4611      	mov	r1, r2
 801423a:	2200      	movs	r2, #0
 801423c:	602a      	str	r2, [r5, #0]
 801423e:	461a      	mov	r2, r3
 8014240:	f000 f842 	bl	80142c8 <_lseek>
 8014244:	1c43      	adds	r3, r0, #1
 8014246:	d102      	bne.n	801424e <_lseek_r+0x1e>
 8014248:	682b      	ldr	r3, [r5, #0]
 801424a:	b103      	cbz	r3, 801424e <_lseek_r+0x1e>
 801424c:	6023      	str	r3, [r4, #0]
 801424e:	bd38      	pop	{r3, r4, r5, pc}
 8014250:	20001230 	.word	0x20001230

08014254 <_read_r>:
 8014254:	b538      	push	{r3, r4, r5, lr}
 8014256:	4d07      	ldr	r5, [pc, #28]	; (8014274 <_read_r+0x20>)
 8014258:	4604      	mov	r4, r0
 801425a:	4608      	mov	r0, r1
 801425c:	4611      	mov	r1, r2
 801425e:	2200      	movs	r2, #0
 8014260:	602a      	str	r2, [r5, #0]
 8014262:	461a      	mov	r2, r3
 8014264:	f000 f838 	bl	80142d8 <_read>
 8014268:	1c43      	adds	r3, r0, #1
 801426a:	d102      	bne.n	8014272 <_read_r+0x1e>
 801426c:	682b      	ldr	r3, [r5, #0]
 801426e:	b103      	cbz	r3, 8014272 <_read_r+0x1e>
 8014270:	6023      	str	r3, [r4, #0]
 8014272:	bd38      	pop	{r3, r4, r5, pc}
 8014274:	20001230 	.word	0x20001230

08014278 <_close>:
 8014278:	4b02      	ldr	r3, [pc, #8]	; (8014284 <_close+0xc>)
 801427a:	2258      	movs	r2, #88	; 0x58
 801427c:	601a      	str	r2, [r3, #0]
 801427e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014282:	4770      	bx	lr
 8014284:	20001230 	.word	0x20001230

08014288 <_fstat>:
 8014288:	4b02      	ldr	r3, [pc, #8]	; (8014294 <_fstat+0xc>)
 801428a:	2258      	movs	r2, #88	; 0x58
 801428c:	601a      	str	r2, [r3, #0]
 801428e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014292:	4770      	bx	lr
 8014294:	20001230 	.word	0x20001230

08014298 <_getpid>:
 8014298:	4b02      	ldr	r3, [pc, #8]	; (80142a4 <_getpid+0xc>)
 801429a:	2258      	movs	r2, #88	; 0x58
 801429c:	601a      	str	r2, [r3, #0]
 801429e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80142a2:	4770      	bx	lr
 80142a4:	20001230 	.word	0x20001230

080142a8 <_isatty>:
 80142a8:	4b02      	ldr	r3, [pc, #8]	; (80142b4 <_isatty+0xc>)
 80142aa:	2258      	movs	r2, #88	; 0x58
 80142ac:	601a      	str	r2, [r3, #0]
 80142ae:	2000      	movs	r0, #0
 80142b0:	4770      	bx	lr
 80142b2:	bf00      	nop
 80142b4:	20001230 	.word	0x20001230

080142b8 <_kill>:
 80142b8:	4b02      	ldr	r3, [pc, #8]	; (80142c4 <_kill+0xc>)
 80142ba:	2258      	movs	r2, #88	; 0x58
 80142bc:	601a      	str	r2, [r3, #0]
 80142be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80142c2:	4770      	bx	lr
 80142c4:	20001230 	.word	0x20001230

080142c8 <_lseek>:
 80142c8:	4b02      	ldr	r3, [pc, #8]	; (80142d4 <_lseek+0xc>)
 80142ca:	2258      	movs	r2, #88	; 0x58
 80142cc:	601a      	str	r2, [r3, #0]
 80142ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80142d2:	4770      	bx	lr
 80142d4:	20001230 	.word	0x20001230

080142d8 <_read>:
 80142d8:	4b02      	ldr	r3, [pc, #8]	; (80142e4 <_read+0xc>)
 80142da:	2258      	movs	r2, #88	; 0x58
 80142dc:	601a      	str	r2, [r3, #0]
 80142de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80142e2:	4770      	bx	lr
 80142e4:	20001230 	.word	0x20001230

080142e8 <_sbrk>:
 80142e8:	4b04      	ldr	r3, [pc, #16]	; (80142fc <_sbrk+0x14>)
 80142ea:	6819      	ldr	r1, [r3, #0]
 80142ec:	4602      	mov	r2, r0
 80142ee:	b909      	cbnz	r1, 80142f4 <_sbrk+0xc>
 80142f0:	4903      	ldr	r1, [pc, #12]	; (8014300 <_sbrk+0x18>)
 80142f2:	6019      	str	r1, [r3, #0]
 80142f4:	6818      	ldr	r0, [r3, #0]
 80142f6:	4402      	add	r2, r0
 80142f8:	601a      	str	r2, [r3, #0]
 80142fa:	4770      	bx	lr
 80142fc:	20000620 	.word	0x20000620
 8014300:	20001240 	.word	0x20001240

08014304 <_write>:
 8014304:	4b02      	ldr	r3, [pc, #8]	; (8014310 <_write+0xc>)
 8014306:	2258      	movs	r2, #88	; 0x58
 8014308:	601a      	str	r2, [r3, #0]
 801430a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801430e:	4770      	bx	lr
 8014310:	20001230 	.word	0x20001230

08014314 <_exit>:
 8014314:	e7fe      	b.n	8014314 <_exit>
	...

08014318 <_init>:
 8014318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801431a:	bf00      	nop
 801431c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801431e:	bc08      	pop	{r3}
 8014320:	469e      	mov	lr, r3
 8014322:	4770      	bx	lr

08014324 <_fini>:
 8014324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014326:	bf00      	nop
 8014328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801432a:	bc08      	pop	{r3}
 801432c:	469e      	mov	lr, r3
 801432e:	4770      	bx	lr
