{
  "configurations": {
    "CVE_data_version": "4.0",
    "nodes": []
  },
  "cve": {
    "CVE_data_meta": {
      "ASSIGNER": "cve@mitre.org",
      "ID": "CVE-2020-0574"
    },
    "affects": {
      "vendor": {
        "vendor_data": []
      }
    },
    "data_format": "MITRE",
    "data_type": "CVE",
    "data_version": "4.0",
    "description": {
      "description_data": [
        {
          "lang": "en",
          "value": "Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable information disclosure via physical access."
        }
      ]
    },
    "problemtype": {
      "problemtype_data": [
        {
          "description": []
        }
      ]
    },
    "references": {
      "reference_data": [
        {
          "name": "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html",
          "refsource": "CONFIRM",
          "tags": [],
          "url": "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html"
        }
      ]
    }
  },
  "impact": {},
  "lastModifiedDate": "2020-03-13T12:06Z",
  "publishedDate": "2020-03-12T21:15Z"
}