<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="rom8x512_synth_1" LaunchDir="E:/demo/Mizair/FPGA/17_ADDA/adda_test.runs/rom8x512_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clock_synth_1" LaunchDir="E:/demo/Mizair/FPGA/17_ADDA/adda_test.runs/clock_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ila_ad_synth_1" LaunchDir="E:/demo/Mizair/FPGA/17_ADDA/adda_test.runs/ila_ad_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ila_da_synth_1" LaunchDir="E:/demo/Mizair/FPGA/17_ADDA/adda_test.runs/ila_da_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ila_ad_synth_1"/>
	</Run>
	<Run Id="synth_2" LaunchDir="E:/demo/Mizair/FPGA/17_ADDA/adda_test.runs/synth_2" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="rom8x512_synth_1"/>
		<Parent Id="clock_synth_1"/>
		<Parent Id="ila_ad_synth_1"/>
		<Parent Id="ila_da_synth_1"/>
	</Run>
	<Run Id="impl_2" LaunchDir="E:/demo/Mizair/FPGA/17_ADDA/adda_test.runs/impl_2" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_2"/>
		<Parent Id="rom8x512_synth_1"/>
		<Parent Id="clock_synth_1"/>
		<Parent Id="ila_ad_synth_1"/>
		<Parent Id="ila_da_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

