/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module DFFplusGate(clk, in, out);
  input clk;
  wire clk;
  input in;
  wire in;
  output out;
  reg out;
  wire _0_;
  always @(posedge clk)
    out <= _0_;
  assign _0_ = out ^ in;
endmodule
