Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Nov  8 18:09:11 2019
| Host         : user-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.562     -577.489                    252                61413        0.013        0.000                      0                61413        8.750        0.000                       0                 16543  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -3.562     -577.489                    252                61317        0.013        0.000                      0                61317        8.750        0.000                       0                 16543  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.269        0.000                      0                   96        0.418        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          252  Failing Endpoints,  Worst Slack       -3.562ns,  Total Violation     -577.489ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.562ns  (required time - arrival time)
  Source:                 design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.941ns  (logic 9.807ns (44.698%)  route 12.134ns (55.302%))
  Logic Levels:           29  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1 LUT6=20)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.648     2.942    design_1_i/convolution3_NLR_0/inst/ap_clk
    SLICE_X46Y24         FDRE                                         r  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=13, routed)          0.882     4.342    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/Q[300]
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.466 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778/O
                         net (fo=1, routed)           0.578     5.044    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.168 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765/O
                         net (fo=1, routed)           0.890     6.059    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.183 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754/O
                         net (fo=1, routed)           0.159     6.341    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.465 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737/O
                         net (fo=1, routed)           0.416     6.881    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.005 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722/O
                         net (fo=1, routed)           0.450     7.455    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.579 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705/O
                         net (fo=1, routed)           0.432     8.011    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.135 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686/O
                         net (fo=1, routed)           0.151     8.286    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.410 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664/O
                         net (fo=1, routed)           0.298     8.708    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.832 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644/O
                         net (fo=1, routed)           0.292     9.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623/O
                         net (fo=1, routed)           0.321     9.569    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.693 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602/O
                         net (fo=1, routed)           0.432    10.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566/O
                         net (fo=1, routed)           0.292    10.541    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.665 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534/O
                         net (fo=1, routed)           0.708    11.373    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488/O
                         net (fo=1, routed)           0.492    11.989    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404/O
                         net (fo=1, routed)           0.291    12.404    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.528 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277/O
                         net (fo=1, routed)           0.469    12.997    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277_n_0
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.121 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127/O
                         net (fo=1, routed)           0.652    13.774    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.898 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55/O
                         net (fo=1, routed)           0.151    14.049    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.173 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_19/O
                         net (fo=28, routed)          0.473    14.646    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363_reg[3]_0
    SLICE_X84Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.770 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_13/O
                         net (fo=18, routed)          0.199    14.969    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_23_n_0
    SLICE_X84Y38         LUT5 (Prop_lut5_I3_O)        0.124    15.093 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20/O
                         net (fo=1, routed)           0.706    15.799    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.203 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_19/CO[3]
                         net (fo=18, routed)          0.955    17.158    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2_0[0]
    SLICE_X94Y39         LUT2 (Prop_lut2_I0_O)        0.124    17.282 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17/O
                         net (fo=1, routed)           0.000    17.282    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.815 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.815    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616_n_2606
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.130 r  design_1_i/convolution3_NLR_0/inst/bound7_fu_2410_p2_i_10/O[3]
                         net (fo=4, routed)           0.743    18.873    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/O[3]
    SLICE_X99Y42         LUT2 (Prop_lut2_I1_O)        0.307    19.180 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13/O
                         net (fo=1, routed)           0.000    19.180    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.712 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.712    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.968 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_3/O[2]
                         net (fo=3, routed)           0.699    20.667    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p0[35]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[0])
                                                      4.214    24.881 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2/PCOUT[0]
                         net (fo=1, routed)           0.002    24.883    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_n_153
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.715    22.894    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/ap_clk
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/CLK
                         clock pessimism              0.129    23.023    
                         clock uncertainty           -0.302    22.721    
    DSP48_X4Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    21.321    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0
  -------------------------------------------------------------------
                         required time                         21.321    
                         arrival time                         -24.883    
  -------------------------------------------------------------------
                         slack                                 -3.562    

Slack (VIOLATED) :        -3.562ns  (required time - arrival time)
  Source:                 design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.941ns  (logic 9.807ns (44.698%)  route 12.134ns (55.302%))
  Logic Levels:           29  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1 LUT6=20)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.648     2.942    design_1_i/convolution3_NLR_0/inst/ap_clk
    SLICE_X46Y24         FDRE                                         r  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=13, routed)          0.882     4.342    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/Q[300]
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.466 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778/O
                         net (fo=1, routed)           0.578     5.044    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.168 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765/O
                         net (fo=1, routed)           0.890     6.059    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.183 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754/O
                         net (fo=1, routed)           0.159     6.341    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.465 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737/O
                         net (fo=1, routed)           0.416     6.881    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.005 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722/O
                         net (fo=1, routed)           0.450     7.455    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.579 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705/O
                         net (fo=1, routed)           0.432     8.011    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.135 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686/O
                         net (fo=1, routed)           0.151     8.286    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.410 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664/O
                         net (fo=1, routed)           0.298     8.708    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.832 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644/O
                         net (fo=1, routed)           0.292     9.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623/O
                         net (fo=1, routed)           0.321     9.569    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.693 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602/O
                         net (fo=1, routed)           0.432    10.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566/O
                         net (fo=1, routed)           0.292    10.541    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.665 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534/O
                         net (fo=1, routed)           0.708    11.373    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488/O
                         net (fo=1, routed)           0.492    11.989    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404/O
                         net (fo=1, routed)           0.291    12.404    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.528 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277/O
                         net (fo=1, routed)           0.469    12.997    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277_n_0
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.121 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127/O
                         net (fo=1, routed)           0.652    13.774    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.898 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55/O
                         net (fo=1, routed)           0.151    14.049    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.173 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_19/O
                         net (fo=28, routed)          0.473    14.646    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363_reg[3]_0
    SLICE_X84Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.770 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_13/O
                         net (fo=18, routed)          0.199    14.969    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_23_n_0
    SLICE_X84Y38         LUT5 (Prop_lut5_I3_O)        0.124    15.093 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20/O
                         net (fo=1, routed)           0.706    15.799    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.203 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_19/CO[3]
                         net (fo=18, routed)          0.955    17.158    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2_0[0]
    SLICE_X94Y39         LUT2 (Prop_lut2_I0_O)        0.124    17.282 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17/O
                         net (fo=1, routed)           0.000    17.282    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.815 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.815    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616_n_2606
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.130 r  design_1_i/convolution3_NLR_0/inst/bound7_fu_2410_p2_i_10/O[3]
                         net (fo=4, routed)           0.743    18.873    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/O[3]
    SLICE_X99Y42         LUT2 (Prop_lut2_I1_O)        0.307    19.180 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13/O
                         net (fo=1, routed)           0.000    19.180    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.712 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.712    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.968 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_3/O[2]
                         net (fo=3, routed)           0.699    20.667    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p0[35]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[10])
                                                      4.214    24.881 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2/PCOUT[10]
                         net (fo=1, routed)           0.002    24.883    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_n_143
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.715    22.894    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/ap_clk
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/CLK
                         clock pessimism              0.129    23.023    
                         clock uncertainty           -0.302    22.721    
    DSP48_X4Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    21.321    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0
  -------------------------------------------------------------------
                         required time                         21.321    
                         arrival time                         -24.883    
  -------------------------------------------------------------------
                         slack                                 -3.562    

Slack (VIOLATED) :        -3.562ns  (required time - arrival time)
  Source:                 design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.941ns  (logic 9.807ns (44.698%)  route 12.134ns (55.302%))
  Logic Levels:           29  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1 LUT6=20)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.648     2.942    design_1_i/convolution3_NLR_0/inst/ap_clk
    SLICE_X46Y24         FDRE                                         r  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=13, routed)          0.882     4.342    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/Q[300]
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.466 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778/O
                         net (fo=1, routed)           0.578     5.044    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.168 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765/O
                         net (fo=1, routed)           0.890     6.059    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.183 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754/O
                         net (fo=1, routed)           0.159     6.341    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.465 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737/O
                         net (fo=1, routed)           0.416     6.881    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.005 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722/O
                         net (fo=1, routed)           0.450     7.455    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.579 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705/O
                         net (fo=1, routed)           0.432     8.011    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.135 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686/O
                         net (fo=1, routed)           0.151     8.286    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.410 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664/O
                         net (fo=1, routed)           0.298     8.708    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.832 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644/O
                         net (fo=1, routed)           0.292     9.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623/O
                         net (fo=1, routed)           0.321     9.569    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.693 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602/O
                         net (fo=1, routed)           0.432    10.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566/O
                         net (fo=1, routed)           0.292    10.541    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.665 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534/O
                         net (fo=1, routed)           0.708    11.373    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488/O
                         net (fo=1, routed)           0.492    11.989    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404/O
                         net (fo=1, routed)           0.291    12.404    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.528 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277/O
                         net (fo=1, routed)           0.469    12.997    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277_n_0
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.121 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127/O
                         net (fo=1, routed)           0.652    13.774    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.898 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55/O
                         net (fo=1, routed)           0.151    14.049    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.173 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_19/O
                         net (fo=28, routed)          0.473    14.646    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363_reg[3]_0
    SLICE_X84Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.770 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_13/O
                         net (fo=18, routed)          0.199    14.969    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_23_n_0
    SLICE_X84Y38         LUT5 (Prop_lut5_I3_O)        0.124    15.093 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20/O
                         net (fo=1, routed)           0.706    15.799    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.203 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_19/CO[3]
                         net (fo=18, routed)          0.955    17.158    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2_0[0]
    SLICE_X94Y39         LUT2 (Prop_lut2_I0_O)        0.124    17.282 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17/O
                         net (fo=1, routed)           0.000    17.282    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.815 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.815    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616_n_2606
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.130 r  design_1_i/convolution3_NLR_0/inst/bound7_fu_2410_p2_i_10/O[3]
                         net (fo=4, routed)           0.743    18.873    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/O[3]
    SLICE_X99Y42         LUT2 (Prop_lut2_I1_O)        0.307    19.180 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13/O
                         net (fo=1, routed)           0.000    19.180    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.712 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.712    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.968 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_3/O[2]
                         net (fo=3, routed)           0.699    20.667    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p0[35]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[11])
                                                      4.214    24.881 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2/PCOUT[11]
                         net (fo=1, routed)           0.002    24.883    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_n_142
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.715    22.894    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/ap_clk
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/CLK
                         clock pessimism              0.129    23.023    
                         clock uncertainty           -0.302    22.721    
    DSP48_X4Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    21.321    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0
  -------------------------------------------------------------------
                         required time                         21.321    
                         arrival time                         -24.883    
  -------------------------------------------------------------------
                         slack                                 -3.562    

Slack (VIOLATED) :        -3.562ns  (required time - arrival time)
  Source:                 design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.941ns  (logic 9.807ns (44.698%)  route 12.134ns (55.302%))
  Logic Levels:           29  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1 LUT6=20)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.648     2.942    design_1_i/convolution3_NLR_0/inst/ap_clk
    SLICE_X46Y24         FDRE                                         r  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=13, routed)          0.882     4.342    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/Q[300]
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.466 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778/O
                         net (fo=1, routed)           0.578     5.044    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.168 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765/O
                         net (fo=1, routed)           0.890     6.059    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.183 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754/O
                         net (fo=1, routed)           0.159     6.341    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.465 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737/O
                         net (fo=1, routed)           0.416     6.881    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.005 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722/O
                         net (fo=1, routed)           0.450     7.455    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.579 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705/O
                         net (fo=1, routed)           0.432     8.011    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.135 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686/O
                         net (fo=1, routed)           0.151     8.286    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.410 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664/O
                         net (fo=1, routed)           0.298     8.708    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.832 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644/O
                         net (fo=1, routed)           0.292     9.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623/O
                         net (fo=1, routed)           0.321     9.569    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.693 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602/O
                         net (fo=1, routed)           0.432    10.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566/O
                         net (fo=1, routed)           0.292    10.541    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.665 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534/O
                         net (fo=1, routed)           0.708    11.373    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488/O
                         net (fo=1, routed)           0.492    11.989    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404/O
                         net (fo=1, routed)           0.291    12.404    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.528 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277/O
                         net (fo=1, routed)           0.469    12.997    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277_n_0
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.121 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127/O
                         net (fo=1, routed)           0.652    13.774    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.898 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55/O
                         net (fo=1, routed)           0.151    14.049    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.173 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_19/O
                         net (fo=28, routed)          0.473    14.646    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363_reg[3]_0
    SLICE_X84Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.770 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_13/O
                         net (fo=18, routed)          0.199    14.969    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_23_n_0
    SLICE_X84Y38         LUT5 (Prop_lut5_I3_O)        0.124    15.093 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20/O
                         net (fo=1, routed)           0.706    15.799    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.203 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_19/CO[3]
                         net (fo=18, routed)          0.955    17.158    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2_0[0]
    SLICE_X94Y39         LUT2 (Prop_lut2_I0_O)        0.124    17.282 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17/O
                         net (fo=1, routed)           0.000    17.282    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.815 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.815    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616_n_2606
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.130 r  design_1_i/convolution3_NLR_0/inst/bound7_fu_2410_p2_i_10/O[3]
                         net (fo=4, routed)           0.743    18.873    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/O[3]
    SLICE_X99Y42         LUT2 (Prop_lut2_I1_O)        0.307    19.180 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13/O
                         net (fo=1, routed)           0.000    19.180    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.712 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.712    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.968 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_3/O[2]
                         net (fo=3, routed)           0.699    20.667    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p0[35]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[12])
                                                      4.214    24.881 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2/PCOUT[12]
                         net (fo=1, routed)           0.002    24.883    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_n_141
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.715    22.894    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/ap_clk
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/CLK
                         clock pessimism              0.129    23.023    
                         clock uncertainty           -0.302    22.721    
    DSP48_X4Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    21.321    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0
  -------------------------------------------------------------------
                         required time                         21.321    
                         arrival time                         -24.883    
  -------------------------------------------------------------------
                         slack                                 -3.562    

Slack (VIOLATED) :        -3.562ns  (required time - arrival time)
  Source:                 design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.941ns  (logic 9.807ns (44.698%)  route 12.134ns (55.302%))
  Logic Levels:           29  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1 LUT6=20)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.648     2.942    design_1_i/convolution3_NLR_0/inst/ap_clk
    SLICE_X46Y24         FDRE                                         r  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=13, routed)          0.882     4.342    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/Q[300]
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.466 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778/O
                         net (fo=1, routed)           0.578     5.044    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.168 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765/O
                         net (fo=1, routed)           0.890     6.059    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.183 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754/O
                         net (fo=1, routed)           0.159     6.341    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.465 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737/O
                         net (fo=1, routed)           0.416     6.881    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.005 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722/O
                         net (fo=1, routed)           0.450     7.455    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.579 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705/O
                         net (fo=1, routed)           0.432     8.011    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.135 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686/O
                         net (fo=1, routed)           0.151     8.286    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.410 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664/O
                         net (fo=1, routed)           0.298     8.708    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.832 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644/O
                         net (fo=1, routed)           0.292     9.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623/O
                         net (fo=1, routed)           0.321     9.569    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.693 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602/O
                         net (fo=1, routed)           0.432    10.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566/O
                         net (fo=1, routed)           0.292    10.541    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.665 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534/O
                         net (fo=1, routed)           0.708    11.373    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488/O
                         net (fo=1, routed)           0.492    11.989    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404/O
                         net (fo=1, routed)           0.291    12.404    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.528 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277/O
                         net (fo=1, routed)           0.469    12.997    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277_n_0
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.121 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127/O
                         net (fo=1, routed)           0.652    13.774    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.898 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55/O
                         net (fo=1, routed)           0.151    14.049    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.173 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_19/O
                         net (fo=28, routed)          0.473    14.646    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363_reg[3]_0
    SLICE_X84Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.770 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_13/O
                         net (fo=18, routed)          0.199    14.969    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_23_n_0
    SLICE_X84Y38         LUT5 (Prop_lut5_I3_O)        0.124    15.093 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20/O
                         net (fo=1, routed)           0.706    15.799    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.203 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_19/CO[3]
                         net (fo=18, routed)          0.955    17.158    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2_0[0]
    SLICE_X94Y39         LUT2 (Prop_lut2_I0_O)        0.124    17.282 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17/O
                         net (fo=1, routed)           0.000    17.282    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.815 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.815    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616_n_2606
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.130 r  design_1_i/convolution3_NLR_0/inst/bound7_fu_2410_p2_i_10/O[3]
                         net (fo=4, routed)           0.743    18.873    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/O[3]
    SLICE_X99Y42         LUT2 (Prop_lut2_I1_O)        0.307    19.180 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13/O
                         net (fo=1, routed)           0.000    19.180    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.712 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.712    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.968 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_3/O[2]
                         net (fo=3, routed)           0.699    20.667    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p0[35]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[13])
                                                      4.214    24.881 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2/PCOUT[13]
                         net (fo=1, routed)           0.002    24.883    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_n_140
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.715    22.894    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/ap_clk
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/CLK
                         clock pessimism              0.129    23.023    
                         clock uncertainty           -0.302    22.721    
    DSP48_X4Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    21.321    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0
  -------------------------------------------------------------------
                         required time                         21.321    
                         arrival time                         -24.883    
  -------------------------------------------------------------------
                         slack                                 -3.562    

Slack (VIOLATED) :        -3.562ns  (required time - arrival time)
  Source:                 design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.941ns  (logic 9.807ns (44.698%)  route 12.134ns (55.302%))
  Logic Levels:           29  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1 LUT6=20)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.648     2.942    design_1_i/convolution3_NLR_0/inst/ap_clk
    SLICE_X46Y24         FDRE                                         r  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=13, routed)          0.882     4.342    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/Q[300]
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.466 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778/O
                         net (fo=1, routed)           0.578     5.044    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.168 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765/O
                         net (fo=1, routed)           0.890     6.059    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.183 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754/O
                         net (fo=1, routed)           0.159     6.341    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.465 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737/O
                         net (fo=1, routed)           0.416     6.881    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.005 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722/O
                         net (fo=1, routed)           0.450     7.455    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.579 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705/O
                         net (fo=1, routed)           0.432     8.011    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.135 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686/O
                         net (fo=1, routed)           0.151     8.286    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.410 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664/O
                         net (fo=1, routed)           0.298     8.708    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.832 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644/O
                         net (fo=1, routed)           0.292     9.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623/O
                         net (fo=1, routed)           0.321     9.569    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.693 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602/O
                         net (fo=1, routed)           0.432    10.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566/O
                         net (fo=1, routed)           0.292    10.541    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.665 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534/O
                         net (fo=1, routed)           0.708    11.373    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488/O
                         net (fo=1, routed)           0.492    11.989    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404/O
                         net (fo=1, routed)           0.291    12.404    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.528 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277/O
                         net (fo=1, routed)           0.469    12.997    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277_n_0
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.121 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127/O
                         net (fo=1, routed)           0.652    13.774    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.898 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55/O
                         net (fo=1, routed)           0.151    14.049    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.173 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_19/O
                         net (fo=28, routed)          0.473    14.646    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363_reg[3]_0
    SLICE_X84Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.770 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_13/O
                         net (fo=18, routed)          0.199    14.969    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_23_n_0
    SLICE_X84Y38         LUT5 (Prop_lut5_I3_O)        0.124    15.093 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20/O
                         net (fo=1, routed)           0.706    15.799    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.203 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_19/CO[3]
                         net (fo=18, routed)          0.955    17.158    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2_0[0]
    SLICE_X94Y39         LUT2 (Prop_lut2_I0_O)        0.124    17.282 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17/O
                         net (fo=1, routed)           0.000    17.282    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.815 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.815    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616_n_2606
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.130 r  design_1_i/convolution3_NLR_0/inst/bound7_fu_2410_p2_i_10/O[3]
                         net (fo=4, routed)           0.743    18.873    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/O[3]
    SLICE_X99Y42         LUT2 (Prop_lut2_I1_O)        0.307    19.180 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13/O
                         net (fo=1, routed)           0.000    19.180    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.712 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.712    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.968 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_3/O[2]
                         net (fo=3, routed)           0.699    20.667    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p0[35]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[14])
                                                      4.214    24.881 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2/PCOUT[14]
                         net (fo=1, routed)           0.002    24.883    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_n_139
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.715    22.894    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/ap_clk
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/CLK
                         clock pessimism              0.129    23.023    
                         clock uncertainty           -0.302    22.721    
    DSP48_X4Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    21.321    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0
  -------------------------------------------------------------------
                         required time                         21.321    
                         arrival time                         -24.883    
  -------------------------------------------------------------------
                         slack                                 -3.562    

Slack (VIOLATED) :        -3.562ns  (required time - arrival time)
  Source:                 design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.941ns  (logic 9.807ns (44.698%)  route 12.134ns (55.302%))
  Logic Levels:           29  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1 LUT6=20)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.648     2.942    design_1_i/convolution3_NLR_0/inst/ap_clk
    SLICE_X46Y24         FDRE                                         r  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=13, routed)          0.882     4.342    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/Q[300]
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.466 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778/O
                         net (fo=1, routed)           0.578     5.044    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.168 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765/O
                         net (fo=1, routed)           0.890     6.059    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.183 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754/O
                         net (fo=1, routed)           0.159     6.341    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.465 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737/O
                         net (fo=1, routed)           0.416     6.881    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.005 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722/O
                         net (fo=1, routed)           0.450     7.455    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.579 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705/O
                         net (fo=1, routed)           0.432     8.011    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.135 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686/O
                         net (fo=1, routed)           0.151     8.286    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.410 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664/O
                         net (fo=1, routed)           0.298     8.708    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.832 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644/O
                         net (fo=1, routed)           0.292     9.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623/O
                         net (fo=1, routed)           0.321     9.569    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.693 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602/O
                         net (fo=1, routed)           0.432    10.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566/O
                         net (fo=1, routed)           0.292    10.541    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.665 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534/O
                         net (fo=1, routed)           0.708    11.373    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488/O
                         net (fo=1, routed)           0.492    11.989    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404/O
                         net (fo=1, routed)           0.291    12.404    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.528 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277/O
                         net (fo=1, routed)           0.469    12.997    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277_n_0
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.121 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127/O
                         net (fo=1, routed)           0.652    13.774    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.898 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55/O
                         net (fo=1, routed)           0.151    14.049    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.173 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_19/O
                         net (fo=28, routed)          0.473    14.646    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363_reg[3]_0
    SLICE_X84Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.770 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_13/O
                         net (fo=18, routed)          0.199    14.969    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_23_n_0
    SLICE_X84Y38         LUT5 (Prop_lut5_I3_O)        0.124    15.093 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20/O
                         net (fo=1, routed)           0.706    15.799    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.203 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_19/CO[3]
                         net (fo=18, routed)          0.955    17.158    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2_0[0]
    SLICE_X94Y39         LUT2 (Prop_lut2_I0_O)        0.124    17.282 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17/O
                         net (fo=1, routed)           0.000    17.282    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.815 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.815    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616_n_2606
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.130 r  design_1_i/convolution3_NLR_0/inst/bound7_fu_2410_p2_i_10/O[3]
                         net (fo=4, routed)           0.743    18.873    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/O[3]
    SLICE_X99Y42         LUT2 (Prop_lut2_I1_O)        0.307    19.180 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13/O
                         net (fo=1, routed)           0.000    19.180    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.712 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.712    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.968 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_3/O[2]
                         net (fo=3, routed)           0.699    20.667    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p0[35]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[15])
                                                      4.214    24.881 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2/PCOUT[15]
                         net (fo=1, routed)           0.002    24.883    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_n_138
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.715    22.894    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/ap_clk
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/CLK
                         clock pessimism              0.129    23.023    
                         clock uncertainty           -0.302    22.721    
    DSP48_X4Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    21.321    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0
  -------------------------------------------------------------------
                         required time                         21.321    
                         arrival time                         -24.883    
  -------------------------------------------------------------------
                         slack                                 -3.562    

Slack (VIOLATED) :        -3.562ns  (required time - arrival time)
  Source:                 design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.941ns  (logic 9.807ns (44.698%)  route 12.134ns (55.302%))
  Logic Levels:           29  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1 LUT6=20)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.648     2.942    design_1_i/convolution3_NLR_0/inst/ap_clk
    SLICE_X46Y24         FDRE                                         r  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=13, routed)          0.882     4.342    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/Q[300]
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.466 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778/O
                         net (fo=1, routed)           0.578     5.044    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.168 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765/O
                         net (fo=1, routed)           0.890     6.059    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.183 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754/O
                         net (fo=1, routed)           0.159     6.341    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.465 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737/O
                         net (fo=1, routed)           0.416     6.881    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.005 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722/O
                         net (fo=1, routed)           0.450     7.455    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.579 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705/O
                         net (fo=1, routed)           0.432     8.011    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.135 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686/O
                         net (fo=1, routed)           0.151     8.286    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.410 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664/O
                         net (fo=1, routed)           0.298     8.708    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.832 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644/O
                         net (fo=1, routed)           0.292     9.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623/O
                         net (fo=1, routed)           0.321     9.569    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.693 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602/O
                         net (fo=1, routed)           0.432    10.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566/O
                         net (fo=1, routed)           0.292    10.541    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.665 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534/O
                         net (fo=1, routed)           0.708    11.373    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488/O
                         net (fo=1, routed)           0.492    11.989    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404/O
                         net (fo=1, routed)           0.291    12.404    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.528 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277/O
                         net (fo=1, routed)           0.469    12.997    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277_n_0
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.121 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127/O
                         net (fo=1, routed)           0.652    13.774    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.898 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55/O
                         net (fo=1, routed)           0.151    14.049    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.173 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_19/O
                         net (fo=28, routed)          0.473    14.646    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363_reg[3]_0
    SLICE_X84Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.770 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_13/O
                         net (fo=18, routed)          0.199    14.969    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_23_n_0
    SLICE_X84Y38         LUT5 (Prop_lut5_I3_O)        0.124    15.093 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20/O
                         net (fo=1, routed)           0.706    15.799    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.203 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_19/CO[3]
                         net (fo=18, routed)          0.955    17.158    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2_0[0]
    SLICE_X94Y39         LUT2 (Prop_lut2_I0_O)        0.124    17.282 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17/O
                         net (fo=1, routed)           0.000    17.282    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.815 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.815    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616_n_2606
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.130 r  design_1_i/convolution3_NLR_0/inst/bound7_fu_2410_p2_i_10/O[3]
                         net (fo=4, routed)           0.743    18.873    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/O[3]
    SLICE_X99Y42         LUT2 (Prop_lut2_I1_O)        0.307    19.180 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13/O
                         net (fo=1, routed)           0.000    19.180    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.712 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.712    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.968 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_3/O[2]
                         net (fo=3, routed)           0.699    20.667    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p0[35]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[16])
                                                      4.214    24.881 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2/PCOUT[16]
                         net (fo=1, routed)           0.002    24.883    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_n_137
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.715    22.894    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/ap_clk
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/CLK
                         clock pessimism              0.129    23.023    
                         clock uncertainty           -0.302    22.721    
    DSP48_X4Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    21.321    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0
  -------------------------------------------------------------------
                         required time                         21.321    
                         arrival time                         -24.883    
  -------------------------------------------------------------------
                         slack                                 -3.562    

Slack (VIOLATED) :        -3.562ns  (required time - arrival time)
  Source:                 design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.941ns  (logic 9.807ns (44.698%)  route 12.134ns (55.302%))
  Logic Levels:           29  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1 LUT6=20)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.648     2.942    design_1_i/convolution3_NLR_0/inst/ap_clk
    SLICE_X46Y24         FDRE                                         r  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=13, routed)          0.882     4.342    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/Q[300]
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.466 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778/O
                         net (fo=1, routed)           0.578     5.044    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.168 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765/O
                         net (fo=1, routed)           0.890     6.059    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.183 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754/O
                         net (fo=1, routed)           0.159     6.341    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.465 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737/O
                         net (fo=1, routed)           0.416     6.881    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.005 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722/O
                         net (fo=1, routed)           0.450     7.455    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.579 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705/O
                         net (fo=1, routed)           0.432     8.011    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.135 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686/O
                         net (fo=1, routed)           0.151     8.286    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.410 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664/O
                         net (fo=1, routed)           0.298     8.708    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.832 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644/O
                         net (fo=1, routed)           0.292     9.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623/O
                         net (fo=1, routed)           0.321     9.569    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.693 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602/O
                         net (fo=1, routed)           0.432    10.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566/O
                         net (fo=1, routed)           0.292    10.541    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.665 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534/O
                         net (fo=1, routed)           0.708    11.373    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488/O
                         net (fo=1, routed)           0.492    11.989    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404/O
                         net (fo=1, routed)           0.291    12.404    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.528 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277/O
                         net (fo=1, routed)           0.469    12.997    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277_n_0
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.121 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127/O
                         net (fo=1, routed)           0.652    13.774    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.898 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55/O
                         net (fo=1, routed)           0.151    14.049    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.173 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_19/O
                         net (fo=28, routed)          0.473    14.646    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363_reg[3]_0
    SLICE_X84Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.770 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_13/O
                         net (fo=18, routed)          0.199    14.969    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_23_n_0
    SLICE_X84Y38         LUT5 (Prop_lut5_I3_O)        0.124    15.093 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20/O
                         net (fo=1, routed)           0.706    15.799    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.203 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_19/CO[3]
                         net (fo=18, routed)          0.955    17.158    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2_0[0]
    SLICE_X94Y39         LUT2 (Prop_lut2_I0_O)        0.124    17.282 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17/O
                         net (fo=1, routed)           0.000    17.282    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.815 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.815    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616_n_2606
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.130 r  design_1_i/convolution3_NLR_0/inst/bound7_fu_2410_p2_i_10/O[3]
                         net (fo=4, routed)           0.743    18.873    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/O[3]
    SLICE_X99Y42         LUT2 (Prop_lut2_I1_O)        0.307    19.180 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13/O
                         net (fo=1, routed)           0.000    19.180    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.712 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.712    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.968 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_3/O[2]
                         net (fo=3, routed)           0.699    20.667    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p0[35]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[17])
                                                      4.214    24.881 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2/PCOUT[17]
                         net (fo=1, routed)           0.002    24.883    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_n_136
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.715    22.894    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/ap_clk
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/CLK
                         clock pessimism              0.129    23.023    
                         clock uncertainty           -0.302    22.721    
    DSP48_X4Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    21.321    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0
  -------------------------------------------------------------------
                         required time                         21.321    
                         arrival time                         -24.883    
  -------------------------------------------------------------------
                         slack                                 -3.562    

Slack (VIOLATED) :        -3.562ns  (required time - arrival time)
  Source:                 design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.941ns  (logic 9.807ns (44.698%)  route 12.134ns (55.302%))
  Logic Levels:           29  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1 LUT6=20)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.648     2.942    design_1_i/convolution3_NLR_0/inst/ap_clk
    SLICE_X46Y24         FDRE                                         r  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=13, routed)          0.882     4.342    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/Q[300]
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.466 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778/O
                         net (fo=1, routed)           0.578     5.044    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_778_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.168 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765/O
                         net (fo=1, routed)           0.890     6.059    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_765_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.183 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754/O
                         net (fo=1, routed)           0.159     6.341    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_754_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.465 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737/O
                         net (fo=1, routed)           0.416     6.881    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_737_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.005 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722/O
                         net (fo=1, routed)           0.450     7.455    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_722_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.579 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705/O
                         net (fo=1, routed)           0.432     8.011    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_705_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.135 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686/O
                         net (fo=1, routed)           0.151     8.286    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_686_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.410 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664/O
                         net (fo=1, routed)           0.298     8.708    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_664_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.832 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644/O
                         net (fo=1, routed)           0.292     9.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_644_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623/O
                         net (fo=1, routed)           0.321     9.569    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_623_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.693 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602/O
                         net (fo=1, routed)           0.432    10.124    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_602_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.248 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566/O
                         net (fo=1, routed)           0.292    10.541    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_566_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.665 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534/O
                         net (fo=1, routed)           0.708    11.373    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_534_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488/O
                         net (fo=1, routed)           0.492    11.989    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_488_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404/O
                         net (fo=1, routed)           0.291    12.404    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_404_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.528 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277/O
                         net (fo=1, routed)           0.469    12.997    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_277_n_0
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.121 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127/O
                         net (fo=1, routed)           0.652    13.774    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_127_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.898 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55/O
                         net (fo=1, routed)           0.151    14.049    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_55_n_0
    SLICE_X83Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.173 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_19/O
                         net (fo=28, routed)          0.473    14.646    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363_reg[3]_0
    SLICE_X84Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.770 f  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_i_fu_8011/bound6_reg_363[4]_i_13/O
                         net (fo=18, routed)          0.199    14.969    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_23_n_0
    SLICE_X84Y38         LUT5 (Prop_lut5_I3_O)        0.124    15.093 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20/O
                         net (fo=1, routed)           0.706    15.799    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_20_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.203 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_19/CO[3]
                         net (fo=18, routed)          0.955    17.158    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2_0[0]
    SLICE_X94Y39         LUT2 (Prop_lut2_I0_O)        0.124    17.282 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17/O
                         net (fo=1, routed)           0.000    17.282    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_17_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.815 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.815    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616_n_2606
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.130 r  design_1_i/convolution3_NLR_0/inst/bound7_fu_2410_p2_i_10/O[3]
                         net (fo=4, routed)           0.743    18.873    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/O[3]
    SLICE_X99Y42         LUT2 (Prop_lut2_I1_O)        0.307    19.180 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13/O
                         net (fo=1, routed)           0.000    19.180    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_13_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.712 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.712    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_4_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.968 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_i_3/O[2]
                         net (fo=3, routed)           0.699    20.667    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p0[35]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[18])
                                                      4.214    24.881 r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2/PCOUT[18]
                         net (fo=1, routed)           0.002    24.883    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_fu_2410_p2_n_135
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.715    22.894    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/ap_clk
    DSP48_X4Y17          DSP48E1                                      r  design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/CLK
                         clock pessimism              0.129    23.023    
                         clock uncertainty           -0.302    22.721    
    DSP48_X4Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    21.321    design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0
  -------------------------------------------------------------------
                         required time                         21.321    
                         arrival time                         -24.883    
  -------------------------------------------------------------------
                         slack                                 -3.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.577     0.913    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X31Y50         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[44]/Q
                         net (fo=1, routed)           0.219     1.272    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[44]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.043     1.315 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[44]_i_1/O
                         net (fo=1, routed)           0.000     1.315    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[44]
    SLICE_X31Y49         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.859     1.225    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X31Y49         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[44]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.107     1.302    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.485%)  route 0.157ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.551     0.887    design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y59         FDRE                                         r  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[26]/Q
                         net (fo=1, routed)           0.157     1.192    design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[26]
    SLICE_X49Y58         FDRE                                         r  design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.823     1.189    design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X49Y58         FDRE                                         r  design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y58         FDRE (Hold_fdre_C_D)         0.019     1.173    design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.676%)  route 0.159ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.545     0.881    design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y78         FDRE                                         r  design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[8]/Q
                         net (fo=1, routed)           0.159     1.167    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[8]
    SLICE_X50Y77         FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.807     1.173    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X50Y77         FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.010     1.148    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.565%)  route 0.157ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.551     0.887    design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y58         FDRE                                         r  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[2]/Q
                         net (fo=1, routed)           0.157     1.191    design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[2]
    SLICE_X49Y57         FDRE                                         r  design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.823     1.189    design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X49Y57         FDRE                                         r  design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.017     1.171    design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.557     0.893    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y50         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.168    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X46Y50         RAMD32                                       r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.825     1.191    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.146    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.557     0.893    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y50         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.168    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X46Y50         RAMD32                                       r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.825     1.191    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.146    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.557     0.893    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y50         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.168    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X46Y50         RAMD32                                       r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.825     1.191    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.146    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.557     0.893    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y50         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.168    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X46Y50         RAMD32                                       r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.825     1.191    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.146    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.557     0.893    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y50         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.168    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X46Y50         RAMD32                                       r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.825     1.191    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.146    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.557     0.893    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y50         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.168    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X46Y50         RAMD32                                       r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.825     1.191    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.146    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y4   design_1_i/convolution3_NLR_0/inst/O_BRAM2_0_U/convolution3_NLR_ckv_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y47  design_1_i/convolution3_NLR_0/inst/O_BRAM2_100_U/convolution3_NLR_ckv_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y43  design_1_i/convolution3_NLR_0/inst/O_BRAM2_101_U/convolution3_NLR_ckv_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X5Y44  design_1_i/convolution3_NLR_0/inst/O_BRAM2_102_U/convolution3_NLR_ckv_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y37  design_1_i/convolution3_NLR_0/inst/O_BRAM2_103_U/convolution3_NLR_ckv_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X5Y13  design_1_i/convolution3_NLR_0/inst/O_BRAM2_104_U/convolution3_NLR_ckv_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y16  design_1_i/convolution3_NLR_0/inst/O_BRAM2_105_U/convolution3_NLR_ckv_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X5Y5   design_1_i/convolution3_NLR_0/inst/O_BRAM2_106_U/convolution3_NLR_ckv_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y6   design_1_i/convolution3_NLR_0/inst/O_BRAM2_107_U/convolution3_NLR_ckv_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y17  design_1_i/convolution3_NLR_0/inst/O_BRAM2_108_U/convolution3_NLR_ckv_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y50  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y50  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y57  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y57  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y57  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y57  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y57  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y57  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y57  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y57  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y58  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y58  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.269ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.718ns (23.863%)  route 2.291ns (76.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.735 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.729     3.023    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y48         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDPE (Prop_fdpe_C_Q)         0.419     3.442 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.899     4.341    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.299     4.640 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.392     6.032    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X58Y49         FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.555    22.735    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X58Y49         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230    22.964    
                         clock uncertainty           -0.302    22.662    
    SLICE_X58Y49         FDPE (Recov_fdpe_C_PRE)     -0.361    22.301    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.301    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                 16.269    

Slack (MET) :             16.411ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.718ns (25.435%)  route 2.105ns (74.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.735 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.729     3.023    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y48         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDPE (Prop_fdpe_C_Q)         0.419     3.442 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.899     4.341    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.299     4.640 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.206     5.846    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X56Y48         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.555    22.735    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X56Y48         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    22.964    
                         clock uncertainty           -0.302    22.662    
    SLICE_X56Y48         FDCE (Recov_fdce_C_CLR)     -0.405    22.257    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.257    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 16.411    

Slack (MET) :             16.415ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.718ns (25.474%)  route 2.101ns (74.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.735 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.729     3.023    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y48         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDPE (Prop_fdpe_C_Q)         0.419     3.442 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.899     4.341    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.299     4.640 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.201     5.842    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y48         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.555    22.735    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X57Y48         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230    22.964    
                         clock uncertainty           -0.302    22.662    
    SLICE_X57Y48         FDCE (Recov_fdce_C_CLR)     -0.405    22.257    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.257    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                 16.415    

Slack (MET) :             16.415ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.718ns (25.474%)  route 2.101ns (74.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.735 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.729     3.023    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y48         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDPE (Prop_fdpe_C_Q)         0.419     3.442 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.899     4.341    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.299     4.640 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.201     5.842    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y48         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.555    22.735    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X57Y48         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230    22.964    
                         clock uncertainty           -0.302    22.662    
    SLICE_X57Y48         FDCE (Recov_fdce_C_CLR)     -0.405    22.257    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.257    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                 16.415    

Slack (MET) :             16.443ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.718ns (25.433%)  route 2.105ns (74.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.669     2.963    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y47         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.382 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.843     4.225    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.299     4.524 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.262     5.786    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X40Y41         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.494    22.674    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y41         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.263    22.936    
                         clock uncertainty           -0.302    22.634    
    SLICE_X40Y41         FDCE (Recov_fdce_C_CLR)     -0.405    22.229    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         22.229    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                 16.443    

Slack (MET) :             16.443ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.718ns (25.433%)  route 2.105ns (74.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.669     2.963    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y47         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.382 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.843     4.225    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.299     4.524 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.262     5.786    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X40Y41         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.494    22.674    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y41         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.263    22.936    
                         clock uncertainty           -0.302    22.634    
    SLICE_X40Y41         FDCE (Recov_fdce_C_CLR)     -0.405    22.229    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.229    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                 16.443    

Slack (MET) :             16.443ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.718ns (25.433%)  route 2.105ns (74.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.669     2.963    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y47         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.382 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.843     4.225    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.299     4.524 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.262     5.786    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X40Y41         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.494    22.674    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y41         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.263    22.936    
                         clock uncertainty           -0.302    22.634    
    SLICE_X40Y41         FDCE (Recov_fdce_C_CLR)     -0.405    22.229    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.229    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                 16.443    

Slack (MET) :             16.447ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.718ns (25.473%)  route 2.101ns (74.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.669     2.963    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y47         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.382 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.843     4.225    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.299     4.524 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.258     5.782    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X41Y41         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.494    22.674    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y41         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.263    22.936    
                         clock uncertainty           -0.302    22.634    
    SLICE_X41Y41         FDCE (Recov_fdce_C_CLR)     -0.405    22.229    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.229    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                 16.447    

Slack (MET) :             16.447ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.718ns (25.473%)  route 2.101ns (74.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.669     2.963    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y47         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.382 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.843     4.225    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.299     4.524 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.258     5.782    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X41Y41         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.494    22.674    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y41         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.263    22.936    
                         clock uncertainty           -0.302    22.634    
    SLICE_X41Y41         FDCE (Recov_fdce_C_CLR)     -0.405    22.229    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.229    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                 16.447    

Slack (MET) :             16.489ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.718ns (25.433%)  route 2.105ns (74.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.669     2.963    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y47         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.382 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.843     4.225    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.299     4.524 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.262     5.786    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X40Y41         FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       1.494    22.674    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y41         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.263    22.936    
                         clock uncertainty           -0.302    22.634    
    SLICE_X40Y41         FDPE (Recov_fdpe_C_PRE)     -0.359    22.275    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.275    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                 16.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.546%)  route 0.404ns (68.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.562     0.898    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y48         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170     1.209    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X49Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.254 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.233     1.487    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X49Y50         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.825     1.191    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y50         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.546%)  route 0.404ns (68.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.562     0.898    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y48         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170     1.209    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X49Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.254 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.233     1.487    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X49Y50         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.825     1.191    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y50         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.546%)  route 0.404ns (68.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.562     0.898    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y48         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170     1.209    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X49Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.254 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.233     1.487    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X49Y50         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.825     1.191    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y50         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.546%)  route 0.404ns (68.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.562     0.898    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y48         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170     1.209    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X49Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.254 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.233     1.487    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X49Y50         FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.825     1.191    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y50         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.066    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.541%)  route 0.466ns (71.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.562     0.898    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y48         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170     1.209    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X49Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.254 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.295     1.549    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X50Y50         FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.821     1.187    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X50Y50         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.030     1.157    
    SLICE_X50Y50         FDPE (Remov_fdpe_C_PRE)     -0.071     1.086    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.541%)  route 0.466ns (71.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.562     0.898    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y48         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170     1.209    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X49Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.254 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.295     1.549    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X50Y50         FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.821     1.187    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X50Y50         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.030     1.157    
    SLICE_X50Y50         FDPE (Remov_fdpe_C_PRE)     -0.071     1.086    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.794%)  route 0.508ns (73.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.578     0.914    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y50         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.165     1.220    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X56Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.265 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.343     1.608    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X55Y49         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.851     1.217    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y49         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X55Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.095    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.794%)  route 0.508ns (73.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.578     0.914    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y50         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.165     1.220    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X56Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.265 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.343     1.608    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X55Y49         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.851     1.217    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y49         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X55Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.095    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.794%)  route 0.508ns (73.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.578     0.914    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y50         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.165     1.220    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X56Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.265 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.343     1.608    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X55Y49         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.851     1.217    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y49         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X55Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.095    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.794%)  route 0.508ns (73.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.578     0.914    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y50         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.165     1.220    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X56Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.265 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.343     1.608    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X55Y49         FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16545, routed)       0.851     1.217    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y49         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X55Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.092    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.516    





