INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:48:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 control_merge0/tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.655ns period=7.310ns})
  Destination:            buffer7/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.655ns period=7.310ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.310ns  (clk rise@7.310ns - clk rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 1.650ns (23.491%)  route 5.374ns (76.509%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.793 - 7.310 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1191, unset)         0.508     0.508    control_merge0/tehb/control/clk
    SLICE_X14Y137        FDRE                                         r  control_merge0/tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y137        FDRE (Prop_fdre_C_Q)         0.232     0.740 f  control_merge0/tehb/control/fullReg_reg/Q
                         net (fo=14, routed)          0.336     1.076    control_merge0/tehb/control/fullReg_reg_0
    SLICE_X15Y136        LUT4 (Prop_lut4_I0_O)        0.119     1.195 f  control_merge0/tehb/control/n_ready_INST_0_i_2/O
                         net (fo=10, routed)          0.329     1.524    control_merge0/tehb/control/tehbOut_valid
    SLICE_X16Y136        LUT6 (Prop_lut6_I2_O)        0.043     1.567 f  control_merge0/tehb/control/start_ready_INST_0_i_9/O
                         net (fo=137, routed)         0.414     1.980    control_merge0/tehb/control/transmitValue_reg_5
    SLICE_X15Y134        LUT5 (Prop_lut5_I2_O)        0.043     2.023 r  control_merge0/tehb/control/feature_loadAddr[6]_INST_0_i_1/O
                         net (fo=6, routed)           0.606     2.629    cmpi0/buffer7_outs[6]
    SLICE_X12Y138        LUT4 (Prop_lut4_I1_O)        0.043     2.672 r  cmpi0/feature_loadEn_INST_0_i_52/O
                         net (fo=1, routed)           0.000     2.672    cmpi0/feature_loadEn_INST_0_i_52_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     2.845 r  cmpi0/feature_loadEn_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    cmpi0/feature_loadEn_INST_0_i_31_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.895 r  cmpi0/feature_loadEn_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.895    cmpi0/feature_loadEn_INST_0_i_14_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.945 r  cmpi0/feature_loadEn_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.945    cmpi0/feature_loadEn_INST_0_i_5_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.995 r  cmpi0/feature_loadEn_INST_0_i_2/CO[3]
                         net (fo=47, routed)          0.309     3.304    init0/control/result[0]
    SLICE_X13Y142        LUT5 (Prop_lut5_I2_O)        0.043     3.347 r  init0/control/start_ready_INST_0_i_10/O
                         net (fo=39, routed)          0.331     3.678    init0/control/dataReg_reg[0]
    SLICE_X14Y140        LUT6 (Prop_lut6_I0_O)        0.043     3.721 r  init0/control/Memory[0][31]_i_4/O
                         net (fo=38, routed)          0.486     4.207    buffer11/fifo/p_2_in
    SLICE_X16Y142        LUT6 (Prop_lut6_I1_O)        0.043     4.250 r  buffer11/fifo/Memory[2][0]_i_26/O
                         net (fo=1, routed)           0.390     4.639    cmpi2/Memory_reg[2][0]_i_4_1
    SLICE_X15Y142        LUT6 (Prop_lut6_I2_O)        0.043     4.682 r  cmpi2/Memory[2][0]_i_9/O
                         net (fo=1, routed)           0.000     4.682    cmpi2/Memory[2][0]_i_9_n_0
    SLICE_X15Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.869 r  cmpi2/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.869    cmpi2/Memory_reg[2][0]_i_4_n_0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.976 f  cmpi2/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=6, routed)           0.377     5.353    buffer46/fifo/result[0]
    SLICE_X14Y147        LUT3 (Prop_lut3_I0_O)        0.123     5.476 f  buffer46/fifo/Head[1]_i_4__1/O
                         net (fo=2, routed)           0.170     5.646    buffer46/fifo/buffer46_outs
    SLICE_X14Y146        LUT6 (Prop_lut6_I4_O)        0.043     5.689 f  buffer46/fifo/Head[1]_i_2__0/O
                         net (fo=13, routed)          0.180     5.869    buffer46/fifo/Empty_reg_0
    SLICE_X12Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.912 r  buffer46/fifo/transmitValue_i_2__11/O
                         net (fo=5, routed)           0.358     6.270    buffer34/fifo/anyBlockStop
    SLICE_X10Y143        LUT6 (Prop_lut6_I3_O)        0.043     6.313 f  buffer34/fifo/transmitValue_i_2__10/O
                         net (fo=5, routed)           0.165     6.478    buffer34/fifo/transmitValue_reg
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.043     6.521 r  buffer34/fifo/fullReg_i_7__0/O
                         net (fo=1, routed)           0.428     6.949    fork6/control/generateBlocks[7].regblock/transmitValue_reg_2
    SLICE_X9Y141         LUT6 (Prop_lut6_I0_O)        0.043     6.992 r  fork6/control/generateBlocks[7].regblock/fullReg_i_4/O
                         net (fo=21, routed)          0.204     7.196    control_merge0/fork_valid/generateBlocks[1].regblock/anyBlockStop
    SLICE_X10Y140        LUT6 (Prop_lut6_I2_O)        0.043     7.239 r  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.293     7.532    buffer7/E[0]
    SLICE_X10Y138        FDRE                                         r  buffer7/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.310     7.310 r  
                                                      0.000     7.310 r  clk (IN)
                         net (fo=1191, unset)         0.483     7.793    buffer7/clk
    SLICE_X10Y138        FDRE                                         r  buffer7/dataReg_reg[0]/C
                         clock pessimism              0.000     7.793    
                         clock uncertainty           -0.035     7.757    
    SLICE_X10Y138        FDRE (Setup_fdre_C_CE)      -0.169     7.588    buffer7/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.588    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  0.056    




