module sdram_bit_extension(
  input        clk,
  input        cke,
  input        cs,
  input        ras,
  input        cas,
  input        we,
  input [12:0] a,
  input [ 1:0] ba,
  input [ 3:0] dqm,
  inout [31:0] dq
);

sdram_16bit sdram_16bit_u1(
  .clk(clk),
  .cke(cke),
  .cs(cs),
  .ras(ras),
  .cas(cas),
  .we(we),
  .a(a),
  .ba(ba),
  .dqm(dqm[1:0]),
  .dq(dq[15:0])
);

sdram_16bit sdram_16bit_u2(
  .clk(clk),
  .cke(cke),
  .cs(cs),
  .ras(ras),
  .cas(cas),
  .we(we),
  .a(a),
  .ba(ba),
  .dqm(dqm[3:2]),
  .dq(dq[31:16])
);

endmodule