    29.580.204.647      Number of clock cycless                   
    38.761.284.207      Number of instruction              #    1,31  insns per Number of clock cycles        
                 2      cpu-migrations                                              
       7,865500632 seconds time elapsed
         1.445.863      Number of X87 uops executed                                                      [57,13%]
     1.385.410.197      Number of SSE or AVX-128 double precision FP scalar uops executed                                                      [57,13%]
                 0      Number of SSE or AVX-128 single precision FP scalar uops executed                                                      [57,14%]
                 0      Number of SSE or AVX-128 single precision FP packed uops executed                                                      [57,16%]
                 0      Counts 256-bit packed floating point                                                      [57,20%]
                 0      Counts 256-bit packed single-precision                                                      [57,18%]
    19.513.337.920      Counts 256-bit packed double-precision                                                      [57,13%]
       8,372566242 seconds time elapsed
            38.011      Cache misses              #    9,726 % of all cache refs     [50,01%]
           390.828      Cache references                                             [75,00%]
       193.842.106      mem-loads:p                                                  [75,03%]
     1.869.589.701      mem-stores:p                                                 [24,97%]
       8,332596282 seconds time elapsed
    17.798.016.751      L1-dcache-loads                                              [79,97%]
         1.966.779      L1-dcache-load-misses     #    0,01% of all L1-dcache hits   [79,99%]
     1.873.562.960      L1-dcache-stores                                             [80,02%]
           441.115      L1-dcache-store-misses                                       [80,03%]
                 0      L1-dcache-prefetches                                        
            57.922      L1-dcache-prefetch-misses                                    [79,99%]
       8,395288994 seconds time elapsed
                 0      L1-icache-loads                                             
        20.273.975      L1-icache-load-misses                                       
                 0      L1-icache-prefetches                                        
                 0      L1-icache-prefetch-misses                                   
       7,956262986 seconds time elapsed
            40.578      LLC-loads                                                    [66,64%]
            47.307      LLC-load-misses           #  116,58% of all LL-cache hits    [66,71%]
            50.545      LLC-stores                                                   [66,72%]
            62.616      LLC-store-misses                                             [66,72%]
            54.706      LLC-prefetches                                               [66,64%]
            35.866      LLC-prefetch-misses                                          [66,59%]
       8,174111346 seconds time elapsed
    17.793.241.028      dTLB-loads                                                  
           358.963      dTLB-load-misses          #    0,00% of all dTLB cache hits 
     1.873.900.010      dTLB-stores                                                 
             4.202      dTLB-store-misses                                           
                 0      dTLB-prefetches                                             
                 0      dTLB-prefetch-misses                                        
       7,914048917 seconds time elapsed
            79.501      iTLB-loads                                                  
             7.967      iTLB-load-misses          #   10,02% of all iTLB cache hits 
       373.501.572      branch-loads                                                
         1.129.418      branch-load-misses                                          
       7,710084745 seconds time elapsed
    56.885.761.526      Stalled cycles                                                      [49,92%]
         4.775.073      CYCLES_L2_PENDING                                                     [49,95%]
    28.395.012.217      CYCLES_LDM_PENDING                                                     [50,10%]
        12.820.498      CYCLES_L1D_PENDING                                                     [50,12%]
     5.134.995.034      CYCLES_NO_EXECUTE                                                     [50,09%]
         3.054.969      STALLS_L2_PENDING                                                      [50,06%]
         6.187.115      STALLS_L1D_PENDING                                                     [37,46%]
     3.868.515.985      STALLS_LDM_PENDING                                                     [49,92%]
       8,121572247 seconds time elapsed
       238.549.556      Counts arithmetic multiply operations                                                      
     3.895.537.940      Cycles that the divider is active, includes integer and floating point                                                     
                 0      Number of cycles the divider is activated, includes integer and floating point                                                     
       7,858531328 seconds time elapsed
    56.454.826.087      Uops executed                                                      [50,04%]
    56.502.353.961      Counts total number of uops executed from any thread per cycle                                                      [50,04%]
    56.512.712.282      Counts total number of uops executed per thread each cycle                                                      [50,06%]
    94.667.101.376      Number of cycles with no uops executed                                                      [50,06%]
                 0      Cycles where at least 1 uop was executed per thread:p                                                    [50,01%]
                 0      Cycles where at least 2 uops were executed per thread:p                                                    [49,98%]
                 0      Cycles where at least 3 uops were executed per thread:p                                                    [49,95%]
                 0      Cycles where at least 4 uops were executed per thread:p                                                    [50,01%]
       7,788702180 seconds time elapsed
    18.483.414.860      Uops dispatch to specific ports                                                      [57,11%]
    14.271.381.426      Cycles in which a uop is dispatched on port 0                                                      [57,11%]
    11.625.201.352      Cycles in which a uop is dispatched on port 1                                                      [57,14%]
     9.665.784.580      Cycles in which a uop is dispatched on port 2                                                      [57,22%]
    10.014.846.465      Cycles in which a uop is dispatched on port 3                                                      [57,20%]
     1.885.212.939      Cycles in which a uop is dispatched on port 4                                                      [57,16%]
     9.668.866.197      Cycles in which a uop is dispatched on port 5                                                      [57,11%]
       7,946360083 seconds time elapsed
    42.072.965.468      Uops issued                                                      [57,17%]
    42.038.152.595      Number of uops issued by the RAT to the Reservation Station (RS)                                                      [57,17%]
    20.898.305.893      Alias to ANY:c=1:i=1:t=1                                                     [57,12%]
    29.448.318.704      Alias to ANY:c=1:i=1                                                     [57,12%]
         1.031.792      Number of flags-merge uops allocated. Such uops adds delay                                                      [57,11%]
        46.722.338      Number of slow LEA or similar uops allocated                                                      [57,19%]
                 0      Number of multiply packed scalar single precision uops allocated                                                      [57,16%]
       7,873478817 seconds time elapsed
                 0      Ilnstruction Cache accesses                                                     
        20.406.232      Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes UC accesses                                                     
       105.748.429      Number of cycles wher a code-fetch stalled due to L1 instruction cache miss or iTLB miss                                                     
    10.980.770.383      Number of Instruction Cache,Buffer                                                     
       7,970499017 seconds time elapsed
     7.572.467.779      Instruction Length Decoder stalls                                                     
         3.361.939      Stall caused by changing prefix length of the instruction                                                     
     7.569.110.889      Stall cycles due to IQ full                                                     
       8,220138812 seconds time elapsed
           846.313      Resource related stall cycles                                                      [79,99%]
    18.687.233.157      Cycles stalled due to Resource Related reason                                                      [79,99%]
    17.523.318.891      Cycles stalled due to no eligible RS entry available                                                      [79,99%]
         3.004.874      Cycles stalled due to no store buffers available                                                      [80,04%]
         1.264.739      Cycles stalled due to re-order buffer full                                                      [79,99%]
       7,856762131 seconds time elapsed
