// Generated by CIRCT unknown git version
module relu(	// file.cleaned.mlir:2:3
  input  [7:0] in,	// file.cleaned.mlir:2:22
  input        en_relu,	// file.cleaned.mlir:2:35
  output [7:0] out	// file.cleaned.mlir:2:54
);

  wire _GEN;	// file.cleaned.mlir:55:11
  wire _GEN_0;	// file.cleaned.mlir:53:11
  wire _GEN_1;	// file.cleaned.mlir:51:11
  wire _GEN_2;	// file.cleaned.mlir:49:11
  wire _GEN_3;	// file.cleaned.mlir:47:11
  wire _GEN_4;	// file.cleaned.mlir:45:11
  wire _GEN_5;	// file.cleaned.mlir:43:11
  wire _GEN_6;	// file.cleaned.mlir:41:11
  wire _GEN_7 = en_relu & in[7];	// file.cleaned.mlir:38:11, :39:11
  assign _GEN_6 = in[7] & ~_GEN_7;	// file.cleaned.mlir:38:11, :39:11, :40:11, :41:11
  assign _GEN_5 = in[6] & ~_GEN_7;	// file.cleaned.mlir:39:11, :40:11, :42:11, :43:11
  assign _GEN_4 = in[5] & ~_GEN_7;	// file.cleaned.mlir:39:11, :40:11, :44:11, :45:11
  assign _GEN_3 = in[4] & ~_GEN_7;	// file.cleaned.mlir:39:11, :40:11, :46:11, :47:11
  assign _GEN_2 = in[3] & ~_GEN_7;	// file.cleaned.mlir:39:11, :40:11, :48:11, :49:11
  assign _GEN_1 = in[2] & ~_GEN_7;	// file.cleaned.mlir:39:11, :40:11, :50:11, :51:11
  assign _GEN_0 = in[1] & ~_GEN_7;	// file.cleaned.mlir:39:11, :40:11, :52:11, :53:11
  assign _GEN = in[0] & ~_GEN_7;	// file.cleaned.mlir:39:11, :40:11, :54:11, :55:11
  assign out =
    {_GEN_6, 7'h0}
    | ({1'h0, _GEN_5, 6'h0}
       | ({2'h0, _GEN_4, 5'h0}
          | ({3'h0, _GEN_3, 4'h0}
             | ({4'h0, _GEN_2, 3'h0}
                | ({5'h0, _GEN_1, 2'h0} | ({6'h0, _GEN_0, 1'h0} | {7'h0, _GEN}) & 8'hFB)
                & 8'hF7) & 8'hEF) & 8'hDF) & 8'hBF) & 8'h7F;	// file.cleaned.mlir:3:14, :4:14, :5:14, :6:14, :7:14, :8:14, :10:16, :11:16, :12:16, :13:16, :14:15, :15:15, :16:14, :17:10, :18:10, :19:10, :20:10, :21:10, :22:10, :23:10, :24:10, :25:10, :26:10, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :41:11, :43:11, :45:11, :47:11, :49:11, :51:11, :53:11, :55:11, :56:5
endmodule

