// Seed: 4099433588
module module_0 (
    id_1
);
  input wire id_1;
  reg id_2;
  ;
  always @(posedge -1 or posedge id_1) id_2 = #1  !id_1 == 1;
endmodule
module module_0 #(
    parameter id_6 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  module_0 modCall_1 (id_3);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output reg id_7;
  input wire _id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(-1'h0 or posedge id_18) begin : LABEL_0
    id_7 <= module_1;
  end
  logic [-1 : id_6] id_21;
endmodule
