5 18 1fda1 23 5 ffffffff TOP
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always_ff1.vcd) 2 -o (always_ff1.cdd) 2 -v (always_ff1.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 always_ff1.verilator.v 1 23 1 
2 1 6 6 6 2e0033 2 1 100c 0 0 1 1 resetn
2 2 6 6 6 260033 2 28 1008 1 0 1 18 0 1 0 0 0 0
2 3 6 6 6 140021 16 1 100c 0 0 1 1 verilatorclock
2 4 6 6 6 c0021 16 27 1008 3 0 1 18 0 1 0 0 0 0
2 5 6 6 6 c0033 23 2b 100a 2 4 1 18 0 1 0 0 0 0
2 6 7 7 7 7000c 2 1 100c 0 0 1 1 resetn
2 7 7 7 7 6000c 2 1d 100c 6 0 1 18 0 1 1 1 0 0
2 8 7 7 7 2000e c 39 e 7 0
2 9 10 10 10 90009 1 1 1008 0 0 1 1 d
2 10 10 10 10 40004 0 1 1410 0 0 1 1 q
2 11 10 10 10 40009 6 38 a 9 10
2 12 8 8 8 9000c 1 0 21004 0 0 1 16 0 0
2 13 8 8 8 40004 0 1 1410 0 0 1 1 q
2 14 8 8 8 4000c 6 38 16 12 13
2 15 13 13 13 11001e 16 1 300c 0 0 1 1 verilatorclock
2 16 13 13 13 9001e 21 27 300a 15 0 1 18 0 1 0 0 0 0
2 17 13 13 13 210025 b 3d 7002 0 0 1 18 0 1 0 0 0 0 u$0
1 verilatorclock 1 1 18 1 0 0 0 1 17 1 1 0 1 1 0
1 resetn 2 3 70004 1 0 0 0 1 17 0 1 0 1 0 0
1 q 3 4 70004 1 0 0 0 1 17 0 1 0 1 0 0
1 d 4 4 70007 1 0 0 0 1 17 0 1 0 1 0 0
4 5 1 8 0 5
4 8 0 14 11 5
4 14 6 5 5 5
4 11 6 5 5 5
4 16 21 17 0 16
4 17 26 16 0 16
3 1 main.u$0 "TOP.v.u$0" 0 always_ff1.verilator.v 13 20 1 
2 18 14 14 14 f000f b 0 3008 0 0 32 48 1 0
2 19 14 14 14 6000a b 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 20 14 14 14 6000f b 11 10303c 18 19 1 18 0 1 1 1 0 0
2 21 14 14 14 20011 b 39 10202e 20 0
2 22 18 18 18 f0010 b 0 3008 0 0 32 48 b 0
2 23 18 18 18 6000a b 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 24 18 18 18 60010 b 11 10303c 22 23 1 18 0 1 1 1 0 0
2 25 18 18 18 20012 b 39 10202e 24 0
2 26 19 19 19 f0010 b 0 3008 0 0 32 48 15 0
2 27 19 19 19 6000a b 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 28 19 19 19 60010 b 11 10303c 26 27 1 18 0 1 1 1 0 0
2 29 19 19 19 20012 b 39 10202e 28 0
2 30 0 0 0 0 1 5a 3002 0 0 1 18 0 1 0 0 0 0
2 31 18 18 18 1e0021 1 0 23008 0 0 1 16 1 0
2 32 18 18 18 140019 0 1 3410 0 0 1 1 resetn
2 33 18 18 18 140021 1 38 200a 31 32
2 34 14 14 14 130017 1 3d 7002 0 0 1 18 0 1 0 0 0 0 u$1
4 30 20 0 0 21
4 21 31 34 25 21
4 34 26 25 0 21
4 25 20 33 29 21
4 33 26 29 29 21
4 29 20 30 0 21
3 1 main.u$0.u$1 "TOP.v.u$0.u$1" 0 always_ff1.verilator.v 14 17 1 
2 35 15 15 15 e0011 1 0 23004 0 0 1 16 0 0
2 36 15 15 15 40009 0 1 3410 0 0 1 1 resetn
2 37 15 15 15 40011 1 38 2016 35 36
2 38 16 16 16 e0011 1 0 23008 0 0 1 16 1 0
2 39 16 16 16 40004 0 1 3410 0 0 1 1 d
2 40 16 16 16 40011 1 38 200a 38 39
4 37 31 40 40 37
4 40 20 0 0 37
