core_memory.v,verilog,xil_defaultlib,../../../../agc.srcs/sources_1/ip/core_memory/sim/core_memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
