[Device]
Family=latticeecp3
PartType=LFE3-150EA
PartName=LFE3-150EA-8FN672C
SpeedGrade=8
Package=FPBGA672
OperatingCondition=COM
Status=P

[IP]
VendorName=Lattice Semiconductor Corporation
CoreType=LPM
CoreStatus=Demo
CoreName=FIFO
CoreRevision=4.8
ModuleName=fifo_44_data_delay
SourceFormat=VHDL
ParameterFileVersion=1.0
Date=12/01/2013
Time=16:22:45

[Parameters]
Verilog=0
VHDL=1
EDIF=1
Destination=Synplicity
Expression=BusA(0 to 7)
Order=Big Endian [MSB:LSB]
IO=0
FIFOImp=EBR Based
Depth=256
Width=44
regout=1
CtrlByRdEn=0
EmpFlg=1
PeMode=Dynamic - Single Threshold
PeAssert=2
PeDeassert=12
FullFlg=0
PfMode=Dynamic - Single Threshold
PfAssert=508
PfDeassert=506
RDataCount=0
EnECC=0
EnFWFT=0
