Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 5ba44cec9b714e52b734f70e3b7f3445 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_gtx3g_test_behav xil_defaultlib.tb_gtx3g_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v" Line 67. Module gtx3g_exdes has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_support.v" Line 67. Module gtx3g_support(EXAMPLE_SIM_GTRESET_SPEEDUP="TRUE",STABLE_CLOCK_PERIOD=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_gt_usrclk_source.v" Line 68. Module gtx3g_GT_USRCLK_SOURCE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/verilog/src/unisims/IBUFDS_GTE2.v" Line 26. Module IBUFDS_GTE2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common.v" Line 69. Module gtx3g_common(WRAPPER_SIM_GTRESET_SPEEDUP="TRUE",SIM_QPLLREFCLK_SEL=3'b010) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/verilog/src/unisims/GTXE2_COMMON.v" Line 25. Module GTXE2_COMMON(QPLL_CFG=27'b011010000000000111000001,QPLL_FBDIV=10'b010000000,QPLL_FBDIV_RATIO=1'b1,QPLL_REFCLK_DIV=1,SIM_QPLLREFCLK_SEL=3'b010,SIM_RESET_SPEEDUP="TRUE") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 37. Module B_GTXE2_COMMON(BIAS_CFG=64'b01000000000000000000000000000001000000000000,COMMON_CFG=32'b0,QPLL_CFG=27'b011010000000000111000001,QPLL_CLKOUT_CFG=4'b0,QPLL_COARSE_FREQ_OVRD=6'b010000,QPLL_COARSE_FREQ_OVRD_EN=1'b0,QPLL_CP=10'b011111,QPLL_CP_MONITOR_EN=1'b0,QPLL_DMONITOR_SEL=1'b0,QPLL_FBDIV=10'b010000000,QPLL_FBDIV_MONITOR_EN=1'b0,QPLL_FBDIV_RATIO=1'b1,QPLL_INIT_CFG=24'b0110,QPLL_LOCK_CFG=16'b010000111101000,QPLL_LPF=4'b1111,QPLL_REFCLK_DIV=1,SIM_QPLLREFCLK_SEL=3'b010,SIM_RESET_SPEEDUP="TRUE",SIM_VERSION="4.0") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 264. Module gtxe2_q443249(BIAS_CFG=64'b01000000000000000000000000000001000000000000,COMMON_CFG=32'b0,QPLL_CFG=27'b011010000000000111000001,QPLL_CLKOUT_CFG=4'b0,QPLL_COARSE_FREQ_OVRD=6'b010000,QPLL_COARSE_FREQ_OVRD_EN=1'b0,QPLL_CP=10'b011111,QPLL_CP_MONITOR_EN=1'b0,QPLL_DMONITOR_SEL=1'b0,QPLL_FBDIV=10'b010000000,QPLL_FBDIV_MONITOR_EN=1'b0,QPLL_FBDIV_RATIO=1'b1,QPLL_INIT_CFG=24'b0110,QPLL_LOCK_CFG=16'b010000111101000,QPLL_LPF=4'b1111,QPLL_REFCLK_DIV=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 162139. Module gtxe2_q625601 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="DoNotCare",T_DELAY=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="DoNotCare",T_DELAY=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="DoNotCare",T_DELAY=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="DoNotCare",T_DELAY=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="DoNotCare",T_DELAY=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="DoNotCare",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="DoNotCare",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="DoNotCare",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="DoNotCare",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/data/secureip/gtxe2_common/gtxe2_common_002.vp" Line 161981. Module gtxe2_q900431(TIEOFF="0",T_DELAY=10) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rst_generator(cnt_num=10'b010000...
Compiling module xil_defaultlib.simple_uart_default
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.gtx3g_GT_USRCLK_SOURCE
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.gtx3g_common(WRAPPER_SIM_GTRESET...
Compiling module xil_defaultlib.gtx3g_common_reset(STABLE_CLOCK_...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(CHAN_BOND_MAX_SKEW...
Compiling module xil_defaultlib.gtx3g_GT(GT_SIM_GTRESET_SPEEDUP=...
Compiling module xil_defaultlib.gtx3g_multi_gt(WRAPPER_SIM_GTRES...
Compiling module unisims_ver.FDRE(INIT=1'b0)
Compiling module unisims_ver.FD(INIT=1'b0)
Compiling module xil_defaultlib.gtx3g_sync_block
Compiling module xil_defaultlib.gtx3g_TX_STARTUP_FSM(STABLE_CLOC...
Compiling module xil_defaultlib.gtx3g_RX_STARTUP_FSM(EXAMPLE_SIM...
Compiling module xil_defaultlib.gtx3g_sync_pulse
Compiling module xil_defaultlib.gtx3g_TX_MANUAL_PHASE_ALIGN(NUMB...
Compiling module xil_defaultlib.gtx3g_init_default
Compiling module xil_defaultlib.gtx3g
Compiling module xil_defaultlib.gtx3g_support(EXAMPLE_SIM_GTRESE...
Compiling module xil_defaultlib.prbs_gen(PRBS_INIT=16'b010000000...
Compiling module xil_defaultlib.gtx3g_GT_FRAME_GEN(WORDS_IN_BRAM...
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.prbs_chk
Compiling module xil_defaultlib.gtx3g_GT_FRAME_CHECK(RX_DATA_WID...
Compiling module xil_defaultlib.gtx3g_exdes
Compiling module xil_defaultlib.gtx3g_test
Compiling module xil_defaultlib.tb_gtx3g_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gtx3g_test_behav
