INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab5-Advanced/FPGA_Vending_Machine/FPGA_Vending_Machine.srcs/sources_1/new/FPGA_VendingMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_VendingMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab5-Advanced/FPGA_Vending_Machine/FPGA_Vending_Machine.srcs/sources_1/new/Peripheral_Filters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module onepulse
INFO: [VRFC 10-311] analyzing module Debounce_OnePulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab5-Advanced/FPGA_Vending_Machine/FPGA_Vending_Machine.srcs/sources_1/new/SevenSegmentDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab5-Advanced/FPGA_Vending_Machine/FPGA_Vending_Machine.srcs/sources_1/new/FPGA_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_T
