=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.002971 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001714/0 sec (0.001115/0 sec, 0.000599/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.001161/0 sec (0.00101/0.00101 sec, 0.000151/0.000151 sec )
[LOG] Total clause minimization time: 0.000458/0 sec (7.9e-05/7.9e-05 sec, 0.000379/0.000379 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.003541 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.002689 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001446/0 sec (0.000876/0 sec, 0.00057/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.000904/0 sec (0.000768/0.000768 sec, 0.000136/0.000136 sec )
[LOG] Total clause minimization time: 0.00044/0 sec (8e-05/8e-05 sec, 0.00036/0.00036 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.003151 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.019557 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 77 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017854/0 sec (0.002773/0 sec, 0.000998/0 sec, 0.003426/0 sec, 0.010657/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.005293/0 sec (0.002604/0.002604 sec, 0.000223/0.000223 sec, 0.000634/0.000634 sec, 0.001832/0.001832 sec )
[LOG] Total clause minimization time: 0.011659/0 sec (0.000139/0.000139 sec, 0.000702/0.000702 sec, 0.002555/0.002555 sec, 0.008263/0.008263 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.020225 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 150 8 2 1 138
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.017961 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 84 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016342/0 sec (0.002236/0 sec, 0.000907/0 sec, 0.003191/0 sec, 0.010008/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.004523/0 sec (0.002067/0.002067 sec, 0.000206/0.000206 sec, 0.000601/0.000601 sec, 0.001649/0.001649 sec )
[LOG] Total clause minimization time: 0.010915/0 sec (0.000139/0.000139 sec, 0.000628/0.000628 sec, 0.002371/0.002371 sec, 0.007777/0.007777 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.018584 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 143 8 2 1 131
=====================  add6n.aag =====================
[LOG] Relation determinization time: 1.26267 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 726 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 725 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.25957/1 sec (0.004498/0 sec, 0.001393/0 sec, 0.004679/0 sec, 0.014072/0 sec, 0.078471/0 sec, 1.15645/1 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 1.07569/1 sec (0.004236/0.004236 sec, 0.000314/0.000314 sec, 0.000871/0.000871 sec, 0.00225/0.00225 sec, 0.044002/0.044002 sec, 1.02401/1.02401 sec )
[LOG] Total clause minimization time: 0.176074/0 sec (0.000228/0.000228 sec, 0.001/0.001 sec, 0.003583/0.003583 sec, 0.011206/0.011206 sec, 0.032897/0.032897 sec, 0.12716/0.12716 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 1.26354 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.50 sec (Real time) / 1.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 844 12 2 1 825
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.976569 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 707 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 705 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.973476/1 sec (0.003464/0 sec, 0.00129/0 sec, 0.004363/0 sec, 0.013191/0 sec, 0.082691/0 sec, 0.868477/1 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.797369/1 sec (0.003219/0.003219 sec, 0.000283/0.000283 sec, 0.000815/0.000815 sec, 0.002139/0.002139 sec, 0.050423/0.050423 sec, 0.74049/0.74049 sec )
[LOG] Total clause minimization time: 0.168381/0 sec (0.000212/0.000212 sec, 0.000929/0.000929 sec, 0.003309/0.003309 sec, 0.010451/0.010451 sec, 0.030696/0.030696 sec, 0.122784/0.122784 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.977349 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.21 sec (Real time) / 1.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 798 12 2 1 780
=====================  add8n.aag =====================
[LOG] Relation determinization time: 5.51052 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 3671 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3669 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.50189/5 sec (0.006941/0 sec, 0.001716/0 sec, 0.005773/0 sec, 0.017077/0 sec, 0.095675/0 sec, 0.926888/1 sec, 0.856644/1 sec, 3.59117/3 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 2.18075/0 sec (0.006631/0.006631 sec, 0.000368/0.000368 sec, 0.00104/0.00104 sec, 0.002721/0.002721 sec, 0.054068/0.054068 sec, 0.778523/0.778523 sec, 0.258124/0.258124 sec, 1.07927/1.07927 sec )
[LOG] Total clause minimization time: 3.21568/5 sec (0.000272/0.000272 sec, 0.001257/0.001257 sec, 0.004487/0.004487 sec, 0.013676/0.013676 sec, 0.040138/0.040138 sec, 0.142948/0.142948 sec, 0.577844/0.577844 sec, 2.43506/2.43506 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 5.51169 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.16 sec (Real time) / 5.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.63 sec (Real time) / 4.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3832 16 2 1 3808
=====================  add8y.aag =====================
[LOG] Relation determinization time: 5.0394 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 3767 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3765 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.03075/5 sec (0.004478/0 sec, 0.001633/0 sec, 0.005457/0 sec, 0.016247/0 sec, 0.09469/0 sec, 0.822585/1 sec, 0.809986/1 sec, 3.27568/3 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 1.76835/1 sec (0.004174/0.004174 sec, 0.000352/0.000352 sec, 0.001002/0.001002 sec, 0.002559/0.002559 sec, 0.056713/0.056713 sec, 0.68417/0.68417 sec, 0.243584/0.243584 sec, 0.775795/0.775795 sec )
[LOG] Total clause minimization time: 3.15395/4 sec (0.000267/0.000267 sec, 0.001195/0.001195 sec, 0.004212/0.004212 sec, 0.013012/0.013012 sec, 0.036591/0.036591 sec, 0.13278/0.13278 sec, 0.545986/0.545986 sec, 2.4199/2.4199 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 5.04043 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.71 sec (Real time) / 5.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.37 sec (Real time) / 4.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3892 16 2 1 3868
=====================  add10n.aag =====================
[LOG] Relation determinization time: 75.6966 sec CPU time.
[LOG] Relation determinization time: 79 sec real time.
[LOG] Final circuit size: 16207 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 16205 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 75.6558/76 sec (0.008698/0 sec, 0.002076/0 sec, 0.006854/0 sec, 0.020246/0 sec, 0.101722/0 sec, 0.643443/1 sec, 0.996584/1 sec, 4.30738/4 sec, 13.9082/14 sec, 55.6605/56 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 12.9243/12 sec (0.008345/0.008345 sec, 0.000475/0.000475 sec, 0.001278/0.001278 sec, 0.003078/0.003078 sec, 0.054433/0.054433 sec, 0.478735/0.478735 sec, 0.371699/0.371699 sec, 1.72496/1.72496 sec, 2.83021/2.83021 sec, 7.45104/7.45104 sec )
[LOG] Total clause minimization time: 61.1289/61 sec (0.000313/0.000313 sec, 0.001503/0.001503 sec, 0.005307/0.005307 sec, 0.01646/0.01646 sec, 0.045809/0.045809 sec, 0.158855/0.158855 sec, 0.603824/0.603824 sec, 2.5029/2.5029 sec, 10.7557/10.7557 sec, 47.0383/47.0383 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 75.6981 sec CPU time.
[LOG] Overall execution time: 79 sec real time.
Synthesis time: 78.76 sec (Real time) / 76.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.08 sec (Real time) / 9.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.75 sec (Real time) / 8.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 16412 20 2 1 16382
=====================  add10y.aag =====================
[LOG] Relation determinization time: 77.5109 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 16051 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 16049 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 77.4706/77 sec (0.0058/0 sec, 0.001972/0 sec, 0.006662/0 sec, 0.019226/0 sec, 0.100903/0 sec, 0.835443/0 sec, 0.91161/1 sec, 4.04587/4 sec, 13.9548/14 sec, 57.5883/58 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 14.6941/12 sec (0.005456/0.005456 sec, 0.000435/0.000435 sec, 0.001253/0.001253 sec, 0.002987/0.002987 sec, 0.056477/0.056477 sec, 0.680292/0.680292 sec, 0.302617/0.302617 sec, 1.51161/1.51161 sec, 2.95666/2.95666 sec, 9.17628/9.17628 sec )
[LOG] Total clause minimization time: 61.0424/65 sec (0.000304/0.000304 sec, 0.001445/0.001445 sec, 0.005132/0.005132 sec, 0.015474/0.015474 sec, 0.042917/0.042917 sec, 0.149405/0.149405 sec, 0.588019/0.588019 sec, 2.45395/2.45395 sec, 10.6828/10.6828 sec, 47.1029/47.1029 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 77.5123 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 80.62 sec (Real time) / 78.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.91 sec (Real time) / 9.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.90 sec (Real time) / 7.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 16210 20 2 1 16180
=====================  add12n.aag =====================
[LOG] Relation determinization time: 1597.5 sec CPU time.
[LOG] Relation determinization time: 1611 sec real time.
[LOG] Final circuit size: 69044 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 69043 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 1597.22/1601 sec (0.010719/0 sec, 0.002567/0 sec, 0.0084/0 sec, 0.024476/0 sec, 0.108122/0 sec, 0.885163/1 sec, 1.04341/1 sec, 3.81684/4 sec, 14.9827/15 sec, 57.8532/58 sec, 254.772/255 sec, 1263.71/1267 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 194.134/191 sec (0.010294/0.010294 sec, 0.000598/0.000598 sec, 0.001509/0.001509 sec, 0.003693/0.003693 sec, 0.052819/0.052819 sec, 0.703621/0.703621 sec, 0.376966/0.376966 sec, 1.11675/1.11675 sec, 3.62839/3.62839 sec, 8.08774/8.08774 sec, 27.6657/27.6657 sec, 152.486/152.486 sec )
[LOG] Total clause minimization time: 1364.48/1375 sec (0.000381/0.000381 sec, 0.001863/0.001863 sec, 0.006598/0.006598 sec, 0.020007/0.020007 sec, 0.053409/0.053409 sec, 0.175583/0.175583 sec, 0.645073/0.645073 sec, 2.61547/2.61547 sec, 11.0518/11.0518 sec, 48.4461/48.4461 sec, 220.882/220.882 sec, 1080.58/1080.58 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 1597.5 sec CPU time.
[LOG] Overall execution time: 1611 sec real time.
Synthesis time: 1610.73 sec (Real time) / 1576.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 33.14 sec (Real time) / 32.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 294.72 sec (Real time) / 293.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 69294 24 2 1 69257
=====================  add12y.aag =====================
[LOG] Relation determinization time: 1690.92 sec CPU time.
[LOG] Relation determinization time: 1704 sec real time.
[LOG] Final circuit size: 69321 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 69319 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 1690.66/1694 sec (0.00715/0 sec, 0.002376/0 sec, 0.007866/0 sec, 0.022617/0 sec, 0.111108/0 sec, 0.812246/1 sec, 1.02455/1 sec, 4.21255/4 sec, 14.1747/14 sec, 60.9864/62 sec, 268.537/269 sec, 1340.76/1343 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 175.143/178 sec (0.006736/0.006736 sec, 0.000515/0.000515 sec, 0.00144/0.00144 sec, 0.003496/0.003496 sec, 0.059033/0.059033 sec, 0.640822/0.640822 sec, 0.375323/0.375323 sec, 1.5202/1.5202 sec, 2.70897/2.70897 sec, 8.99124/8.99124 sec, 28.9946/28.9946 sec, 131.84/131.84 sec )
[LOG] Total clause minimization time: 1471.96/1478 sec (0.000367/0.000367 sec, 0.001741/0.001741 sec, 0.006136/0.006136 sec, 0.018233/0.018233 sec, 0.049957/0.049957 sec, 0.165134/0.165134 sec, 0.626246/0.626246 sec, 2.60527/2.60527 sec, 11.1152/11.1152 sec, 50.1684/50.1684 sec, 231.449/231.449 sec, 1175.75/1175.75 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 1690.93 sec CPU time.
[LOG] Overall execution time: 1704 sec real time.
Synthesis time: 1703.69 sec (Real time) / 1666.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 30.22 sec (Real time) / 29.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 332.07 sec (Real time) / 330.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 69514 24 2 1 69478
=====================  add14n.aag =====================
Synthesis time: 10000.44 sec (Real time) / 9811.34 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.28 sec (Real time) / 9796.69 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9819.32 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9811.01 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9818.89 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9806.08 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9808.59 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9798.77 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.002231 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000247/0 sec (0.000247/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000239/0 sec (0.000239/0.000239 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003162 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001734 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.3e-05/0 sec (4.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.7e-05/0 sec (3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002528 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.002056 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000305/0 sec (0.000305/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000299/0 sec (0.000299/0.000299 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002908 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001557 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.7e-05/0 sec (2.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002195 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.002361 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000404/0 sec (0.000404/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000397/0 sec (0.000397/0.000397 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003462 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001653 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.1e-05/0 sec (3.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002477 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.002338 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000489/0 sec (0.000489/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000482/0 sec (0.000482/0.000482 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003388 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001796 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.5e-05/0 sec (3.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002788 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002709 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00061/0 sec (0.00061/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000603/0 sec (0.000603/0.000603 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003771 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001895 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.8e-05/0 sec (3.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002868 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.003535 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001247/0 sec (0.001247/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001239/0 sec (0.001239/0.001239 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004805 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.002055 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4e-05/0 sec (4e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.4e-05/0 sec (3.4e-05/3.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002942 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.003446 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000558/0 sec (0.000558/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000549/0 sec (0.000549/0.000549 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004858 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.002098 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.1e-05/0 sec (4.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.3e-05/0 sec (3.3e-05/3.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003246 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.003121 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000596/0 sec (0.000596/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000588/0 sec (0.000588/0.000588 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004627 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.61 sec (Real time) / 0.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001984 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.6e-05/0 sec (4.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002971 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.003283 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000655/0 sec (0.000655/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000648/0 sec (0.000648/0.000648 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004969 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.94 sec (Real time) / 1.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.002349 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.2e-05/0 sec (5.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.1e-05/0 sec (4.1e-05/4.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003505 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.41 sec (Real time) / 1.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.003327 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000713/0 sec (0.000713/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000707/0 sec (0.000707/0.000707 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005125 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.82 sec (Real time) / 5.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001933 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.7e-05/0 sec (4.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.1e-05/0 sec (4.1e-05/4.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002967 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.42 sec (Real time) / 4.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.004267 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000979/0 sec (0.000979/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00097/0 sec (0.00097/0.00097 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006448 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 787.76 sec (Real time) / 773.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002828 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.3e-05/0 sec (6.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.3e-05/0 sec (5.3e-05/5.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00421 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 503.86 sec (Real time) / 492.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.005535 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001352/0 sec (0.001352/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001341/0 sec (0.001341/0.001341 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008635 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.34 sec (Real time) / 9902.23 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002902 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.5e-05/0 sec (7.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.7e-05/0 sec (6.7e-05/6.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00461 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.36 sec (Real time) / 9917.06 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.007036 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003075/0 sec (0.003075/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.003066/0 sec (0.003066/0.003066 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.011019 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.37 sec (Real time) / 9918.66 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.002402 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8e-05/0 sec (8e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7.3e-05/0 sec (7.3e-05/7.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004158 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.47 sec (Real time) / 9922.10 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.005855 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00168/0 sec (0.00168/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001671/0 sec (0.001671/0.001671 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.010709 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.34 sec (Real time) / 9921.73 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.002984 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.4e-05/0 sec (9.4e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 8.6e-05/0 sec (8.6e-05/8.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005299 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.63 sec (Real time) / 9910.68 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.002253 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000481/0 sec (0.000481/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000474/0 sec (0.000474/0.000474 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003069 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001891 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00026/0 sec (0.00026/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000254/0 sec (0.000254/0.000254 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00267 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.002432 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000685/0 sec (0.000685/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000679/0 sec (0.000679/0.000679 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003246 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.00196 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00023/0 sec (0.00023/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000222/0 sec (0.000222/0.000222 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002709 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.005122 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002822/0 sec (0.002794/0 sec, 2.1e-05/0 sec, 7e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.002669/0 sec (0.002647/0.002647 sec, 1.7e-05/1.7e-05 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.000112/0 sec (0.000112/0.000112 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006203 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.003905 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001658/0 sec (0.001631/0 sec, 2.1e-05/0 sec, 6e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.001526/0 sec (0.001504/0.001504 sec, 1.8e-05/1.8e-05 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 9.6e-05/0 sec (9.6e-05/9.6e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00496 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.004672 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002366/0 sec (0.002336/0 sec, 2.3e-05/0 sec, 7e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.002222/0 sec (0.002198/0.002198 sec, 1.9e-05/1.9e-05 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.000104/0 sec (0.000104/0.000104 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.0058 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.003065 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001116/0 sec (0.001089/0 sec, 2.1e-05/0 sec, 6e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.00099/0 sec (0.000969/0.000969 sec, 1.8e-05/1.8e-05 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 8.9e-05/0 sec (8.9e-05/8.9e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004027 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.032283 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.028605/0 sec (0.01866/0 sec, 0.009894/0 sec, 1.5e-05/0 sec, 9e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.019047/0 sec (0.009132/0.009132 sec, 0.009878/0.009878 sec, 1.2e-05/1.2e-05 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 0.008981/0 sec (0.008981/0.008981 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.034126 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.026172 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023327/0 sec (0.013066/0 sec, 0.010219/0 sec, 1.1e-05/0 sec, 8e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 8e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.015607/0 sec (0.005368/0.005368 sec, 0.01021/0.01021 sec, 8e-06/8e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 0.007175/0 sec (0.007175/0.007175 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.027703 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.026278 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023351/0 sec (0.013278/0 sec, 0.010029/0 sec, 1.1e-05/0 sec, 9e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.015728/0 sec (0.005676/0.005676 sec, 0.010022/0.010022 sec, 7e-06/7e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 0.00713/0 sec (0.00713/0.00713 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02779 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.022524 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020008/0 sec (0.010044/0 sec, 0.009925/0 sec, 1e-05/0 sec, 8e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.013549/0 sec (0.003604/0.003604 sec, 0.009919/0.009919 sec, 7e-06/7e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.005909/0 sec (0.005909/0.005909 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.023678 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.597293 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.590546/1 sec (0.444737/1 sec, 0.14519/0 sec, 0.000425/0 sec, 2.5e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.5e-05/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.207476/0 sec (0.061751/0.061751 sec, 0.145161/0.145161 sec, 0.000416/0.000416 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0.368947/1 sec (0.368947/0.368947 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.600076 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.515762 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.509755/1 sec (0.362827/1 sec, 0.145843/0 sec, 0.000903/0 sec, 2.5e-05/0 sec, 2.3e-05/0 sec, 2.2e-05/0 sec, 2.3e-05/0 sec, 2.2e-05/0 sec, 2.3e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.193589/0 sec (0.04674/0.04674 sec, 0.145816/0.145816 sec, 0.000894/0.000894 sec, 1.9e-05/1.9e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0.302443/1 sec (0.302443/0.302443 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.518002 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.555717 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.548995/1 sec (0.368238/0 sec, 0.180465/1 sec, 9.9e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.5e-05/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.228514/1 sec (0.047861/0.047861 sec, 0.180421/0.180421 sec, 9e-05/9e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0.306845/0 sec (0.306845/0.306845 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.55786 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.454247 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.448351/0 sec (0.303984/0 sec, 0.144153/0 sec, 3.5e-05/0 sec, 2.3e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.3e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.3e-05/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.184964/0 sec (0.040678/0.040678 sec, 0.144119/0.144119 sec, 2.7e-05/2.7e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0.249743/0 sec (0.249743/0.249743 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.455836 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 39.2182 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 39.1323/39 sec (16.5144/16 sec, 19.3308/19 sec, 2.22231/3 sec, 0.772803/0 sec, 0.203172/1 sec, 0.084125/0 sec, 0.002909/0 sec, 0.000216/0 sec, 0.000199/0 sec, 0.00019/0 sec, 0.000204/0 sec, 0.000262/0 sec, 0.000265/0 sec, 0.000255/0 sec, 0.000218/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 24.414/27 sec (1.7972/1.7972 sec, 19.3306/19.3306 sec, 2.22219/2.22219 sec, 0.772643/0.772643 sec, 0.203047/0.203047 sec, 0.084001/0.084001 sec, 0.002842/0.002842 sec, 0.000178/0.000178 sec, 0.000161/0.000161 sec, 0.000155/0.000155 sec, 0.000156/0.000156 sec, 0.000209/0.000209 sec, 0.000214/0.000214 sec, 0.000204/0.000204 sec, 0.000177/0.000177 sec )
[LOG] Total clause minimization time: 13.6397/11 sec (13.6397/13.6397 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 39.2221 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 39.46 sec (Real time) / 36.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 34.0716 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 33.9782/34 sec (14.391/15 sec, 15.7022/15 sec, 2.9085/3 sec, 0.789835/1 sec, 0.158823/0 sec, 0.025991/0 sec, 0.000269/0 sec, 0.000197/0 sec, 0.000193/0 sec, 0.000212/0 sec, 0.0002/0 sec, 0.000195/0 sec, 0.000202/0 sec, 0.000193/0 sec, 0.000195/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 21.3382/21 sec (1.7521/1.7521 sec, 15.7021/15.7021 sec, 2.90835/2.90835 sec, 0.789665/0.789665 sec, 0.158651/0.158651 sec, 0.025838/0.025838 sec, 0.00023/0.00023 sec, 0.000161/0.000161 sec, 0.000158/0.000158 sec, 0.000174/0.000174 sec, 0.000163/0.000163 sec, 0.000158/0.000158 sec, 0.000165/0.000165 sec, 0.000158/0.000158 sec, 0.000158/0.000158 sec )
[LOG] Total clause minimization time: 11.5651/11 sec (11.5651/11.5651 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 34.0746 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.30 sec (Real time) / 31.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 35.644 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 35.5555/35 sec (13.4552/13 sec, 18.9084/19 sec, 2.48375/2 sec, 0.555874/1 sec, 0.12937/0 sec, 0.020072/0 sec, 0.001287/0 sec, 0.000194/0 sec, 0.000192/0 sec, 0.000191/0 sec, 0.000192/0 sec, 0.000192/0 sec, 0.000193/0 sec, 0.000192/0 sec, 0.000193/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 23.7282/23 sec (1.62902/1.62902 sec, 18.9082/18.9082 sec, 2.48359/2.48359 sec, 0.555723/0.555723 sec, 0.129219/0.129219 sec, 0.019932/0.019932 sec, 0.001245/0.001245 sec, 0.000158/0.000158 sec, 0.000156/0.000156 sec, 0.000155/0.000155 sec, 0.000155/0.000155 sec, 0.000156/0.000156 sec, 0.000155/0.000155 sec, 0.000155/0.000155 sec, 0.000156/0.000156 sec )
[LOG] Total clause minimization time: 10.7644/10 sec (10.7644/10.7644 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 35.6467 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.87 sec (Real time) / 33.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 32.3858 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.2988/33 sec (11.6531/12 sec, 17.3459/18 sec, 2.34827/2 sec, 0.741997/1 sec, 0.189768/0 sec, 0.01792/0 sec, 0.000257/0 sec, 0.000193/0 sec, 0.000192/0 sec, 0.000207/0 sec, 0.000207/0 sec, 0.000195/0 sec, 0.000201/0 sec, 0.000203/0 sec, 0.000198/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 22.1285/24 sec (1.4838/1.4838 sec, 17.3458/17.3458 sec, 2.34815/2.34815 sec, 0.741855/0.741855 sec, 0.189597/0.189597 sec, 0.017777/0.017777 sec, 0.000218/0.000218 sec, 0.000158/0.000158 sec, 0.000157/0.000157 sec, 0.000167/0.000167 sec, 0.000171/0.000171 sec, 0.000158/0.000158 sec, 0.00016/0.00016 sec, 0.000166/0.000166 sec, 0.000161/0.000161 sec )
[LOG] Total clause minimization time: 9.19297/8 sec (9.19297/9.19297 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 32.3877 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 32.61 sec (Real time) / 29.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 471.424 sec CPU time.
[LOG] Relation determinization time: 473 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 470.851/472 sec (96.4446/97 sec, 330.667/331 sec, 29.34/30 sec, 11.7177/11 sec, 2.16452/2 sec, 0.40999/1 sec, 0.088596/0 sec, 0.009982/0 sec, 0.001353/0 sec, 0.000931/0 sec, 0.001001/0 sec, 0.000829/0 sec, 0.000861/0 sec, 0.00082/0 sec, 0.000852/0 sec, 0.00089/0 sec, 0.000892/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 386.016/388 sec (11.6307/11.6307 sec, 330.651/330.651 sec, 29.3393/29.3393 sec, 11.717/11.717 sec, 2.16388/2.16388 sec, 0.409366/0.409366 sec, 0.087978/0.087978 sec, 0.009302/0.009302 sec, 0.001141/0.001141 sec, 0.000748/0.000748 sec, 0.000828/0.000828 sec, 0.000672/0.000672 sec, 0.000688/0.000688 sec, 0.000667/0.000667 sec, 0.000692/0.000692 sec, 0.000712/0.000712 sec, 0.000722/0.000722 sec )
[LOG] Total clause minimization time: 68.2068/67 sec (68.2068/68.2068 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 471.427 sec CPU time.
[LOG] Overall execution time: 473 sec real time.
Synthesis time: 472.38 sec (Real time) / 442.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 537.946 sec CPU time.
[LOG] Relation determinization time: 539 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 537.39/537 sec (102.553/102 sec, 379.555/380 sec, 38.2828/38 sec, 12.871/13 sec, 3.57452/4 sec, 0.466145/0 sec, 0.072113/0 sec, 0.009021/0 sec, 0.000989/0 sec, 0.000802/0 sec, 0.000815/0 sec, 0.000774/0 sec, 0.000797/0 sec, 0.000773/0 sec, 0.000769/0 sec, 0.000744/0 sec, 0.000801/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 450.594/446 sec (15.7738/15.7738 sec, 379.542/379.542 sec, 38.2823/38.2823 sec, 12.8705/12.8705 sec, 3.57396/3.57396 sec, 0.465626/0.465626 sec, 0.071628/0.071628 sec, 0.008683/0.008683 sec, 0.000817/0.000817 sec, 0.00065/0.00065 sec, 0.000665/0.000665 sec, 0.000619/0.000619 sec, 0.00065/0.00065 sec, 0.000634/0.000634 sec, 0.000628/0.000628 sec, 0.000603/0.000603 sec, 0.000649/0.000649 sec )
[LOG] Total clause minimization time: 65.2764/65 sec (65.2764/65.2764 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 537.948 sec CPU time.
[LOG] Overall execution time: 539 sec real time.
Synthesis time: 538.97 sec (Real time) / 499.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
[LOG] Relation determinization time: 9314.18 sec CPU time.
[LOG] Relation determinization time: 9330 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 2359314 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9311.7/9328 sec (1554.89/1557 sec, 6977.51/6990 sec, 517.209/518 sec, 221.736/222 sec, 28.8554/29 sec, 8.79395/9 sec, 2.28782/2 sec, 0.289997/0 sec, 0.045763/0 sec, 0.022185/0 sec, 0.008162/0 sec, 0.006926/0 sec, 0.005993/0 sec, 0.005605/0 sec, 0.006957/1 sec, 0.007886/0 sec, 0.008229/0 sec, 0.007755/0 sec, 0.008333/0 sec )
[LOG] Nr of iterations: 131091 (131073, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 8023.67/8038 sec (266.896/266.896 sec, 6977.51/6977.51 sec, 517.207/517.207 sec, 221.733/221.733 sec, 28.8531/28.8531 sec, 8.79141/8.79141 sec, 2.28553/2.28553 sec, 0.28759/0.28759 sec, 0.043296/0.043296 sec, 0.02009/0.02009 sec, 0.005747/0.005747 sec, 0.005097/0.005097 sec, 0.004443/0.004443 sec, 0.004117/0.004117 sec, 0.004739/0.004739 sec, 0.005639/0.005639 sec, 0.005805/0.005805 sec, 0.005782/0.005782 sec, 0.005922/0.005922 sec )
[LOG] Total clause minimization time: 783.606/778 sec (783.606/783.606 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7733248 --> 2359296 (7733248 --> 2359296, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.9914 --> 17.9974 (58.9995 --> 17.9999, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 9314.18 sec CPU time.
[LOG] Overall execution time: 9330 sec real time.
Synthesis time: 9330.73 sec (Real time) / 8563.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 528 38 21 1 469
Raw AIGER output size: aag 528 19 21 1 488
=====================  mv20y.aag =====================
Synthesis time: 10000.22 sec (Real time) / 9123.00 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.19 sec (Real time) / 9172.66 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 8840.41 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 6698.56 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 6298.99 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
Synthesis time: 10000.06 sec (Real time) / 4680.42 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 4765.42 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.06 sec (Real time) / 3509.72 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 3191.42 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.00449 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002584/0 sec (0.001811/0 sec, 0.000384/0 sec, 0.000192/0 sec, 0.000197/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0.002009/0 sec (0.001727/0.001727 sec, 0.000119/0.000119 sec, 7.8e-05/7.8e-05 sec, 8.5e-05/8.5e-05 sec )
[LOG] Total clause minimization time: 0.000461/0 sec (6.2e-05/6.2e-05 sec, 0.000214/0.000214 sec, 9.1e-05/9.1e-05 sec, 9.4e-05/9.4e-05 sec )
[LOG] Total clause size reduction: 89 --> 22 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4 )
[LOG] Average clause size reduction: 4.94444 --> 1.22222 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8 )
[LOG] Overall execution time: 0.005582 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.276404 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 417 new AND gates.
[LOG] Size before ABC: 865 AND gates.
[LOG] Size after ABC: 416 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.272092/0 sec (0.008215/0 sec, 0.001125/0 sec, 0.003753/0 sec, 0.016357/0 sec, 0.076986/0 sec, 0.027458/0 sec, 0.13144/0 sec, 0.006758/0 sec )
[LOG] Nr of iterations: 190 (3, 6, 14, 37, 48, 43, 27, 12 )
[LOG] Total clause computation time: 0.189276/0 sec (0.00801/0.00801 sec, 0.000327/0.000327 sec, 0.000822/0.000822 sec, 0.002861/0.002861 sec, 0.056157/0.056157 sec, 0.004958/0.004958 sec, 0.114712/0.114712 sec, 0.001429/0.001429 sec )
[LOG] Total clause minimization time: 0.078832/0 sec (0.000157/0.000157 sec, 0.000718/0.000718 sec, 0.002754/0.002754 sec, 0.012631/0.012631 sec, 0.019945/0.019945 sec, 0.021593/0.021593 sec, 0.016074/0.016074 sec, 0.00496/0.00496 sec )
[LOG] Total clause size reduction: 2142 --> 865 (32 --> 2, 75 --> 12, 182 --> 47, 468 --> 196, 564 --> 257, 462 --> 211, 260 --> 110, 99 --> 30 )
[LOG] Average clause size reduction: 11.2737 --> 4.55263 (10.6667 --> 0.666667, 12.5 --> 2, 13 --> 3.35714, 12.6486 --> 5.2973, 11.75 --> 5.35417, 10.7442 --> 4.90698, 9.62963 --> 4.07407, 8.25 --> 2.5 )
[LOG] Overall execution time: 0.278113 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 560 8 0 1 545
=====================  mult5.aag =====================
[LOG] Relation determinization time: 2.29394 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1786 new AND gates.
[LOG] Size before ABC: 4270 AND gates.
[LOG] Size after ABC: 1785 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.28505/2 sec (0.01235/0 sec, 0.001457/0 sec, 0.004452/0 sec, 0.022745/0 sec, 0.12454/0 sec, 0.426406/0 sec, 0.332107/1 sec, 1.12826/1 sec, 0.161009/0 sec, 0.07173/0 sec )
[LOG] Nr of iterations: 666 (3, 6, 12, 39, 128, 159, 138, 100, 52, 29 )
[LOG] Total clause computation time: 1.22033/0 sec (0.012118/0.012118 sec, 0.000402/0.000402 sec, 0.000922/0.000922 sec, 0.003898/0.003898 sec, 0.019431/0.019431 sec, 0.216225/0.216225 sec, 0.051761/0.051761 sec, 0.882967/0.882967 sec, 0.021305/0.021305 sec, 0.011305/0.011305 sec )
[LOG] Total clause minimization time: 1.02777/2 sec (0.000199/0.000199 sec, 0.000972/0.000972 sec, 0.003344/0.003344 sec, 0.018063/0.018063 sec, 0.101503/0.101503 sec, 0.203593/0.203593 sec, 0.270695/0.270695 sec, 0.237514/0.237514 sec, 0.135093/0.135093 sec, 0.05679/0.05679 sec )
[LOG] Total clause size reduction: 9506 --> 4270 (40 --> 2, 95 --> 12, 198 --> 41, 646 --> 204, 2032 --> 921, 2370 --> 1153, 1918 --> 952, 1287 --> 606, 612 --> 273, 308 --> 106 )
[LOG] Average clause size reduction: 14.2733 --> 6.41141 (13.3333 --> 0.666667, 15.8333 --> 2, 16.5 --> 3.41667, 16.5641 --> 5.23077, 15.875 --> 7.19531, 14.9057 --> 7.25157, 13.8986 --> 6.89855, 12.87 --> 6.06, 11.7692 --> 5.25, 10.6207 --> 3.65517 )
[LOG] Overall execution time: 2.29594 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.77 sec (Real time) / 2.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.35 sec (Real time) / 3.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2022 10 0 1 2003
=====================  mult6.aag =====================
[LOG] Relation determinization time: 25.771 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 7710 new AND gates.
[LOG] Size before ABC: 22340 AND gates.
[LOG] Size after ABC: 7708 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 25.7433/26 sec (0.018098/0 sec, 0.001993/0 sec, 0.00543/0 sec, 0.032657/0 sec, 0.174792/1 sec, 1.28435/1 sec, 3.66513/3 sec, 5.95681/6 sec, 7.67821/8 sec, 4.29256/4 sec, 2.03147/3 sec, 0.601791/0 sec )
[LOG] Nr of iterations: 2666 (3, 6, 11, 39, 134, 476, 618, 574, 387, 251, 123, 44 )
[LOG] Total clause computation time: 5.28138/8 sec (0.017725/0.017725 sec, 0.000545/0.000545 sec, 0.001167/0.001167 sec, 0.005032/0.005032 sec, 0.024825/0.024825 sec, 0.327425/0.327425 sec, 0.695797/0.695797 sec, 0.757158/0.757158 sec, 2.61001/2.61001 sec, 0.496395/0.496395 sec, 0.261002/0.261002 sec, 0.0843/0.0843 sec )
[LOG] Total clause minimization time: 19.6028/18 sec (0.00032/0.00032 sec, 0.001346/0.001346 sec, 0.004068/0.004068 sec, 0.026734/0.026734 sec, 0.145676/0.145676 sec, 0.928287/0.928287 sec, 2.84819/2.84819 sec, 4.98733/4.98733 sec, 4.85765/4.85765 sec, 3.63156/3.63156 sec, 1.68615/1.68615 sec, 0.485472/0.485472 sec )
[LOG] Total clause size reduction: 45906 --> 22340 (48 --> 2, 115 --> 12, 220 --> 36, 798 --> 213, 2660 --> 965, 9025 --> 4307, 11106 --> 5695, 9741 --> 5173, 6176 --> 3157, 3750 --> 1825, 1708 --> 749, 559 --> 206 )
[LOG] Average clause size reduction: 17.2191 --> 8.37959 (16 --> 0.666667, 19.1667 --> 2, 20 --> 3.27273, 20.4615 --> 5.46154, 19.8507 --> 7.20149, 18.9601 --> 9.04832, 17.9709 --> 9.21521, 16.9704 --> 9.0122, 15.9587 --> 8.15762, 14.9402 --> 7.27092, 13.8862 --> 6.08943, 12.7045 --> 4.68182 )
[LOG] Overall execution time: 25.7742 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.50 sec (Real time) / 26.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.48 sec (Real time) / 16.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.34 sec (Real time) / 5.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8054 12 0 1 8032
=====================  mult7.aag =====================
[LOG] Relation determinization time: 565.057 sec CPU time.
[LOG] Relation determinization time: 575 sec real time.
[LOG] Final circuit size: 29793 new AND gates.
[LOG] Size before ABC: 103564 AND gates.
[LOG] Size after ABC: 29792 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 564.907/567 sec (0.025919/0 sec, 0.002809/0 sec, 0.007701/0 sec, 0.039094/0 sec, 0.208314/0 sec, 1.59499/2 sec, 14.0259/14 sec, 61.1016/61 sec, 129.272/130 sec, 143.386/144 sec, 102.813/103 sec, 53.6539/54 sec, 50.6737/50 sec, 8.10292/9 sec )
[LOG] Nr of iterations: 10125 (3, 6, 12, 37, 126, 475, 1782, 2274, 2080, 1568, 943, 495, 228, 96 )
[LOG] Total clause computation time: 94.0871/100 sec (0.025515/0.025515 sec, 0.000762/0.000762 sec, 0.001644/0.001644 sec, 0.006225/0.006225 sec, 0.0285/0.0285 sec, 0.337713/0.337713 sec, 2.12786/2.12786 sec, 10.1406/10.1406 sec, 19.813/19.813 sec, 14.9847/14.9847 sec, 10.6183/10.6183 sec, 5.45696/5.45696 sec, 29.6544/29.6544 sec, 0.891037/0.891037 sec )
[LOG] Total clause minimization time: 456.829/448 sec (0.000335/0.000335 sec, 0.001931/0.001931 sec, 0.005764/0.005764 sec, 0.031959/0.031959 sec, 0.1755/0.1755 sec, 1.22783/1.22783 sec, 11.5186/11.5186 sec, 49.2677/49.2677 sec, 106.359/106.359 sec, 124.898/124.898 sec, 89.5428/89.5428 sec, 46.6612/46.6612 sec, 20.2651/20.2651 sec, 6.87367/6.87367 sec )
[LOG] Total clause size reduction: 203958 --> 103564 (56 --> 2, 135 --> 12, 286 --> 39, 900 --> 196, 3000 --> 909, 10902 --> 4302, 39182 --> 19337, 47733 --> 25188, 41580 --> 22684, 29773 --> 16082, 16956 --> 8657, 8398 --> 4000, 3632 --> 1614, 1425 --> 542 )
[LOG] Average clause size reduction: 20.144 --> 10.2285 (18.6667 --> 0.666667, 22.5 --> 2, 23.8333 --> 3.25, 24.3243 --> 5.2973, 23.8095 --> 7.21429, 22.9516 --> 9.05684, 21.9877 --> 10.8513, 20.9908 --> 11.0765, 19.9904 --> 10.9058, 18.9879 --> 10.2564, 17.9809 --> 9.18028, 16.9657 --> 8.08081, 15.9298 --> 7.07895, 14.8438 --> 5.64583 )
[LOG] Overall execution time: 565.061 sec CPU time.
[LOG] Overall execution time: 575 sec real time.
Synthesis time: 575.61 sec (Real time) / 561.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 67.17 sec (Real time) / 66.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 128.33 sec (Real time) / 127.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 30275 14 0 1 30248
=====================  mult8.aag =====================
Synthesis time: 10000.16 sec (Real time) / 9827.86 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9842.50 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9861.42 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9863.33 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9869.26 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9860.84 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9861.34 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9868.10 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9880.51 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.004109 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002002/0 sec (0.002002/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001975/0 sec (0.001975/0.001975 sec )
[LOG] Total clause minimization time: 1e-05/0 sec (1e-05/1e-05 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.005176 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.003619 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001771/0 sec (0.001771/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001749/0 sec (0.001749/0.001749 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (9e-06/9e-06 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.004531 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.008517 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005604/0 sec (0.005604/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.005574/0 sec (0.005574/0.005574 sec )
[LOG] Total clause minimization time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.010621 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.008533 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005528/0 sec (0.005528/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.005494/0 sec (0.005494/0.005494 sec )
[LOG] Total clause minimization time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.010508 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.021023 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.015258/0 sec (0.015258/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.015209/0 sec (0.015209/0.015209 sec )
[LOG] Total clause minimization time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.025961 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.02115 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014983/0 sec (0.014983/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.014935/0 sec (0.014935/0.014935 sec )
[LOG] Total clause minimization time: 2.4e-05/0 sec (2.4e-05/2.4e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.026027 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.056457 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.045585/0 sec (0.045585/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.045499/0 sec (0.045499/0.045499 sec )
[LOG] Total clause minimization time: 4.6e-05/0 sec (4.6e-05/4.6e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.071105 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.055656 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043976/0 sec (0.043976/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.043892/0 sec (0.043892/0.043892 sec )
[LOG] Total clause minimization time: 4.6e-05/0 sec (4.6e-05/4.6e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.069744 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.172922 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.146531/0 sec (0.146531/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.146354/0 sec (0.146354/0.146354 sec )
[LOG] Total clause minimization time: 0.000102/0 sec (0.000102/0.000102 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.22261 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.172548 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.146503/0 sec (0.146503/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.146358/0 sec (0.146358/0.146358 sec )
[LOG] Total clause minimization time: 8.5e-05/0 sec (8.5e-05/8.5e-05 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.222711 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.002471 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000973/0 sec (0.000925/0 sec, 7e-06/0 sec, 4.1e-05/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000947/0 sec (0.000919/0.000919 sec, 4e-06/4e-06 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.003224 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.001978 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000488/0 sec (2.5e-05/0 sec, 7e-06/0 sec, 0.000456/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.00046/0 sec (1.8e-05/1.8e-05 sec, 5e-06/5e-06 sec, 0.000437/0.000437 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.002722 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.004502 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002532/0 sec (0.002454/0 sec, 9e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 5.6e-05/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002498/0 sec (0.002446/0.002446 sec, 7e-06/7e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.005567 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.002767 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000999/0 sec (3.2e-05/0 sec, 9e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 0.000943/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00096/0 sec (2.4e-05/2.4e-05 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 0.000922/0.000922 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.003795 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.008345 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005775/0 sec (0.005647/0 sec, 1.1e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec, 8e-05/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.005724/0 sec (0.005639/0.005639 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5.6e-05/5.6e-05 sec )
[LOG] Total clause minimization time: 1.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.009994 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.004602 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002288/0 sec (2.9e-05/0 sec, 2.4e-05/0 sec, 1.1e-05/0 sec, 9e-06/0 sec, 1e-05/0 sec, 9e-06/0 sec, 0.002196/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002244/0 sec (2.3e-05/2.3e-05 sec, 2.1e-05/2.1e-05 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 0.002172/0.002172 sec )
[LOG] Total clause minimization time: 1.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.005896 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.014587 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011012/0 sec (0.010814/0 sec, 1.4e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.2e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 0.000117/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01095/0 sec (0.010804/0.010804 sec, 1.1e-05/1.1e-05 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 8.8e-05/8.8e-05 sec )
[LOG] Total clause minimization time: 1.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.017082 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.007373 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004361/0 sec (4e-05/0 sec, 1.5e-05/0 sec, 1.4e-05/0 sec, 1.3e-05/0 sec, 1.3e-05/0 sec, 1.3e-05/0 sec, 1.2e-05/0 sec, 1.3e-05/0 sec, 0.004228/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.004301/0 sec (3.2e-05/3.2e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 0.004197/0.004197 sec )
[LOG] Total clause minimization time: 1.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.009336 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.023998 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018366/0 sec (0.018062/0 sec, 1.7e-05/0 sec, 1.5e-05/0 sec, 1.5e-05/0 sec, 1.6e-05/0 sec, 1.5e-05/0 sec, 1.6e-05/0 sec, 1.5e-05/0 sec, 1.6e-05/0 sec, 1.5e-05/0 sec, 0.000164/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.018277/0 sec (0.018051/0.018051 sec, 1.3e-05/1.3e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 0.000127/0.000127 sec )
[LOG] Total clause minimization time: 2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.028475 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.011084 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007027/0 sec (3.7e-05/0 sec, 1.9e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.9e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 0.00683/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.006955/0 sec (3e-05/3e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 0.006799/0.006799 sec )
[LOG] Total clause minimization time: 1.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.014066 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.030642 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02295/0 sec (0.022499/0 sec, 2.3e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 0.000218/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.022822/0 sec (0.022486/0.022486 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 0.000172/0.000172 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.6e-05/2.6e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.037347 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.016282 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010872/0 sec (5e-05/0 sec, 2.6e-05/0 sec, 2.4e-05/0 sec, 2.5e-05/0 sec, 2.7e-05/0 sec, 2.5e-05/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.4e-05/0 sec, 0.010555/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.010769/0 sec (4.1e-05/4.1e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 0.010516/0.010516 sec )
[LOG] Total clause minimization time: 2.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.020553 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.042982 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032873/0 sec (0.032232/0 sec, 3.1e-05/0 sec, 2.9e-05/0 sec, 2.8e-05/0 sec, 2.8e-05/0 sec, 2.8e-05/0 sec, 2.8e-05/0 sec, 2.8e-05/0 sec, 2.8e-05/0 sec, 2.7e-05/0 sec, 2.7e-05/0 sec, 2.7e-05/0 sec, 2.7e-05/0 sec, 2.6e-05/0 sec, 0.000279/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.032702/0 sec (0.032215/0.032215 sec, 2.2e-05/2.2e-05 sec, 2.1e-05/2.1e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 0.000223/0.000223 sec )
[LOG] Total clause minimization time: 3.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.2e-05/3.2e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.05304 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.022516 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015717/0 sec (8.1e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.1e-05/0 sec, 3.1e-05/0 sec, 3e-05/0 sec, 3e-05/0 sec, 3.1e-05/0 sec, 3.1e-05/0 sec, 3e-05/0 sec, 2.9e-05/0 sec, 3e-05/0 sec, 3e-05/0 sec, 3e-05/0 sec, 0.015238/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.015591/0 sec (6.9e-05/6.9e-05 sec, 2.7e-05/2.7e-05 sec, 2.6e-05/2.6e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 0.015194/0.015194 sec )
[LOG] Total clause minimization time: 2.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.028968 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.053432 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.039865/0 sec (0.038992/0 sec, 3.7e-05/0 sec, 3.4e-05/0 sec, 3.3e-05/0 sec, 3.4e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 3.4e-05/0 sec, 3.5e-05/0 sec, 3.5e-05/0 sec, 3.4e-05/0 sec, 3.5e-05/0 sec, 0.000365/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.039638/0 sec (0.038973/0.038973 sec, 2.7e-05/2.7e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.6e-05/2.6e-05 sec, 2.7e-05/2.7e-05 sec, 2.5e-05/2.5e-05 sec, 2.6e-05/2.6e-05 sec, 0.000285/0.000285 sec )
[LOG] Total clause minimization time: 4.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.3e-05/4.3e-05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.067824 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.03045 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021279/0 sec (8e-05/0 sec, 4.1e-05/0 sec, 4.1e-05/0 sec, 4e-05/0 sec, 4e-05/0 sec, 4e-05/0 sec, 4e-05/0 sec, 4e-05/0 sec, 4e-05/0 sec, 3.9e-05/0 sec, 3.9e-05/0 sec, 3.8e-05/0 sec, 3.9e-05/0 sec, 3.9e-05/0 sec, 3.9e-05/0 sec, 4e-05/0 sec, 0.020604/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.021095/0 sec (6.7e-05/6.7e-05 sec, 3.4e-05/3.4e-05 sec, 3.2e-05/3.2e-05 sec, 3.2e-05/3.2e-05 sec, 3.2e-05/3.2e-05 sec, 3.3e-05/3.3e-05 sec, 3.3e-05/3.3e-05 sec, 3.2e-05/3.2e-05 sec, 3.2e-05/3.2e-05 sec, 3.2e-05/3.2e-05 sec, 3.3e-05/3.3e-05 sec, 3.2e-05/3.2e-05 sec, 3.2e-05/3.2e-05 sec, 3.3e-05/3.3e-05 sec, 3.2e-05/3.2e-05 sec, 3.2e-05/3.2e-05 sec, 0.020542/0.020542 sec )
[LOG] Total clause minimization time: 3.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.039155 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.071452 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052808/0 sec (0.051622/0 sec, 4.9e-05/0 sec, 4.3e-05/0 sec, 4.3e-05/0 sec, 4.1e-05/0 sec, 4e-05/0 sec, 4.1e-05/0 sec, 4.1e-05/0 sec, 4.2e-05/0 sec, 4e-05/0 sec, 4.1e-05/0 sec, 4.1e-05/0 sec, 4.1e-05/0 sec, 4.1e-05/0 sec, 4.2e-05/0 sec, 4.2e-05/0 sec, 4.4e-05/0 sec, 6e-05/0 sec, 0.000454/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.052511/0 sec (0.051596/0.051596 sec, 3.8e-05/3.8e-05 sec, 3.3e-05/3.3e-05 sec, 3.2e-05/3.2e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3e-05/3e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3e-05/3e-05 sec, 3e-05/3e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.2e-05/3.2e-05 sec, 3.3e-05/3.3e-05 sec, 4.6e-05/4.6e-05 sec, 0.000363/0.000363 sec )
[LOG] Total clause minimization time: 5.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.1e-05/5.1e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.091012 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.038523 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028/0 sec (9.6e-05/0 sec, 5.1e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 5.1e-05/0 sec, 5e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.2e-05/0 sec, 5e-05/0 sec, 5e-05/0 sec, 5.1e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 0.027051/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.027773/0 sec (8.1e-05/8.1e-05 sec, 4.2e-05/4.2e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4e-05/4e-05 sec, 4.2e-05/4.2e-05 sec, 4.1e-05/4.1e-05 sec, 4.2e-05/4.2e-05 sec, 4.2e-05/4.2e-05 sec, 4.2e-05/4.2e-05 sec, 4.2e-05/4.2e-05 sec, 4.2e-05/4.2e-05 sec, 4.2e-05/4.2e-05 sec, 4e-05/4e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4.2e-05/4.2e-05 sec, 0.026988/0.026988 sec )
[LOG] Total clause minimization time: 3.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.050789 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.082162 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060826/0 sec (0.059352/0 sec, 5.3e-05/0 sec, 5.2e-05/0 sec, 5e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.2e-05/0 sec, 5e-05/0 sec, 5.1e-05/0 sec, 5e-05/0 sec, 4.9e-05/0 sec, 5e-05/0 sec, 5e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 5.1e-05/0 sec, 4.9e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 0.000522/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.060475/0 sec (0.059328/0.059328 sec, 4e-05/4e-05 sec, 3.9e-05/3.9e-05 sec, 3.7e-05/3.7e-05 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec, 3.9e-05/3.9e-05 sec, 3.7e-05/3.7e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 0.000432/0.000432 sec )
[LOG] Total clause minimization time: 5.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.6e-05/5.6e-05 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.108817 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.043943 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030474/0 sec (0.029326/0 sec, 4.4e-05/0 sec, 3.9e-05/0 sec, 3.7e-05/0 sec, 4e-05/0 sec, 3.8e-05/0 sec, 3.6e-05/0 sec, 3.9e-05/0 sec, 4e-05/0 sec, 3.9e-05/0 sec, 3.9e-05/0 sec, 3.9e-05/0 sec, 3.9e-05/0 sec, 4.1e-05/0 sec, 4.3e-05/0 sec, 4.1e-05/0 sec, 4.2e-05/0 sec, 4e-05/0 sec, 3.9e-05/0 sec, 4e-05/0 sec, 0.000393/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.030166/0 sec (0.029304/0.029304 sec, 3.2e-05/3.2e-05 sec, 2.9e-05/2.9e-05 sec, 2.8e-05/2.8e-05 sec, 2.8e-05/2.8e-05 sec, 2.8e-05/2.8e-05 sec, 2.6e-05/2.6e-05 sec, 2.8e-05/2.8e-05 sec, 2.9e-05/2.9e-05 sec, 2.8e-05/2.8e-05 sec, 2.9e-05/2.9e-05 sec, 2.8e-05/2.8e-05 sec, 2.8e-05/2.8e-05 sec, 3e-05/3e-05 sec, 3.1e-05/3.1e-05 sec, 3e-05/3e-05 sec, 2.9e-05/2.9e-05 sec, 2.9e-05/2.9e-05 sec, 2.8e-05/2.8e-05 sec, 3e-05/3e-05 sec, 0.000314/0.000314 sec )
[LOG] Total clause minimization time: 4.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.7e-05/4.7e-05 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.05998 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.102188 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.076603/0 sec (0.074519/0 sec, 6.1e-05/0 sec, 5.9e-05/0 sec, 5.9e-05/0 sec, 6.1e-05/0 sec, 6.2e-05/0 sec, 6.3e-05/0 sec, 6.2e-05/0 sec, 6.4e-05/0 sec, 6.9e-05/0 sec, 7.5e-05/0 sec, 7.3e-05/0 sec, 7.1e-05/0 sec, 7.4e-05/0 sec, 7.2e-05/0 sec, 6.5e-05/0 sec, 6.9e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 6.9e-05/0 sec, 7e-05/0 sec, 7.3e-05/0 sec, 0.000677/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.07609/0 sec (0.074491/0.074491 sec, 4.6e-05/4.6e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.7e-05/4.7e-05 sec, 4.8e-05/4.8e-05 sec, 4.7e-05/4.7e-05 sec, 4.8e-05/4.8e-05 sec, 5e-05/5e-05 sec, 5.6e-05/5.6e-05 sec, 5.4e-05/5.4e-05 sec, 5.3e-05/5.3e-05 sec, 5.5e-05/5.5e-05 sec, 5.4e-05/5.4e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 5.3e-05/5.3e-05 sec, 5.4e-05/5.4e-05 sec, 0.000548/0.000548 sec )
[LOG] Total clause minimization time: 7.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.8e-05/7.8e-05 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.13813 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.058721 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042731/0 sec (0.000175/0 sec, 7.7e-05/0 sec, 7.2e-05/0 sec, 7.4e-05/0 sec, 7.4e-05/0 sec, 7.3e-05/0 sec, 7.1e-05/0 sec, 7e-05/0 sec, 6.9e-05/0 sec, 6.9e-05/0 sec, 6.8e-05/0 sec, 7e-05/0 sec, 6.9e-05/0 sec, 6.9e-05/0 sec, 7e-05/0 sec, 8.1e-05/0 sec, 7.1e-05/0 sec, 7.1e-05/0 sec, 7.3e-05/0 sec, 7.1e-05/0 sec, 7.1e-05/0 sec, 7.2e-05/0 sec, 0.041051/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.042394/0 sec (0.00015/0.00015 sec, 6.6e-05/6.6e-05 sec, 6e-05/6e-05 sec, 6.2e-05/6.2e-05 sec, 6.1e-05/6.1e-05 sec, 6.1e-05/6.1e-05 sec, 6e-05/6e-05 sec, 6e-05/6e-05 sec, 5.8e-05/5.8e-05 sec, 5.9e-05/5.9e-05 sec, 5.8e-05/5.8e-05 sec, 6e-05/6e-05 sec, 5.9e-05/5.9e-05 sec, 5.7e-05/5.7e-05 sec, 5.9e-05/5.9e-05 sec, 7e-05/7e-05 sec, 5.8e-05/5.8e-05 sec, 6e-05/6e-05 sec, 6.2e-05/6.2e-05 sec, 6.1e-05/6.1e-05 sec, 6.2e-05/6.2e-05 sec, 6e-05/6e-05 sec, 0.040971/0.040971 sec )
[LOG] Total clause minimization time: 4.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.8e-05/4.8e-05 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.079399 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.126052 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.093141/0 sec (0.090474/0 sec, 9e-05/0 sec, 8.5e-05/0 sec, 8.3e-05/0 sec, 8.5e-05/0 sec, 8.2e-05/0 sec, 8.4e-05/0 sec, 8.2e-05/0 sec, 8.1e-05/0 sec, 8.9e-05/0 sec, 8.6e-05/0 sec, 7.8e-05/0 sec, 7.6e-05/0 sec, 8.5e-05/0 sec, 8e-05/0 sec, 8.3e-05/0 sec, 8.1e-05/0 sec, 7.8e-05/0 sec, 7.8e-05/0 sec, 7.8e-05/0 sec, 7.9e-05/0 sec, 7.8e-05/0 sec, 7.6e-05/0 sec, 7.7e-05/0 sec, 0.000793/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.092457/0 sec (0.090432/0.090432 sec, 6.7e-05/6.7e-05 sec, 6.3e-05/6.3e-05 sec, 6.2e-05/6.2e-05 sec, 6.2e-05/6.2e-05 sec, 6.1e-05/6.1e-05 sec, 6.3e-05/6.3e-05 sec, 6.2e-05/6.2e-05 sec, 5.9e-05/5.9e-05 sec, 6e-05/6e-05 sec, 6.5e-05/6.5e-05 sec, 5.9e-05/5.9e-05 sec, 5.6e-05/5.6e-05 sec, 6.2e-05/6.2e-05 sec, 6e-05/6e-05 sec, 6.3e-05/6.3e-05 sec, 6e-05/6e-05 sec, 5.8e-05/5.8e-05 sec, 5.8e-05/5.8e-05 sec, 5.8e-05/5.8e-05 sec, 5.8e-05/5.8e-05 sec, 5.9e-05/5.9e-05 sec, 5.8e-05/5.8e-05 sec, 5.9e-05/5.9e-05 sec, 0.000633/0.000633 sec )
[LOG] Total clause minimization time: 9.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.6e-05/9.6e-05 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.171915 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.070367 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050804/0 sec (0.000176/0 sec, 9.1e-05/0 sec, 8.9e-05/0 sec, 8.8e-05/0 sec, 9e-05/0 sec, 9e-05/0 sec, 8.8e-05/0 sec, 8.6e-05/0 sec, 8.9e-05/0 sec, 9e-05/0 sec, 8.9e-05/0 sec, 9e-05/0 sec, 9.2e-05/0 sec, 8.8e-05/0 sec, 9.1e-05/0 sec, 9e-05/0 sec, 9.2e-05/0 sec, 8.7e-05/0 sec, 8.9e-05/0 sec, 8.4e-05/0 sec, 8.8e-05/0 sec, 8.8e-05/0 sec, 8.3e-05/0 sec, 8.7e-05/0 sec, 0.048589/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.050354/0 sec (0.000152/0.000152 sec, 7.7e-05/7.7e-05 sec, 7.5e-05/7.5e-05 sec, 7.4e-05/7.4e-05 sec, 7.4e-05/7.4e-05 sec, 7.6e-05/7.6e-05 sec, 7.4e-05/7.4e-05 sec, 7.2e-05/7.2e-05 sec, 7.5e-05/7.5e-05 sec, 7.6e-05/7.6e-05 sec, 7.5e-05/7.5e-05 sec, 7.4e-05/7.4e-05 sec, 7.8e-05/7.8e-05 sec, 7.4e-05/7.4e-05 sec, 7.5e-05/7.5e-05 sec, 7.6e-05/7.6e-05 sec, 7.7e-05/7.7e-05 sec, 7.5e-05/7.5e-05 sec, 7.4e-05/7.4e-05 sec, 7.1e-05/7.1e-05 sec, 7.3e-05/7.3e-05 sec, 7.4e-05/7.4e-05 sec, 7.1e-05/7.1e-05 sec, 7.4e-05/7.4e-05 sec, 0.048488/0.048488 sec )
[LOG] Total clause minimization time: 6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-05/6e-05 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.09721 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.089374 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 49 new AND gates.
[LOG] Size before ABC: 70 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.063829/0 sec (0.028767/0 sec, 0.009165/0 sec, 0.004576/0 sec, 0.009489/0 sec, 0.008678/0 sec, 0.003154/0 sec )
[LOG] Nr of iterations: 43 (10, 12, 3, 2, 9, 7 )
[LOG] Total clause computation time: 0.03811/0 sec (0.023375/0.023375 sec, 0.003268/0.003268 sec, 0.00195/0.00195 sec, 0.004845/0.004845 sec, 0.003492/0.003492 sec, 0.00118/0.00118 sec )
[LOG] Total clause minimization time: 0.024986/0 sec (0.005268/0.005268 sec, 0.00569/0.00569 sec, 0.002572/0.002572 sec, 0.004628/0.004628 sec, 0.004989/0.004989 sec, 0.001839/0.001839 sec )
[LOG] Total clause size reduction: 1104 --> 69 (288 --> 14, 341 --> 23, 60 --> 3, 29 --> 0, 224 --> 18, 162 --> 11 )
[LOG] Average clause size reduction: 25.6744 --> 1.60465 (28.8 --> 1.4, 28.4167 --> 1.91667, 20 --> 1, 14.5 --> 0, 24.8889 --> 2, 23.1429 --> 1.57143 )
[LOG] Overall execution time: 0.091179 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 214 5 21 1 183
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.436551 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 146 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 146 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.364462/0 sec (0.069874/0 sec, 0.204292/0 sec, 0.014121/0 sec, 0.011179/0 sec, 0.01269/0 sec, 0.046771/0 sec, 0.005535/0 sec )
[LOG] Nr of iterations: 85 (18, 21, 9, 6, 7, 17, 7 )
[LOG] Total clause computation time: 0.091216/0 sec (0.041035/0.041035 sec, 0.013689/0.013689 sec, 0.006544/0.006544 sec, 0.007648/0.007648 sec, 0.003617/0.003617 sec, 0.016582/0.016582 sec, 0.002101/0.002101 sec )
[LOG] Total clause minimization time: 0.270956/0 sec (0.028351/0.028351 sec, 0.190095/0.190095 sec, 0.007349/0.007349 sec, 0.003359/0.003359 sec, 0.00891/0.00891 sec, 0.029654/0.029654 sec, 0.003238/0.003238 sec )
[LOG] Total clause size reduction: 2695 --> 209 (629 --> 45, 720 --> 58, 280 --> 24, 170 --> 10, 198 --> 17, 512 --> 43, 186 --> 12 )
[LOG] Average clause size reduction: 31.7059 --> 2.45882 (34.9444 --> 2.5, 34.2857 --> 2.7619, 31.1111 --> 2.66667, 28.3333 --> 1.66667, 28.2857 --> 2.42857, 30.1176 --> 2.52941, 26.5714 --> 1.71429 )
[LOG] Overall execution time: 0.438872 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.66 sec (Real time) / 0.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 352 6 24 1 315
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2.08341 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 278 new AND gates.
[LOG] Size before ABC: 456 AND gates.
[LOG] Size after ABC: 278 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.90396/2 sec (0.414267/1 sec, 0.075671/0 sec, 0.03916/0 sec, 0.360502/0 sec, 0.03418/0 sec, 0.043472/0 sec, 0.358613/1 sec, 0.570123/0 sec, 0.00797/0 sec )
[LOG] Nr of iterations: 130 (23, 22, 7, 11, 9, 14, 12, 24, 8 )
[LOG] Total clause computation time: 0.306899/1 sec (0.101786/0.101786 sec, 0.025883/0.025883 sec, 0.032367/0.032367 sec, 0.015188/0.015188 sec, 0.020565/0.020565 sec, 0.008591/0.008591 sec, 0.043047/0.043047 sec, 0.057216/0.057216 sec, 0.002256/0.002256 sec )
[LOG] Total clause minimization time: 1.59011/1 sec (0.311268/0.311268 sec, 0.048801/0.048801 sec, 0.006471/0.006471 sec, 0.344751/0.344751 sec, 0.013147/0.013147 sec, 0.033946/0.033946 sec, 0.314961/0.314961 sec, 0.511422/0.511422 sec, 0.00534/0.00534 sec )
[LOG] Total clause size reduction: 4760 --> 456 (946 --> 86, 882 --> 72, 246 --> 12, 400 --> 37, 312 --> 27, 494 --> 77, 407 --> 59, 828 --> 72, 245 --> 14 )
[LOG] Average clause size reduction: 36.6154 --> 3.50769 (41.1304 --> 3.73913, 40.0909 --> 3.27273, 35.1429 --> 1.71429, 36.3636 --> 3.36364, 34.6667 --> 3, 35.2857 --> 5.5, 33.9167 --> 4.91667, 34.5 --> 3, 30.625 --> 1.75 )
[LOG] Overall execution time: 2.08663 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.27 sec (Real time) / 2.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.10 sec (Real time) / 1.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 523 7 27 1 480
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 2.73848 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 302 new AND gates.
[LOG] Size before ABC: 473 AND gates.
[LOG] Size after ABC: 302 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.27682/3 sec (0.712707/1 sec, 0.642556/1 sec, 0.099365/0 sec, 0.061803/0 sec, 0.066388/0 sec, 0.036777/0 sec, 0.115132/0 sec, 0.161302/0 sec, 0.370385/1 sec, 0.010404/0 sec )
[LOG] Nr of iterations: 147 (25, 20, 9, 9, 9, 7, 17, 18, 26, 7 )
[LOG] Total clause computation time: 0.774332/1 sec (0.232627/0.232627 sec, 0.08313/0.08313 sec, 0.045468/0.045468 sec, 0.003908/0.003908 sec, 0.039175/0.039175 sec, 0.003037/0.003037 sec, 0.062502/0.062502 sec, 0.091622/0.091622 sec, 0.20973/0.20973 sec, 0.003133/0.003133 sec )
[LOG] Total clause minimization time: 1.49243/2 sec (0.478772/0.478772 sec, 0.558251/0.558251 sec, 0.053239/0.053239 sec, 0.057342/0.057342 sec, 0.026614/0.026614 sec, 0.033278/0.033278 sec, 0.051417/0.051417 sec, 0.068327/0.068327 sec, 0.1585/0.1585 sec, 0.006691/0.006691 sec )
[LOG] Total clause size reduction: 5986 --> 473 (1152 --> 94, 893 --> 73, 368 --> 15, 360 --> 13, 352 --> 16, 258 --> 11, 672 --> 73, 697 --> 88, 1000 --> 80, 234 --> 10 )
[LOG] Average clause size reduction: 40.7211 --> 3.21769 (46.08 --> 3.76, 44.65 --> 3.65, 40.8889 --> 1.66667, 40 --> 1.44444, 39.1111 --> 1.77778, 36.8571 --> 1.57143, 39.5294 --> 4.29412, 38.7222 --> 4.88889, 38.4615 --> 3.07692, 33.4286 --> 1.42857 )
[LOG] Overall execution time: 2.74308 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.93 sec (Real time) / 2.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.13 sec (Real time) / 1.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 592 8 30 1 544
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 6.96567 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 505 new AND gates.
[LOG] Size before ABC: 868 AND gates.
[LOG] Size after ABC: 505 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.09833/6 sec (0.266324/0 sec, 0.048629/0 sec, 0.754718/1 sec, 0.087042/0 sec, 0.631957/1 sec, 0.083826/0 sec, 0.076845/0 sec, 0.303272/0 sec, 0.386956/1 sec, 2.62127/2 sec, 0.427356/1 sec, 0.410128/0 sec )
[LOG] Nr of iterations: 238 (6, 12, 34, 10, 14, 13, 13, 15, 23, 53, 32, 13 )
[LOG] Total clause computation time: 2.02861/2 sec (0.259559/0.259559 sec, 0.006901/0.006901 sec, 0.044303/0.044303 sec, 0.005361/0.005361 sec, 0.066549/0.066549 sec, 0.007453/0.007453 sec, 0.009874/0.009874 sec, 0.129966/0.129966 sec, 0.162669/0.162669 sec, 1.19369/1.19369 sec, 0.072147/0.072147 sec, 0.070137/0.070137 sec )
[LOG] Total clause minimization time: 4.04743/4 sec (0.006308/0.006308 sec, 0.041042/0.041042 sec, 0.708097/0.708097 sec, 0.080628/0.080628 sec, 0.564245/0.564245 sec, 0.075345/0.075345 sec, 0.065909/0.065909 sec, 0.172031/0.172031 sec, 0.221953/0.221953 sec, 1.42135/1.42135 sec, 0.35212/0.35212 sec, 0.338397/0.338397 sec )
[LOG] Total clause size reduction: 10732 --> 868 (270 --> 9, 583 --> 32, 1716 --> 108, 459 --> 18, 650 --> 24, 588 --> 24, 576 --> 22, 658 --> 67, 1012 --> 94, 2340 --> 326, 1364 --> 103, 516 --> 41 )
[LOG] Average clause size reduction: 45.0924 --> 3.64706 (45 --> 1.5, 48.5833 --> 2.66667, 50.4706 --> 3.17647, 45.9 --> 1.8, 46.4286 --> 1.71429, 45.2308 --> 1.84615, 44.3077 --> 1.69231, 43.8667 --> 4.46667, 44 --> 4.08696, 44.1509 --> 6.15094, 42.625 --> 3.21875, 39.6923 --> 3.15385 )
[LOG] Overall execution time: 6.97223 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.21 sec (Real time) / 6.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.21 sec (Real time) / 2.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 843 9 33 1 789
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 12.1984 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 622 new AND gates.
[LOG] Size before ABC: 1081 AND gates.
[LOG] Size after ABC: 622 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.9715/11 sec (0.435153/0 sec, 0.060336/0 sec, 1.01197/1 sec, 0.896866/1 sec, 0.222297/1 sec, 0.218583/0 sec, 0.108339/0 sec, 0.072934/0 sec, 0.47483/0 sec, 0.659691/1 sec, 2.92525/3 sec, 0.768158/1 sec, 3.11708/3 sec )
[LOG] Nr of iterations: 276 (6, 9, 32, 15, 18, 15, 14, 11, 14, 31, 39, 58, 14 )
[LOG] Total clause computation time: 4.56749/4 sec (0.427527/0.427527 sec, 0.00681/0.00681 sec, 0.059722/0.059722 sec, 0.651295/0.651295 sec, 0.064993/0.064993 sec, 0.059906/0.059906 sec, 0.010429/0.010429 sec, 0.008934/0.008934 sec, 0.17427/0.17427 sec, 0.264457/0.264457 sec, 0.265968/0.265968 sec, 0.252202/0.252202 sec, 2.32098/2.32098 sec )
[LOG] Total clause minimization time: 6.36933/7 sec (0.006988/0.006988 sec, 0.052831/0.052831 sec, 0.948697/0.948697 sec, 0.243817/0.243817 sec, 0.155448/0.155448 sec, 0.156989/0.156989 sec, 0.096559/0.096559 sec, 0.062677/0.062677 sec, 0.298958/0.298958 sec, 0.391498/0.391498 sec, 2.65415/2.65415 sec, 0.507392/0.507392 sec, 0.793318/0.793318 sec )
[LOG] Total clause size reduction: 13319 --> 1081 (290 --> 9, 456 --> 28, 1736 --> 108, 770 --> 34, 918 --> 55, 742 --> 45, 676 --> 23, 510 --> 19, 650 --> 59, 1470 --> 144, 1824 --> 169, 2679 --> 333, 598 --> 55 )
[LOG] Average clause size reduction: 48.2572 --> 3.91667 (48.3333 --> 1.5, 50.6667 --> 3.11111, 54.25 --> 3.375, 51.3333 --> 2.26667, 51 --> 3.05556, 49.4667 --> 3, 48.2857 --> 1.64286, 46.3636 --> 1.72727, 46.4286 --> 4.21429, 47.4194 --> 4.64516, 46.7692 --> 4.33333, 46.1897 --> 5.74138, 42.7143 --> 3.92857 )
[LOG] Overall execution time: 12.2063 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.46 sec (Real time) / 11.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.92 sec (Real time) / 3.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1003 10 35 1 945
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 17.3126 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 1014 new AND gates.
[LOG] Size before ABC: 1850 AND gates.
[LOG] Size after ABC: 1014 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 15.7387/16 sec (0.533009/0 sec, 0.082167/1 sec, 1.14817/1 sec, 0.160832/0 sec, 1.06983/1 sec, 0.133757/0 sec, 0.117388/0 sec, 0.101161/0 sec, 1.00618/1 sec, 0.125652/0 sec, 1.97746/2 sec, 2.47896/3 sec, 1.31557/1 sec, 5.48855/6 sec )
[LOG] Nr of iterations: 379 (6, 13, 51, 11, 9, 8, 9, 8, 34, 7, 41, 95, 71, 16 )
[LOG] Total clause computation time: 5.16818/4 sec (0.522128/0.522128 sec, 0.008316/0.008316 sec, 0.074506/0.074506 sec, 0.009684/0.009684 sec, 0.019761/0.019761 sec, 0.01836/0.01836 sec, 0.006271/0.006271 sec, 0.008718/0.008718 sec, 0.303984/0.303984 sec, 0.013566/0.013566 sec, 1.3632/1.3632 sec, 1.50128/1.50128 sec, 0.464602/0.464602 sec, 0.853799/0.853799 sec )
[LOG] Total clause minimization time: 10.5096/12 sec (0.010379/0.010379 sec, 0.072388/0.072388 sec, 1.06833/1.06833 sec, 0.14957/0.14957 sec, 1.04922/1.04922 sec, 0.114644/0.114644 sec, 0.110171/0.110171 sec, 0.09179/0.09179 sec, 0.697883/0.697883 sec, 0.111215/0.111215 sec, 0.607072/0.607072 sec, 0.960483/0.960483 sec, 0.837016/0.837016 sec, 4.62945/4.62945 sec )
[LOG] Total clause size reduction: 19537 --> 1850 (310 --> 9, 732 --> 45, 3000 --> 188, 590 --> 21, 464 --> 14, 399 --> 11, 448 --> 13, 385 --> 12, 1782 --> 183, 318 --> 11, 2080 --> 223, 4794 --> 629, 3500 --> 417, 735 --> 74 )
[LOG] Average clause size reduction: 51.5488 --> 4.88127 (51.6667 --> 1.5, 56.3077 --> 3.46154, 58.8235 --> 3.68627, 53.6364 --> 1.90909, 51.5556 --> 1.55556, 49.875 --> 1.375, 49.7778 --> 1.44444, 48.125 --> 1.5, 52.4118 --> 5.38235, 45.4286 --> 1.57143, 50.7317 --> 5.43902, 50.4632 --> 6.62105, 49.2958 --> 5.87324, 45.9375 --> 4.625 )
[LOG] Overall execution time: 17.3221 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.65 sec (Real time) / 16.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.95 sec (Real time) / 6.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1437 11 37 1 1375
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 29.3662 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 947 new AND gates.
[LOG] Size before ABC: 1724 AND gates.
[LOG] Size after ABC: 947 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 23.5819/24 sec (1.02655/1 sec, 0.108592/0 sec, 2.36242/3 sec, 1.96261/2 sec, 0.381465/0 sec, 0.55931/1 sec, 0.24116/0 sec, 0.209451/0 sec, 2.1605/2 sec, 0.398314/1 sec, 2.31426/2 sec, 0.483756/0 sec, 2.62184/3 sec, 6.62272/7 sec, 2.12891/2 sec )
[LOG] Nr of iterations: 368 (5, 7, 31, 9, 12, 15, 8, 8, 29, 8, 37, 12, 81, 74, 32 )
[LOG] Total clause computation time: 9.27807/8 sec (1.01219/1.01219 sec, 0.01229/0.01229 sec, 0.180431/0.180431 sec, 0.01773/0.01773 sec, 0.020298/0.020298 sec, 0.04096/0.04096 sec, 0.017042/0.017042 sec, 0.013513/0.013513 sec, 0.758125/0.758125 sec, 0.044821/0.044821 sec, 1.02034/1.02034 sec, 0.035482/0.035482 sec, 0.940575/0.940575 sec, 4.41786/4.41786 sec, 0.746412/0.746412 sec )
[LOG] Total clause minimization time: 14.1777/16 sec (0.013069/0.013069 sec, 0.095193/0.095193 sec, 2.17258/2.17258 sec, 1.94256/1.94256 sec, 0.357809/0.357809 sec, 0.514372/0.514372 sec, 0.221866/0.221866 sec, 0.193802/0.193802 sec, 1.39397/1.39397 sec, 0.351125/0.351125 sec, 1.28339/1.28339 sec, 0.444343/0.444343 sec, 1.65195/1.65195 sec, 2.17343/2.17343 sec, 1.36824/1.36824 sec )
[LOG] Total clause size reduction: 20245 --> 1724 (268 --> 7, 396 --> 18, 1950 --> 111, 512 --> 12, 693 --> 19, 868 --> 30, 427 --> 11, 420 --> 10, 1652 --> 163, 406 --> 12, 2052 --> 171, 616 --> 22, 4400 --> 453, 3942 --> 559, 1643 --> 126 )
[LOG] Average clause size reduction: 55.0136 --> 4.68478 (53.6 --> 1.4, 56.5714 --> 2.57143, 62.9032 --> 3.58065, 56.8889 --> 1.33333, 57.75 --> 1.58333, 57.8667 --> 2, 53.375 --> 1.375, 52.5 --> 1.25, 56.9655 --> 5.62069, 50.75 --> 1.5, 55.4595 --> 4.62162, 51.3333 --> 1.83333, 54.321 --> 5.59259, 53.2703 --> 7.55405, 51.3438 --> 3.9375 )
[LOG] Overall execution time: 29.3826 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 29.73 sec (Real time) / 28.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.48 sec (Real time) / 5.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1420 12 40 1 1353
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 54.1485 sec CPU time.
[LOG] Relation determinization time: 55 sec real time.
[LOG] Final circuit size: 1390 new AND gates.
[LOG] Size before ABC: 2490 AND gates.
[LOG] Size after ABC: 1390 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 52.2324/52 sec (0.627292/1 sec, 0.104319/0 sec, 1.66182/1 sec, 0.521665/1 sec, 0.255862/0 sec, 0.167142/0 sec, 0.143979/0 sec, 0.217144/1 sec, 1.2678/1 sec, 0.308931/0 sec, 1.75669/2 sec, 0.250236/0 sec, 0.206055/0 sec, 24.7878/25 sec, 3.2027/3 sec, 2.37244/3 sec, 14.3806/14 sec )
[LOG] Nr of iterations: 463 (7, 11, 44, 11, 12, 10, 12, 8, 21, 13, 48, 9, 11, 69, 102, 44, 31 )
[LOG] Total clause computation time: 6.17555/7 sec (0.563426/0.563426 sec, 0.014499/0.014499 sec, 0.558507/0.558507 sec, 0.010216/0.010216 sec, 0.015431/0.015431 sec, 0.008464/0.008464 sec, 0.011406/0.011406 sec, 0.007012/0.007012 sec, 0.732738/0.732738 sec, 0.012826/0.012826 sec, 0.981366/0.981366 sec, 0.009575/0.009575 sec, 0.009777/0.009777 sec, 1.30856/1.30856 sec, 0.682027/0.682027 sec, 0.713605/0.713605 sec, 0.536115/0.536115 sec )
[LOG] Total clause minimization time: 45.9871/45 sec (0.063196/0.063196 sec, 0.088442/0.088442 sec, 1.09836/1.09836 sec, 0.509858/0.509858 sec, 0.238954/0.238954 sec, 0.157276/0.157276 sec, 0.130889/0.130889 sec, 0.209051/0.209051 sec, 0.531467/0.531467 sec, 0.294474/0.294474 sec, 0.76896/0.76896 sec, 0.239115/0.239115 sec, 0.194639/0.194639 sec, 23.4666/23.4666 sec, 2.50638/2.50638 sec, 1.65222/1.65222 sec, 13.8372/13.8372 sec )
[LOG] Total clause size reduction: 27859 --> 2490 (438 --> 10, 720 --> 25, 3053 --> 183, 700 --> 17, 759 --> 20, 612 --> 16, 737 --> 16, 462 --> 11, 1300 --> 136, 768 --> 27, 2961 --> 348, 496 --> 18, 610 --> 18, 4080 --> 434, 5959 --> 893, 2494 --> 176, 1710 --> 142 )
[LOG] Average clause size reduction: 60.1706 --> 5.37797 (62.5714 --> 1.42857, 65.4545 --> 2.27273, 69.3864 --> 4.15909, 63.6364 --> 1.54545, 63.25 --> 1.66667, 61.2 --> 1.6, 61.4167 --> 1.33333, 57.75 --> 1.375, 61.9048 --> 6.47619, 59.0769 --> 2.07692, 61.6875 --> 7.25, 55.1111 --> 2, 55.4545 --> 1.63636, 59.1304 --> 6.28986, 58.4216 --> 8.7549, 56.6818 --> 4, 55.1613 --> 4.58065 )
[LOG] Overall execution time: 54.159 sec CPU time.
[LOG] Overall execution time: 55 sec real time.
Synthesis time: 54.61 sec (Real time) / 52.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.00 sec (Real time) / 10.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1926 13 43 1 1853
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 42.256 sec CPU time.
[LOG] Relation determinization time: 43 sec real time.
[LOG] Final circuit size: 1559 new AND gates.
[LOG] Size before ABC: 2907 AND gates.
[LOG] Size after ABC: 1559 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 39.8403/40 sec (0.719344/0 sec, 0.207892/1 sec, 1.34041/1 sec, 1.03779/1 sec, 0.169742/0 sec, 0.196197/0 sec, 0.143942/1 sec, 0.100495/0 sec, 1.85004/1 sec, 0.258826/1 sec, 3.40995/3 sec, 0.189032/0 sec, 0.176013/1 sec, 0.145951/0 sec, 6.65279/6 sec, 5.78469/6 sec, 13.912/14 sec, 3.54524/4 sec )
[LOG] Nr of iterations: 570 (7, 21, 45, 19, 9, 18, 17, 14, 27, 13, 46, 9, 14, 11, 76, 133, 48, 43 )
[LOG] Total clause computation time: 9.00863/6 sec (0.618192/0.618192 sec, 0.022865/0.022865 sec, 0.087522/0.087522 sec, 0.021878/0.021878 sec, 0.009662/0.009662 sec, 0.01834/0.01834 sec, 0.017993/0.017993 sec, 0.013921/0.013921 sec, 0.944609/0.944609 sec, 0.019852/0.019852 sec, 2.51693/2.51693 sec, 0.012514/0.012514 sec, 0.014989/0.014989 sec, 0.011836/0.011836 sec, 0.584896/0.584896 sec, 2.88079/2.88079 sec, 0.558542/0.558542 sec, 0.653299/0.653299 sec )
[LOG] Total clause minimization time: 30.7103/34 sec (0.100492/0.100492 sec, 0.182442/0.182442 sec, 1.24641/1.24641 sec, 1.013/1.013 sec, 0.158801/0.158801 sec, 0.175361/0.175361 sec, 0.12304/0.12304 sec, 0.084518/0.084518 sec, 0.900131/0.900131 sec, 0.237165/0.237165 sec, 0.886095/0.886095 sec, 0.175178/0.175178 sec, 0.159268/0.159268 sec, 0.132504/0.132504 sec, 6.05276/6.05276 sec, 2.86466/2.86466 sec, 13.3427/13.3427 sec, 2.87573/2.87573 sec )
[LOG] Total clause size reduction: 36402 --> 2907 (462 --> 10, 1520 --> 63, 3300 --> 178, 1332 --> 35, 584 --> 14, 1224 --> 32, 1136 --> 28, 910 --> 24, 1794 --> 228, 816 --> 20, 3015 --> 277, 528 --> 29, 845 --> 23, 640 --> 18, 4725 --> 431, 8184 --> 1058, 2867 --> 231, 2520 --> 208 )
[LOG] Average clause size reduction: 63.8632 --> 5.1 (66 --> 1.42857, 72.381 --> 3, 73.3333 --> 3.95556, 70.1053 --> 1.84211, 64.8889 --> 1.55556, 68 --> 1.77778, 66.8235 --> 1.64706, 65 --> 1.71429, 66.4444 --> 8.44444, 62.7692 --> 1.53846, 65.5435 --> 6.02174, 58.6667 --> 3.22222, 60.3571 --> 1.64286, 58.1818 --> 1.63636, 62.1711 --> 5.67105, 61.5338 --> 7.95489, 59.7292 --> 4.8125, 58.6047 --> 4.83721 )
[LOG] Overall execution time: 42.2687 sec CPU time.
[LOG] Overall execution time: 43 sec real time.
Synthesis time: 42.72 sec (Real time) / 40.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.41 sec (Real time) / 13.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2130 14 45 1 2053
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 66.7575 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 1050 new AND gates.
[LOG] Size before ABC: 1833 AND gates.
[LOG] Size after ABC: 1048 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 63.6462/64 sec (3.33529/4 sec, 1.48985/1 sec, 0.051545/0 sec, 2.7093/3 sec, 1.21998/1 sec, 0.627581/1 sec, 0.423296/0 sec, 0.454611/1 sec, 0.448312/0 sec, 0.601156/1 sec, 0.583832/0 sec, 0.420686/1 sec, 0.277335/0 sec, 0.967908/1 sec, 2.02084/2 sec, 2.31924/2 sec, 3.22753/3 sec, 7.40879/8 sec, 35.0591/35 sec )
[LOG] Nr of iterations: 422 (4, 2, 7, 64, 21, 17, 10, 10, 13, 14, 10, 9, 10, 25, 16, 10, 111, 31, 38 )
[LOG] Total clause computation time: 32.1178/30 sec (3.19935/3.19935 sec, 1.47648/1.47648 sec, 0.008681/0.008681 sec, 0.504473/0.504473 sec, 0.249907/0.249907 sec, 0.028083/0.028083 sec, 0.03383/0.03383 sec, 0.012677/0.012677 sec, 0.015173/0.015173 sec, 0.075213/0.075213 sec, 0.094433/0.094433 sec, 0.109114/0.109114 sec, 0.06491/0.06491 sec, 0.132871/0.132871 sec, 0.133544/0.133544 sec, 0.224144/0.224144 sec, 1.0831/1.0831 sec, 2.27226/2.27226 sec, 22.3996/22.3996 sec )
[LOG] Total clause minimization time: 31.4357/34 sec (0.134956/0.134956 sec, 0.012677/0.012677 sec, 0.041732/0.041732 sec, 2.19348/2.19348 sec, 0.966577/0.966577 sec, 0.596874/0.596874 sec, 0.387426/0.387426 sec, 0.43999/0.43999 sec, 0.431449/0.431449 sec, 0.523344/0.523344 sec, 0.487809/0.487809 sec, 0.30978/0.30978 sec, 0.210825/0.210825 sec, 0.832038/0.832038 sec, 1.88554/1.88554 sec, 2.09309/2.09309 sec, 2.11962/2.11962 sec, 5.12415/5.12415 sec, 12.6443/12.6443 sec )
[LOG] Total clause size reduction: 28072 --> 1833 (243 --> 10, 80 --> 4, 474 --> 11, 4914 --> 492, 1540 --> 132, 1216 --> 20, 675 --> 12, 666 --> 11, 876 --> 33, 936 --> 38, 639 --> 25, 560 --> 17, 621 --> 18, 1632 --> 69, 1005 --> 42, 594 --> 30, 7150 --> 560, 1920 --> 140, 2331 --> 169 )
[LOG] Average clause size reduction: 66.5213 --> 4.3436 (60.75 --> 2.5, 40 --> 2, 67.7143 --> 1.57143, 76.7812 --> 7.6875, 73.3333 --> 6.28571, 71.5294 --> 1.17647, 67.5 --> 1.2, 66.6 --> 1.1, 67.3846 --> 2.53846, 66.8571 --> 2.71429, 63.9 --> 2.5, 62.2222 --> 1.88889, 62.1 --> 1.8, 65.28 --> 2.76, 62.8125 --> 2.625, 59.4 --> 3, 64.4144 --> 5.04505, 61.9355 --> 4.51613, 61.3421 --> 4.44737 )
[LOG] Overall execution time: 66.7725 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 67.19 sec (Real time) / 64.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.81 sec (Real time) / 7.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1660 15 47 1 1581
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 42.0504 sec CPU time.
[LOG] Relation determinization time: 42 sec real time.
[LOG] Final circuit size: 1214 new AND gates.
[LOG] Size before ABC: 2219 AND gates.
[LOG] Size after ABC: 1212 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 39.7719/40 sec (0.681671/1 sec, 17.5344/17 sec, 0.0152/0 sec, 0.95362/1 sec, 1.20053/1 sec, 0.13937/0 sec, 0.944438/1 sec, 0.106949/1 sec, 0.139774/0 sec, 0.250278/0 sec, 0.142533/0 sec, 0.184691/0 sec, 0.242269/0 sec, 0.237762/1 sec, 0.253609/0 sec, 0.273166/0 sec, 1.82563/2 sec, 0.645452/1 sec, 9.43493/9 sec, 4.5656/5 sec )
[LOG] Nr of iterations: 518 (5, 2, 6, 39, 43, 17, 15, 12, 20, 26, 13, 22, 26, 20, 16, 17, 110, 35, 46, 28 )
[LOG] Total clause computation time: 24.8589/23 sec (0.583858/0.583858 sec, 17.5245/17.5245 sec, 0.004695/0.004695 sec, 0.350653/0.350653 sec, 0.665552/0.665552 sec, 0.015605/0.015605 sec, 0.833329/0.833329 sec, 0.011793/0.011793 sec, 0.018418/0.018418 sec, 0.054575/0.054575 sec, 0.055831/0.055831 sec, 0.042629/0.042629 sec, 0.072831/0.072831 sec, 0.062347/0.062347 sec, 0.10121/0.10121 sec, 0.085236/0.085236 sec, 0.196026/0.196026 sec, 0.115424/0.115424 sec, 1.27467/1.27467 sec, 2.7897/2.7897 sec )
[LOG] Total clause minimization time: 14.8188/17 sec (0.097161/0.097161 sec, 0.009346/0.009346 sec, 0.009799/0.009799 sec, 0.599516/0.599516 sec, 0.529334/0.529334 sec, 0.121341/0.121341 sec, 0.108995/0.108995 sec, 0.093377/0.093377 sec, 0.118629/0.118629 sec, 0.191975/0.191975 sec, 0.084468/0.084468 sec, 0.138967/0.138967 sec, 0.165117/0.165117 sec, 0.171927/0.171927 sec, 0.149611/0.149611 sec, 0.184939/0.184939 sec, 1.60972/1.60972 sec, 0.524606/0.524606 sec, 8.1437/8.1437 sec, 1.76626/1.76626 sec )
[LOG] Total clause size reduction: 36426 --> 2219 (340 --> 12, 84 --> 5, 415 --> 9, 3116 --> 233, 3402 --> 265, 1280 --> 19, 1106 --> 45, 858 --> 15, 1463 --> 33, 1900 --> 70, 900 --> 25, 1554 --> 45, 1825 --> 66, 1368 --> 79, 1065 --> 58, 1120 --> 73, 7521 --> 690, 2312 --> 123, 3015 --> 212, 1782 --> 142 )
[LOG] Average clause size reduction: 70.3205 --> 4.28378 (68 --> 2.4, 42 --> 2.5, 69.1667 --> 1.5, 79.8974 --> 5.97436, 79.1163 --> 6.16279, 75.2941 --> 1.11765, 73.7333 --> 3, 71.5 --> 1.25, 73.15 --> 1.65, 73.0769 --> 2.69231, 69.2308 --> 1.92308, 70.6364 --> 2.04545, 70.1923 --> 2.53846, 68.4 --> 3.95, 66.5625 --> 3.625, 65.8824 --> 4.29412, 68.3727 --> 6.27273, 66.0571 --> 3.51429, 65.5435 --> 4.6087, 63.6429 --> 5.07143 )
[LOG] Overall execution time: 42.0633 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
Synthesis time: 42.46 sec (Real time) / 40.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.15 sec (Real time) / 10.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1858 16 49 1 1775
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 88.1838 sec CPU time.
[LOG] Relation determinization time: 89 sec real time.
[LOG] Final circuit size: 1427 new AND gates.
[LOG] Size before ABC: 2498 AND gates.
[LOG] Size after ABC: 1427 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 84.7076/85 sec (1.09409/1 sec, 0.043908/0 sec, 0.031302/0 sec, 4.77671/5 sec, 4.09104/4 sec, 0.437545/1 sec, 0.361635/0 sec, 0.340807/0 sec, 0.349203/1 sec, 0.365436/0 sec, 0.429372/1 sec, 0.221677/0 sec, 0.300962/0 sec, 0.643783/1 sec, 0.391358/0 sec, 0.302977/0 sec, 1.54143/2 sec, 0.975865/1 sec, 0.922041/1 sec, 46.3806/46 sec, 20.7058/21 sec )
[LOG] Nr of iterations: 542 (6, 3, 5, 75, 20, 18, 17, 20, 13, 12, 18, 9, 11, 24, 14, 15, 73, 53, 35, 52, 49 )
[LOG] Total clause computation time: 7.07208/6 sec (0.776744/0.776744 sec, 0.002994/0.002994 sec, 0.00426/0.00426 sec, 1.1084/1.1084 sec, 0.358259/0.358259 sec, 0.025972/0.025972 sec, 0.019678/0.019678 sec, 0.023315/0.023315 sec, 0.014756/0.014756 sec, 0.104528/0.104528 sec, 0.137067/0.137067 sec, 0.058884/0.058884 sec, 0.073143/0.073143 sec, 0.151487/0.151487 sec, 0.113577/0.113577 sec, 0.1483/0.1483 sec, 0.203469/0.203469 sec, 0.216108/0.216108 sec, 0.160187/0.160187 sec, 1.71926/1.71926 sec, 1.65169/1.65169 sec )
[LOG] Total clause minimization time: 77.5074/79 sec (0.315685/0.315685 sec, 0.040516/0.040516 sec, 0.026388/0.026388 sec, 3.65117/3.65117 sec, 3.72851/3.72851 sec, 0.408305/0.408305 sec, 0.339229/0.339229 sec, 0.314588/0.314588 sec, 0.332542/0.332542 sec, 0.258891/0.258891 sec, 0.289237/0.289237 sec, 0.160972/0.160972 sec, 0.226149/0.226149 sec, 0.489915/0.489915 sec, 0.274916/0.274916 sec, 0.151804/0.151804 sec, 1.32274/1.32274 sec, 0.748335/0.748335 sec, 0.755207/0.755207 sec, 44.641/44.641 sec, 19.0313/19.0313 sec )
[LOG] Total clause size reduction: 39906 --> 2498 (445 --> 15, 176 --> 9, 348 --> 7, 6364 --> 645, 1615 --> 143, 1428 --> 20, 1328 --> 19, 1558 --> 26, 972 --> 18, 880 --> 27, 1343 --> 45, 624 --> 24, 770 --> 27, 1748 --> 66, 975 --> 43, 1036 --> 41, 5256 --> 450, 3744 --> 213, 2414 --> 132, 3570 --> 265, 3312 --> 263 )
[LOG] Average clause size reduction: 73.6273 --> 4.60886 (74.1667 --> 2.5, 58.6667 --> 3, 69.6 --> 1.4, 84.8533 --> 8.6, 80.75 --> 7.15, 79.3333 --> 1.11111, 78.1176 --> 1.11765, 77.9 --> 1.3, 74.7692 --> 1.38462, 73.3333 --> 2.25, 74.6111 --> 2.5, 69.3333 --> 2.66667, 70 --> 2.45455, 72.8333 --> 2.75, 69.6429 --> 3.07143, 69.0667 --> 2.73333, 72 --> 6.16438, 70.6415 --> 4.01887, 68.9714 --> 3.77143, 68.6538 --> 5.09615, 67.5918 --> 5.36735 )
[LOG] Overall execution time: 88.2021 sec CPU time.
[LOG] Overall execution time: 89 sec real time.
Synthesis time: 88.71 sec (Real time) / 86.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.15 sec (Real time) / 17.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2118 17 51 1 2029
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 59.9253 sec CPU time.
[LOG] Relation determinization time: 61 sec real time.
[LOG] Final circuit size: 1739 new AND gates.
[LOG] Size before ABC: 3517 AND gates.
[LOG] Size after ABC: 1739 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 55.6474/55 sec (1.01612/1 sec, 0.049105/0 sec, 0.0212/0 sec, 4.18906/4 sec, 2.81003/3 sec, 0.777464/0 sec, 0.406212/1 sec, 0.246757/0 sec, 0.198418/0 sec, 0.375698/1 sec, 0.363493/0 sec, 0.263804/0 sec, 0.238795/1 sec, 0.640148/0 sec, 0.42029/1 sec, 0.50001/0 sec, 5.75953/6 sec, 4.52517/4 sec, 1.55463/2 sec, 0.854971/1 sec, 11.3858/11 sec, 19.0508/19 sec )
[LOG] Nr of iterations: 614 (5, 4, 6, 44, 44, 19, 15, 20, 21, 23, 13, 14, 9, 15, 13, 18, 109, 37, 40, 13, 53, 79 )
[LOG] Total clause computation time: 14.8749/14 sec (0.811909/0.811909 sec, 0.004476/0.004476 sec, 0.005938/0.005938 sec, 0.595182/0.595182 sec, 1.35335/1.35335 sec, 0.19855/0.19855 sec, 0.021001/0.021001 sec, 0.026172/0.026172 sec, 0.026754/0.026754 sec, 0.125512/0.125512 sec, 0.221344/0.221344 sec, 0.101326/0.101326 sec, 0.103307/0.103307 sec, 0.175179/0.175179 sec, 0.209161/0.209161 sec, 0.133467/0.133467 sec, 2.84469/2.84469 sec, 0.182006/0.182006 sec, 0.218266/0.218266 sec, 0.148362/0.148362 sec, 0.993743/0.993743 sec, 6.37524/6.37524 sec )
[LOG] Total clause minimization time: 40.5889/41 sec (0.203078/0.203078 sec, 0.04415/0.04415 sec, 0.013528/0.013528 sec, 3.5852/3.5852 sec, 1.44409/1.44409 sec, 0.575564/0.575564 sec, 0.382408/0.382408 sec, 0.216459/0.216459 sec, 0.167583/0.167583 sec, 0.244215/0.244215 sec, 0.138571/0.138571 sec, 0.159035/0.159035 sec, 0.13334/0.13334 sec, 0.460537/0.460537 sec, 0.207138/0.207138 sec, 0.361679/0.361679 sec, 2.88078/2.88078 sec, 4.33607/4.33607 sec, 1.32684/1.32684 sec, 0.703371/0.703371 sec, 10.37/10.37 sec, 12.6354/12.6354 sec )
[LOG] Total clause size reduction: 47165 --> 3517 (372 --> 14, 276 --> 11, 455 --> 9, 3870 --> 321, 3827 --> 470, 1584 --> 23, 1218 --> 21, 1634 --> 31, 1700 --> 34, 1848 --> 71, 996 --> 24, 1066 --> 41, 648 --> 24, 1120 --> 61, 948 --> 48, 1326 --> 70, 8316 --> 1252, 2736 --> 122, 2925 --> 141, 888 --> 59, 3796 --> 243, 5616 --> 427 )
[LOG] Average clause size reduction: 76.816 --> 5.72801 (74.4 --> 2.8, 69 --> 2.75, 75.8333 --> 1.5, 87.9545 --> 7.29545, 86.9773 --> 10.6818, 83.3684 --> 1.21053, 81.2 --> 1.4, 81.7 --> 1.55, 80.9524 --> 1.61905, 80.3478 --> 3.08696, 76.6154 --> 1.84615, 76.1429 --> 2.92857, 72 --> 2.66667, 74.6667 --> 4.06667, 72.9231 --> 3.69231, 73.6667 --> 3.88889, 76.2936 --> 11.4862, 73.9459 --> 3.2973, 73.125 --> 3.525, 68.3077 --> 4.53846, 71.6226 --> 4.58491, 71.0886 --> 5.40506 )
[LOG] Overall execution time: 59.9457 sec CPU time.
[LOG] Overall execution time: 61 sec real time.
Synthesis time: 60.46 sec (Real time) / 57.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.79 sec (Real time) / 0.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.34 sec (Real time) / 19.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2471 18 53 1 2378
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 58.0961 sec CPU time.
[LOG] Relation determinization time: 59 sec real time.
[LOG] Final circuit size: 1964 new AND gates.
[LOG] Size before ABC: 3675 AND gates.
[LOG] Size after ABC: 1964 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 53.3604/53 sec (1.17405/1 sec, 0.046933/0 sec, 0.046654/0 sec, 4.50347/4 sec, 1.88969/2 sec, 0.466394/1 sec, 0.295497/0 sec, 0.214689/0 sec, 0.321935/1 sec, 0.357734/0 sec, 0.273468/0 sec, 0.214625/1 sec, 0.250523/0 sec, 0.497479/0 sec, 0.321134/1 sec, 0.394334/0 sec, 2.38761/2 sec, 4.24371/5 sec, 1.93586/2 sec, 0.954911/1 sec, 0.695716/0 sec, 4.8771/5 sec, 26.9969/27 sec )
[LOG] Nr of iterations: 721 (4, 3, 6, 55, 26, 21, 15, 12, 23, 17, 12, 13, 10, 23, 11, 12, 76, 37, 55, 15, 17, 142, 116 )
[LOG] Total clause computation time: 12.5413/17 sec (0.921078/0.921078 sec, 0.005885/0.005885 sec, 0.006297/0.006297 sec, 0.679321/0.679321 sec, 1.28773/1.28773 sec, 0.106419/0.106419 sec, 0.040104/0.040104 sec, 0.014211/0.014211 sec, 0.029362/0.029362 sec, 0.130915/0.130915 sec, 0.094506/0.094506 sec, 0.072212/0.072212 sec, 0.102974/0.102974 sec, 0.161114/0.161114 sec, 0.129887/0.129887 sec, 0.14163/0.14163 sec, 0.568904/0.568904 sec, 0.168126/0.168126 sec, 0.243058/0.243058 sec, 0.158088/0.158088 sec, 0.173757/0.173757 sec, 1.63674/1.63674 sec, 5.66894/5.66894 sec )
[LOG] Total clause minimization time: 40.5919/36 sec (0.251772/0.251772 sec, 0.040592/0.040592 sec, 0.039193/0.039193 sec, 3.81384/3.81384 sec, 0.595671/0.595671 sec, 0.356344/0.356344 sec, 0.25246/0.25246 sec, 0.198041/0.198041 sec, 0.288642/0.288642 sec, 0.222878/0.222878 sec, 0.176231/0.176231 sec, 0.139563/0.139563 sec, 0.144972/0.144972 sec, 0.330283/0.330283 sec, 0.188466/0.188466 sec, 0.249602/0.249602 sec, 1.79995/1.79995 sec, 4.0644/4.0644 sec, 1.67868/1.67868 sec, 0.792886/0.792886 sec, 0.515389/0.515389 sec, 3.18542/3.18542 sec, 21.2667/21.2667 sec )
[LOG] Total clause size reduction: 57049 --> 3675 (291 --> 12, 192 --> 10, 475 --> 9, 5076 --> 367, 2325 --> 154, 1840 --> 28, 1274 --> 26, 990 --> 17, 1958 --> 40, 1408 --> 46, 957 --> 38, 1032 --> 30, 765 --> 26, 1848 --> 109, 830 --> 25, 902 --> 27, 6075 --> 459, 2880 --> 132, 4266 --> 208, 1092 --> 53, 1232 --> 96, 10716 --> 1069, 8625 --> 694 )
[LOG] Average clause size reduction: 79.1248 --> 5.09709 (72.75 --> 3, 64 --> 3.33333, 79.1667 --> 1.5, 92.2909 --> 6.67273, 89.4231 --> 5.92308, 87.619 --> 1.33333, 84.9333 --> 1.73333, 82.5 --> 1.41667, 85.1304 --> 1.73913, 82.8235 --> 2.70588, 79.75 --> 3.16667, 79.3846 --> 2.30769, 76.5 --> 2.6, 80.3478 --> 4.73913, 75.4545 --> 2.27273, 75.1667 --> 2.25, 79.9342 --> 6.03947, 77.8378 --> 3.56757, 77.5636 --> 3.78182, 72.8 --> 3.53333, 72.4706 --> 5.64706, 75.4648 --> 7.52817, 74.3534 --> 5.98276 )
[LOG] Overall execution time: 58.1191 sec CPU time.
[LOG] Overall execution time: 59 sec real time.
Synthesis time: 58.66 sec (Real time) / 55.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.90 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 34.95 sec (Real time) / 34.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2746 19 55 1 2649
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 37.306 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 1995 new AND gates.
[LOG] Size before ABC: 4043 AND gates.
[LOG] Size after ABC: 1995 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.7452/32 sec (1.19237/1 sec, 0.04812/0 sec, 0.032341/0 sec, 4.21119/5 sec, 2.23958/2 sec, 0.391414/0 sec, 0.390516/1 sec, 0.265057/0 sec, 0.282822/0 sec, 0.368017/1 sec, 0.378653/0 sec, 0.279761/0 sec, 0.339985/1 sec, 0.269339/0 sec, 0.319924/0 sec, 0.51578/1 sec, 3.60591/3 sec, 0.610212/1 sec, 1.39306/1 sec, 2.90776/3 sec, 0.539805/1 sec, 2.64156/2 sec, 4.76865/5 sec, 3.75338/4 sec )
[LOG] Nr of iterations: 702 (6, 4, 8, 53, 23, 22, 19, 16, 16, 25, 27, 15, 16, 15, 17, 22, 95, 16, 56, 23, 13, 23, 85, 87 )
[LOG] Total clause computation time: 11.2753/14 sec (0.97662/0.97662 sec, 0.004445/0.004445 sec, 0.008991/0.008991 sec, 0.784278/0.784278 sec, 1.54165/1.54165 sec, 0.046732/0.046732 sec, 0.0901/0.0901 sec, 0.036368/0.036368 sec, 0.037742/0.037742 sec, 0.098934/0.098934 sec, 0.1089/0.1089 sec, 0.085521/0.085521 sec, 0.125483/0.125483 sec, 0.110351/0.110351 sec, 0.122287/0.122287 sec, 0.213839/0.213839 sec, 0.629987/0.629987 sec, 0.114194/0.114194 sec, 0.219167/0.219167 sec, 2.44353/2.44353 sec, 0.121689/0.121689 sec, 0.151666/0.151666 sec, 2.22141/2.22141 sec, 0.981471/0.981471 sec )
[LOG] Total clause minimization time: 20.2527/17 sec (0.214559/0.214559 sec, 0.042963/0.042963 sec, 0.021112/0.021112 sec, 3.4147/3.4147 sec, 0.690554/0.690554 sec, 0.339132/0.339132 sec, 0.295641/0.295641 sec, 0.224437/0.224437 sec, 0.240823/0.240823 sec, 0.26326/0.26326 sec, 0.262332/0.262332 sec, 0.189979/0.189979 sec, 0.210084/0.210084 sec, 0.154716/0.154716 sec, 0.192614/0.192614 sec, 0.294939/0.294939 sec, 2.94577/2.94577 sec, 0.491024/0.491024 sec, 1.15721/1.15721 sec, 0.456502/0.456502 sec, 0.41393/0.41393 sec, 2.48261/2.48261 sec, 2.51304/2.51304 sec, 2.74076/2.74076 sec )
[LOG] Total clause size reduction: 59231 --> 4043 (510 --> 13, 303 --> 10, 700 --> 13, 5148 --> 369, 2156 --> 144, 2037 --> 30, 1728 --> 33, 1425 --> 29, 1410 --> 28, 2232 --> 64, 2392 --> 81, 1274 --> 49, 1350 --> 38, 1246 --> 48, 1408 --> 60, 1827 --> 109, 8084 --> 1141, 1275 --> 46, 4620 --> 214, 1826 --> 109, 984 --> 52, 1782 --> 89, 6720 --> 741, 6794 --> 533 )
[LOG] Average clause size reduction: 84.3746 --> 5.75926 (85 --> 2.16667, 75.75 --> 2.5, 87.5 --> 1.625, 97.1321 --> 6.96226, 93.7391 --> 6.26087, 92.5909 --> 1.36364, 90.9474 --> 1.73684, 89.0625 --> 1.8125, 88.125 --> 1.75, 89.28 --> 2.56, 88.5926 --> 3, 84.9333 --> 3.26667, 84.375 --> 2.375, 83.0667 --> 3.2, 82.8235 --> 3.52941, 83.0455 --> 4.95455, 85.0947 --> 12.0105, 79.6875 --> 2.875, 82.5 --> 3.82143, 79.3913 --> 4.73913, 75.6923 --> 4, 77.4783 --> 3.86957, 79.0588 --> 8.71765, 78.092 --> 6.12644 )
[LOG] Overall execution time: 37.3337 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.87 sec (Real time) / 35.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.99 sec (Real time) / 0.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.17 sec (Real time) / 26.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2830 20 58 1 2728
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.079861 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 75 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 74 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.059296/0 sec (0.025059/0 sec, 0.005684/0 sec, 0.00999/0 sec, 0.007194/0 sec, 0.009516/0 sec, 0.001853/0 sec )
[LOG] Nr of iterations: 49 (11, 9, 11, 2, 11, 5 )
[LOG] Total clause computation time: 0.028866/0 sec (0.019437/0.019437 sec, 0.002396/0.002396 sec, 0.002276/0.002276 sec, 0.000882/0.000882 sec, 0.003281/0.003281 sec, 0.000594/0.000594 sec )
[LOG] Total clause minimization time: 0.029551/0 sec (0.005457/0.005457 sec, 0.003156/0.003156 sec, 0.007487/0.007487 sec, 0.006293/0.006293 sec, 0.005994/0.005994 sec, 0.001164/0.001164 sec )
[LOG] Total clause size reduction: 1371 --> 106 (340 --> 20, 264 --> 14, 320 --> 38, 31 --> 0, 300 --> 27, 116 --> 7 )
[LOG] Average clause size reduction: 27.9796 --> 2.16327 (30.9091 --> 1.81818, 29.3333 --> 1.55556, 29.0909 --> 3.45455, 15.5 --> 0, 27.2727 --> 2.45455, 23.2 --> 1.4 )
[LOG] Overall execution time: 0.081645 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 249 5 23 1 216
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.1501 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 93 new AND gates.
[LOG] Size before ABC: 131 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.112777/0 sec (0.044592/0 sec, 0.016668/0 sec, 0.006623/0 sec, 0.010415/0 sec, 0.005396/0 sec, 0.023286/0 sec, 0.005797/0 sec )
[LOG] Nr of iterations: 66 (14, 12, 5, 6, 6, 15, 8 )
[LOG] Total clause computation time: 0.049718/0 sec (0.029703/0.029703 sec, 0.00573/0.00573 sec, 0.000849/0.000849 sec, 0.001793/0.001793 sec, 0.002197/0.002197 sec, 0.007789/0.007789 sec, 0.001657/0.001657 sec )
[LOG] Total clause minimization time: 0.061588/0 sec (0.014661/0.014661 sec, 0.01071/0.01071 sec, 0.005635/0.005635 sec, 0.008442/0.008442 sec, 0.003106/0.003106 sec, 0.015097/0.015097 sec, 0.003937/0.003937 sec )
[LOG] Total clause size reduction: 2135 --> 131 (507 --> 34, 418 --> 26, 148 --> 5, 180 --> 10, 175 --> 7, 476 --> 35, 231 --> 14 )
[LOG] Average clause size reduction: 32.3485 --> 1.98485 (36.2143 --> 2.42857, 34.8333 --> 2.16667, 29.6 --> 1, 30 --> 1.66667, 29.1667 --> 1.16667, 31.7333 --> 2.33333, 28.875 --> 1.75 )
[LOG] Overall execution time: 0.152296 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 306 6 26 1 267
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.896273 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 181 new AND gates.
[LOG] Size before ABC: 319 AND gates.
[LOG] Size after ABC: 180 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.821057/1 sec (0.076481/0 sec, 0.04459/0 sec, 0.160451/0 sec, 0.016745/0 sec, 0.023481/0 sec, 0.023162/0 sec, 0.431129/1 sec, 0.041502/0 sec, 0.003516/0 sec )
[LOG] Nr of iterations: 114 (16, 18, 8, 12, 11, 12, 10, 22, 5 )
[LOG] Total clause computation time: 0.480701/1 sec (0.043159/0.043159 sec, 0.014305/0.014305 sec, 0.001458/0.001458 sec, 0.002142/0.002142 sec, 0.002955/0.002955 sec, 0.008223/0.008223 sec, 0.389788/0.389788 sec, 0.017502/0.017502 sec, 0.001169/0.001169 sec )
[LOG] Total clause minimization time: 0.337261/0 sec (0.032967/0.032967 sec, 0.029818/0.029818 sec, 0.158813/0.158813 sec, 0.014375/0.014375 sec, 0.020226/0.020226 sec, 0.014519/0.014519 sec, 0.041069/0.041069 sec, 0.023288/0.023288 sec, 0.002186/0.002186 sec )
[LOG] Total clause size reduction: 4438 --> 319 (690 --> 57, 765 --> 66, 308 --> 13, 473 --> 25, 420 --> 22, 451 --> 38, 360 --> 34, 819 --> 57, 152 --> 7 )
[LOG] Average clause size reduction: 38.9298 --> 2.79825 (43.125 --> 3.5625, 42.5 --> 3.66667, 38.5 --> 1.625, 39.4167 --> 2.08333, 38.1818 --> 2, 37.5833 --> 3.16667, 36 --> 3.4, 37.2273 --> 2.59091, 30.4 --> 1.4 )
[LOG] Overall execution time: 0.899036 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.07 sec (Real time) / 1.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.63 sec (Real time) / 0.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 434 7 30 1 389
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.22079 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 372 new AND gates.
[LOG] Size before ABC: 589 AND gates.
[LOG] Size after ABC: 372 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.13172/1 sec (0.038627/0 sec, 0.012742/0 sec, 0.310325/0 sec, 0.026085/0 sec, 0.037272/0 sec, 0.019034/0 sec, 0.032509/0 sec, 0.030451/0 sec, 0.522055/1 sec, 0.102615/0 sec )
[LOG] Nr of iterations: 189 (5, 8, 45, 10, 15, 10, 9, 11, 42, 34 )
[LOG] Total clause computation time: 0.145718/0 sec (0.033794/0.033794 sec, 0.001689/0.001689 sec, 0.018872/0.018872 sec, 0.008847/0.008847 sec, 0.008505/0.008505 sec, 0.002694/0.002694 sec, 0.012873/0.012873 sec, 0.011113/0.011113 sec, 0.019714/0.019714 sec, 0.027617/0.027617 sec )
[LOG] Total clause minimization time: 0.980017/1 sec (0.004645/0.004645 sec, 0.010917/0.010917 sec, 0.290135/0.290135 sec, 0.016987/0.016987 sec, 0.028388/0.028388 sec, 0.016053/0.016053 sec, 0.01933/0.01933 sec, 0.018956/0.018956 sec, 0.500726/0.500726 sec, 0.07388/0.07388 sec )
[LOG] Total clause size reduction: 8163 --> 589 (204 --> 7, 350 --> 19, 2156 --> 177, 432 --> 26, 658 --> 50, 414 --> 21, 360 --> 18, 440 --> 34, 1763 --> 144, 1386 --> 93 )
[LOG] Average clause size reduction: 43.1905 --> 3.1164 (40.8 --> 1.4, 43.75 --> 2.375, 47.9111 --> 3.93333, 43.2 --> 2.6, 43.8667 --> 3.33333, 41.4 --> 2.1, 40 --> 2, 40 --> 3.09091, 41.9762 --> 3.42857, 40.7647 --> 2.73529 )
[LOG] Overall execution time: 1.22395 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.42 sec (Real time) / 1.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.80 sec (Real time) / 0.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 668 8 33 1 617
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 9.31897 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 1076 new AND gates.
[LOG] Size before ABC: 1882 AND gates.
[LOG] Size after ABC: 1076 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.17164/9 sec (0.053636/0 sec, 0.033712/0 sec, 0.184004/1 sec, 0.310652/0 sec, 0.027252/0 sec, 0.049882/0 sec, 0.032026/0 sec, 5.6176/6 sec, 0.059253/0 sec, 1.25673/1 sec, 1.34579/1 sec, 0.201102/0 sec )
[LOG] Nr of iterations: 360 (6, 15, 49, 13, 16, 20, 16, 7, 12, 127, 63, 16 )
[LOG] Total clause computation time: 5.87886/6 sec (0.045801/0.045801 sec, 0.004236/0.004236 sec, 0.023703/0.023703 sec, 0.00752/0.00752 sec, 0.004794/0.004794 sec, 0.010398/0.010398 sec, 0.005219/0.005219 sec, 5.58676/5.58676 sec, 0.01628/0.01628 sec, 0.081013/0.081013 sec, 0.061058/0.061058 sec, 0.032079/0.032079 sec )
[LOG] Total clause minimization time: 3.27854/3 sec (0.00768/0.00768 sec, 0.029034/0.029034 sec, 0.158657/0.158657 sec, 0.30267/0.30267 sec, 0.021938/0.021938 sec, 0.038787/0.038787 sec, 0.026244/0.026244 sec, 0.030474/0.030474 sec, 0.042488/0.042488 sec, 1.16984/1.16984 sec, 1.28238/1.28238 sec, 0.168358/0.168358 sec )
[LOG] Total clause size reduction: 17744 --> 1882 (290 --> 9, 798 --> 36, 2688 --> 274, 660 --> 33, 810 --> 26, 1007 --> 52, 780 --> 28, 306 --> 17, 550 --> 47, 6174 --> 1104, 2976 --> 204, 705 --> 52 )
[LOG] Average clause size reduction: 49.2889 --> 5.22778 (48.3333 --> 1.5, 53.2 --> 2.4, 54.8571 --> 5.59184, 50.7692 --> 2.53846, 50.625 --> 1.625, 50.35 --> 2.6, 48.75 --> 1.75, 43.7143 --> 2.42857, 45.8333 --> 3.91667, 48.6142 --> 8.69291, 47.2381 --> 3.2381, 44.0625 --> 3.25 )
[LOG] Overall execution time: 9.32276 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.64 sec (Real time) / 9.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.64 sec (Real time) / 3.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1416 9 37 1 1358
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 17.3766 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 1778 new AND gates.
[LOG] Size before ABC: 3340 AND gates.
[LOG] Size after ABC: 1778 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 17.1243/17 sec (0.075092/0 sec, 0.035421/0 sec, 0.365363/1 sec, 0.058522/0 sec, 0.063204/0 sec, 0.036418/0 sec, 0.417596/0 sec, 0.019661/0 sec, 0.072018/0 sec, 0.295581/1 sec, 0.83675/0 sec, 1.60805/2 sec, 13.2407/13 sec )
[LOG] Nr of iterations: 465 (7, 12, 26, 14, 15, 11, 10, 6, 7, 14, 34, 277, 32 )
[LOG] Total clause computation time: 9.53131/10 sec (0.064379/0.064379 sec, 0.003756/0.003756 sec, 0.274863/0.274863 sec, 0.013067/0.013067 sec, 0.01377/0.01377 sec, 0.00505/0.00505 sec, 0.003952/0.003952 sec, 0.002014/0.002014 sec, 0.037582/0.037582 sec, 0.239979/0.239979 sec, 0.641519/0.641519 sec, 0.160503/0.160503 sec, 8.07088/8.07088 sec )
[LOG] Total clause minimization time: 7.56508/7 sec (0.010452/0.010452 sec, 0.031309/0.031309 sec, 0.089279/0.089279 sec, 0.04492/0.04492 sec, 0.048983/0.048983 sec, 0.031022/0.031022 sec, 0.413233/0.413233 sec, 0.017414/0.017414 sec, 0.034074/0.034074 sec, 0.054842/0.054842 sec, 0.193607/0.193607 sec, 1.42845/1.42845 sec, 5.16749/5.16749 sec )
[LOG] Total clause size reduction: 24278 --> 3340 (378 --> 11, 682 --> 33, 1525 --> 80, 780 --> 33, 826 --> 33, 580 --> 19, 513 --> 16, 280 --> 8, 330 --> 20, 702 --> 60, 1749 --> 153, 14352 --> 2729, 1581 --> 145 )
[LOG] Average clause size reduction: 52.2108 --> 7.1828 (54 --> 1.57143, 56.8333 --> 2.75, 58.6538 --> 3.07692, 55.7143 --> 2.35714, 55.0667 --> 2.2, 52.7273 --> 1.72727, 51.3 --> 1.6, 46.6667 --> 1.33333, 47.1429 --> 2.85714, 50.1429 --> 4.28571, 51.4412 --> 4.5, 51.8123 --> 9.85199, 49.4062 --> 4.53125 )
[LOG] Overall execution time: 17.3816 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.81 sec (Real time) / 17.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.42 sec (Real time) / 4.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2163 10 40 1 2100
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 11.2457 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 2895 new AND gates.
[LOG] Size before ABC: 5299 AND gates.
[LOG] Size after ABC: 2895 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 11.0058/11 sec (0.074785/0 sec, 0.056544/0 sec, 0.527644/1 sec, 0.018398/0 sec, 0.013878/0 sec, 0.032936/0 sec, 0.039506/0 sec, 0.03553/0 sec, 0.305343/0 sec, 0.042134/0 sec, 0.307685/1 sec, 0.7332/0 sec, 7.62287/8 sec, 1.19537/1 sec )
[LOG] Nr of iterations: 664 (7, 16, 53, 8, 6, 11, 14, 13, 7, 9, 12, 143, 327, 38 )
[LOG] Total clause computation time: 5.15496/5 sec (0.060148/0.060148 sec, 0.005597/0.005597 sec, 0.02443/0.02443 sec, 0.00266/0.00266 sec, 0.00183/0.00183 sec, 0.006262/0.006262 sec, 0.006319/0.006319 sec, 0.004945/0.004945 sec, 0.036052/0.036052 sec, 0.003417/0.003417 sec, 0.25647/0.25647 sec, 0.078377/0.078377 sec, 4.24319/4.24319 sec, 0.425269/0.425269 sec )
[LOG] Total clause minimization time: 5.80527/6 sec (0.014407/0.014407 sec, 0.050184/0.050184 sec, 0.501187/0.501187 sec, 0.015354/0.015354 sec, 0.011816/0.011816 sec, 0.026257/0.026257 sec, 0.03249/0.03249 sec, 0.030075/0.030075 sec, 0.268881/0.268881 sec, 0.038326/0.038326 sec, 0.050593/0.050593 sec, 0.645817/0.645817 sec, 3.353/3.353 sec, 0.766884/0.766884 sec )
[LOG] Total clause size reduction: 37643 --> 5299 (408 --> 10, 1005 --> 64, 3432 --> 201, 455 --> 10, 320 --> 7, 630 --> 22, 806 --> 37, 732 --> 24, 360 --> 22, 472 --> 14, 638 --> 61, 8094 --> 1225, 18256 --> 3445, 2035 --> 157 )
[LOG] Average clause size reduction: 56.6913 --> 7.98042 (58.2857 --> 1.42857, 62.8125 --> 4, 64.7547 --> 3.79245, 56.875 --> 1.25, 53.3333 --> 1.16667, 57.2727 --> 2, 57.5714 --> 2.64286, 56.3077 --> 1.84615, 51.4286 --> 3.14286, 52.4444 --> 1.55556, 53.1667 --> 5.08333, 56.6014 --> 8.56643, 55.8287 --> 10.5352, 53.5526 --> 4.13158 )
[LOG] Overall execution time: 11.2508 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.15 sec (Real time) / 11.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.94 sec (Real time) / 1.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.74 sec (Real time) / 11.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 3321 11 43 1 3253
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 6.64599 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 847 new AND gates.
[LOG] Size before ABC: 1350 AND gates.
[LOG] Size after ABC: 847 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.31256/7 sec (0.09174/0 sec, 0.038366/0 sec, 0.479787/1 sec, 0.033547/0 sec, 0.042364/0 sec, 0.10899/0 sec, 0.029018/0 sec, 0.265498/0 sec, 0.110795/0 sec, 0.033036/0 sec, 0.340856/1 sec, 0.031247/0 sec, 0.252198/0 sec, 3.92835/4 sec, 0.526767/1 sec )
[LOG] Nr of iterations: 341 (6, 12, 37, 11, 13, 25, 11, 9, 9, 6, 15, 9, 46, 74, 58 )
[LOG] Total clause computation time: 0.549538/1 sec (0.083562/0.083562 sec, 0.004837/0.004837 sec, 0.022519/0.022519 sec, 0.004399/0.004399 sec, 0.009934/0.009934 sec, 0.0254/0.0254 sec, 0.006569/0.006569 sec, 0.004273/0.004273 sec, 0.058044/0.058044 sec, 0.002659/0.002659 sec, 0.029283/0.029283 sec, 0.00414/0.00414 sec, 0.057831/0.057831 sec, 0.096584/0.096584 sec, 0.139504/0.139504 sec )
[LOG] Total clause minimization time: 5.74144/6 sec (0.007884/0.007884 sec, 0.032993/0.032993 sec, 0.455569/0.455569 sec, 0.028578/0.028578 sec, 0.031813/0.031813 sec, 0.082317/0.082317 sec, 0.022024/0.022024 sec, 0.260782/0.260782 sec, 0.052286/0.052286 sec, 0.030078/0.030078 sec, 0.310726/0.310726 sec, 0.026654/0.026654 sec, 0.191304/0.191304 sec, 3.82563/3.82563 sec, 0.382795/0.382795 sec )
[LOG] Total clause size reduction: 20777 --> 1350 (365 --> 9, 792 --> 46, 2556 --> 118, 700 --> 14, 828 --> 16, 1632 --> 107, 670 --> 19, 528 --> 13, 520 --> 37, 320 --> 7, 882 --> 100, 496 --> 16, 2745 --> 243, 4380 --> 343, 3363 --> 262 )
[LOG] Average clause size reduction: 60.9296 --> 3.95894 (60.8333 --> 1.5, 66 --> 3.83333, 69.0811 --> 3.18919, 63.6364 --> 1.27273, 63.6923 --> 1.23077, 65.28 --> 4.28, 60.9091 --> 1.72727, 58.6667 --> 1.44444, 57.7778 --> 4.11111, 53.3333 --> 1.16667, 58.8 --> 6.66667, 55.1111 --> 1.77778, 59.6739 --> 5.28261, 59.1892 --> 4.63514, 57.9828 --> 4.51724 )
[LOG] Overall execution time: 6.65189 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.93 sec (Real time) / 6.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.00 sec (Real time) / 3.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1315 12 46 1 1242
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 44.0696 sec CPU time.
[LOG] Relation determinization time: 45 sec real time.
[LOG] Final circuit size: 2631 new AND gates.
[LOG] Size before ABC: 5302 AND gates.
[LOG] Size after ABC: 2631 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 43.5488/43 sec (0.1208/0 sec, 0.063379/0 sec, 1.32982/1 sec, 0.03618/0 sec, 1.805/2 sec, 0.408002/0 sec, 0.062372/0 sec, 0.046322/1 sec, 0.271376/0 sec, 0.07084/0 sec, 3.04987/3 sec, 0.10089/0 sec, 0.08466/0 sec, 6.20925/6 sec, 1.05973/1 sec, 1.40882/2 sec, 27.4215/27 sec )
[LOG] Nr of iterations: 710 (7, 12, 36, 11, 229, 10, 13, 14, 13, 12, 9, 17, 20, 109, 77, 89, 32 )
[LOG] Total clause computation time: 4.28591/5 sec (0.105013/0.105013 sec, 0.006445/0.006445 sec, 0.025169/0.025169 sec, 0.009181/0.009181 sec, 0.120879/0.120879 sec, 0.007438/0.007438 sec, 0.013243/0.013243 sec, 0.009406/0.009406 sec, 0.111337/0.111337 sec, 0.0087/0.0087 sec, 2.97225/2.97225 sec, 0.012369/0.012369 sec, 0.013568/0.013568 sec, 0.230528/0.230528 sec, 0.207103/0.207103 sec, 0.305236/0.305236 sec, 0.128041/0.128041 sec )
[LOG] Total clause minimization time: 39.1989/38 sec (0.015498/0.015498 sec, 0.056175/0.056175 sec, 1.30283/1.30283 sec, 0.026247/0.026247 sec, 1.66446/1.66446 sec, 0.399727/0.399727 sec, 0.048262/0.048262 sec, 0.035842/0.035842 sec, 0.158588/0.158588 sec, 0.06147/0.06147 sec, 0.076686/0.076686 sec, 0.087162/0.087162 sec, 0.069477/0.069477 sec, 5.96722/5.96722 sec, 0.844237/0.844237 sec, 1.09537/1.09537 sec, 27.2896/27.2896 sec )
[LOG] Total clause size reduction: 49246 --> 5302 (480 --> 11, 869 --> 52, 2730 --> 118, 770 --> 14, 17328 --> 3027, 675 --> 15, 888 --> 25, 949 --> 24, 864 --> 94, 781 --> 24, 560 --> 28, 1104 --> 59, 1292 --> 42, 7236 --> 812, 5016 --> 376, 5720 --> 484, 1984 --> 97 )
[LOG] Average clause size reduction: 69.3606 --> 7.46761 (68.5714 --> 1.57143, 72.4167 --> 4.33333, 75.8333 --> 3.27778, 70 --> 1.27273, 75.6681 --> 13.2183, 67.5 --> 1.5, 68.3077 --> 1.92308, 67.7857 --> 1.71429, 66.4615 --> 7.23077, 65.0833 --> 2, 62.2222 --> 3.11111, 64.9412 --> 3.47059, 64.6 --> 2.1, 66.3853 --> 7.44954, 65.1429 --> 4.88312, 64.2697 --> 5.4382, 62 --> 3.03125 )
[LOG] Overall execution time: 44.0763 sec CPU time.
[LOG] Overall execution time: 45 sec real time.
Synthesis time: 44.71 sec (Real time) / 43.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.47 sec (Real time) / 1.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.96 sec (Real time) / 8.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 3154 13 50 1 3074
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 18.2178 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 1103 new AND gates.
[LOG] Size before ABC: 1721 AND gates.
[LOG] Size after ABC: 1101 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.6006/18 sec (0.682855/1 sec, 0.531443/0 sec, 0.007984/0 sec, 0.138636/0 sec, 0.162409/1 sec, 0.044147/0 sec, 0.053906/0 sec, 0.033765/0 sec, 0.068737/0 sec, 0.071104/0 sec, 0.105645/0 sec, 0.097058/0 sec, 0.103675/0 sec, 0.149532/0 sec, 0.092279/0 sec, 1.01893/1 sec, 1.71988/2 sec, 12.5187/13 sec )
[LOG] Nr of iterations: 404 (5, 2, 6, 11, 15, 15, 15, 9, 19, 12, 23, 17, 15, 21, 15, 116, 49, 39 )
[LOG] Total clause computation time: 1.8762/2 sec (0.650442/0.650442 sec, 0.527469/0.527469 sec, 0.002523/0.002523 sec, 0.064477/0.064477 sec, 0.053399/0.053399 sec, 0.007479/0.007479 sec, 0.008583/0.008583 sec, 0.00422/0.00422 sec, 0.011538/0.011538 sec, 0.010849/0.010849 sec, 0.02071/0.02071 sec, 0.018106/0.018106 sec, 0.017747/0.017747 sec, 0.016824/0.016824 sec, 0.023643/0.023643 sec, 0.123221/0.123221 sec, 0.163824/0.163824 sec, 0.151151/0.151151 sec )
[LOG] Total clause minimization time: 15.6957/16 sec (0.032097/0.032097 sec, 0.00381/0.00381 sec, 0.005102/0.005102 sec, 0.073426/0.073426 sec, 0.10778/0.10778 sec, 0.035771/0.035771 sec, 0.044583/0.044583 sec, 0.028966/0.028966 sec, 0.056219/0.056219 sec, 0.059531/0.059531 sec, 0.083406/0.083406 sec, 0.077683/0.077683 sec, 0.084917/0.084917 sec, 0.131394/0.131394 sec, 0.067554/0.067554 sec, 0.887462/0.887462 sec, 1.55137/1.55137 sec, 12.3646/12.3646 sec )
[LOG] Total clause size reduction: 28101 --> 1721 (340 --> 12, 84 --> 3, 415 --> 9, 820 --> 73, 1134 --> 113, 1120 --> 17, 1106 --> 20, 624 --> 11, 1386 --> 35, 836 --> 32, 1650 --> 103, 1184 --> 93, 1022 --> 60, 1440 --> 103, 994 --> 62, 8050 --> 576, 3312 --> 244, 2584 --> 155 )
[LOG] Average clause size reduction: 69.5569 --> 4.2599 (68 --> 2.4, 42 --> 1.5, 69.1667 --> 1.5, 74.5455 --> 6.63636, 75.6 --> 7.53333, 74.6667 --> 1.13333, 73.7333 --> 1.33333, 69.3333 --> 1.22222, 72.9474 --> 1.84211, 69.6667 --> 2.66667, 71.7391 --> 4.47826, 69.6471 --> 5.47059, 68.1333 --> 4, 68.5714 --> 4.90476, 66.2667 --> 4.13333, 69.3966 --> 4.96552, 67.5918 --> 4.97959, 66.2564 --> 3.97436 )
[LOG] Overall execution time: 18.2257 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 18.56 sec (Real time) / 18.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.20 sec (Real time) / 6.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1661 14 53 1 1578
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 52.2312 sec CPU time.
[LOG] Relation determinization time: 53 sec real time.
[LOG] Final circuit size: 3696 new AND gates.
[LOG] Size before ABC: 7943 AND gates.
[LOG] Size after ABC: 3694 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 51.3218/52 sec (13.7846/14 sec, 0.575201/1 sec, 0.025188/0 sec, 0.147356/0 sec, 0.172334/0 sec, 0.146277/0 sec, 0.195776/1 sec, 0.110365/0 sec, 0.162072/0 sec, 0.166678/0 sec, 0.109252/0 sec, 0.155202/0 sec, 0.173855/0 sec, 0.819366/1 sec, 8.95114/9 sec, 0.172718/0 sec, 20.7242/21 sec, 2.73491/3 sec, 1.99538/2 sec )
[LOG] Nr of iterations: 878 (6, 3, 6, 7, 10, 22, 22, 15, 18, 17, 14, 19, 13, 30, 335, 15, 183, 80, 63 )
[LOG] Total clause computation time: 33.4294/33 sec (13.745/13.745 sec, 0.561893/0.561893 sec, 0.009186/0.009186 sec, 0.06375/0.06375 sec, 0.049017/0.049017 sec, 0.033049/0.033049 sec, 0.044088/0.044088 sec, 0.025373/0.025373 sec, 0.038422/0.038422 sec, 0.034688/0.034688 sec, 0.028576/0.028576 sec, 0.033136/0.033136 sec, 0.025762/0.025762 sec, 0.058208/0.058208 sec, 0.578648/0.578648 sec, 0.036121/0.036121 sec, 17.3302/17.3302 sec, 0.394215/0.394215 sec, 0.340061/0.340061 sec )
[LOG] Total clause minimization time: 17.7924/19 sec (0.039229/0.039229 sec, 0.013012/0.013012 sec, 0.015527/0.015527 sec, 0.083021/0.083021 sec, 0.122516/0.122516 sec, 0.112084/0.112084 sec, 0.150527/0.150527 sec, 0.083866/0.083866 sec, 0.122227/0.122227 sec, 0.130711/0.130711 sec, 0.079686/0.079686 sec, 0.120545/0.120545 sec, 0.147015/0.147015 sec, 0.759115/0.759115 sec, 8.33958/8.33958 sec, 0.134859/0.134859 sec, 3.37069/3.37069 sec, 2.32293/2.32293 sec, 1.64528/1.64528 sec )
[LOG] Total clause size reduction: 65529 --> 7943 (450 --> 14, 178 --> 6, 440 --> 9, 522 --> 29, 774 --> 50, 1785 --> 31, 1764 --> 45, 1162 --> 32, 1394 --> 44, 1296 --> 61, 1040 --> 28, 1422 --> 41, 936 --> 69, 2233 --> 112, 25384 --> 5282, 1050 --> 37, 13468 --> 1375, 5767 --> 410, 4464 --> 268 )
[LOG] Average clause size reduction: 74.6344 --> 9.0467 (75 --> 2.33333, 59.3333 --> 2, 73.3333 --> 1.5, 74.5714 --> 4.14286, 77.4 --> 5, 81.1364 --> 1.40909, 80.1818 --> 2.04545, 77.4667 --> 2.13333, 77.4444 --> 2.44444, 76.2353 --> 3.58824, 74.2857 --> 2, 74.8421 --> 2.15789, 72 --> 5.30769, 74.4333 --> 3.73333, 75.7731 --> 15.7672, 70 --> 2.46667, 73.5956 --> 7.51366, 72.0875 --> 5.125, 70.8571 --> 4.25397 )
[LOG] Overall execution time: 52.2404 sec CPU time.
[LOG] Overall execution time: 53 sec real time.
Synthesis time: 53.04 sec (Real time) / 52.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.88 sec (Real time) / 2.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.28 sec (Real time) / 15.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 4294 15 56 1 4206
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 59.6979 sec CPU time.
[LOG] Relation determinization time: 60 sec real time.
[LOG] Final circuit size: 1210 new AND gates.
[LOG] Size before ABC: 1963 AND gates.
[LOG] Size after ABC: 1208 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 58.9338/59 sec (0.257227/0 sec, 16.2015/16 sec, 0.013888/0 sec, 0.702623/1 sec, 0.221081/0 sec, 0.09551/0 sec, 0.106511/0 sec, 0.11359/0 sec, 0.126066/1 sec, 0.146765/0 sec, 0.080999/0 sec, 0.073738/0 sec, 0.110612/0 sec, 0.207384/0 sec, 0.608422/1 sec, 0.149416/0 sec, 11.8969/12 sec, 7.27658/7 sec, 2.19853/2 sec, 18.3464/19 sec )
[LOG] Nr of iterations: 478 (6, 2, 5, 8, 9, 15, 15, 12, 18, 12, 12, 11, 20, 16, 27, 17, 150, 45, 51, 27 )
[LOG] Total clause computation time: 29.8232/29 sec (0.193598/0.193598 sec, 16.1938/16.1938 sec, 0.004939/0.004939 sec, 0.093697/0.093697 sec, 0.085821/0.085821 sec, 0.017666/0.017666 sec, 0.015921/0.015921 sec, 0.01323/0.01323 sec, 0.025746/0.025746 sec, 0.023498/0.023498 sec, 0.018943/0.018943 sec, 0.020032/0.020032 sec, 0.031005/0.031005 sec, 0.040024/0.040024 sec, 0.042187/0.042187 sec, 0.035911/0.035911 sec, 0.235775/0.235775 sec, 6.90006/6.90006 sec, 0.317551/0.317551 sec, 5.5138/5.5138 sec )
[LOG] Total clause minimization time: 29.072/30 sec (0.063296/0.063296 sec, 0.007476/0.007476 sec, 0.008546/0.008546 sec, 0.608274/0.608274 sec, 0.134516/0.134516 sec, 0.076973/0.076973 sec, 0.089609/0.089609 sec, 0.099565/0.099565 sec, 0.099417/0.099417 sec, 0.122435/0.122435 sec, 0.061368/0.061368 sec, 0.053073/0.053073 sec, 0.078321/0.078321 sec, 0.166262/0.166262 sec, 0.564181/0.564181 sec, 0.112338/0.112338 sec, 11.6495/11.6495 sec, 0.372987/0.372987 sec, 1.87404/1.87404 sec, 12.8298/12.8298 sec )
[LOG] Total clause size reduction: 37209 --> 1963 (475 --> 14, 94 --> 5, 372 --> 7, 644 --> 33, 728 --> 34, 1260 --> 15, 1246 --> 17, 968 --> 16, 1479 --> 27, 946 --> 35, 935 --> 26, 840 --> 20, 1577 --> 39, 1230 --> 98, 2106 --> 92, 1280 --> 45, 11771 --> 869, 3432 --> 143, 3850 --> 304, 1976 --> 124 )
[LOG] Average clause size reduction: 77.8431 --> 4.10669 (79.1667 --> 2.33333, 47 --> 2.5, 74.4 --> 1.4, 80.5 --> 4.125, 80.8889 --> 3.77778, 84 --> 1, 83.0667 --> 1.13333, 80.6667 --> 1.33333, 82.1667 --> 1.5, 78.8333 --> 2.91667, 77.9167 --> 2.16667, 76.3636 --> 1.81818, 78.85 --> 1.95, 76.875 --> 6.125, 78 --> 3.40741, 75.2941 --> 2.64706, 78.4733 --> 5.79333, 76.2667 --> 3.17778, 75.4902 --> 5.96078, 73.1852 --> 4.59259 )
[LOG] Overall execution time: 59.7072 sec CPU time.
[LOG] Overall execution time: 60 sec real time.
Synthesis time: 60.13 sec (Real time) / 59.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.31 sec (Real time) / 4.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1850 16 59 1 1757
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 17.6384 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 1985 new AND gates.
[LOG] Size before ABC: 3541 AND gates.
[LOG] Size after ABC: 1985 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.6304/16 sec (0.253438/0 sec, 0.033956/0 sec, 0.015938/0 sec, 1.29226/1 sec, 0.285602/1 sec, 0.221819/0 sec, 0.150104/0 sec, 0.129122/0 sec, 0.110638/0 sec, 0.18898/1 sec, 0.134765/0 sec, 0.123796/0 sec, 0.105812/0 sec, 0.158792/0 sec, 0.104448/0 sec, 0.146712/0 sec, 2.0967/2 sec, 0.65878/1 sec, 1.37871/1 sec, 6.24685/7 sec, 2.79322/2 sec )
[LOG] Nr of iterations: 674 (4, 4, 5, 22, 14, 18, 10, 13, 12, 16, 17, 10, 11, 14, 12, 19, 176, 59, 61, 98, 79 )
[LOG] Total clause computation time: 2.27194/3 sec (0.207935/0.207935 sec, 0.002216/0.002216 sec, 0.002257/0.002257 sec, 0.519238/0.519238 sec, 0.115704/0.115704 sec, 0.01607/0.01607 sec, 0.006983/0.006983 sec, 0.008225/0.008225 sec, 0.007362/0.007362 sec, 0.03445/0.03445 sec, 0.028985/0.028985 sec, 0.013589/0.013589 sec, 0.012619/0.012619 sec, 0.018584/0.018584 sec, 0.019312/0.019312 sec, 0.034741/0.034741 sec, 0.217075/0.217075 sec, 0.07421/0.07421 sec, 0.075525/0.075525 sec, 0.413269/0.413269 sec, 0.44359/0.44359 sec )
[LOG] Total clause minimization time: 14.2864/13 sec (0.045175/0.045175 sec, 0.031502/0.031502 sec, 0.013405/0.013405 sec, 0.771446/0.771446 sec, 0.168836/0.168836 sec, 0.204387/0.204387 sec, 0.14231/0.14231 sec, 0.119798/0.119798 sec, 0.102258/0.102258 sec, 0.153311/0.153311 sec, 0.1044/0.1044 sec, 0.109332/0.109332 sec, 0.092394/0.092394 sec, 0.138936/0.138936 sec, 0.084231/0.084231 sec, 0.110308/0.110308 sec, 1.85951/1.85951 sec, 0.579055/0.579055 sec, 1.2975/1.2975 sec, 5.81875/5.81875 sec, 2.33953/2.33953 sec )
[LOG] Total clause size reduction: 55487 --> 3541 (300 --> 11, 297 --> 12, 392 --> 7, 2037 --> 225, 1248 --> 99, 1615 --> 25, 846 --> 11, 1116 --> 14, 1012 --> 14, 1365 --> 43, 1440 --> 51, 801 --> 16, 880 --> 17, 1131 --> 51, 946 --> 33, 1530 --> 53, 14700 --> 1522, 4814 --> 197, 4920 --> 214, 7857 --> 575, 6240 --> 351 )
[LOG] Average clause size reduction: 82.3249 --> 5.25371 (75 --> 2.75, 74.25 --> 3, 78.4 --> 1.4, 92.5909 --> 10.2273, 89.1429 --> 7.07143, 89.7222 --> 1.38889, 84.6 --> 1.1, 85.8462 --> 1.07692, 84.3333 --> 1.16667, 85.3125 --> 2.6875, 84.7059 --> 3, 80.1 --> 1.6, 80 --> 1.54545, 80.7857 --> 3.64286, 78.8333 --> 2.75, 80.5263 --> 2.78947, 83.5227 --> 8.64773, 81.5932 --> 3.33898, 80.6557 --> 3.5082, 80.1735 --> 5.86735, 78.9873 --> 4.44304 )
[LOG] Overall execution time: 17.6487 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.13 sec (Real time) / 17.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.72 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.11 sec (Real time) / 9.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2667 17 62 1 2567
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 31.4542 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 2890 new AND gates.
[LOG] Size before ABC: 4928 AND gates.
[LOG] Size after ABC: 2890 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 30.077/30 sec (0.402554/1 sec, 0.022959/0 sec, 0.020146/0 sec, 0.942007/1 sec, 0.633536/0 sec, 0.190721/0 sec, 0.141452/1 sec, 0.232665/0 sec, 0.106812/0 sec, 0.678991/1 sec, 0.610568/0 sec, 0.101575/0 sec, 0.159527/0 sec, 0.141636/1 sec, 0.285285/0 sec, 0.739841/1 sec, 3.60118/3 sec, 0.713492/1 sec, 0.792331/1 sec, 0.592389/0 sec, 4.15154/5 sec, 14.8158/14 sec )
[LOG] Nr of iterations: 905 (6, 3, 7, 17, 10, 22, 11, 24, 10, 53, 50, 14, 17, 14, 30, 20, 228, 59, 59, 30, 142, 79 )
[LOG] Total clause computation time: 6.01754/5 sec (0.340709/0.340709 sec, 0.001954/0.001954 sec, 0.003966/0.003966 sec, 0.69241/0.69241 sec, 0.115903/0.115903 sec, 0.027225/0.027225 sec, 0.007046/0.007046 sec, 0.016196/0.016196 sec, 0.006652/0.006652 sec, 0.056233/0.056233 sec, 0.052625/0.052625 sec, 0.026/0.026 sec, 0.023762/0.023762 sec, 0.031378/0.031378 sec, 0.038961/0.038961 sec, 0.572531/0.572531 sec, 0.302709/0.302709 sec, 0.12438/0.12438 sec, 0.102149/0.102149 sec, 0.063191/0.063191 sec, 0.688398/0.688398 sec, 2.72317/2.72317 sec )
[LOG] Total clause minimization time: 23.9439/24 sec (0.061321/0.061321 sec, 0.020789/0.020789 sec, 0.015717/0.015717 sec, 0.247771/0.247771 sec, 0.516898/0.516898 sec, 0.161856/0.161856 sec, 0.133548/0.133548 sec, 0.215047/0.215047 sec, 0.099235/0.099235 sec, 0.619067/0.619067 sec, 0.553714/0.553714 sec, 0.073983/0.073983 sec, 0.133704/0.133704 sec, 0.108985/0.108985 sec, 0.243249/0.243249 sec, 0.16461/0.16461 sec, 3.27186/3.27186 sec, 0.58236/0.58236 sec, 0.68324/0.68324 sec, 0.52395/0.52395 sec, 3.4387/3.4387 sec, 12.0743/12.0743 sec )
[LOG] Total clause size reduction: 79395 --> 4928 (525 --> 16, 208 --> 9, 618 --> 11, 1632 --> 141, 909 --> 67, 2100 --> 27, 990 --> 12, 2254 --> 36, 873 --> 12, 4992 --> 499, 4655 --> 560, 1222 --> 25, 1488 --> 104, 1196 --> 52, 2639 --> 131, 1710 --> 100, 20203 --> 1459, 5104 --> 213, 5046 --> 189, 2494 --> 151, 11985 --> 747, 6552 --> 367 )
[LOG] Average clause size reduction: 87.7293 --> 5.4453 (87.5 --> 2.66667, 69.3333 --> 3, 88.2857 --> 1.57143, 96 --> 8.29412, 90.9 --> 6.7, 95.4545 --> 1.22727, 90 --> 1.09091, 93.9167 --> 1.5, 87.3 --> 1.2, 94.1887 --> 9.41509, 93.1 --> 11.2, 87.2857 --> 1.78571, 87.5294 --> 6.11765, 85.4286 --> 3.71429, 87.9667 --> 4.36667, 85.5 --> 5, 88.6096 --> 6.39912, 86.5085 --> 3.61017, 85.5254 --> 3.20339, 83.1333 --> 5.03333, 84.4014 --> 5.26056, 82.9367 --> 4.64557 )
[LOG] Overall execution time: 31.467 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.14 sec (Real time) / 30.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.18 sec (Real time) / 1.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.64 sec (Real time) / 23.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 3612 18 65 1 3507
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 255.333 sec CPU time.
[LOG] Relation determinization time: 268 sec real time.
[LOG] Final circuit size: 38650 new AND gates.
[LOG] Size before ABC: 100525 AND gates.
[LOG] Size after ABC: 38650 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 253.83/255 sec (0.373105/1 sec, 0.032499/0 sec, 0.018781/0 sec, 1.34379/1 sec, 0.418513/1 sec, 0.176063/0 sec, 0.161551/0 sec, 0.1206/0 sec, 0.144598/0 sec, 0.676116/1 sec, 0.342753/0 sec, 0.127746/0 sec, 0.107094/0 sec, 0.22758/1 sec, 0.143734/0 sec, 0.139194/0 sec, 2.83136/3 sec, 2.10112/2 sec, 2.01646/2 sec, 0.398055/0 sec, 1.36986/2 sec, 137.627/138 sec, 102.933/103 sec )
[LOG] Nr of iterations: 5350 (4, 4, 7, 9, 20, 22, 14, 19, 12, 49, 30, 15, 14, 18, 13, 14, 219, 87, 50, 21, 63, 4568, 78 )
[LOG] Total clause computation time: 75.4485/81 sec (0.324215/0.324215 sec, 0.002899/0.002899 sec, 0.003858/0.003858 sec, 0.749081/0.749081 sec, 0.150677/0.150677 sec, 0.015667/0.015667 sec, 0.020969/0.020969 sec, 0.013108/0.013108 sec, 0.008153/0.008153 sec, 0.053743/0.053743 sec, 0.042256/0.042256 sec, 0.035245/0.035245 sec, 0.021143/0.021143 sec, 0.046553/0.046553 sec, 0.028062/0.028062 sec, 0.023205/0.023205 sec, 0.324404/0.324404 sec, 1.26927/1.26927 sec, 0.086916/0.086916 sec, 0.074767/0.074767 sec, 0.101914/0.101914 sec, 7.31467/7.31467 sec, 64.7377/64.7377 sec )
[LOG] Total clause minimization time: 176.574/173 sec (0.048423/0.048423 sec, 0.029386/0.029386 sec, 0.014524/0.014524 sec, 0.59372/0.59372 sec, 0.265497/0.265497 sec, 0.158304/0.158304 sec, 0.139097/0.139097 sec, 0.105658/0.105658 sec, 0.135753/0.135753 sec, 0.616668/0.616668 sec, 0.297454/0.297454 sec, 0.091089/0.091089 sec, 0.084346/0.084346 sec, 0.179005/0.179005 sec, 0.114161/0.114161 sec, 0.114314/0.114314 sec, 2.46956/2.46956 sec, 0.817909/0.817909 sec, 1.92065/1.92065 sec, 0.319723/0.319723 sec, 1.25699/1.25699 sec, 128.704/128.704 sec, 38.0973/38.0973 sec )
[LOG] Total clause size reduction: 478789 --> 100525 (330 --> 12, 327 --> 12, 648 --> 11, 856 --> 61, 2014 --> 258, 2205 --> 48, 1352 --> 17, 1854 --> 22, 1122 --> 16, 4848 --> 571, 2900 --> 234, 1386 --> 27, 1274 --> 33, 1649 --> 85, 1152 --> 55, 1235 --> 38, 20492 --> 1921, 7998 --> 376, 4508 --> 227, 1820 --> 119, 5580 --> 887, 406463 --> 95058, 6776 --> 437 )
[LOG] Average clause size reduction: 89.4933 --> 18.7897 (82.5 --> 3, 81.75 --> 3, 92.5714 --> 1.57143, 95.1111 --> 6.77778, 100.7 --> 12.9, 100.227 --> 2.18182, 96.5714 --> 1.21429, 97.5789 --> 1.15789, 93.5 --> 1.33333, 98.9388 --> 11.6531, 96.6667 --> 7.8, 92.4 --> 1.8, 91 --> 2.35714, 91.6111 --> 4.72222, 88.6154 --> 4.23077, 88.2143 --> 2.71429, 93.5708 --> 8.77169, 91.931 --> 4.32184, 90.16 --> 4.54, 86.6667 --> 5.66667, 88.5714 --> 14.0794, 88.9805 --> 20.8095, 86.8718 --> 5.60256 )
[LOG] Overall execution time: 255.346 sec CPU time.
[LOG] Overall execution time: 268 sec real time.
Synthesis time: 268.40 sec (Real time) / 259.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.08 sec (Real time) / 13.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 364.25 sec (Real time) / 362.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 39412 19 68 1 39302
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 591.817 sec CPU time.
[LOG] Relation determinization time: 606 sec real time.
[LOG] Final circuit size: 99562 new AND gates.
[LOG] Size before ABC: 278172 AND gates.
[LOG] Size after ABC: 99562 AND gates.
[LOG] Time for optimizing with ABC: 13 seconds.
[LOG] Total time for all control signals: 589.625/591 sec (0.509152/0 sec, 0.024897/0 sec, 0.015687/0 sec, 1.33006/2 sec, 0.362043/0 sec, 0.257161/0 sec, 0.176543/0 sec, 0.433837/1 sec, 0.323359/0 sec, 0.206299/0 sec, 0.185612/1 sec, 281.696/282 sec, 30.6414/31 sec, 3.33179/3 sec, 5.09004/5 sec, 81.2771/81 sec, 9.99572/10 sec, 4.49299/5 sec, 5.3945/5 sec, 7.3092/8 sec, 8.48553/8 sec, 4.06607/4 sec, 106.698/107 sec, 37.3215/38 sec )
[LOG] Nr of iterations: 14098 (8, 3, 5, 7, 12, 22, 19, 21, 15, 17, 18, 13364, 16, 26, 45, 24, 63, 29, 53, 51, 25, 27, 101, 127 )
[LOG] Total clause computation time: 83.8069/82 sec (0.428984/0.428984 sec, 0.001893/0.001893 sec, 0.002881/0.002881 sec, 0.69766/0.69766 sec, 0.204544/0.204544 sec, 0.018462/0.018462 sec, 0.013089/0.013089 sec, 0.068043/0.068043 sec, 0.030882/0.030882 sec, 0.02958/0.02958 sec, 0.041844/0.041844 sec, 18.2002/18.2002 sec, 29.8554/29.8554 sec, 0.573217/0.573217 sec, 0.564978/0.564978 sec, 0.374841/0.374841 sec, 1.07928/1.07928 sec, 0.396511/0.396511 sec, 0.87394/0.87394 sec, 0.857517/0.857517 sec, 4.05816/4.05816 sec, 0.778399/0.778399 sec, 3.5907/3.5907 sec, 21.0658/21.0658 sec )
[LOG] Total clause minimization time: 501.128/504 sec (0.079613/0.079613 sec, 0.022794/0.022794 sec, 0.012495/0.012495 sec, 0.631305/0.631305 sec, 0.155696/0.155696 sec, 0.236465/0.236465 sec, 0.161606/0.161606 sec, 0.364032/0.364032 sec, 0.290993/0.290993 sec, 0.17523/0.17523 sec, 0.141872/0.141872 sec, 260.25/260.25 sec, 0.765115/0.765115 sec, 2.70754/2.70754 sec, 4.43528/4.43528 sec, 80.8465/80.8465 sec, 8.76981/8.76981 sec, 4.03412/4.03412 sec, 4.4057/4.4057 sec, 6.33839/6.33839 sec, 4.36693/4.36693 sec, 3.21871/3.21871 sec, 102.781/102.781 sec, 15.9368/15.9368 sec )
[LOG] Total clause size reduction: 1459722 --> 278172 (805 --> 15, 228 --> 9, 452 --> 7, 672 --> 40, 1221 --> 103, 2310 --> 63, 1962 --> 21, 2160 --> 53, 1498 --> 18, 1696 --> 50, 1785 --> 73, 1389752 --> 274516, 1545 --> 27, 2550 --> 142, 4444 --> 298, 2300 --> 119, 6138 --> 506, 2744 --> 234, 5044 --> 190, 4800 --> 300, 2280 --> 154, 2444 --> 145, 9300 --> 516, 11592 --> 573 )
[LOG] Average clause size reduction: 103.541 --> 19.7313 (100.625 --> 1.875, 76 --> 3, 90.4 --> 1.4, 96 --> 5.71429, 101.75 --> 8.58333, 105 --> 2.86364, 103.263 --> 1.10526, 102.857 --> 2.52381, 99.8667 --> 1.2, 99.7647 --> 2.94118, 99.1667 --> 4.05556, 103.992 --> 20.5415, 96.5625 --> 1.6875, 98.0769 --> 5.46154, 98.7556 --> 6.62222, 95.8333 --> 4.95833, 97.4286 --> 8.03175, 94.6207 --> 8.06897, 95.1698 --> 3.58491, 94.1176 --> 5.88235, 91.2 --> 6.16, 90.5185 --> 5.37037, 92.0792 --> 5.10891, 91.2756 --> 4.51181 )
[LOG] Overall execution time: 591.833 sec CPU time.
[LOG] Overall execution time: 606 sec real time.
Synthesis time: 606.26 sec (Real time) / 590.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 22.32 sec (Real time) / 22.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1109.32 sec (Real time) / 1105.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 100364 20 71 1 100249
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.075154 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 53 new AND gates.
[LOG] Size before ABC: 75 AND gates.
[LOG] Size after ABC: 52 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.054252/0 sec (0.024946/0 sec, 0.005305/0 sec, 0.004875/0 sec, 0.007567/0 sec, 0.008906/0 sec, 0.002653/0 sec )
[LOG] Nr of iterations: 43 (10, 8, 5, 2, 11, 7 )
[LOG] Total clause computation time: 0.034418/0 sec (0.01959/0.01959 sec, 0.002266/0.002266 sec, 0.002224/0.002224 sec, 0.006274/0.006274 sec, 0.003304/0.003304 sec, 0.00076/0.00076 sec )
[LOG] Total clause minimization time: 0.018969/0 sec (0.005195/0.005195 sec, 0.002886/0.002886 sec, 0.00253/0.00253 sec, 0.001263/0.001263 sec, 0.005336/0.005336 sec, 0.001759/0.001759 sec )
[LOG] Total clause size reduction: 1170 --> 74 (306 --> 17, 231 --> 13, 128 --> 8, 31 --> 0, 300 --> 25, 174 --> 11 )
[LOG] Average clause size reduction: 27.2093 --> 1.72093 (30.6 --> 1.7, 28.875 --> 1.625, 25.6 --> 1.6, 15.5 --> 0, 27.2727 --> 2.27273, 24.8571 --> 1.57143 )
[LOG] Overall execution time: 0.077186 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 224 5 23 1 191
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.475719 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 123 new AND gates.
[LOG] Size before ABC: 180 AND gates.
[LOG] Size after ABC: 123 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.433235/0 sec (0.052282/0 sec, 0.01948/0 sec, 0.009569/0 sec, 0.007116/0 sec, 0.009199/0 sec, 0.332749/0 sec, 0.00284/0 sec )
[LOG] Nr of iterations: 82 (17, 16, 6, 4, 8, 25, 6 )
[LOG] Total clause computation time: 0.06146/0 sec (0.033479/0.033479 sec, 0.007608/0.007608 sec, 0.001068/0.001068 sec, 0.000542/0.000542 sec, 0.002731/0.002731 sec, 0.015119/0.015119 sec, 0.000913/0.000913 sec )
[LOG] Total clause minimization time: 0.369712/0 sec (0.018434/0.018434 sec, 0.0115/0.0115 sec, 0.008298/0.008298 sec, 0.006468/0.006468 sec, 0.006286/0.006286 sec, 0.316956/0.316956 sec, 0.00177/0.00177 sec )
[LOG] Total clause size reduction: 2713 --> 180 (624 --> 43, 570 --> 32, 185 --> 7, 108 --> 4, 245 --> 12, 816 --> 74, 165 --> 8 )
[LOG] Average clause size reduction: 33.0854 --> 2.19512 (36.7059 --> 2.52941, 35.625 --> 2, 30.8333 --> 1.16667, 27 --> 1, 30.625 --> 1.5, 32.64 --> 2.96, 27.5 --> 1.33333 )
[LOG] Overall execution time: 0.478009 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 330 6 26 1 291
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.07746 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 212 new AND gates.
[LOG] Size before ABC: 371 AND gates.
[LOG] Size after ABC: 211 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.981466/1 sec (0.119784/0 sec, 0.238608/1 sec, 0.026511/0 sec, 0.019277/0 sec, 0.014607/0 sec, 0.033471/0 sec, 0.423226/0 sec, 0.099912/0 sec, 0.00607/0 sec )
[LOG] Nr of iterations: 119 (22, 15, 9, 8, 6, 15, 8, 28, 8 )
[LOG] Total clause computation time: 0.370645/1 sec (0.061193/0.061193 sec, 0.203801/0.203801 sec, 0.012739/0.012739 sec, 0.009422/0.009422 sec, 0.001584/0.001584 sec, 0.009285/0.009285 sec, 0.02854/0.02854 sec, 0.042287/0.042287 sec, 0.001794/0.001794 sec )
[LOG] Total clause minimization time: 0.606076/0 sec (0.057864/0.057864 sec, 0.034239/0.034239 sec, 0.013445/0.013445 sec, 0.009571/0.009571 sec, 0.012799/0.012799 sec, 0.023538/0.023538 sec, 0.394325/0.394325 sec, 0.056316/0.056316 sec, 0.003979/0.003979 sec )
[LOG] Total clause size reduction: 4632 --> 371 (966 --> 79, 630 --> 37, 352 --> 16, 301 --> 14, 210 --> 9, 574 --> 66, 280 --> 32, 1053 --> 105, 266 --> 13 )
[LOG] Average clause size reduction: 38.9244 --> 3.11765 (43.9091 --> 3.59091, 42 --> 2.46667, 39.1111 --> 1.77778, 37.625 --> 1.75, 35 --> 1.5, 38.2667 --> 4.4, 35 --> 4, 37.6071 --> 3.75, 33.25 --> 1.625 )
[LOG] Overall execution time: 1.08053 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.27 sec (Real time) / 1.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.51 sec (Real time) / 1.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 457 7 30 1 412
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 15.2191 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 440 new AND gates.
[LOG] Size before ABC: 746 AND gates.
[LOG] Size after ABC: 440 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.9253/15 sec (0.077823/0 sec, 0.018217/0 sec, 12.8673/13 sec, 0.483574/1 sec, 0.085092/0 sec, 0.100515/0 sec, 0.175311/0 sec, 0.160939/0 sec, 0.238151/1 sec, 0.71832/0 sec )
[LOG] Nr of iterations: 216 (7, 7, 48, 20, 19, 20, 18, 19, 36, 22 )
[LOG] Total clause computation time: 0.496798/1 sec (0.067248/0.067248 sec, 0.00259/0.00259 sec, 0.092966/0.092966 sec, 0.033323/0.033323 sec, 0.017067/0.017067 sec, 0.019781/0.019781 sec, 0.089991/0.089991 sec, 0.05575/0.05575 sec, 0.062803/0.062803 sec, 0.055279/0.055279 sec )
[LOG] Total clause minimization time: 14.4125/14 sec (0.010231/0.010231 sec, 0.015346/0.015346 sec, 12.7714/12.7714 sec, 0.448924/0.448924 sec, 0.066866/0.066866 sec, 0.079196/0.079196 sec, 0.083819/0.083819 sec, 0.103814/0.103814 sec, 0.172062/0.172062 sec, 0.660835/0.660835 sec )
[LOG] Total clause size reduction: 9485 --> 746 (306 --> 11, 300 --> 22, 2303 --> 217, 912 --> 66, 846 --> 59, 874 --> 57, 765 --> 70, 792 --> 65, 1505 --> 117, 882 --> 62 )
[LOG] Average clause size reduction: 43.912 --> 3.4537 (43.7143 --> 1.57143, 42.8571 --> 3.14286, 47.9792 --> 4.52083, 45.6 --> 3.3, 44.5263 --> 3.10526, 43.7 --> 2.85, 42.5 --> 3.88889, 41.6842 --> 3.42105, 41.8056 --> 3.25, 40.0909 --> 2.81818 )
[LOG] Overall execution time: 15.2233 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.48 sec (Real time) / 15.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.60 sec (Real time) / 4.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 726 8 33 1 675
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 21.3815 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 960 new AND gates.
[LOG] Size before ABC: 1870 AND gates.
[LOG] Size after ABC: 960 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 20.5999/21 sec (0.202654/0 sec, 0.069098/0 sec, 2.01633/2 sec, 0.384727/1 sec, 0.380675/0 sec, 0.370839/1 sec, 0.304271/0 sec, 2.26681/2 sec, 3.05839/3 sec, 4.73943/5 sec, 1.8434/2 sec, 4.96333/5 sec )
[LOG] Nr of iterations: 415 (6, 14, 60, 32, 38, 30, 35, 22, 20, 105, 40, 13 )
[LOG] Total clause computation time: 6.90387/5 sec (0.153683/0.153683 sec, 0.008587/0.008587 sec, 0.895374/0.895374 sec, 0.105096/0.105096 sec, 0.084043/0.084043 sec, 0.086713/0.086713 sec, 0.063703/0.063703 sec, 1.97248/1.97248 sec, 0.204636/0.204636 sec, 2.7882/2.7882 sec, 0.239251/0.239251 sec, 0.302099/0.302099 sec )
[LOG] Total clause minimization time: 13.6226/16 sec (0.04834/0.04834 sec, 0.059281/0.059281 sec, 1.11366/1.11366 sec, 0.27556/0.27556 sec, 0.292135/0.292135 sec, 0.280494/0.280494 sec, 0.235957/0.235957 sec, 0.290508/0.290508 sec, 2.84926/2.84926 sec, 1.92404/1.92404 sec, 1.59574/1.59574 sec, 4.65762/4.65762 sec )
[LOG] Total clause size reduction: 20896 --> 1870 (290 --> 9, 741 --> 32, 3304 --> 273, 1705 --> 130, 1998 --> 143, 1537 --> 123, 1768 --> 121, 1071 --> 99, 950 --> 91, 5096 --> 694, 1872 --> 123, 564 --> 32 )
[LOG] Average clause size reduction: 50.3518 --> 4.50602 (48.3333 --> 1.5, 52.9286 --> 2.28571, 55.0667 --> 4.55, 53.2812 --> 4.0625, 52.5789 --> 3.76316, 51.2333 --> 4.1, 50.5143 --> 3.45714, 48.6818 --> 4.5, 47.5 --> 4.55, 48.5333 --> 6.60952, 46.8 --> 3.075, 43.3846 --> 2.46154 )
[LOG] Overall execution time: 21.3885 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 21.75 sec (Real time) / 20.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.60 sec (Real time) / 22.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1290 9 37 1 1232
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 61.6589 sec CPU time.
[LOG] Relation determinization time: 62 sec real time.
[LOG] Final circuit size: 1611 new AND gates.
[LOG] Size before ABC: 3053 AND gates.
[LOG] Size after ABC: 1611 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 59.1653/59 sec (0.653384/0 sec, 0.136679/0 sec, 3.13226/4 sec, 1.28319/1 sec, 1.49529/1 sec, 1.22826/2 sec, 0.885843/0 sec, 0.632104/1 sec, 4.98985/5 sec, 2.87221/3 sec, 10.3143/10 sec, 12.8552/13 sec, 18.6867/19 sec )
[LOG] Nr of iterations: 562 (7, 15, 57, 30, 40, 27, 23, 24, 22, 19, 41, 244, 13 )
[LOG] Total clause computation time: 23.9953/24 sec (0.591694/0.591694 sec, 0.019842/0.019842 sec, 2.13667/2.13667 sec, 0.315925/0.315925 sec, 0.40766/0.40766 sec, 0.377365/0.377365 sec, 0.233301/0.233301 sec, 0.110335/0.110335 sec, 3.91646/3.91646 sec, 1.10702/1.10702 sec, 1.61309/1.61309 sec, 2.23262/2.23262 sec, 10.9333/10.9333 sec )
[LOG] Total clause minimization time: 34.9767/35 sec (0.060574/0.060574 sec, 0.114362/0.114362 sec, 0.979561/0.979561 sec, 0.960087/0.960087 sec, 1.07841/1.07841 sec, 0.845446/0.845446 sec, 0.647494/0.647494 sec, 0.515543/0.515543 sec, 1.0666/1.0666 sec, 1.75948/1.75948 sec, 8.68352/8.68352 sec, 10.5185/10.5185 sec, 7.74709/7.74709 sec )
[LOG] Total clause size reduction: 30248 --> 3053 (378 --> 10, 868 --> 36, 3416 --> 288, 1740 --> 96, 2301 --> 196, 1508 --> 91, 1254 --> 76, 1288 --> 69, 1155 --> 117, 972 --> 94, 2120 --> 159, 12636 --> 1788, 612 --> 33 )
[LOG] Average clause size reduction: 53.8221 --> 5.43238 (54 --> 1.42857, 57.8667 --> 2.4, 59.9298 --> 5.05263, 58 --> 3.2, 57.525 --> 4.9, 55.8519 --> 3.37037, 54.5217 --> 3.30435, 53.6667 --> 2.875, 52.5 --> 5.31818, 51.1579 --> 4.94737, 51.7073 --> 3.87805, 51.7869 --> 7.32787, 47.0769 --> 2.53846 )
[LOG] Overall execution time: 61.6707 sec CPU time.
[LOG] Overall execution time: 62 sec real time.
Synthesis time: 62.22 sec (Real time) / 59.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 56.63 sec (Real time) / 56.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 1983 10 40 1 1920
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 174.996 sec CPU time.
[LOG] Relation determinization time: 176 sec real time.
[LOG] Final circuit size: 2210 new AND gates.
[LOG] Size before ABC: 4501 AND gates.
[LOG] Size after ABC: 2210 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 168.469/169 sec (1.18635/1 sec, 0.178928/1 sec, 7.33604/7 sec, 4.1825/4 sec, 3.35916/3 sec, 6.1072/7 sec, 2.51875/2 sec, 1.82088/2 sec, 18.3579/18 sec, 3.48766/4 sec, 9.40595/9 sec, 24.5781/25 sec, 23.6171/24 sec, 62.3324/62 sec )
[LOG] Nr of iterations: 740 (7, 10, 50, 40, 29, 34, 32, 25, 42, 37, 23, 139, 258, 14 )
[LOG] Total clause computation time: 47.9356/52 sec (1.07696/1.07696 sec, 0.023011/0.023011 sec, 2.19252/2.19252 sec, 1.05381/1.05381 sec, 0.689889/0.689889 sec, 0.907923/0.907923 sec, 0.530695/0.530695 sec, 0.27058/0.27058 sec, 13.1252/13.1252 sec, 0.415727/0.415727 sec, 3.11466/3.11466 sec, 8.02404/8.02404 sec, 6.5236/6.5236 sec, 9.98697/9.98697 sec )
[LOG] Total clause minimization time: 120.088/117 sec (0.106958/0.106958 sec, 0.150422/0.150422 sec, 5.11989/5.11989 sec, 3.11099/3.11099 sec, 2.65539/2.65539 sec, 5.18258/5.18258 sec, 1.97292/1.97292 sec, 1.53884/1.53884 sec, 5.20919/5.20919 sec, 3.05546/3.05546 sec, 6.27892/6.27892 sec, 16.4601/16.4601 sec, 16.9151/16.9151 sec, 52.3316/52.3316 sec )
[LOG] Total clause size reduction: 42870 --> 4501 (408 --> 13, 603 --> 30, 3234 --> 257, 2535 --> 142, 1792 --> 105, 2079 --> 108, 1922 --> 104, 1464 --> 69, 2460 --> 292, 2124 --> 126, 1276 --> 123, 7866 --> 1060, 14392 --> 2033, 715 --> 39 )
[LOG] Average clause size reduction: 57.9324 --> 6.08243 (58.2857 --> 1.85714, 60.3 --> 3, 64.68 --> 5.14, 63.375 --> 3.55, 61.7931 --> 3.62069, 61.1471 --> 3.17647, 60.0625 --> 3.25, 58.56 --> 2.76, 58.5714 --> 6.95238, 57.4054 --> 3.40541, 55.4783 --> 5.34783, 56.5899 --> 7.6259, 55.7829 --> 7.87984, 51.0714 --> 2.78571 )
[LOG] Overall execution time: 175.016 sec CPU time.
[LOG] Overall execution time: 176 sec real time.
Synthesis time: 176.01 sec (Real time) / 168.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.02 sec (Real time) / 1.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 164.20 sec (Real time) / 163.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 2622 11 43 1 2554
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 383.002 sec CPU time.
[LOG] Relation determinization time: 385 sec real time.
[LOG] Final circuit size: 1726 new AND gates.
[LOG] Size before ABC: 3321 AND gates.
[LOG] Size after ABC: 1726 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 367.292/368 sec (2.71245/2 sec, 1.71987/2 sec, 28.4056/29 sec, 17.5695/17 sec, 10.4726/11 sec, 4.77994/4 sec, 9.13664/10 sec, 4.32043/4 sec, 152.546/153 sec, 5.74639/6 sec, 28.6872/28 sec, 5.59941/6 sec, 39.0322/39 sec, 38.6232/39 sec, 17.9404/18 sec )
[LOG] Nr of iterations: 646 (8, 7, 119, 55, 34, 26, 40, 40, 41, 25, 37, 36, 51, 86, 41 )
[LOG] Total clause computation time: 200.252/198 sec (2.43561/2.43561 sec, 0.07264/0.07264 sec, 10.8545/10.8545 sec, 1.78942/1.78942 sec, 2.02668/2.02668 sec, 1.27948/1.27948 sec, 1.12382/1.12382 sec, 0.660476/0.660476 sec, 129.661/129.661 sec, 0.674264/0.674264 sec, 12.9325/12.9325 sec, 0.703379/0.703379 sec, 26.9056/26.9056 sec, 6.12994/6.12994 sec, 3.00277/3.00277 sec )
[LOG] Total clause minimization time: 166.464/168 sec (0.272596/0.272596 sec, 1.6384/1.6384 sec, 17.4489/17.4489 sec, 15.7373/15.7373 sec, 8.41832/8.41832 sec, 3.47685/3.47685 sec, 7.97848/7.97848 sec, 3.63024/3.63024 sec, 22.8456/22.8456 sec, 5.05578/5.05578 sec, 15.719/15.719 sec, 4.87059/4.87059 sec, 12.0712/12.0712 sec, 32.4098/32.4098 sec, 14.8914/14.8914 sec )
[LOG] Total clause size reduction: 41980 --> 3321 (518 --> 12, 438 --> 26, 8496 --> 862, 3834 --> 300, 2310 --> 117, 1725 --> 83, 2652 --> 150, 2613 --> 140, 2640 --> 328, 1560 --> 87, 2304 --> 288, 2205 --> 125, 3100 --> 212, 5185 --> 435, 2400 --> 156 )
[LOG] Average clause size reduction: 64.9845 --> 5.14087 (64.75 --> 1.5, 62.5714 --> 3.71429, 71.395 --> 7.2437, 69.7091 --> 5.45455, 67.9412 --> 3.44118, 66.3462 --> 3.19231, 66.3 --> 3.75, 65.325 --> 3.5, 64.3902 --> 8, 62.4 --> 3.48, 62.2703 --> 7.78378, 61.25 --> 3.47222, 60.7843 --> 4.15686, 60.2907 --> 5.05814, 58.5366 --> 3.80488 )
[LOG] Overall execution time: 383.037 sec CPU time.
[LOG] Overall execution time: 385 sec real time.
Synthesis time: 384.63 sec (Real time) / 372.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 153.54 sec (Real time) / 153.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 2184 12 47 1 2110
=====================  genbuf9f9y.aag =====================
[LOG] Relation determinization time: 5450.32 sec CPU time.
[LOG] Relation determinization time: 5463 sec real time.
[LOG] Final circuit size: 3858 new AND gates.
[LOG] Size before ABC: 8342 AND gates.
[LOG] Size after ABC: 3858 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5404.76/5417 sec (12.8608/13 sec, 1.58052/2 sec, 140.612/141 sec, 120.023/120 sec, 92.8305/93 sec, 117.712/118 sec, 68.6971/69 sec, 33.0896/33 sec, 363.513/364 sec, 65.8157/66 sec, 305.917/307 sec, 79.2188/79 sec, 38.9753/39 sec, 2735.91/2742 sec, 516.124/518 sec, 381.598/382 sec, 330.289/331 sec )
[LOG] Nr of iterations: 1298 (7, 18, 89, 48, 65, 44, 52, 41, 65, 50, 45, 58, 41, 435, 142, 58, 40 )
[LOG] Total clause computation time: 2655.23/2665 sec (10.2915/10.2915 sec, 0.203903/0.203903 sec, 83.0508/83.0508 sec, 23.7086/23.7086 sec, 21.9023/21.9023 sec, 19.6549/19.6549 sec, 25.8622/25.8622 sec, 6.95292/6.95292 sec, 292.209/292.209 sec, 5.54292/5.54292 sec, 198.559/198.559 sec, 12.3605/12.3605 sec, 9.8025/9.8025 sec, 1880.74/1880.74 sec, 27.147/27.147 sec, 9.3445/9.3445 sec, 27.902/27.902 sec )
[LOG] Total clause minimization time: 2746.53/2749 sec (2.55756/2.55756 sec, 1.34966/1.34966 sec, 57.366/57.366 sec, 96.2223/96.2223 sec, 70.798/70.798 sec, 97.9616/97.9616 sec, 42.7308/42.7308 sec, 26.0497/26.0497 sec, 71.1748/71.1748 sec, 60.1669/60.1669 sec, 107.262/107.262 sec, 66.74/66.74 sec, 29.0988/29.0988 sec, 854.018/854.018 sec, 488.617/488.617 sec, 372.12/372.12 sec, 302.292/302.292 sec )
[LOG] Total clause size reduction: 90775 --> 8342 (486 --> 10, 1360 --> 53, 6952 --> 615, 3666 --> 197, 4928 --> 318, 3268 --> 154, 3825 --> 227, 2960 --> 190, 4672 --> 721, 3528 --> 192, 3124 --> 418, 3990 --> 200, 2760 --> 131, 29512 --> 3762, 9447 --> 804, 3762 --> 241, 2535 --> 109 )
[LOG] Average clause size reduction: 69.9345 --> 6.42681 (69.4286 --> 1.42857, 75.5556 --> 2.94444, 78.1124 --> 6.91011, 76.375 --> 4.10417, 75.8154 --> 4.89231, 74.2727 --> 3.5, 73.5577 --> 4.36538, 72.1951 --> 4.63415, 71.8769 --> 11.0923, 70.56 --> 3.84, 69.4222 --> 9.28889, 68.7931 --> 3.44828, 67.3171 --> 3.19512, 67.8437 --> 8.64828, 66.5282 --> 5.66197, 64.8621 --> 4.15517, 63.375 --> 2.725 )
[LOG] Overall execution time: 5450.42 sec CPU time.
[LOG] Overall execution time: 5463 sec real time.
Synthesis time: 5463.63 sec (Real time) / 5320.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.69 sec (Real time) / 2.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 545.53 sec (Real time) / 543.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 514 30 51 1 433
Raw AIGER output size: aag 4372 13 51 1 4291
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9755.92 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 4.0714 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1113 new AND gates.
[LOG] Size before ABC: 2101 AND gates.
[LOG] Size after ABC: 1112 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.01435/4 sec (0.026913/0 sec, 0.014087/0 sec, 0.171166/0 sec, 0.001881/0 sec, 0.03823/0 sec, 0.009922/0 sec, 0.891053/1 sec, 2.8611/3 sec )
[LOG] Nr of iterations: 330 (5, 5, 9, 4, 18, 11, 206, 72 )
[LOG] Total clause computation time: 3.1647/3 sec (0.02424/0.02424 sec, 0.010667/0.010667 sec, 0.141771/0.141771 sec, 0.000652/0.000652 sec, 0.00855/0.00855 sec, 0.002014/0.002014 sec, 0.379944/0.379944 sec, 2.59686/2.59686 sec )
[LOG] Total clause minimization time: 0.835906/1 sec (0.00256/0.00256 sec, 0.003252/0.003252 sec, 0.029136/0.029136 sec, 0.00114/0.00114 sec, 0.029263/0.029263 sec, 0.007549/0.007549 sec, 0.503531/0.503531 sec, 0.259475/0.259475 sec )
[LOG] Total clause size reduction: 11972 --> 2101 (172 --> 7, 168 --> 16, 328 --> 26, 120 --> 5, 663 --> 62, 380 --> 35, 7585 --> 1554, 2556 --> 396 )
[LOG] Average clause size reduction: 36.2788 --> 6.36667 (34.4 --> 1.4, 33.6 --> 3.2, 36.4444 --> 2.88889, 30 --> 1.25, 36.8333 --> 3.44444, 34.5455 --> 3.18182, 36.8204 --> 7.54369, 35.5 --> 5.5 )
[LOG] Overall execution time: 4.07376 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.37 sec (Real time) / 4.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.92 sec (Real time) / 3.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1332 7 28 1 1290
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 7.5409 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1581 new AND gates.
[LOG] Size before ABC: 2888 AND gates.
[LOG] Size after ABC: 1581 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.36099/7 sec (0.048433/0 sec, 0.694276/1 sec, 0.005957/0 sec, 0.71303/1 sec, 0.005572/0 sec, 0.75465/0 sec, 1.66933/2 sec, 0.782206/1 sec, 2.34037/2 sec, 0.347156/0 sec )
[LOG] Nr of iterations: 515 (4, 67, 6, 40, 5, 130, 38, 110, 82, 33 )
[LOG] Total clause computation time: 3.87035/5 sec (0.041522/0.041522 sec, 0.05191/0.05191 sec, 0.001803/0.001803 sec, 0.411746/0.411746 sec, 0.001733/0.001733 sec, 0.098454/0.098454 sec, 1.44303/1.44303 sec, 0.102219/0.102219 sec, 1.59573/1.59573 sec, 0.122207/0.122207 sec )
[LOG] Total clause minimization time: 3.45069/2 sec (0.006709/0.006709 sec, 0.638659/0.638659 sec, 0.003818/0.003818 sec, 0.299225/0.299225 sec, 0.00357/0.00357 sec, 0.650118/0.650118 sec, 0.223233/0.223233 sec, 0.670263/0.670263 sec, 0.734613/0.734613 sec, 0.220487/0.220487 sec )
[LOG] Total clause size reduction: 23990 --> 2888 (159 --> 5, 3432 --> 679, 255 --> 9, 1950 --> 200, 196 --> 7, 6192 --> 614, 1739 --> 231, 5014 --> 480, 3645 --> 482, 1408 --> 181 )
[LOG] Average clause size reduction: 46.5825 --> 5.60777 (39.75 --> 1.25, 51.2239 --> 10.1343, 42.5 --> 1.5, 48.75 --> 5, 39.2 --> 1.4, 47.6308 --> 4.72308, 45.7632 --> 6.07895, 45.5818 --> 4.36364, 44.4512 --> 5.87805, 42.6667 --> 5.48485 )
[LOG] Overall execution time: 7.54438 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.93 sec (Real time) / 7.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.11 sec (Real time) / 11.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 1871 9 34 1 1818
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 468.578 sec CPU time.
[LOG] Relation determinization time: 471 sec real time.
[LOG] Final circuit size: 12039 new AND gates.
[LOG] Size before ABC: 24270 AND gates.
[LOG] Size after ABC: 12038 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 468.183/469 sec (0.090056/0 sec, 0.628716/1 sec, 0.005246/0 sec, 0.737451/1 sec, 0.011568/0 sec, 1.3235/1 sec, 0.046341/0 sec, 9.13502/9 sec, 73.4152/74 sec, 368.952/369 sec, 13.8379/14 sec )
[LOG] Nr of iterations: 2870 (6, 11, 4, 10, 7, 113, 16, 736, 817, 939, 211 )
[LOG] Total clause computation time: 244.299/245 sec (0.0818/0.0818 sec, 0.605288/0.605288 sec, 0.001642/0.001642 sec, 0.061856/0.061856 sec, 0.002865/0.002865 sec, 0.101324/0.101324 sec, 0.00754/0.00754 sec, 0.993482/0.993482 sec, 40.21/40.21 sec, 197.115/197.115 sec, 5.1177/5.1177 sec )
[LOG] Total clause minimization time: 223.029/223 sec (0.007999/0.007999 sec, 0.022611/0.022611 sec, 0.003375/0.003375 sec, 0.675027/0.675027 sec, 0.008226/0.008226 sec, 1.21523/1.21523 sec, 0.037451/0.037451 sec, 8.07832/8.07832 sec, 32.9929/32.9929 sec, 171.398/171.398 sec, 8.58954/8.58954 sec )
[LOG] Total clause size reduction: 148608 --> 24270 (300 --> 9, 590 --> 45, 174 --> 6, 513 --> 35, 336 --> 14, 6160 --> 616, 810 --> 66, 38955 --> 6281, 42432 --> 6924, 47838 --> 8633, 10500 --> 1641 )
[LOG] Average clause size reduction: 51.7798 --> 8.45645 (50 --> 1.5, 53.6364 --> 4.09091, 43.5 --> 1.5, 51.3 --> 3.5, 48 --> 2, 54.5133 --> 5.45133, 50.625 --> 4.125, 52.928 --> 8.53397, 51.9364 --> 8.47491, 50.9457 --> 9.19382, 49.763 --> 7.77725 )
[LOG] Overall execution time: 468.583 sec CPU time.
[LOG] Overall execution time: 471 sec real time.
Synthesis time: 471.39 sec (Real time) / 467.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.72 sec (Real time) / 7.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 684.47 sec (Real time) / 682.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 12377 11 38 1 12318
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 38.1655 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 3703 new AND gates.
[LOG] Size before ABC: 7319 AND gates.
[LOG] Size after ABC: 3703 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 37.5918/38 sec (3.92437/4 sec, 2.42499/2 sec, 3.09853/3 sec, 5.97858/6 sec, 2.46497/3 sec, 2.91262/3 sec, 1.87343/2 sec, 0.997834/1 sec, 10.4786/10 sec, 0.083942/0 sec, 2.37969/3 sec, 0.927925/1 sec, 0.046385/0 sec )
[LOG] Nr of iterations: 1074 (187, 162, 164, 20, 137, 167, 95, 36, 67, 13, 9, 9, 8 )
[LOG] Total clause computation time: 15.6862/21 sec (0.892618/0.892618 sec, 0.306357/0.306357 sec, 0.448916/0.448916 sec, 5.87702/5.87702 sec, 0.268808/0.268808 sec, 0.337726/0.337726 sec, 0.184891/0.184891 sec, 0.431647/0.431647 sec, 4.11865/4.11865 sec, 0.017102/0.017102 sec, 2.33089/2.33089 sec, 0.45749/0.45749 sec, 0.014062/0.014062 sec )
[LOG] Total clause minimization time: 21.7334/17 sec (3.01514/3.01514 sec, 2.10194/2.10194 sec, 2.62732/2.62732 sec, 0.097543/0.097543 sec, 2.1747/2.1747 sec, 2.54466/2.54466 sec, 1.66954/1.66954 sec, 0.555591/0.555591 sec, 6.33868/6.33868 sec, 0.064033/0.064033 sec, 0.045944/0.045944 sec, 0.467793/0.467793 sec, 0.03049/0.03049 sec )
[LOG] Total clause size reduction: 69594 --> 7319 (12834 --> 2186, 10948 --> 836, 10921 --> 1470, 1254 --> 81, 8840 --> 664, 10624 --> 847, 5922 --> 454, 2170 --> 209, 4026 --> 479, 720 --> 34, 472 --> 19, 464 --> 24, 399 --> 16 )
[LOG] Average clause size reduction: 64.7989 --> 6.81471 (68.631 --> 11.6898, 67.5802 --> 5.16049, 66.5915 --> 8.96341, 62.7 --> 4.05, 64.5255 --> 4.84672, 63.6168 --> 5.07186, 62.3368 --> 4.77895, 60.2778 --> 5.80556, 60.0896 --> 7.14925, 55.3846 --> 2.61538, 52.4444 --> 2.11111, 51.5556 --> 2.66667, 49.875 --> 2 )
[LOG] Overall execution time: 38.1715 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 39.01 sec (Real time) / 37.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.68 sec (Real time) / 2.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 52.79 sec (Real time) / 52.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 4117 13 43 1 4048
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 47.994 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 4395 new AND gates.
[LOG] Size before ABC: 8878 AND gates.
[LOG] Size after ABC: 4395 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 47.3139/47 sec (4.91423/5 sec, 3.11663/3 sec, 3.93595/4 sec, 4.27589/4 sec, 3.03856/3 sec, 2.60793/3 sec, 7.86925/7 sec, 2.77297/3 sec, 1.22556/1 sec, 12.3945/13 sec, 0.052956/0 sec, 0.067852/0 sec, 1.01209/1 sec, 0.02952/0 sec )
[LOG] Nr of iterations: 1293 (223, 204, 180, 20, 137, 127, 134, 114, 43, 78, 9, 12, 7, 5 )
[LOG] Total clause computation time: 17.9762/15 sec (0.541261/0.541261 sec, 0.391411/0.391411 sec, 0.62053/0.62053 sec, 4.1541/4.1541 sec, 0.328596/0.328596 sec, 0.266232/0.266232 sec, 0.295295/0.295295 sec, 0.283804/0.283804 sec, 0.609556/0.609556 sec, 9.96159/9.96159 sec, 0.014306/0.014306 sec, 0.017127/0.017127 sec, 0.48449/0.48449 sec, 0.007936/0.007936 sec )
[LOG] Total clause minimization time: 29.1067/32 sec (4.34471/4.34471 sec, 2.70359/2.70359 sec, 3.28789/3.28789 sec, 0.117772/0.117772 sec, 2.69289/2.69289 sec, 2.32333/2.32333 sec, 7.54488/7.54488 sec, 2.45889/2.45889 sec, 0.600997/0.600997 sec, 2.40145/2.40145 sec, 0.036368/0.036368 sec, 0.047863/0.047863 sec, 0.525782/0.525782 sec, 0.020276/0.020276 sec )
[LOG] Total clause size reduction: 92469 --> 8878 (16872 --> 2770, 15225 --> 1116, 13246 --> 1757, 1387 --> 83, 9792 --> 573, 8946 --> 559, 9310 --> 608, 7797 --> 530, 2856 --> 254, 5159 --> 569, 528 --> 15, 715 --> 24, 384 --> 11, 252 --> 9 )
[LOG] Average clause size reduction: 71.5151 --> 6.8662 (75.6592 --> 12.4215, 74.6324 --> 5.47059, 73.5889 --> 9.76111, 69.35 --> 4.15, 71.4745 --> 4.18248, 70.4409 --> 4.40157, 69.4776 --> 4.53731, 68.3947 --> 4.64912, 66.4186 --> 5.90698, 66.141 --> 7.29487, 58.6667 --> 1.66667, 59.5833 --> 2, 54.8571 --> 1.57143, 50.4 --> 1.8 )
[LOG] Overall execution time: 48.0003 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 49.01 sec (Real time) / 47.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.35 sec (Real time) / 3.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 364.00 sec (Real time) / 362.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 4866 15 47 1 4790
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 67.8587 sec CPU time.
[LOG] Relation determinization time: 69 sec real time.
[LOG] Final circuit size: 4561 new AND gates.
[LOG] Size before ABC: 9522 AND gates.
[LOG] Size after ABC: 4560 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 66.803/67 sec (6.94099/7 sec, 4.20004/5 sec, 10.4931/10 sec, 1.45674/2 sec, 3.63827/3 sec, 11.719/12 sec, 3.56381/4 sec, 3.65335/3 sec, 3.24635/3 sec, 2.29281/3 sec, 15.3518/15 sec, 0.08413/0 sec, 0.057072/0 sec, 0.076468/0 sec, 0.029/0 sec )
[LOG] Nr of iterations: 1408 (207, 162, 248, 26, 129, 132, 130, 115, 100, 49, 82, 9, 7, 7, 5 )
[LOG] Total clause computation time: 18.556/19 sec (1.68758/1.68758 sec, 0.549936/0.549936 sec, 0.947118/0.947118 sec, 1.22643/1.22643 sec, 0.376656/0.376656 sec, 0.407173/0.407173 sec, 0.412335/0.412335 sec, 0.351311/0.351311 sec, 0.308398/0.308398 sec, 0.769997/0.769997 sec, 11.4587/11.4587 sec, 0.026164/0.026164 sec, 0.013287/0.013287 sec, 0.012991/0.012991 sec, 0.007924/0.007924 sec )
[LOG] Total clause minimization time: 47.8712/48 sec (5.22059/5.22059 sec, 3.6274/3.6274 sec, 9.49287/9.49287 sec, 0.222549/0.222549 sec, 3.23943/3.23943 sec, 11.2736/11.2736 sec, 3.11011/3.11011 sec, 3.265/3.265 sec, 2.89973/2.89973 sec, 1.497/1.497 sec, 3.84737/3.84737 sec, 0.054494/0.054494 sec, 0.041226/0.041226 sec, 0.060811/0.060811 sec, 0.019052/0.019052 sec )
[LOG] Total clause size reduction: 111215 --> 9522 (17304 --> 2626, 13363 --> 749, 20254 --> 2476, 2025 --> 123, 10240 --> 536, 10349 --> 589, 10062 --> 550, 8778 --> 504, 7524 --> 440, 3600 --> 289, 5994 --> 593, 584 --> 18, 432 --> 11, 426 --> 11, 280 --> 7 )
[LOG] Average clause size reduction: 78.9879 --> 6.76278 (83.5942 --> 12.686, 82.4877 --> 4.62346, 81.6694 --> 9.98387, 77.8846 --> 4.73077, 79.3798 --> 4.15504, 78.4015 --> 4.46212, 77.4 --> 4.23077, 76.3304 --> 4.38261, 75.24 --> 4.4, 73.4694 --> 5.89796, 73.0976 --> 7.23171, 64.8889 --> 2, 61.7143 --> 1.57143, 60.8571 --> 1.57143, 56 --> 1.4 )
[LOG] Overall execution time: 67.8672 sec CPU time.
[LOG] Overall execution time: 69 sec real time.
Synthesis time: 69.06 sec (Real time) / 66.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.77 sec (Real time) / 3.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 101.92 sec (Real time) / 101.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 5093 17 52 1 5010
=====================  amba8c7y.aag =====================
[LOG] Relation determinization time: 7528.67 sec CPU time.
[LOG] Relation determinization time: 7557 sec real time.
[LOG] Final circuit size: 40120 new AND gates.
[LOG] Size before ABC: 92940 AND gates.
[LOG] Size after ABC: 40120 AND gates.
[LOG] Time for optimizing with ABC: 13 seconds.
[LOG] Total time for all control signals: 7521.71/7537 sec (14.8029/15 sec, 24.043/24 sec, 38.4846/39 sec, 17.8385/17 sec, 121.115/122 sec, 217.805/218 sec, 415.735/417 sec, 1073.45/1075 sec, 882.672/885 sec, 2344.77/2349 sec, 3.75501/4 sec, 2363.7/2369 sec, 1.15281/1 sec, 0.630188/0 sec, 1.21663/2 sec, 0.53757/0 sec )
[LOG] Nr of iterations: 10664 (7, 269, 377, 23, 1160, 1381, 1629, 1626, 2021, 1841, 24, 276, 7, 5, 11, 7 )
[LOG] Total clause computation time: 819.32/830 sec (5.24789/5.24789 sec, 3.58831/3.58831 sec, 3.87667/3.87667 sec, 14.7946/14.7946 sec, 11.6846/11.6846 sec, 19.6456/19.6456 sec, 35.309/35.309 sec, 51.1687/51.1687 sec, 78.5601/78.5601 sec, 75.9796/75.9796 sec, 0.456199/0.456199 sec, 518.068/518.068 sec, 0.548589/0.548589 sec, 0.100047/0.100047 sec, 0.189968/0.189968 sec, 0.101841/0.101841 sec )
[LOG] Total clause minimization time: 6683.7/6691 sec (9.55027/9.55027 sec, 20.2942/20.2942 sec, 34.4119/34.4119 sec, 3.03056/3.03056 sec, 108.637/108.637 sec, 197.022/197.022 sec, 378.64/378.64 sec, 1019.33/1019.33 sec, 799.147/799.147 sec, 2263.19/2263.19 sec, 3.22397/3.22397 sec, 1844.7/1844.7 sec, 0.591318/0.591318 sec, 0.514307/0.514307 sec, 0.996737/0.996737 sec, 0.420491/0.420491 sec )
[LOG] Total clause size reduction: 898874 --> 92940 (546 --> 38, 24120 --> 2066, 33464 --> 4455, 1936 --> 104, 100833 --> 9769, 118680 --> 12013, 138380 --> 14309, 136500 --> 14486, 167660 --> 17568, 150880 --> 15287, 1863 --> 129, 22000 --> 2638, 474 --> 17, 312 --> 13, 770 --> 33, 456 --> 15 )
[LOG] Average clause size reduction: 84.2905 --> 8.7153 (78 --> 5.42857, 89.6654 --> 7.6803, 88.7639 --> 11.817, 84.1739 --> 4.52174, 86.925 --> 8.42155, 85.9377 --> 8.69877, 84.9478 --> 8.78392, 83.9483 --> 8.90898, 82.9589 --> 8.69273, 81.9555 --> 8.30364, 77.625 --> 5.375, 79.7101 --> 9.55797, 67.7143 --> 2.42857, 62.4 --> 2.6, 70 --> 3, 65.1429 --> 2.14286 )
[LOG] Overall execution time: 7528.7 sec CPU time.
[LOG] Overall execution time: 7557 sec real time.
Synthesis time: 7556.79 sec (Real time) / 7480.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.39 sec (Real time) / 16.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.05 sec (Real time) / 9971.82 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 602 35 56 1 511
Raw AIGER output size: aag 40722 19 56 1 40631
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 232.552 sec CPU time.
[LOG] Relation determinization time: 235 sec real time.
[LOG] Final circuit size: 8141 new AND gates.
[LOG] Size before ABC: 17847 AND gates.
[LOG] Size after ABC: 8141 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 230.341/231 sec (20.08/20 sec, 17.6371/18 sec, 17.1288/17 sec, 18.0983/18 sec, 10.6041/11 sec, 8.57655/8 sec, 25.4111/26 sec, 9.60359/9 sec, 9.32377/10 sec, 10.9762/11 sec, 10.0706/10 sec, 25.8069/26 sec, 36.3386/36 sec, 0.207651/0 sec, 2.24553/3 sec, 4.92456/4 sec, 3.24591/4 sec, 0.061577/0 sec )
[LOG] Nr of iterations: 2502 (338, 284, 297, 39, 201, 185, 168, 186, 168, 189, 189, 87, 115, 14, 11, 13, 13, 5 )
[LOG] Total clause computation time: 85.3121/81 sec (3.63088/3.63088 sec, 6.41818/6.41818 sec, 2.27556/2.27556 sec, 17.4936/17.4936 sec, 0.997834/0.997834 sec, 0.841697/0.841697 sec, 17.9508/17.9508 sec, 0.790217/0.790217 sec, 0.731832/0.731832 sec, 0.922336/0.922336 sec, 0.856225/0.856225 sec, 1.83831/1.83831 sec, 26.9354/26.9354 sec, 0.052798/0.052798 sec, 2.05715/2.05715 sec, 0.355834/0.355834 sec, 1.14592/1.14592 sec, 0.017566/0.017566 sec )
[LOG] Total clause minimization time: 143.686/149 sec (16.3332/16.3332 sec, 11.1246/11.1246 sec, 14.7209/14.7209 sec, 0.583845/0.583845 sec, 9.52074/9.52074 sec, 7.64061/7.64061 sec, 7.36788/7.36788 sec, 8.69844/8.69844 sec, 8.4951/8.4951 sec, 9.93117/9.93117 sec, 9.08238/9.08238 sec, 23.8801/23.8801 sec, 9.28683/9.28683 sec, 0.147817/0.147817 sec, 0.178947/0.178947 sec, 4.56212/4.56212 sec, 2.09054/2.09054 sec, 0.040865/0.040865 sec )
[LOG] Total clause size reduction: 235423 --> 17847 (33700 --> 5127, 28017 --> 1441, 29008 --> 3433, 3686 --> 183, 19200 --> 838, 17480 --> 833, 15698 --> 815, 17205 --> 871, 15364 --> 789, 17108 --> 958, 16920 --> 1025, 7654 --> 576, 10032 --> 845, 1131 --> 25, 860 --> 24, 1020 --> 23, 1008 --> 34, 332 --> 7 )
[LOG] Average clause size reduction: 94.0939 --> 7.13309 (99.7041 --> 15.1686, 98.6514 --> 5.07394, 97.67 --> 11.5589, 94.5128 --> 4.69231, 95.5224 --> 4.16915, 94.4865 --> 4.5027, 93.4405 --> 4.85119, 92.5 --> 4.6828, 91.4524 --> 4.69643, 90.5185 --> 5.06878, 89.5238 --> 5.42328, 87.977 --> 6.62069, 87.2348 --> 7.34783, 80.7857 --> 1.78571, 78.1818 --> 2.18182, 78.4615 --> 1.76923, 77.5385 --> 2.61538, 66.4 --> 1.4 )
[LOG] Overall execution time: 232.565 sec CPU time.
[LOG] Overall execution time: 235 sec real time.
Synthesis time: 235.12 sec (Real time) / 227.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.33 sec (Real time) / 7.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 457.15 sec (Real time) / 455.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 8824 21 61 1 8724
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 275.959 sec CPU time.
[LOG] Relation determinization time: 279 sec real time.
[LOG] Final circuit size: 7935 new AND gates.
[LOG] Size before ABC: 17213 AND gates.
[LOG] Size after ABC: 7935 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 273.163/274 sec (14.8893/15 sec, 19.9407/20 sec, 12.301/12 sec, 26.3064/27 sec, 7.75914/8 sec, 8.08134/8 sec, 7.83016/8 sec, 9.80857/9 sec, 35.7931/36 sec, 9.87002/10 sec, 11.0775/11 sec, 11.5899/12 sec, 38.3014/38 sec, 50.7453/51 sec, 0.293994/0 sec, 2.45201/3 sec, 2.40363/2 sec, 3.64397/4 sec, 0.075887/0 sec )
[LOG] Nr of iterations: 2596 (218, 297, 218, 37, 216, 181, 186, 178, 199, 201, 168, 182, 92, 169, 19, 11, 10, 9, 5 )
[LOG] Total clause computation time: 87.7413/89 sec (3.56032/3.56032 sec, 1.40673/1.40673 sec, 1.52806/1.52806 sec, 25.8742/25.8742 sec, 0.963862/0.963862 sec, 0.925079/0.925079 sec, 0.816039/0.816039 sec, 0.814448/0.814448 sec, 0.94084/0.94084 sec, 1.08196/1.08196 sec, 0.858927/0.858927 sec, 1.04259/1.04259 sec, 3.08084/3.08084 sec, 39.1406/39.1406 sec, 0.089809/0.089809 sec, 2.33088/2.33088 sec, 1.34943/1.34943 sec, 1.90551/1.90551 sec, 0.031156/0.031156 sec )
[LOG] Total clause minimization time: 183.821/185 sec (11.2639/11.2639 sec, 18.4288/18.4288 sec, 10.6856/10.6856 sec, 0.412744/0.412744 sec, 6.67994/6.67994 sec, 7.05643/7.05643 sec, 6.90758/6.90758 sec, 8.88603/8.88603 sec, 34.7105/34.7105 sec, 8.6267/8.6267 sec, 10.0777/10.0777 sec, 10.3926/10.3926 sec, 35.126/35.126 sec, 11.4358/11.4358 sec, 0.19383/0.19383 sec, 0.11298/0.11298 sec, 1.04906/1.04906 sec, 1.73302/1.73302 sec, 0.041405/0.041405 sec )
[LOG] Total clause size reduction: 259717 --> 17213 (23219 --> 3434, 31376 --> 1671, 22785 --> 2684, 3744 --> 177, 22145 --> 1116, 18360 --> 830, 18685 --> 901, 17700 --> 842, 19602 --> 991, 19600 --> 949, 16199 --> 817, 17376 --> 846, 8645 --> 627, 15792 --> 1232, 1674 --> 35, 920 --> 22, 819 --> 17, 720 --> 15, 356 --> 7 )
[LOG] Average clause size reduction: 100.045 --> 6.63059 (106.509 --> 15.7523, 105.643 --> 5.62626, 104.518 --> 12.3119, 101.189 --> 4.78378, 102.523 --> 5.16667, 101.436 --> 4.58564, 100.457 --> 4.84409, 99.4382 --> 4.73034, 98.5025 --> 4.9799, 97.5124 --> 4.72139, 96.4226 --> 4.8631, 95.4725 --> 4.64835, 93.9674 --> 6.81522, 93.4438 --> 7.28994, 88.1053 --> 1.84211, 83.6364 --> 2, 81.9 --> 1.7, 80 --> 1.66667, 71.2 --> 1.4 )
[LOG] Overall execution time: 275.974 sec CPU time.
[LOG] Overall execution time: 279 sec real time.
Synthesis time: 278.36 sec (Real time) / 270.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.83 sec (Real time) / 6.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1966.98 sec (Real time) / 1961.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 8672 23 65 1 8565
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 6.20603 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1226 new AND gates.
[LOG] Size before ABC: 2184 AND gates.
[LOG] Size after ABC: 1225 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.12454/6 sec (0.035734/0 sec, 0.041143/0 sec, 0.546819/0 sec, 0.003055/0 sec, 0.074282/1 sec, 0.011526/0 sec, 1.40824/1 sec, 4.00375/4 sec )
[LOG] Nr of iterations: 340 (6, 10, 9, 5, 24, 10, 207, 69 )
[LOG] Total clause computation time: 4.42765/4 sec (0.031235/0.031235 sec, 0.025891/0.025891 sec, 0.015156/0.015156 sec, 0.00101/0.00101 sec, 0.019783/0.019783 sec, 0.002372/0.002372 sec, 0.678264/0.678264 sec, 3.65394/3.65394 sec )
[LOG] Total clause minimization time: 1.67767/2 sec (0.004243/0.004243 sec, 0.01478/0.01478 sec, 0.53114/0.53114 sec, 0.001882/0.001882 sec, 0.053475/0.053475 sec, 0.008675/0.008675 sec, 0.719374/0.719374 sec, 0.344099/0.344099 sec )
[LOG] Total clause size reduction: 13386 --> 2184 (230 --> 9, 405 --> 58, 352 --> 24, 172 --> 7, 966 --> 83, 369 --> 32, 8240 --> 1569, 2652 --> 402 )
[LOG] Average clause size reduction: 39.3706 --> 6.42353 (38.3333 --> 1.5, 40.5 --> 5.8, 39.1111 --> 2.66667, 34.4 --> 1.4, 40.25 --> 3.45833, 36.9 --> 3.2, 39.8068 --> 7.57971, 38.4348 --> 5.82609 )
[LOG] Overall execution time: 6.20921 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.58 sec (Real time) / 6.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.39 sec (Real time) / 5.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1460 7 31 1 1415
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 16.6263 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 2339 new AND gates.
[LOG] Size before ABC: 4422 AND gates.
[LOG] Size after ABC: 2339 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.4612/16 sec (0.045989/0 sec, 0.896865/0 sec, 0.01011/0 sec, 0.688797/1 sec, 0.005871/0 sec, 1.50638/2 sec, 0.882162/1 sec, 5.15529/5 sec, 2.0282/2 sec, 5.24157/5 sec )
[LOG] Nr of iterations: 719 (6, 94, 9, 28, 5, 175, 81, 163, 120, 38 )
[LOG] Total clause computation time: 1.65897/0 sec (0.039374/0.039374 sec, 0.396061/0.396061 sec, 0.003017/0.003017 sec, 0.021922/0.021922 sec, 0.001819/0.001819 sec, 0.153/0.153 sec, 0.13855/0.13855 sec, 0.196456/0.196456 sec, 0.524571/0.524571 sec, 0.184202/0.184202 sec )
[LOG] Total clause minimization time: 14.708/16 sec (0.006281/0.006281 sec, 0.494987/0.494987 sec, 0.006608/0.006608 sec, 0.664534/0.664534 sec, 0.003745/0.003745 sec, 1.34053/1.34053 sec, 0.732973/0.732973 sec, 4.93401/4.93401 sec, 1.47678/1.47678 sec, 5.04756/5.04756 sec )
[LOG] Total clause size reduction: 35020 --> 4422 (275 --> 10, 5022 --> 979, 424 --> 15, 1404 --> 136, 204 --> 7, 8700 --> 871, 3920 --> 594, 7776 --> 821, 5593 --> 736, 1702 --> 253 )
[LOG] Average clause size reduction: 48.7065 --> 6.15021 (45.8333 --> 1.66667, 53.4255 --> 10.4149, 47.1111 --> 1.66667, 50.1429 --> 4.85714, 40.8 --> 1.4, 49.7143 --> 4.97714, 48.3951 --> 7.33333, 47.7055 --> 5.03681, 46.6083 --> 6.13333, 44.7895 --> 6.65789 )
[LOG] Overall execution time: 16.6301 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.26 sec (Real time) / 16.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.34 sec (Real time) / 1.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 30.36 sec (Real time) / 30.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 2625 9 36 1 2570
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 1928.94 sec CPU time.
[LOG] Relation determinization time: 1939 sec real time.
[LOG] Final circuit size: 22439 new AND gates.
[LOG] Size before ABC: 47521 AND gates.
[LOG] Size after ABC: 22438 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 1927.88/1932 sec (0.231686/1 sec, 21.7868/21 sec, 0.026941/1 sec, 1.94697/1 sec, 0.023918/0 sec, 3.76493/4 sec, 0.147687/0 sec, 41.3556/42 sec, 156.095/156 sec, 1548.29/1552 sec, 154.209/154 sec )
[LOG] Nr of iterations: 4697 (6, 9, 6, 16, 5, 65, 14, 1122, 1045, 1907, 502 )
[LOG] Total clause computation time: 1096.43/1078 sec (0.189406/0.189406 sec, 21.7591/21.7591 sec, 0.008775/0.008775 sec, 0.295531/0.295531 sec, 0.008858/0.008858 sec, 0.428148/0.428148 sec, 0.026081/0.026081 sec, 4.68419/4.68419 sec, 10.9998/10.9998 sec, 980.027/980.027 sec, 78.002/78.002 sec )
[LOG] Total clause minimization time: 827.24/845 sec (0.041233/0.041233 sec, 0.026367/0.026367 sec, 0.017399/0.017399 sec, 1.64788/1.64788 sec, 0.01402/0.01402 sec, 3.32261/3.32261 sec, 0.118461/0.118461 sec, 36.3219/36.3219 sec, 144.351/144.351 sec, 566/566 sec, 75.38/75.38 sec )
[LOG] Total clause size reduction: 261064 --> 47521 (320 --> 11, 504 --> 34, 310 --> 10, 915 --> 92, 240 --> 7, 3776 --> 254, 754 --> 64, 63897 --> 10835, 58464 --> 10744, 104830 --> 20840, 27054 --> 4630 )
[LOG] Average clause size reduction: 55.581 --> 10.1173 (53.3333 --> 1.83333, 56 --> 3.77778, 51.6667 --> 1.66667, 57.1875 --> 5.75, 48 --> 1.4, 58.0923 --> 3.90769, 53.8571 --> 4.57143, 56.9492 --> 9.65686, 55.9464 --> 10.2813, 54.9712 --> 10.9282, 53.8924 --> 9.22311 )
[LOG] Overall execution time: 1928.95 sec CPU time.
[LOG] Overall execution time: 1939 sec real time.
Synthesis time: 1938.86 sec (Real time) / 1923.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.62 sec (Real time) / 12.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2759.85 sec (Real time) / 2751.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 22788 11 42 1 22725
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 52.2302 sec CPU time.
[LOG] Relation determinization time: 53 sec real time.
[LOG] Final circuit size: 4828 new AND gates.
[LOG] Size before ABC: 9734 AND gates.
[LOG] Size after ABC: 4827 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 51.7039/52 sec (3.14519/4 sec, 2.61057/2 sec, 4.23449/4 sec, 5.07534/6 sec, 4.67627/4 sec, 10.0084/10 sec, 4.75213/5 sec, 1.62451/2 sec, 14.4279/14 sec, 0.07412/0 sec, 0.38624/1 sec, 0.653198/0 sec, 0.035538/0 sec )
[LOG] Nr of iterations: 1367 (116, 220, 223, 15, 224, 213, 182, 46, 90, 11, 10, 10, 7 )
[LOG] Total clause computation time: 11.6817/15 sec (0.973585/0.973585 sec, 0.264953/0.264953 sec, 0.55739/0.55739 sec, 4.99124/4.99124 sec, 0.445122/0.445122 sec, 0.440012/0.440012 sec, 0.445721/0.445721 sec, 0.337339/0.337339 sec, 2.63634/2.63634 sec, 0.01798/0.01798 sec, 0.324458/0.324458 sec, 0.237104/0.237104 sec, 0.010416/0.010416 sec )
[LOG] Total clause minimization time: 39.7393/37 sec (2.15547/2.15547 sec, 2.31939/2.31939 sec, 3.63231/3.63231 sec, 0.079989/0.079989 sec, 4.1786/4.1786 sec, 9.52786/9.52786 sec, 4.25547/4.25547 sec, 1.27391/1.27391 sec, 11.7672/11.7672 sec, 0.053575/0.053575 sec, 0.058964/0.058964 sec, 0.412917/0.412917 sec, 0.023591/0.023591 sec )
[LOG] Total clause size reduction: 93721 --> 9734 (8395 --> 1348, 15768 --> 1259, 15762 --> 2192, 980 --> 64, 15387 --> 1509, 14416 --> 1249, 12127 --> 1072, 2970 --> 267, 5785 --> 696, 640 --> 25, 567 --> 22, 558 --> 20, 366 --> 11 )
[LOG] Average clause size reduction: 68.5596 --> 7.1207 (72.3707 --> 11.6207, 71.6727 --> 5.72273, 70.6816 --> 9.8296, 65.3333 --> 4.26667, 68.692 --> 6.73661, 67.6808 --> 5.86385, 66.6319 --> 5.89011, 64.5652 --> 5.80435, 64.2778 --> 7.73333, 58.1818 --> 2.27273, 56.7 --> 2.2, 55.8 --> 2, 52.2857 --> 1.57143 )
[LOG] Overall execution time: 52.2365 sec CPU time.
[LOG] Overall execution time: 53 sec real time.
Synthesis time: 53.35 sec (Real time) / 51.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.85 sec (Real time) / 3.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 109.85 sec (Real time) / 109.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 5244 13 47 1 5172
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 107.666 sec CPU time.
[LOG] Relation determinization time: 109 sec real time.
[LOG] Final circuit size: 6121 new AND gates.
[LOG] Size before ABC: 12401 AND gates.
[LOG] Size after ABC: 6121 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 107.073/107 sec (3.22106/3 sec, 2.76526/3 sec, 3.72962/3 sec, 5.10717/6 sec, 5.05605/5 sec, 19.5604/19 sec, 6.94862/7 sec, 34.8323/35 sec, 1.77952/2 sec, 23.1819/23 sec, 0.057122/0 sec, 0.126016/0 sec, 0.652189/1 sec, 0.055952/0 sec )
[LOG] Nr of iterations: 1712 (141, 239, 193, 21, 249, 239, 241, 231, 44, 82, 8, 11, 6, 7 )
[LOG] Total clause computation time: 28.8789/30 sec (0.352515/0.352515 sec, 0.261701/0.261701 sec, 0.494618/0.494618 sec, 5.00159/5.00159 sec, 0.461837/0.461837 sec, 0.481209/0.481209 sec, 0.628828/0.628828 sec, 0.654155/0.654155 sec, 0.55304/0.55304 sec, 19.5574/19.5574 sec, 0.015838/0.015838 sec, 0.030642/0.030642 sec, 0.370668/0.370668 sec, 0.01479/0.01479 sec )
[LOG] Total clause minimization time: 77.8552/77 sec (2.85773/2.85773 sec, 2.48439/2.48439 sec, 3.21052/3.21052 sec, 0.101055/0.101055 sec, 4.55228/4.55228 sec, 19.0379/19.0379 sec, 6.26412/6.26412 sec, 34.1027/34.1027 sec, 1.207/1.207 sec, 3.58899/3.58899 sec, 0.03895/0.03895 sec, 0.09141/0.09141 sec, 0.279432/0.279432 sec, 0.038657/0.038657 sec )
[LOG] Total clause size reduction: 130233 --> 12401 (11340 --> 1883, 19040 --> 1421, 15168 --> 1909, 1560 --> 90, 19096 --> 1897, 18088 --> 1379, 18000 --> 1703, 17020 --> 1110, 3139 --> 262, 5832 --> 685, 497 --> 13, 700 --> 27, 345 --> 9, 408 --> 13 )
[LOG] Average clause size reduction: 76.0707 --> 7.24357 (80.4255 --> 13.3546, 79.6653 --> 5.94561, 78.5907 --> 9.89119, 74.2857 --> 4.28571, 76.6908 --> 7.61847, 75.682 --> 5.76987, 74.6888 --> 7.06639, 73.6797 --> 4.80519, 71.3409 --> 5.95455, 71.122 --> 8.35366, 62.125 --> 1.625, 63.6364 --> 2.45455, 57.5 --> 1.5, 58.2857 --> 1.85714 )
[LOG] Overall execution time: 107.672 sec CPU time.
[LOG] Overall execution time: 109 sec real time.
Synthesis time: 109.14 sec (Real time) / 106.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.36 sec (Real time) / 5.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 162.09 sec (Real time) / 161.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 6593 15 52 1 6512
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 196.192 sec CPU time.
[LOG] Relation determinization time: 199 sec real time.
[LOG] Final circuit size: 10141 new AND gates.
[LOG] Size before ABC: 21209 AND gates.
[LOG] Size after ABC: 10141 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 195.114/195 sec (11.7528/12 sec, 7.8162/7 sec, 31.4918/32 sec, 1.67908/2 sec, 7.79164/7 sec, 27.2721/28 sec, 12.0583/12 sec, 9.86894/10 sec, 58.5124/58 sec, 3.27215/4 sec, 23.1623/23 sec, 0.206301/0 sec, 0.088827/0 sec, 0.081247/0 sec, 0.059643/0 sec )
[LOG] Nr of iterations: 2493 (369, 299, 429, 30, 208, 265, 261, 207, 249, 61, 81, 12, 8, 8, 6 )
[LOG] Total clause computation time: 27.7203/27 sec (1.03826/1.03826 sec, 0.963017/0.963017 sec, 1.5272/1.5272 sec, 1.3378/1.3378 sec, 0.706318/0.706318 sec, 0.966788/0.966788 sec, 1.02057/1.02057 sec, 0.850066/0.850066 sec, 1.32125/1.32125 sec, 1.283/1.283 sec, 16.5945/16.5945 sec, 0.053784/0.053784 sec, 0.023794/0.023794 sec, 0.01951/0.01951 sec, 0.01447/0.01447 sec )
[LOG] Total clause minimization time: 166.501/168 sec (10.6526/10.6526 sec, 6.78942/6.78942 sec, 29.8407/29.8407 sec, 0.327203/0.327203 sec, 7.01584/7.01584 sec, 26.2068/26.2068 sec, 10.9386/10.9386 sec, 8.92303/8.92303 sec, 57.0496/57.0496 sec, 1.94023/1.94023 sec, 6.50698/6.50698 sec, 0.146845/0.146845 sec, 0.062187/0.062187 sec, 0.058575/0.058575 sec, 0.042056/0.042056 sec )
[LOG] Total clause size reduction: 210461 --> 21209 (32752 --> 5642, 26224 --> 1886, 37236 --> 6211, 2494 --> 145, 17595 --> 903, 22176 --> 1525, 21580 --> 1405, 16892 --> 1177, 20088 --> 1238, 4800 --> 372, 6320 --> 640, 858 --> 28, 539 --> 13, 532 --> 13, 375 --> 11 )
[LOG] Average clause size reduction: 84.4208 --> 8.50742 (88.7588 --> 15.29, 87.7057 --> 6.30769, 86.7972 --> 14.4779, 83.1333 --> 4.83333, 84.5913 --> 4.34135, 83.683 --> 5.75472, 82.682 --> 5.38314, 81.6039 --> 5.68599, 80.6747 --> 4.97189, 78.6885 --> 6.09836, 78.0247 --> 7.90123, 71.5 --> 2.33333, 67.375 --> 1.625, 66.5 --> 1.625, 62.5 --> 1.83333 )
[LOG] Overall execution time: 196.2 sec CPU time.
[LOG] Overall execution time: 199 sec real time.
Synthesis time: 198.87 sec (Real time) / 194.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.11 sec (Real time) / 8.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1113.58 sec (Real time) / 1109.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 10668 17 57 1 10579
=====================  amba9b5y.aag =====================
[LOG] Relation determinization time: 540.285 sec CPU time.
[LOG] Relation determinization time: 546 sec real time.
[LOG] Final circuit size: 14290 new AND gates.
[LOG] Size before ABC: 31444 AND gates.
[LOG] Size after ABC: 14289 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 536.642/538 sec (11.6276/12 sec, 23.6375/23 sec, 26.2144/27 sec, 2.65374/2 sec, 27.0947/28 sec, 21.9103/21 sec, 63.5411/64 sec, 23.8803/24 sec, 74.5738/75 sec, 30.6898/31 sec, 164.681/165 sec, 12.8661/12 sec, 45.7416/46 sec, 0.254724/1 sec, 1.87913/1 sec, 2.98822/3 sec, 2.32887/3 sec, 0.079221/0 sec )
[LOG] Nr of iterations: 3952 (160, 770, 324, 41, 290, 334, 306, 332, 370, 300, 378, 117, 184, 12, 10, 10, 9, 5 )
[LOG] Total clause computation time: 60.1264/62 sec (1.98889/1.98889 sec, 2.39438/2.39438 sec, 6.79802/6.79802 sec, 2.06673/2.06673 sec, 1.50607/1.50607 sec, 1.97522/1.97522 sec, 1.95424/1.95424 sec, 2.02999/2.02999 sec, 2.57588/2.57588 sec, 2.20825/2.20825 sec, 3.11118/3.11118 sec, 4.11875/4.11875 sec, 22.9544/22.9544 sec, 0.072007/0.072007 sec, 1.65701/1.65701 sec, 1.35636/1.35636 sec, 1.33397/1.33397 sec, 0.025024/0.025024 sec )
[LOG] Total clause minimization time: 473.388/475 sec (9.57659/9.57659 sec, 20.9141/20.9141 sec, 19.2304/19.2304 sec, 0.559706/0.559706 sec, 25.3967/25.3967 sec, 19.6923/19.6923 sec, 61.3542/61.3542 sec, 21.5874/21.5874 sec, 71.6561/71.6561 sec, 28.17/28.17 sec, 161.148/161.148 sec, 8.55292/8.55292 sec, 22.5046/22.5046 sec, 0.173024/0.173024 sec, 0.209731/0.209731 sec, 1.62423/1.62423 sec, 0.987593/0.987593 sec, 0.050299/0.050299 sec )
[LOG] Total clause size reduction: 398950 --> 31444 (17013 --> 2567, 81514 --> 7589, 33915 --> 4305, 4160 --> 201, 29767 --> 1470, 33966 --> 1907, 30805 --> 1511, 33100 --> 2208, 36531 --> 2806, 29302 --> 1789, 36569 --> 2381, 11136 --> 830, 17385 --> 1799, 1034 --> 21, 837 --> 21, 828 --> 17, 728 --> 15, 360 --> 7 )
[LOG] Average clause size reduction: 100.949 --> 7.95648 (106.331 --> 16.0437, 105.862 --> 9.85584, 104.676 --> 13.287, 101.463 --> 4.90244, 102.645 --> 5.06897, 101.695 --> 5.70958, 100.67 --> 4.93791, 99.6988 --> 6.6506, 98.7324 --> 7.58378, 97.6733 --> 5.96333, 96.7434 --> 6.29894, 95.1795 --> 7.09402, 94.4837 --> 9.77717, 86.1667 --> 1.75, 83.7 --> 2.1, 82.8 --> 1.7, 80.8889 --> 1.66667, 72 --> 1.4 )
[LOG] Overall execution time: 540.304 sec CPU time.
[LOG] Overall execution time: 546 sec real time.
Synthesis time: 545.03 sec (Real time) / 532.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.62 sec (Real time) / 9.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4591.88 sec (Real time) / 4579.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 665 39 68 1 558
Raw AIGER output size: aag 14954 21 68 1 14848
=====================  amba10b5y.aag =====================
[LOG] Relation determinization time: 1121.9 sec CPU time.
[LOG] Relation determinization time: 1129 sec real time.
[LOG] Final circuit size: 20539 new AND gates.
[LOG] Size before ABC: 48864 AND gates.
[LOG] Size after ABC: 20539 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 1118.48/1120 sec (12.231/12 sec, 28.7989/29 sec, 28.935/29 sec, 3.6001/3 sec, 36.162/36 sec, 38.691/39 sec, 21.0045/21 sec, 32.6682/33 sec, 82.5048/83 sec, 38.5077/38 sec, 143.129/144 sec, 54.1398/54 sec, 21.8028/22 sec, 53.8205/54 sec, 0.501679/0 sec, 2.7439/3 sec, 2.86868/3 sec, 516.256/517 sec, 0.115181/0 sec )
[LOG] Nr of iterations: 5172 (172, 1010, 387, 42, 328, 296, 284, 369, 316, 333, 865, 409, 106, 197, 17, 15, 10, 11, 5 )
[LOG] Total clause computation time: 117.686/111 sec (1.82197/1.82197 sec, 2.72421/2.72421 sec, 6.55534/6.55534 sec, 2.97137/2.97137 sec, 1.65825/1.65825 sec, 1.80052/1.80052 sec, 1.80938/1.80938 sec, 2.24912/2.24912 sec, 2.2577/2.2577 sec, 2.75708/2.75708 sec, 53.2621/53.2621 sec, 4.16039/4.16039 sec, 4.24406/4.24406 sec, 25.2634/25.2634 sec, 0.148578/0.148578 sec, 2.32838/2.32838 sec, 0.426783/0.426783 sec, 1.21241/1.21241 sec, 0.034958/0.034958 sec )
[LOG] Total clause minimization time: 996.117/999 sec (10.3536/10.3536 sec, 25.7043/25.7043 sec, 22.1936/22.1936 sec, 0.599829/0.599829 sec, 34.3027/34.3027 sec, 36.6743/36.6743 sec, 18.9625/18.9625 sec, 30.1171/30.1171 sec, 79.9124/79.9124 sec, 35.4092/35.4092 sec, 88.6803/88.6803 sec, 49.3531/49.3531 sec, 17.3647/17.3647 sec, 28.2172/28.2172 sec, 0.335697/0.335697 sec, 0.39349/0.39349 sec, 2.43308/2.43308 sec, 515.035/515.035 sec, 0.075647/0.075647 sec )
[LOG] Total clause size reduction: 560370 --> 48864 (19665 --> 2969, 115026 --> 11736, 43618 --> 5379, 4592 --> 204, 36297 --> 1515, 32450 --> 1463, 30847 --> 1439, 39744 --> 2054, 33705 --> 2283, 35192 --> 1859, 90720 --> 11597, 42432 --> 3497, 10815 --> 722, 19992 --> 2035, 1616 --> 35, 1400 --> 34, 891 --> 17, 980 --> 19, 388 --> 7 )
[LOG] Average clause size reduction: 108.347 --> 9.4478 (114.331 --> 17.2616, 113.887 --> 11.6198, 112.708 --> 13.8992, 109.333 --> 4.85714, 110.662 --> 4.6189, 109.628 --> 4.94257, 108.616 --> 5.0669, 107.707 --> 5.5664, 106.661 --> 7.22468, 105.682 --> 5.58258, 104.879 --> 13.4069, 103.746 --> 8.55012, 102.028 --> 6.81132, 101.482 --> 10.3299, 95.0588 --> 2.05882, 93.3333 --> 2.26667, 89.1 --> 1.7, 89.0909 --> 1.72727, 77.6 --> 1.4 )
[LOG] Overall execution time: 1121.91 sec CPU time.
[LOG] Overall execution time: 1129 sec real time.
Synthesis time: 1128.78 sec (Real time) / 1110.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.61 sec (Real time) / 9.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4054.54 sec (Real time) / 4043.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 721 42 73 1 606
Raw AIGER output size: aag 21260 23 73 1 21145
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 5.70833 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1141 new AND gates.
[LOG] Size before ABC: 2031 AND gates.
[LOG] Size after ABC: 1140 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.63208/6 sec (0.03257/0 sec, 0.024197/0 sec, 0.185088/1 sec, 0.002744/0 sec, 0.055852/0 sec, 0.014417/0 sec, 1.04089/1 sec, 4.27632/4 sec )
[LOG] Nr of iterations: 351 (5, 5, 8, 5, 25, 14, 218, 71 )
[LOG] Total clause computation time: 3.99411/3 sec (0.027461/0.027461 sec, 0.019411/0.019411 sec, 0.007051/0.007051 sec, 0.000909/0.000909 sec, 0.009174/0.009174 sec, 0.002819/0.002819 sec, 0.120558/0.120558 sec, 3.80672/3.80672 sec )
[LOG] Total clause minimization time: 1.61851/3 sec (0.004922/0.004922 sec, 0.004532/0.004532 sec, 0.177637/0.177637 sec, 0.001692/0.001692 sec, 0.045872/0.045872 sec, 0.010988/0.010988 sec, 0.909712/0.909712 sec, 0.463153/0.463153 sec )
[LOG] Total clause size reduction: 13795 --> 2031 (184 --> 7, 180 --> 16, 308 --> 22, 172 --> 7, 1008 --> 86, 533 --> 45, 8680 --> 1492, 2730 --> 356 )
[LOG] Average clause size reduction: 39.302 --> 5.78632 (36.8 --> 1.4, 36 --> 3.2, 38.5 --> 2.75, 34.4 --> 1.4, 40.32 --> 3.44, 38.0714 --> 3.21429, 39.8165 --> 6.84404, 38.4507 --> 5.01408 )
[LOG] Overall execution time: 5.71124 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.06 sec (Real time) / 5.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.68 sec (Real time) / 7.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1367 7 31 1 1322
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 76.0902 sec CPU time.
[LOG] Relation determinization time: 77 sec real time.
[LOG] Final circuit size: 5501 new AND gates.
[LOG] Size before ABC: 10448 AND gates.
[LOG] Size after ABC: 5501 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 75.6629/76 sec (0.109821/0 sec, 1.71292/2 sec, 0.009386/0 sec, 0.637613/0 sec, 0.009332/0 sec, 3.26747/4 sec, 5.63873/5 sec, 7.42281/8 sec, 25.1482/25 sec, 31.7066/32 sec )
[LOG] Nr of iterations: 1518 (8, 22, 6, 33, 5, 247, 63, 424, 584, 126 )
[LOG] Total clause computation time: 34.9553/34 sec (0.097357/0.097357 sec, 0.123212/0.123212 sec, 0.00331/0.00331 sec, 0.084285/0.084285 sec, 0.003343/0.003343 sec, 0.535631/0.535631 sec, 0.400024/0.400024 sec, 0.98549/0.98549 sec, 4.42058/4.42058 sec, 28.3021/28.3021 sec )
[LOG] Total clause minimization time: 40.2631/41 sec (0.011862/0.011862 sec, 1.58724/1.58724 sec, 0.005501/0.005501 sec, 0.549293/0.549293 sec, 0.005513/0.005513 sec, 2.70147/2.70147 sec, 5.22666/5.22666 sec, 6.34926/6.34926 sec, 20.4903/20.4903 sec, 3.33602/3.33602 sec )
[LOG] Total clause size reduction: 73953 --> 10448 (392 --> 14, 1155 --> 155, 270 --> 9, 1696 --> 160, 208 --> 7, 12546 --> 1630, 3100 --> 375, 20727 --> 2742, 27984 --> 4405, 5875 --> 951 )
[LOG] Average clause size reduction: 48.7174 --> 6.88274 (49 --> 1.75, 52.5 --> 7.04545, 45 --> 1.5, 51.3939 --> 4.84848, 41.6 --> 1.4, 50.7935 --> 6.59919, 49.2063 --> 5.95238, 48.8844 --> 6.46698, 47.9178 --> 7.54281, 46.627 --> 7.54762 )
[LOG] Overall execution time: 76.0953 sec CPU time.
[LOG] Overall execution time: 77 sec real time.
Synthesis time: 77.30 sec (Real time) / 75.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.38 sec (Real time) / 5.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 256.03 sec (Real time) / 255.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 5786 9 37 1 5730
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 7160.68 sec CPU time.
[LOG] Relation determinization time: 7188 sec real time.
[LOG] Final circuit size: 43600 new AND gates.
[LOG] Size before ABC: 93562 AND gates.
[LOG] Size after ABC: 43599 AND gates.
[LOG] Time for optimizing with ABC: 14 seconds.
[LOG] Total time for all control signals: 7158.93/7172 sec (0.492968/0 sec, 21.5615/22 sec, 0.014561/0 sec, 3.90349/4 sec, 0.02931/0 sec, 5.20695/5 sec, 0.114195/0 sec, 60.6892/61 sec, 290.442/291 sec, 5071.44/5081 sec, 1705.03/1708 sec )
[LOG] Nr of iterations: 9367 (6, 10, 4, 22, 7, 40, 16, 1652, 2631, 4356, 623 )
[LOG] Total clause computation time: 5908.98/5925 sec (0.462394/0.462394 sec, 21.5085/21.5085 sec, 0.004953/0.004953 sec, 1.10405/1.10405 sec, 0.008205/0.008205 sec, 0.781421/0.781421 sec, 0.017345/0.017345 sec, 7.80907/7.80907 sec, 38.368/38.368 sec, 4328.55/4328.55 sec, 1510.36/1510.36 sec )
[LOG] Total clause minimization time: 1237.84/1237 sec (0.029837/0.029837 sec, 0.050941/0.050941 sec, 0.008943/0.008943 sec, 2.79648/2.79648 sec, 0.01985/0.01985 sec, 4.41866/4.41866 sec, 0.093808/0.093808 sec, 52.3993/52.3993 sec, 249.782/249.782 sec, 735.357/735.357 sec, 192.884/192.884 sec )
[LOG] Total clause size reduction: 529741 --> 93562 (325 --> 14, 576 --> 40, 189 --> 6, 1302 --> 99, 366 --> 14, 2340 --> 145, 885 --> 70, 95758 --> 15814, 149910 --> 25453, 243880 --> 46388, 34210 --> 5519 )
[LOG] Average clause size reduction: 56.554 --> 9.98847 (54.1667 --> 2.33333, 57.6 --> 4, 47.25 --> 1.5, 59.1818 --> 4.5, 52.2857 --> 2, 58.5 --> 3.625, 55.3125 --> 4.375, 57.9649 --> 9.57264, 56.9783 --> 9.67427, 55.9871 --> 10.6492, 54.9117 --> 8.85875 )
[LOG] Overall execution time: 7160.69 sec CPU time.
[LOG] Overall execution time: 7188 sec real time.
Synthesis time: 7187.52 sec (Real time) / 7139.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.60 sec (Real time) / 13.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.09 sec (Real time) / 9974.62 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 43946 11 43 1 43882
=====================  amba5f17y.aag =====================
[LOG] Relation determinization time: 7597.87 sec CPU time.
[LOG] Relation determinization time: 7623 sec real time.
[LOG] Final circuit size: 30112 new AND gates.
[LOG] Size before ABC: 71214 AND gates.
[LOG] Size after ABC: 30112 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 7592.19/7608 sec (277.282/278 sec, 98.5117/99 sec, 852.738/855 sec, 35.3652/35 sec, 374.296/375 sec, 1268.75/1272 sec, 439.479/440 sec, 1226.52/1229 sec, 2431.61/2436 sec, 0.608984/1 sec, 43.2065/43 sec, 543.346/544 sec, 0.481926/1 sec )
[LOG] Nr of iterations: 7293 (1164, 567, 1416, 25, 804, 957, 1078, 176, 1072, 10, 12, 6, 6 )
[LOG] Total clause computation time: 2482.83/2496 sec (16.7076/16.7076 sec, 13.8136/13.8136 sec, 83.4177/83.4177 sec, 34.4679/34.4679 sec, 31.2115/31.2115 sec, 46.2393/46.2393 sec, 49.4807/49.4807 sec, 84.0568/84.0568 sec, 2046.88/2046.88 sec, 0.174811/0.174811 sec, 42.3937/42.3937 sec, 33.8222/33.8222 sec, 0.158356/0.158356 sec )
[LOG] Total clause minimization time: 5098.53/5099 sec (260.055/260.055 sec, 84.2855/84.2855 sec, 767.839/767.839 sec, 0.861352/0.861352 sec, 341.906/341.906 sec, 1220.76/1220.76 sec, 387.665/387.665 sec, 1142.04/1142.04 sec, 382.094/382.094 sec, 0.417468/0.417468 sec, 0.783389/0.783389 sec, 509.513/509.513 sec, 0.31397/0.31397 sec )
[LOG] Total clause size reduction: 517979 --> 71214 (87225 --> 17490, 41884 --> 4511, 103295 --> 16002, 1728 --> 124, 57013 --> 5961, 66920 --> 7299, 74313 --> 8103, 11900 --> 1371, 71757 --> 10282, 594 --> 17, 715 --> 36, 320 --> 9, 315 --> 9 )
[LOG] Average clause size reduction: 71.0241 --> 9.76471 (74.9356 --> 15.0258, 73.8695 --> 7.95591, 72.9484 --> 11.3008, 69.12 --> 4.96, 70.9117 --> 7.41418, 69.9269 --> 7.62696, 68.936 --> 7.5167, 67.6136 --> 7.78977, 66.9375 --> 9.59142, 59.4 --> 1.7, 59.5833 --> 3, 53.3333 --> 1.5, 52.5 --> 1.5 )
[LOG] Overall execution time: 7597.9 sec CPU time.
[LOG] Overall execution time: 7623 sec real time.
Synthesis time: 7622.86 sec (Real time) / 7552.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.02 sec (Real time) / 12.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.07 sec (Real time) / 9970.90 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 421 26 49 1 346
Raw AIGER output size: aag 30533 13 49 1 30458
=====================  amba6f21y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9893.04 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9823.30 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009649 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00324/0 sec (0.00324/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003115/0 sec (0.003115/0.003115 sec )
[LOG] Total clause minimization time: 0.000108/0 sec (0.000108/0.000108 sec )
[LOG] Total clause size reduction: 52 --> 1 (52 --> 1 )
[LOG] Average clause size reduction: 26 --> 0.5 (26 --> 0.5 )
[LOG] Overall execution time: 0.012268 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.060174 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025302/0 sec (0.025302/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.022884/0 sec (0.022884/0.022884 sec )
[LOG] Total clause minimization time: 0.002286/0 sec (0.002286/0.002286 sec )
[LOG] Total clause size reduction: 440 --> 5 (440 --> 5 )
[LOG] Average clause size reduction: 73.3333 --> 0.833333 (73.3333 --> 0.833333 )
[LOG] Overall execution time: 0.064447 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 560 3 84 1 472
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.106223 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043547/0 sec (0.043547/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.039102/0 sec (0.039102/0.039102 sec )
[LOG] Total clause minimization time: 0.004139/0 sec (0.004139/0.004139 sec )
[LOG] Total clause size reduction: 1233 --> 12 (1233 --> 12 )
[LOG] Average clause size reduction: 123.3 --> 1.2 (123.3 --> 1.2 )
[LOG] Overall execution time: 0.113935 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 880 3 133 1 743
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.018915 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008624/0 sec (0.008624/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.008145/0 sec (0.008145/0.008145 sec )
[LOG] Total clause minimization time: 0.000427/0 sec (0.000427/0.000427 sec )
[LOG] Total clause size reduction: 204 --> 4 (204 --> 4 )
[LOG] Average clause size reduction: 51 --> 1 (51 --> 1 )
[LOG] Overall execution time: 0.021996 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 430 3 64 1 362
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.116821 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047894/0 sec (0.047894/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.042768/0 sec (0.042768/0.042768 sec )
[LOG] Total clause minimization time: 0.00476/0 sec (0.00476/0.00476 sec )
[LOG] Total clause size reduction: 1276 --> 15 (1276 --> 15 )
[LOG] Average clause size reduction: 106.333 --> 1.25 (106.333 --> 1.25 )
[LOG] Overall execution time: 0.123123 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 729 3 112 1 613
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.138773 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.043934/0 sec (0.043934/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.03763/0 sec (0.03763/0.03763 sec )
[LOG] Total clause minimization time: 0.00589/0 sec (0.00589/0.00589 sec )
[LOG] Total clause size reduction: 1815 --> 15 (1815 --> 15 )
[LOG] Average clause size reduction: 151.25 --> 1.25 (151.25 --> 1.25 )
[LOG] Overall execution time: 0.148334 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 975 3 161 1 810
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.023046 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012005/0 sec (0.012005/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.011152/0 sec (0.011152/0.011152 sec )
[LOG] Total clause minimization time: 0.00078/0 sec (0.00078/0.00078 sec )
[LOG] Total clause size reduction: 300 --> 5 (300 --> 5 )
[LOG] Average clause size reduction: 50 --> 0.833333 (50 --> 0.833333 )
[LOG] Overall execution time: 0.025816 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 386 3 56 1 326
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.097224 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038369/0 sec (0.038369/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.032351/0 sec (0.032351/0.032351 sec )
[LOG] Total clause minimization time: 0.005605/0 sec (0.005605/0.005605 sec )
[LOG] Total clause size reduction: 1326 --> 14 (1326 --> 14 )
[LOG] Average clause size reduction: 94.7143 --> 1 (94.7143 --> 1 )
[LOG] Overall execution time: 0.102474 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 653 3 98 1 551
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002561 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000785/0 sec (0.000785/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000776/0 sec (0.000776/0.000776 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00342 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.003608 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001468/0 sec (0.001468/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00146/0 sec (0.00146/0.00146 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004732 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.008537 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004066/0 sec (0.004066/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.003865/0 sec (0.003865/0.003865 sec )
[LOG] Total clause minimization time: 0.000177/0 sec (0.000177/0.000177 sec )
[LOG] Total clause size reduction: 68 --> 2 (68 --> 2 )
[LOG] Average clause size reduction: 22.6667 --> 0.666667 (22.6667 --> 0.666667 )
[LOG] Overall execution time: 0.01012 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.026727 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014561/0 sec (0.014561/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.013913/0 sec (0.013913/0.013913 sec )
[LOG] Total clause minimization time: 0.000612/0 sec (0.000612/0.000612 sec )
[LOG] Total clause size reduction: 116 --> 2 (116 --> 2 )
[LOG] Average clause size reduction: 38.6667 --> 0.666667 (38.6667 --> 0.666667 )
[LOG] Overall execution time: 0.029141 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016422 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008882/0 sec (0.008867/0 sec, 1.5e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.008869/0 sec (0.008859/0.008859 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019377 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.034465 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018014/0 sec (0.017983/0 sec, 3.1e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.017994/0 sec (0.017971/0.017971 sec, 2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.039874 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007934 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004204/0 sec (0.004194/0 sec, 1e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.004194/0 sec (0.004186/0.004186 sec, 8e-06/8e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009561 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.010482 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005718/0 sec (0.005705/0 sec, 1.3e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.005706/0 sec (0.005696/0.005696 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013076 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.003474 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00137/0 sec (0.00137/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00132/0 sec (0.00132/0.00132 sec )
[LOG] Total clause minimization time: 3.7e-05/0 sec (3.7e-05/3.7e-05 sec )
[LOG] Total clause size reduction: 14 --> 1 (14 --> 1 )
[LOG] Average clause size reduction: 7 --> 0.5 (7 --> 0.5 )
[LOG] Overall execution time: 0.004275 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.004823 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002068/0 sec (0.002068/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002008/0 sec (0.002008/0.002008 sec )
[LOG] Total clause minimization time: 4.8e-05/0 sec (4.8e-05/4.8e-05 sec )
[LOG] Total clause size reduction: 23 --> 1 (23 --> 1 )
[LOG] Average clause size reduction: 11.5 --> 0.5 (11.5 --> 0.5 )
[LOG] Overall execution time: 0.005857 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.019857 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013021/0 sec (0.010135/0 sec, 0.002886/0 sec )
[LOG] Nr of iterations: 16 (7, 9 )
[LOG] Total clause computation time: 0.008704/0 sec (0.007932/0.007932 sec, 0.000772/0.000772 sec )
[LOG] Total clause minimization time: 0.004096/0 sec (0.002105/0.002105 sec, 0.001991/0.001991 sec )
[LOG] Total clause size reduction: 552 --> 36 (240 --> 16, 312 --> 20 )
[LOG] Average clause size reduction: 34.5 --> 2.25 (34.2857 --> 2.28571, 34.6667 --> 2.22222 )
[LOG] Overall execution time: 0.021521 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 215 2 36 1 176
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.045431 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025379/0 sec (0.01916/0 sec, 0.006219/0 sec )
[LOG] Nr of iterations: 19 (6, 13 )
[LOG] Total clause computation time: 0.016366/0 sec (0.014609/0.014609 sec, 0.001757/0.001757 sec )
[LOG] Total clause minimization time: 0.008672/0 sec (0.004447/0.004447 sec, 0.004225/0.004225 sec )
[LOG] Total clause size reduction: 1127 --> 39 (335 --> 15, 792 --> 24 )
[LOG] Average clause size reduction: 59.3158 --> 2.05263 (55.8333 --> 2.5, 60.9231 --> 1.84615 )
[LOG] Overall execution time: 0.048108 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 349 2 63 1 283
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012862 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008144/1 sec (0.007651/1 sec, 0.000493/0 sec )
[LOG] Nr of iterations: 11 (9, 2 )
[LOG] Total clause computation time: 0.0064/1 sec (0.006295/0.006295 sec, 0.000105/0.000105 sec )
[LOG] Total clause minimization time: 0.00163/0 sec (0.001255/0.001255 sec, 0.000375/0.000375 sec )
[LOG] Total clause size reduction: 287 --> 18 (256 --> 17, 31 --> 1 )
[LOG] Average clause size reduction: 26.0909 --> 1.63636 (28.4444 --> 1.88889, 15.5 --> 0.5 )
[LOG] Overall execution time: 0.014357 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 191 2 28 1 160
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.039706 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 45 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026089/0 sec (0.019601/0 sec, 0.006488/0 sec )
[LOG] Nr of iterations: 27 (14, 13 )
[LOG] Total clause computation time: 0.016202/0 sec (0.014098/0.014098 sec, 0.002104/0.002104 sec )
[LOG] Total clause minimization time: 0.009424/0 sec (0.005246/0.005246 sec, 0.004178/0.004178 sec )
[LOG] Total clause size reduction: 1313 --> 45 (689 --> 28, 624 --> 17 )
[LOG] Average clause size reduction: 48.6296 --> 1.66667 (49.2143 --> 2, 48 --> 1.30769 )
[LOG] Overall execution time: 0.041951 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 323 2 49 1 270
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.023898 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016688/0 sec (0.012618/0 sec, 0.003162/0 sec, 0.000908/0 sec )
[LOG] Nr of iterations: 22 (11, 8, 3 )
[LOG] Total clause computation time: 0.010404/0 sec (0.009432/0.009432 sec, 0.000781/0.000781 sec, 0.000191/0.000191 sec )
[LOG] Total clause minimization time: 0.006038/0 sec (0.003051/0.003051 sec, 0.002295/0.002295 sec, 0.000692/0.000692 sec )
[LOG] Total clause size reduction: 787 --> 35 (420 --> 23, 287 --> 10, 80 --> 2 )
[LOG] Average clause size reduction: 35.7727 --> 1.59091 (38.1818 --> 2.09091, 35.875 --> 1.25, 26.6667 --> 0.666667 )
[LOG] Overall execution time: 0.025744 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 275 3 36 1 233
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.067309 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.039313/0 sec (0.02722/0 sec, 0.008078/0 sec, 0.004015/0 sec )
[LOG] Nr of iterations: 25 (10, 10, 5 )
[LOG] Total clause computation time: 0.023632/0 sec (0.021368/0.021368 sec, 0.001614/0.001614 sec, 0.00065/0.00065 sec )
[LOG] Total clause minimization time: 0.015185/0 sec (0.005632/0.005632 sec, 0.00628/0.00628 sec, 0.003273/0.003273 sec )
[LOG] Total clause size reduction: 1501 --> 38 (621 --> 18, 612 --> 14, 268 --> 6 )
[LOG] Average clause size reduction: 60.04 --> 1.52 (62.1 --> 1.8, 61.2 --> 1.4, 53.6 --> 1.2 )
[LOG] Overall execution time: 0.070407 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 437 3 63 1 368
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 2.44637 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 134 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.8995/2 sec (0.472385/1 sec, 0.612838/0 sec, 0.814277/1 sec )
[LOG] Nr of iterations: 47 (10, 21, 16 )
[LOG] Total clause computation time: 0.887295/1 sec (0.439976/0.439976 sec, 0.420297/0.420297 sec, 0.027022/0.027022 sec )
[LOG] Total clause minimization time: 1.00726/1 sec (0.031273/0.031273 sec, 0.189965/0.189965 sec, 0.786023/0.786023 sec )
[LOG] Total clause size reduction: 2458 --> 134 (513 --> 24, 1120 --> 74, 825 --> 36 )
[LOG] Average clause size reduction: 52.2979 --> 2.85106 (51.3 --> 2.4, 53.3333 --> 3.52381, 51.5625 --> 2.25 )
[LOG] Overall execution time: 2.4519 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.61 sec (Real time) / 2.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 364 2 52 1 307
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 1286.85 sec CPU time.
[LOG] Relation determinization time: 1291 sec real time.
[LOG] Final circuit size: 884 new AND gates.
[LOG] Size before ABC: 1707 AND gates.
[LOG] Size after ABC: 884 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1252.88/1256 sec (285.206/286 sec, 543.538/545 sec, 424.14/425 sec )
[LOG] Nr of iterations: 340 (38, 207, 95 )
[LOG] Total clause computation time: 227.28/227 sec (130.297/130.297 sec, 71.9761/71.9761 sec, 25.0068/25.0068 sec )
[LOG] Total clause minimization time: 1024.24/1027 sec (154.802/154.802 sec, 470.635/470.635 sec, 398.8/398.8 sec )
[LOG] Total clause size reduction: 31958 --> 1707 (3552 --> 173, 19570 --> 1086, 8836 --> 448 )
[LOG] Average clause size reduction: 93.9941 --> 5.02059 (93.4737 --> 4.55263, 94.5411 --> 5.24638, 93.0105 --> 4.71579 )
[LOG] Overall execution time: 1286.98 sec CPU time.
[LOG] Overall execution time: 1291 sec real time.
Synthesis time: 1290.40 sec (Real time) / 1254.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1370 2 91 1 1274
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 10.6612 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1705 new AND gates.
[LOG] Size before ABC: 3281 AND gates.
[LOG] Size after ABC: 1705 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.5328/9 sec (1.14786/1 sec, 3.07777/3 sec, 3.47253/3 sec, 1.83464/2 sec )
[LOG] Nr of iterations: 447 (94, 112, 161, 80 )
[LOG] Total clause computation time: 1.64265/1 sec (0.381062/0.381062 sec, 0.792201/0.792201 sec, 0.245237/0.245237 sec, 0.224151/0.224151 sec )
[LOG] Total clause minimization time: 7.79933/8 sec (0.756888/0.756888 sec, 2.2646/2.2646 sec, 3.18884/3.18884 sec, 1.58901/1.58901 sec )
[LOG] Total clause size reduction: 61352 --> 3281 (13020 --> 624, 15429 --> 882, 22080 --> 1331, 10823 --> 444 )
[LOG] Average clause size reduction: 137.253 --> 7.34004 (138.511 --> 6.6383, 137.759 --> 7.875, 137.143 --> 8.26708, 135.287 --> 5.55 )
[LOG] Overall execution time: 10.6728 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.14 sec (Real time) / 10.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.98 sec (Real time) / 0.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.84 sec (Real time) / 1.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2432 3 133 1 2292
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.031731 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 69 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.021272/0 sec (0.014152/0 sec, 0.00712/0 sec )
[LOG] Nr of iterations: 25 (9, 16 )
[LOG] Total clause computation time: 0.012667/0 sec (0.010766/0.010766 sec, 0.001901/0.001901 sec )
[LOG] Total clause minimization time: 0.008137/0 sec (0.00321/0.00321 sec, 0.004927/0.004927 sec )
[LOG] Total clause size reduction: 905 --> 69 (320 --> 26, 585 --> 43 )
[LOG] Average clause size reduction: 36.2 --> 2.76 (35.5556 --> 2.88889, 36.5625 --> 2.6875 )
[LOG] Overall execution time: 0.03368 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 259 2 36 1 220
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.137996 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 159 AND gates.
[LOG] Size after ABC: 76 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.085923/0 sec (0.031194/0 sec, 0.054729/0 sec )
[LOG] Nr of iterations: 57 (8, 49 )
[LOG] Total clause computation time: 0.042782/0 sec (0.024787/0.024787 sec, 0.017995/0.017995 sec )
[LOG] Total clause minimization time: 0.04102/0 sec (0.006077/0.006077 sec, 0.034943/0.034943 sec )
[LOG] Total clause size reduction: 3637 --> 159 (469 --> 18, 3168 --> 141 )
[LOG] Average clause size reduction: 63.807 --> 2.78947 (58.625 --> 2.25, 64.6531 --> 2.87755 )
[LOG] Overall execution time: 0.141545 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 465 2 63 1 398
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.091835 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.045245/0 sec (0.040351/0 sec, 0.002796/0 sec, 0.002098/0 sec )
[LOG] Nr of iterations: 8 (1, 4, 3 )
[LOG] Total clause computation time: 0.041797/0 sec (0.040318/0.040318 sec, 0.000917/0.000917 sec, 0.000562/0.000562 sec )
[LOG] Total clause minimization time: 0.003181/0 sec (0/0 sec, 0.001727/0.001727 sec, 0.001454/0.001454 sec )
[LOG] Total clause size reduction: 498 --> 11 (0 --> 0, 300 --> 6, 198 --> 5 )
[LOG] Average clause size reduction: 62.25 --> 1.375 (0 --> 0, 75 --> 1.5, 66 --> 1.66667 )
[LOG] Overall execution time: 0.099787 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1112 2 96 1 1014
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.289092 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.088892/0 sec (0.078905/0 sec, 0.005533/0 sec, 0.004454/0 sec )
[LOG] Nr of iterations: 8 (1, 4, 3 )
[LOG] Total clause computation time: 0.081736/0 sec (0.078844/0.078844 sec, 0.001768/0.001768 sec, 0.001124/0.001124 sec )
[LOG] Total clause minimization time: 0.006754/0 sec (0/0 sec, 0.003535/0.003535 sec, 0.003219/0.003219 sec )
[LOG] Total clause size reduction: 858 --> 11 (0 --> 0, 516 --> 6, 342 --> 5 )
[LOG] Average clause size reduction: 107.25 --> 1.375 (0 --> 0, 129 --> 1.5, 114 --> 1.66667 )
[LOG] Overall execution time: 0.305439 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1871 2 168 1 1701
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.047887 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.035363/0 sec (0.024673/0 sec, 0.004996/0 sec, 0.002827/0 sec, 0.002867/0 sec )
[LOG] Nr of iterations: 30 (2, 12, 8, 8 )
[LOG] Total clause computation time: 0.026489/0 sec (0.023794/0.023794 sec, 0.001128/0.001128 sec, 0.000721/0.000721 sec, 0.000846/0.000846 sec )
[LOG] Total clause minimization time: 0.008477/0 sec (0.000822/0.000822 sec, 0.003736/0.003736 sec, 0.002004/0.002004 sec, 0.001915/0.001915 sec )
[LOG] Total clause size reduction: 1618 --> 40 (64 --> 2, 693 --> 20, 434 --> 9, 427 --> 9 )
[LOG] Average clause size reduction: 53.9333 --> 1.33333 (32 --> 1, 57.75 --> 1.66667, 54.25 --> 1.125, 53.375 --> 1.125 )
[LOG] Overall execution time: 0.051275 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 421 4 56 1 358
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.449544 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 253 new AND gates.
[LOG] Size before ABC: 378 AND gates.
[LOG] Size after ABC: 253 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.353082/0 sec (0.1893/0 sec, 0.076045/0 sec, 0.053213/0 sec, 0.034524/0 sec )
[LOG] Nr of iterations: 156 (42, 50, 36, 28 )
[LOG] Total clause computation time: 0.130404/0 sec (0.092381/0.092381 sec, 0.016199/0.016199 sec, 0.01187/0.01187 sec, 0.009954/0.009954 sec )
[LOG] Total clause minimization time: 0.21677/0 sec (0.095465/0.095465 sec, 0.05804/0.05804 sec, 0.039911/0.039911 sec, 0.023354/0.023354 sec )
[LOG] Total clause size reduction: 15912 --> 378 (4346 --> 161, 5145 --> 116, 3640 --> 62, 2781 --> 39 )
[LOG] Average clause size reduction: 102 --> 2.42308 (103.476 --> 3.83333, 102.9 --> 2.32, 101.111 --> 1.72222, 99.3214 --> 1.39286 )
[LOG] Overall execution time: 0.455486 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 851 4 98 1 745
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.124051 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.044301/0 sec (0.044301/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.036156/0 sec (0.036156/0.036156 sec )
[LOG] Total clause minimization time: 0.007814/0 sec (0.007814/0.007814 sec )
[LOG] Total clause size reduction: 1184 --> 8 (1184 --> 8 )
[LOG] Average clause size reduction: 131.556 --> 0.888889 (131.556 --> 0.888889 )
[LOG] Overall execution time: 0.135475 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1242 3 144 1 1094
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.555616 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.184/0 sec (0.184/0 sec )
[LOG] Nr of iterations: 18 (18 )
[LOG] Total clause computation time: 0.102145/0 sec (0.102145/0.102145 sec )
[LOG] Total clause minimization time: 0.080236/0 sec (0.080236/0.080236 sec )
[LOG] Total clause size reduction: 4352 --> 24 (4352 --> 24 )
[LOG] Average clause size reduction: 241.778 --> 1.33333 (241.778 --> 1.33333 )
[LOG] Overall execution time: 0.582242 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2128 3 252 1 1872
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016726 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.009868/0 sec (0.009868/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.009481/0 sec (0.009481/0.009481 sec )
[LOG] Total clause minimization time: 0.000345/0 sec (0.000345/0.000345 sec )
[LOG] Total clause size reduction: 76 --> 2 (76 --> 2 )
[LOG] Average clause size reduction: 25.3333 --> 0.666667 (25.3333 --> 0.666667 )
[LOG] Overall execution time: 0.018969 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.047135 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023183/0 sec (0.023183/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.020969/0 sec (0.020969/0.020969 sec )
[LOG] Total clause minimization time: 0.002088/0 sec (0.002088/0.002088 sec )
[LOG] Total clause size reduction: 325 --> 5 (325 --> 5 )
[LOG] Average clause size reduction: 54.1667 --> 0.833333 (54.1667 --> 0.833333 )
[LOG] Overall execution time: 0.050815 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.476213 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 60 new AND gates.
[LOG] Size before ABC: 120 AND gates.
[LOG] Size after ABC: 60 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.255786/0 sec (0.234924/0 sec, 0.020862/0 sec )
[LOG] Nr of iterations: 42 (35, 7 )
[LOG] Total clause computation time: 0.145492/0 sec (0.138946/0.138946 sec, 0.006546/0.006546 sec )
[LOG] Total clause minimization time: 0.107425/0 sec (0.093502/0.093502 sec, 0.013923/0.013923 sec )
[LOG] Total clause size reduction: 6594 --> 120 (5610 --> 109, 984 --> 11 )
[LOG] Average clause size reduction: 157 --> 2.85714 (160.286 --> 3.11429, 140.571 --> 1.57143 )
[LOG] Overall execution time: 0.490126 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1431 4 160 1 1263
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 3.26831 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 160 new AND gates.
[LOG] Size before ABC: 296 AND gates.
[LOG] Size after ABC: 160 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.59144/1 sec (1.4852/1 sec, 0.10624/0 sec )
[LOG] Nr of iterations: 86 (75, 11 )
[LOG] Total clause computation time: 0.720365/0 sec (0.691928/0.691928 sec, 0.028437/0.028437 sec )
[LOG] Total clause minimization time: 0.854182/1 sec (0.778198/0.778198 sec, 0.075984/0.075984 sec )
[LOG] Total clause size reduction: 23930 --> 296 (21090 --> 278, 2840 --> 18 )
[LOG] Average clause size reduction: 278.256 --> 3.44186 (281.2 --> 3.70667, 258.182 --> 1.63636 )
[LOG] Overall execution time: 3.29925 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.49 sec (Real time) / 2.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2503 4 280 1 2215
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.121436 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 74 new AND gates.
[LOG] Size before ABC: 168 AND gates.
[LOG] Size after ABC: 72 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.078032/0 sec (0.020458/0 sec, 0.009051/0 sec, 0.024819/0 sec, 9.5e-05/0 sec, 0.010664/0 sec, 0.003538/0 sec, 0.007853/0 sec, 0.001554/0 sec )
[LOG] Nr of iterations: 64 (4, 12, 22, 1, 10, 2, 10, 3 )
[LOG] Total clause computation time: 0.032994/0 sec (0.019817/0.019817 sec, 0.001912/0.001912 sec, 0.005812/0.005812 sec, 8.8e-05/8.8e-05 sec, 0.003152/0.003152 sec, 0.000151/0.000151 sec, 0.00162/0.00162 sec, 0.000442/0.000442 sec )
[LOG] Total clause minimization time: 0.043341/0 sec (0.000551/0.000551 sec, 0.006866/0.006866 sec, 0.018372/0.018372 sec, 0/0 sec, 0.007239/0.007239 sec, 0.003297/0.003297 sec, 0.00595/0.00595 sec, 0.001066/0.001066 sec )
[LOG] Total clause size reduction: 2302 --> 166 (132 --> 3, 473 --> 28, 882 --> 88, 0 --> 0, 360 --> 23, 39 --> 0, 342 --> 22, 74 --> 2 )
[LOG] Average clause size reduction: 35.9688 --> 2.59375 (33 --> 0.75, 39.4167 --> 2.33333, 40.0909 --> 4, 0 --> 0, 36 --> 2.3, 19.5 --> 0, 34.2 --> 2.2, 24.6667 --> 0.666667 )
[LOG] Overall execution time: 0.12373 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 260 13 23 1 218
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.267739 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 213 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.148891/0 sec (0.045607/0 sec, 0.010348/0 sec, 0.000297/0 sec, 0.01132/0 sec, 0.000759/0 sec, 0.02949/0 sec, 0.013692/0 sec, 0.005384/0 sec, 0.013914/0 sec, 0.01808/0 sec )
[LOG] Nr of iterations: 80 (10, 8, 2, 10, 2, 23, 4, 2, 8, 11 )
[LOG] Total clause computation time: 0.071223/0 sec (0.036891/0.036891 sec, 0.001993/0.001993 sec, 0.000218/0.000218 sec, 0.002778/0.002778 sec, 0.000412/0.000412 sec, 0.008058/0.008058 sec, 0.006127/0.006127 sec, 0.001896/0.001896 sec, 0.006546/0.006546 sec, 0.006304/0.006304 sec )
[LOG] Total clause minimization time: 0.074616/0 sec (0.008373/0.008373 sec, 0.008093/0.008093 sec, 4.6e-05/4.6e-05 sec, 0.008195/0.008195 sec, 0.000309/0.000309 sec, 0.020471/0.020471 sec, 0.007449/0.007449 sec, 0.003411/0.003411 sec, 0.007008/0.007008 sec, 0.011261/0.011261 sec )
[LOG] Total clause size reduction: 3319 --> 211 (468 --> 24, 357 --> 21, 50 --> 0, 441 --> 24, 48 --> 1, 1034 --> 81, 138 --> 3, 45 --> 0, 308 --> 21, 430 --> 36 )
[LOG] Average clause size reduction: 41.4875 --> 2.6375 (46.8 --> 2.4, 44.625 --> 2.625, 25 --> 0, 44.1 --> 2.4, 24 --> 0.5, 44.9565 --> 3.52174, 34.5 --> 0.75, 22.5 --> 0, 38.5 --> 2.625, 39.0909 --> 3.27273 )
[LOG] Overall execution time: 0.270909 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 380 15 27 1 331
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 14.009 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 1395 new AND gates.
[LOG] Size before ABC: 3134 AND gates.
[LOG] Size after ABC: 1394 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.921/13 sec (1.34315/1 sec, 1.55149/1 sec, 0.001602/0 sec, 0.654062/1 sec, 0.072877/0 sec, 2.95339/3 sec, 4.41112/5 sec, 1.3616/1 sec, 0.231295/0 sec, 0.340416/1 sec )
[LOG] Nr of iterations: 545 (13, 127, 2, 61, 9, 211, 66, 28, 10, 18 )
[LOG] Total clause computation time: 5.63777/5 sec (1.12091/1.12091 sec, 0.301733/0.301733 sec, 0.001255/0.001255 sec, 0.113272/0.113272 sec, 0.00865/0.00865 sec, 0.606044/0.606044 sec, 3.0862/3.0862 sec, 0.189061/0.189061 sec, 0.115674/0.115674 sec, 0.094975/0.094975 sec )
[LOG] Total clause minimization time: 7.183/8 sec (0.219975/0.219975 sec, 1.22878/1.22878 sec, 0.000163/0.000163 sec, 0.532067/0.532067 sec, 0.062716/0.062716 sec, 2.31002/2.31002 sec, 1.30822/1.30822 sec, 1.16636/1.16636 sec, 0.113545/0.113545 sec, 0.241153/0.241153 sec )
[LOG] Total clause size reduction: 28836 --> 3133 (696 --> 37, 7182 --> 851, 56 --> 0, 3300 --> 373, 432 --> 60, 11130 --> 1339, 3380 --> 296, 1377 --> 76, 450 --> 31, 833 --> 70 )
[LOG] Average clause size reduction: 52.9101 --> 5.74862 (53.5385 --> 2.84615, 56.5512 --> 6.70079, 28 --> 0, 54.0984 --> 6.11475, 48 --> 6.66667, 52.7488 --> 6.34597, 51.2121 --> 4.48485, 49.1786 --> 2.71429, 45 --> 3.1, 46.2778 --> 3.88889 )
[LOG] Overall execution time: 14.0158 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.46 sec (Real time) / 13.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.70 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.96 sec (Real time) / 10.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1706 18 30 1 1649
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.073102 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039192/0 sec (0.036378/0 sec, 0.002814/0 sec )
[LOG] Nr of iterations: 13 (9, 4 )
[LOG] Total clause computation time: 0.031421/0 sec (0.030162/0.030162 sec, 0.001259/0.001259 sec )
[LOG] Total clause minimization time: 0.007441/0 sec (0.00594/0.00594 sec, 0.001501/0.001501 sec )
[LOG] Total clause size reduction: 1108 --> 18 (808 --> 15, 300 --> 3 )
[LOG] Average clause size reduction: 85.2308 --> 1.38462 (89.7778 --> 1.66667, 75 --> 0.75 )
[LOG] Overall execution time: 0.082516 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1203 3 96 1 1102
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.37474 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18683/1 sec (0.099981/1 sec, 0.038164/0 sec, 0.048685/0 sec )
[LOG] Nr of iterations: 35 (7, 12, 16 )
[LOG] Total clause computation time: 0.109335/0 sec (0.081/0.081 sec, 0.01302/0.01302 sec, 0.015315/0.015315 sec )
[LOG] Total clause minimization time: 0.075332/1 sec (0.018502/0.018502 sec, 0.024408/0.024408 sec, 0.032422/0.032422 sec )
[LOG] Total clause size reduction: 4663 --> 57 (882 --> 11, 1606 --> 19, 2175 --> 27 )
[LOG] Average clause size reduction: 133.229 --> 1.62857 (126 --> 1.57143, 133.833 --> 1.58333, 135.938 --> 1.6875 )
[LOG] Overall execution time: 0.392458 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2088 4 140 1 1941
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.221614 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 33 new AND gates.
[LOG] Size before ABC: 52 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.116216/0 sec (0.092259/0 sec, 0.023957/0 sec )
[LOG] Nr of iterations: 25 (16, 9 )
[LOG] Total clause computation time: 0.061053/0 sec (0.052233/0.052233 sec, 0.00882/0.00882 sec )
[LOG] Total clause minimization time: 0.053845/0 sec (0.039184/0.039184 sec, 0.014661/0.014661 sec )
[LOG] Total clause size reduction: 3603 --> 52 (2355 --> 39, 1248 --> 13 )
[LOG] Average clause size reduction: 144.12 --> 2.08 (147.188 --> 2.4375, 138.667 --> 1.44444 )
[LOG] Overall execution time: 0.238275 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1690 3 152 1 1534
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 3.22255 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 44 new AND gates.
[LOG] Size before ABC: 63 AND gates.
[LOG] Size after ABC: 43 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.80373/3 sec (0.200226/0 sec, 0.083549/0 sec, 2.51995/3 sec )
[LOG] Nr of iterations: 32 (10, 12, 10 )
[LOG] Total clause computation time: 2.61263/3 sec (0.126611/0.126611 sec, 0.035984/0.035984 sec, 2.45003/2.45003 sec )
[LOG] Total clause minimization time: 0.187838/0 sec (0.072489/0.072489 sec, 0.046309/0.046309 sec, 0.06904/0.06904 sec )
[LOG] Total clause size reduction: 8758 --> 63 (2727 --> 26, 3322 --> 20, 2709 --> 17 )
[LOG] Average clause size reduction: 273.688 --> 1.96875 (272.7 --> 2.6, 276.833 --> 1.66667, 270.9 --> 1.7 )
[LOG] Overall execution time: 3.27129 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.44 sec (Real time) / 3.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.73 sec (Real time) / 1.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.01 sec (Real time) / 0.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3502 4 296 1 3200
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.038736 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021018/0 sec (0.021018/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.019225/0 sec (0.019225/0.019225 sec )
[LOG] Total clause minimization time: 0.00167/0 sec (0.00167/0.00167 sec )
[LOG] Total clause size reduction: 275 --> 7 (275 --> 7 )
[LOG] Average clause size reduction: 45.8333 --> 1.16667 (45.8333 --> 1.16667 )
[LOG] Overall execution time: 0.041985 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.076385 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034532/0 sec (0.034532/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.031556/0 sec (0.031556/0.031556 sec )
[LOG] Total clause minimization time: 0.002801/0 sec (0.002801/0.002801 sec )
[LOG] Total clause size reduction: 288 --> 6 (288 --> 6 )
[LOG] Average clause size reduction: 57.6 --> 1.2 (57.6 --> 1.2 )
[LOG] Overall execution time: 0.080566 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 525 3 68 1 453
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 5.41533 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.881761/1 sec (0.881761/1 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.758183/1 sec (0.758183/0.758183 sec )
[LOG] Total clause minimization time: 0.119227/0 sec (0.119227/0.119227 sec )
[LOG] Total clause size reduction: 5138 --> 26 (5138 --> 26 )
[LOG] Average clause size reduction: 342.533 --> 1.73333 (342.533 --> 1.73333 )
[LOG] Overall execution time: 5.4837 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.74 sec (Real time) / 4.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.25 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.86 sec (Real time) / 4.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4537 3 363 1 4170
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 27.459 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.26009/8 sec (8.26009/8 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 7.67533/8 sec (7.67533/7.67533 sec )
[LOG] Total clause minimization time: 0.571788/0 sec (0.571788/0.571788 sec )
[LOG] Total clause size reduction: 7320 --> 30 (7320 --> 30 )
[LOG] Average clause size reduction: 457.5 --> 1.875 (457.5 --> 1.875 )
[LOG] Overall execution time: 27.5736 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.81 sec (Real time) / 23.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.98 sec (Real time) / 1.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.99 sec (Real time) / 23.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5990 3 484 1 5502
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.056967 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024356/0 sec (0.024356/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.022236/0 sec (0.022236/0.022236 sec )
[LOG] Total clause minimization time: 0.001984/0 sec (0.001984/0.001984 sec )
[LOG] Total clause size reduction: 364 --> 6 (364 --> 6 )
[LOG] Average clause size reduction: 72.8 --> 1.2 (72.8 --> 1.2 )
[LOG] Overall execution time: 0.062387 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 571 3 87 1 480
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.13413 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04215/0 sec (0.04215/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.037028/0 sec (0.037028/0.037028 sec )
[LOG] Total clause minimization time: 0.004902/0 sec (0.004902/0.004902 sec )
[LOG] Total clause size reduction: 480 --> 6 (480 --> 6 )
[LOG] Average clause size reduction: 96 --> 1.2 (96 --> 1.2 )
[LOG] Overall execution time: 0.141291 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 753 3 116 1 633
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.062401 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032283/0 sec (0.032283/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.029977/0 sec (0.029977/0.029977 sec )
[LOG] Total clause minimization time: 0.002185/0 sec (0.002185/0.002185 sec )
[LOG] Total clause size reduction: 256 --> 7 (256 --> 7 )
[LOG] Average clause size reduction: 51.2 --> 1.4 (51.2 --> 1.4 )
[LOG] Overall execution time: 0.066002 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 451 3 60 1 387
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.172845 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.068843/0 sec (0.068843/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.062567/0 sec (0.062567/0.062567 sec )
[LOG] Total clause minimization time: 0.005874/0 sec (0.005874/0.005874 sec )
[LOG] Total clause size reduction: 744 --> 12 (744 --> 12 )
[LOG] Average clause size reduction: 82.6667 --> 1.33333 (82.6667 --> 1.33333 )
[LOG] Overall execution time: 0.179121 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 784 4 88 1 691
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.387687 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.152471/0 sec (0.152471/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.134231/0 sec (0.134231/0.134231 sec )
[LOG] Total clause minimization time: 0.017707/0 sec (0.017707/0.017707 sec )
[LOG] Total clause size reduction: 1197 --> 11 (1197 --> 11 )
[LOG] Average clause size reduction: 119.7 --> 1.1 (119.7 --> 1.1 )
[LOG] Overall execution time: 0.396853 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 865 4 128 1 732
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 24.0446 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.2553/18 sec (17.2553/18 sec )
[LOG] Nr of iterations: 30 (30 )
[LOG] Total clause computation time: 1.61605/1 sec (1.61605/1.61605 sec )
[LOG] Total clause minimization time: 15.6292/17 sec (15.6292/15.6292 sec )
[LOG] Total clause size reduction: 9048 --> 56 (9048 --> 56 )
[LOG] Average clause size reduction: 301.6 --> 1.86667 (301.6 --> 1.86667 )
[LOG] Overall execution time: 24.0914 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 24.31 sec (Real time) / 21.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.45 sec (Real time) / 5.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2852 7 304 1 2540
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.168916 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.059064/0 sec (0.059064/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.047814/0 sec (0.047814/0.047814 sec )
[LOG] Total clause minimization time: 0.01073/0 sec (0.01073/0.01073 sec )
[LOG] Total clause size reduction: 1140 --> 20 (1140 --> 20 )
[LOG] Average clause size reduction: 103.636 --> 1.81818 (103.636 --> 1.81818 )
[LOG] Overall execution time: 0.176126 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 816 5 108 1 702
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014009 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006892/0 sec (0.006892/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.006534/0 sec (0.006534/0.006534 sec )
[LOG] Total clause minimization time: 0.000316/0 sec (0.000316/0.000316 sec )
[LOG] Total clause size reduction: 48 --> 3 (48 --> 3 )
[LOG] Average clause size reduction: 24 --> 1.5 (24 --> 1.5 )
[LOG] Overall execution time: 0.016202 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.036422 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020164/0 sec (0.020164/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.019316/0 sec (0.019316/0.019316 sec )
[LOG] Total clause minimization time: 0.000743/0 sec (0.000743/0.000743 sec )
[LOG] Total clause size reduction: 110 --> 4 (110 --> 4 )
[LOG] Average clause size reduction: 36.6667 --> 1.33333 (36.6667 --> 1.33333 )
[LOG] Overall execution time: 0.039201 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 343 2 52 1 289
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.395165 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.136122/1 sec (0.136122/1 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.109617/1 sec (0.109617/0.109617 sec )
[LOG] Total clause minimization time: 0.025796/0 sec (0.025796/0.025796 sec )
[LOG] Total clause size reduction: 1190 --> 16 (1190 --> 16 )
[LOG] Average clause size reduction: 108.182 --> 1.45455 (108.182 --> 1.45455 )
[LOG] Overall execution time: 0.404184 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1055 2 116 1 936
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.117757 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.043473/0 sec (0.043473/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.03665/0 sec (0.03665/0.03665 sec )
[LOG] Total clause minimization time: 0.00659/0 sec (0.00659/0.00659 sec )
[LOG] Total clause size reduction: 284 --> 12 (284 --> 12 )
[LOG] Average clause size reduction: 56.8 --> 2.4 (56.8 --> 2.4 )
[LOG] Overall execution time: 0.122047 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 530 2 68 1 460
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.129097 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04479/0 sec (0.04479/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.040214/0 sec (0.040214/0.040214 sec )
[LOG] Total clause minimization time: 0.00433/0 sec (0.00433/0.00433 sec )
[LOG] Total clause size reduction: 672 --> 6 (672 --> 6 )
[LOG] Average clause size reduction: 96 --> 0.857143 (96 --> 0.857143 )
[LOG] Overall execution time: 0.136906 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 919 3 108 1 807
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.062107 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.031049/0 sec (0.031049/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.026482/0 sec (0.026482/0.026482 sec )
[LOG] Total clause minimization time: 0.004397/0 sec (0.004397/0.004397 sec )
[LOG] Total clause size reduction: 384 --> 10 (384 --> 10 )
[LOG] Average clause size reduction: 54.8571 --> 1.42857 (54.8571 --> 1.42857 )
[LOG] Overall execution time: 0.065574 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 436 3 60 1 372
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.1312 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05195/0 sec (0.05195/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.047861/0 sec (0.047861/0.047861 sec )
[LOG] Total clause minimization time: 0.003842/0 sec (0.003842/0.003842 sec )
[LOG] Total clause size reduction: 396 --> 8 (396 --> 8 )
[LOG] Average clause size reduction: 79.2 --> 1.6 (79.2 --> 1.6 )
[LOG] Overall execution time: 0.138545 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 956 2 96 1 858
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 0.820288 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.172926/0 sec (0.172926/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.151229/0 sec (0.151229/0.151229 sec )
[LOG] Total clause minimization time: 0.020821/0 sec (0.020821/0.020821 sec )
[LOG] Total clause size reduction: 1528 --> 16 (1528 --> 16 )
[LOG] Average clause size reduction: 169.778 --> 1.77778 (169.778 --> 1.77778 )
[LOG] Overall execution time: 0.838699 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.99 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.178978 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.067344/0 sec (0.067344/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.059384/0 sec (0.059384/0.059384 sec )
[LOG] Total clause minimization time: 0.007692/0 sec (0.007692/0.007692 sec )
[LOG] Total clause size reduction: 432 --> 8 (432 --> 8 )
[LOG] Average clause size reduction: 86.4 --> 1.6 (86.4 --> 1.6 )
[LOG] Overall execution time: 0.187638 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1080 3 104 1 972
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.276106 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.050167/0 sec (0.050167/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.048923/0 sec (0.048923/0.048923 sec )
[LOG] Total clause minimization time: 0.001122/0 sec (0.001122/0.001122 sec )
[LOG] Total clause size reduction: 270 --> 2 (270 --> 2 )
[LOG] Average clause size reduction: 90 --> 0.666667 (90 --> 0.666667 )
[LOG] Overall execution time: 0.285031 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.232405 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.077775/0 sec (0.077775/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.069618/0 sec (0.069618/0.069618 sec )
[LOG] Total clause minimization time: 0.007804/0 sec (0.007804/0.007804 sec )
[LOG] Total clause size reduction: 452 --> 8 (452 --> 8 )
[LOG] Average clause size reduction: 90.4 --> 1.6 (90.4 --> 1.6 )
[LOG] Overall execution time: 0.241473 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.303768 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.125996/0 sec (0.074846/0 sec, 0.040019/0 sec, 0.011131/0 sec )
[LOG] Nr of iterations: 27 (10, 10, 7 )
[LOG] Total clause computation time: 0.054273/0 sec (0.044331/0.044331 sec, 0.006283/0.006283 sec, 0.003659/0.003659 sec )
[LOG] Total clause minimization time: 0.070206/0 sec (0.029904/0.029904 sec, 0.03317/0.03317 sec, 0.007132/0.007132 sec )
[LOG] Total clause size reduction: 4203 --> 53 (1584 --> 17, 1575 --> 26, 1044 --> 10 )
[LOG] Average clause size reduction: 155.667 --> 1.96296 (158.4 --> 1.7, 157.5 --> 2.6, 149.143 --> 1.42857 )
[LOG] Overall execution time: 0.316936 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1316 1 172 1 1141
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.05176 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030913/0 sec (0.029156/0 sec, 0.001757/0 sec )
[LOG] Nr of iterations: 15 (11, 4 )
[LOG] Total clause computation time: 0.021838/0 sec (0.021046/0.021046 sec, 0.000792/0.000792 sec )
[LOG] Total clause minimization time: 0.008771/0 sec (0.007854/0.007854 sec, 0.000917/0.000917 sec )
[LOG] Total clause size reduction: 829 --> 47 (640 --> 44, 189 --> 3 )
[LOG] Average clause size reduction: 55.2667 --> 3.13333 (58.1818 --> 4, 47.25 --> 0.75 )
[LOG] Overall execution time: 0.054911 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 404 2 60 1 341
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 71.5046 sec CPU time.
[LOG] Relation determinization time: 72 sec real time.
[LOG] Final circuit size: 658 new AND gates.
[LOG] Size before ABC: 1007 AND gates.
[LOG] Size after ABC: 658 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 56.5394/57 sec (6.83484/7 sec, 22.2147/22 sec, 27.4898/28 sec )
[LOG] Nr of iterations: 267 (15, 95, 157 )
[LOG] Total clause computation time: 16.8155/18 sec (4.08525/4.08525 sec, 8.38322/8.38322 sec, 4.34701/4.34701 sec )
[LOG] Total clause minimization time: 39.4948/39 sec (2.73575/2.73575 sec, 13.7469/13.7469 sec, 23.0121/23.0121 sec )
[LOG] Total clause size reduction: 75098 --> 1007 (4004 --> 40, 26790 --> 290, 44304 --> 677 )
[LOG] Average clause size reduction: 281.266 --> 3.77154 (266.933 --> 2.66667, 282 --> 3.05263, 282.191 --> 4.3121 )
[LOG] Overall execution time: 71.5494 sec CPU time.
[LOG] Overall execution time: 72 sec real time.
Synthesis time: 71.98 sec (Real time) / 63.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.47 sec (Real time) / 0.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2870 3 280 1 2584
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.031523 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018918/0 sec (0.01755/0 sec, 0.001368/0 sec )
[LOG] Nr of iterations: 13 (8, 5 )
[LOG] Total clause computation time: 0.01486/0 sec (0.014324/0.014324 sec, 0.000536/0.000536 sec )
[LOG] Total clause minimization time: 0.003867/0 sec (0.003068/0.003068 sec, 0.000799/0.000799 sec )
[LOG] Total clause size reduction: 568 --> 26 (364 --> 22, 204 --> 4 )
[LOG] Average clause size reduction: 43.6923 --> 2 (45.5 --> 2.75, 40.8 --> 0.8 )
[LOG] Overall execution time: 0.034075 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 295 2 48 1 244
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01758 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00898/0 sec (0.008455/0 sec, 0.000525/0 sec )
[LOG] Nr of iterations: 8 (5, 3 )
[LOG] Total clause computation time: 0.007424/0 sec (0.007226/0.007226 sec, 0.000198/0.000198 sec )
[LOG] Total clause minimization time: 0.001446/0 sec (0.001135/0.001135 sec, 0.000311/0.000311 sec )
[LOG] Total clause size reduction: 334 --> 14 (224 --> 12, 110 --> 2 )
[LOG] Average clause size reduction: 41.75 --> 1.75 (44.8 --> 2.4, 36.6667 --> 0.666667 )
[LOG] Overall execution time: 0.020073 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026846 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015544/0 sec (0.014708/0 sec, 0.000836/0 sec )
[LOG] Nr of iterations: 9 (6, 3 )
[LOG] Total clause computation time: 0.013008/0 sec (0.012691/0.012691 sec, 0.000317/0.000317 sec )
[LOG] Total clause minimization time: 0.002406/0 sec (0.001904/0.001904 sec, 0.000502/0.000502 sec )
[LOG] Total clause size reduction: 341 --> 14 (245 --> 12, 96 --> 2 )
[LOG] Average clause size reduction: 37.8889 --> 1.55556 (40.8333 --> 2, 32 --> 0.666667 )
[LOG] Overall execution time: 0.028954 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 243 3 44 1 194
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.046371 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026342/0 sec (0.02422/0 sec, 0.002122/0 sec )
[LOG] Nr of iterations: 13 (8, 5 )
[LOG] Total clause computation time: 0.019477/0 sec (0.018531/0.018531 sec, 0.000946/0.000946 sec )
[LOG] Total clause minimization time: 0.006633/0 sec (0.005526/0.005526 sec, 0.001107/0.001107 sec )
[LOG] Total clause size reduction: 711 --> 26 (455 --> 22, 256 --> 4 )
[LOG] Average clause size reduction: 54.6923 --> 2 (56.875 --> 2.75, 51.2 --> 0.8 )
[LOG] Overall execution time: 0.049513 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 404 3 60 1 340
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.074133 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 75 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042224/0 sec (0.038337/0 sec, 0.003887/0 sec )
[LOG] Nr of iterations: 22 (15, 7 )
[LOG] Total clause computation time: 0.022915/0 sec (0.021192/0.021192 sec, 0.001723/0.001723 sec )
[LOG] Total clause minimization time: 0.018791/0 sec (0.016732/0.016732 sec, 0.002059/0.002059 sec )
[LOG] Total clause size reduction: 1434 --> 75 (1008 --> 69, 426 --> 6 )
[LOG] Average clause size reduction: 65.1818 --> 3.40909 (67.2 --> 4.6, 60.8571 --> 0.857143 )
[LOG] Overall execution time: 0.077675 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 444 2 68 1 372
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.059772 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037398/0 sec (0.035665/0 sec, 0.001733/0 sec )
[LOG] Nr of iterations: 14 (10, 4 )
[LOG] Total clause computation time: 0.029566/0 sec (0.02882/0.02882 sec, 0.000746/0.000746 sec )
[LOG] Total clause minimization time: 0.00754/0 sec (0.006612/0.006612 sec, 0.000928/0.000928 sec )
[LOG] Total clause size reduction: 777 --> 32 (585 --> 28, 192 --> 4 )
[LOG] Average clause size reduction: 55.5 --> 2.28571 (58.5 --> 2.8, 48 --> 1 )
[LOG] Overall execution time: 0.062979 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 411 3 60 1 346
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.660387 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.265791/1 sec (0.176408/1 sec, 0.065747/0 sec, 0.023636/0 sec )
[LOG] Nr of iterations: 35 (13, 13, 9 )
[LOG] Total clause computation time: 0.077911/0 sec (0.062533/0.062533 sec, 0.009793/0.009793 sec, 0.005585/0.005585 sec )
[LOG] Total clause minimization time: 0.185197/1 sec (0.112776/0.112776 sec, 0.054954/0.054954 sec, 0.017467/0.017467 sec )
[LOG] Total clause size reduction: 7684 --> 99 (2892 --> 49, 2880 --> 36, 1912 --> 14 )
[LOG] Average clause size reduction: 219.543 --> 2.82857 (222.462 --> 3.76923, 221.538 --> 2.76923, 212.444 --> 1.55556 )
[LOG] Overall execution time: 0.681903 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.84 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1770 2 236 1 1530
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.077223 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 119 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04817/0 sec (0.04005/0 sec, 0.00812/0 sec )
[LOG] Nr of iterations: 32 (21, 11 )
[LOG] Total clause computation time: 0.023391/0 sec (0.020578/0.020578 sec, 0.002813/0.002813 sec )
[LOG] Total clause minimization time: 0.02398/0 sec (0.018915/0.018915 sec, 0.005065/0.005065 sec )
[LOG] Total clause size reduction: 2180 --> 119 (1460 --> 98, 720 --> 21 )
[LOG] Average clause size reduction: 68.125 --> 3.71875 (69.5238 --> 4.66667, 65.4545 --> 1.90909 )
[LOG] Overall execution time: 0.080759 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 455 3 68 1 382
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.717017 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 59 new AND gates.
[LOG] Size before ABC: 139 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.337897/0 sec (0.163964/0 sec, 0.110661/0 sec, 0.040004/0 sec, 0.023268/0 sec )
[LOG] Nr of iterations: 65 (19, 23, 14, 9 )
[LOG] Total clause computation time: 0.105248/0 sec (0.070488/0.070488 sec, 0.018954/0.018954 sec, 0.009063/0.009063 sec, 0.006743/0.006743 sec )
[LOG] Total clause minimization time: 0.227712/0 sec (0.092085/0.092085 sec, 0.089949/0.089949 sec, 0.02983/0.02983 sec, 0.015848/0.015848 sec )
[LOG] Total clause size reduction: 14202 --> 139 (4212 --> 35, 5126 --> 64, 3016 --> 25, 1848 --> 15 )
[LOG] Average clause size reduction: 218.492 --> 2.13846 (221.684 --> 1.84211, 222.87 --> 2.78261, 215.429 --> 1.78571, 205.333 --> 1.66667 )
[LOG] Overall execution time: 0.737269 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.91 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1758 2 228 1 1524
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 4.10211 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 540 new AND gates.
[LOG] Size before ABC: 986 AND gates.
[LOG] Size after ABC: 540 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.62421/3 sec (1.01481/2 sec, 0.123518/0 sec, 1.48589/1 sec )
[LOG] Nr of iterations: 190 (61, 21, 108 )
[LOG] Total clause computation time: 0.430461/2 sec (0.159888/0.159888 sec, 0.027048/0.027048 sec, 0.243525/0.243525 sec )
[LOG] Total clause minimization time: 2.17118/1 sec (0.846482/0.846482 sec, 0.094033/0.094033 sec, 1.23067/1.23067 sec )
[LOG] Total clause size reduction: 71013 --> 986 (22860 --> 543, 7600 --> 43, 40553 --> 400 )
[LOG] Average clause size reduction: 373.753 --> 5.18947 (374.754 --> 8.90164, 361.905 --> 2.04762, 375.491 --> 3.7037 )
[LOG] Overall execution time: 4.15023 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.41 sec (Real time) / 3.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.93 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.23 sec (Real time) / 1.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3391 2 376 1 3010
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.300736 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 61 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.112708/0 sec (0.074937/0 sec, 0.024603/0 sec, 0.013168/0 sec )
[LOG] Nr of iterations: 33 (14, 12, 7 )
[LOG] Total clause computation time: 0.063373/0 sec (0.053141/0.053141 sec, 0.006863/0.006863 sec, 0.003369/0.003369 sec )
[LOG] Total clause minimization time: 0.047638/0 sec (0.021021/0.021021 sec, 0.017139/0.017139 sec, 0.009478/0.009478 sec )
[LOG] Total clause size reduction: 6577 --> 61 (2860 --> 25, 2409 --> 26, 1308 --> 10 )
[LOG] Average clause size reduction: 199.303 --> 1.84848 (204.286 --> 1.78571, 200.75 --> 2.16667, 186.857 --> 1.42857 )
[LOG] Overall execution time: 0.318902 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1592 1 216 1 1373
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.058889 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.032816/0 sec (0.028185/0 sec, 0.004631/0 sec )
[LOG] Nr of iterations: 19 (11, 8 )
[LOG] Total clause computation time: 0.022039/0 sec (0.020566/0.020566 sec, 0.001473/0.001473 sec )
[LOG] Total clause minimization time: 0.010375/0 sec (0.007351/0.007351 sec, 0.003024/0.003024 sec )
[LOG] Total clause size reduction: 1217 --> 39 (720 --> 25, 497 --> 14 )
[LOG] Average clause size reduction: 64.0526 --> 2.05263 (65.4545 --> 2.27273, 62.125 --> 1.75 )
[LOG] Overall execution time: 0.062351 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 428 2 68 1 356
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.134767 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07148/0 sec (0.060743/0 sec, 0.010737/0 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.053866/0 sec (0.048581/0.048581 sec, 0.005285/0.005285 sec )
[LOG] Total clause minimization time: 0.016933/0 sec (0.01178/0.01178 sec, 0.005153/0.005153 sec )
[LOG] Total clause size reduction: 1488 --> 34 (792 --> 21, 696 --> 13 )
[LOG] Average clause size reduction: 78.3158 --> 1.78947 (79.2 --> 2.1, 77.3333 --> 1.44444 )
[LOG] Overall execution time: 0.139812 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 638 3 84 1 549
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 2.79731 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.754592/1 sec (0.364129/1 sec, 0.390463/0 sec )
[LOG] Nr of iterations: 28 (9, 19 )
[LOG] Total clause computation time: 0.593469/1 sec (0.313733/0.313733 sec, 0.279736/0.279736 sec )
[LOG] Total clause minimization time: 0.157119/0 sec (0.048973/0.048973 sec, 0.108146/0.108146 sec )
[LOG] Total clause size reduction: 7184 --> 53 (2216 --> 16, 4968 --> 37 )
[LOG] Average clause size reduction: 256.571 --> 1.89286 (246.222 --> 1.77778, 261.474 --> 1.94737 )
[LOG] Overall execution time: 2.8305 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.39 sec (Real time) / 2.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.58 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.18 sec (Real time) / 1.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2711 3 272 1 2434
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 4.37115 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 33 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.10458/1 sec (0.55183/0 sec, 0.552752/1 sec )
[LOG] Nr of iterations: 29 (11, 18 )
[LOG] Total clause computation time: 0.875498/1 sec (0.499991/0.499991 sec, 0.375507/0.375507 sec )
[LOG] Total clause minimization time: 0.224569/0 sec (0.049343/0.049343 sec, 0.175226/0.175226 sec )
[LOG] Total clause size reduction: 9298 --> 40 (3450 --> 18, 5848 --> 22 )
[LOG] Average clause size reduction: 320.621 --> 1.37931 (313.636 --> 1.63636, 324.889 --> 1.22222 )
[LOG] Overall execution time: 4.42404 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.60 sec (Real time) / 3.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.41 sec (Real time) / 1.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.16 sec (Real time) / 3.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4244 3 340 1 3899
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 4.79074 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 214 new AND gates.
[LOG] Size before ABC: 321 AND gates.
[LOG] Size after ABC: 214 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.57889/4 sec (1.55883/2 sec, 1.16861/1 sec, 0.471435/0 sec, 0.363198/1 sec, 0.016817/0 sec )
[LOG] Nr of iterations: 91 (19, 29, 19, 18, 6 )
[LOG] Total clause computation time: 0.97266/2 sec (0.640309/0.640309 sec, 0.104974/0.104974 sec, 0.120957/0.120957 sec, 0.09963/0.09963 sec, 0.00679/0.00679 sec )
[LOG] Total clause minimization time: 2.58716/2 sec (0.913592/0.913592 sec, 1.05849/1.05849 sec, 0.34669/0.34669 sec, 0.259231/0.259231 sec, 0.009149/0.009149 sec )
[LOG] Total clause size reduction: 2961 --> 321 (648 --> 76, 980 --> 121, 612 --> 57, 561 --> 58, 160 --> 9 )
[LOG] Average clause size reduction: 32.5385 --> 3.52747 (34.1053 --> 4, 33.7931 --> 4.17241, 32.2105 --> 3, 31.1667 --> 3.22222, 26.6667 --> 1.5 )
[LOG] Overall execution time: 4.79973 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.99 sec (Real time) / 4.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.60 sec (Real time) / 4.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 556 12 19 1 520
=====================  moving_obstacle_16x16_3glitches.aag =====================
[LOG] Relation determinization time: 2175.77 sec CPU time.
[LOG] Relation determinization time: 2181 sec real time.
[LOG] Final circuit size: 3092 new AND gates.
[LOG] Size before ABC: 6085 AND gates.
[LOG] Size after ABC: 3092 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1925.07/1930 sec (666.325/668 sec, 621.465/623 sec, 352.517/353 sec, 284.331/285 sec, 0.430567/1 sec )
[LOG] Nr of iterations: 893 (243, 337, 135, 172, 6 )
[LOG] Total clause computation time: 649.143/641 sec (234.128/234.128 sec, 161.718/161.718 sec, 162.364/162.364 sec, 90.819/90.819 sec, 0.113548/0.113548 sec )
[LOG] Total clause minimization time: 1270.88/1283 sec (430.99/430.99 sec, 457.68/457.68 sec, 189.282/189.282 sec, 192.631/192.631 sec, 0.298003/0.298003 sec )
[LOG] Total clause size reduction: 41487 --> 6085 (11616 --> 1703, 15792 --> 2473, 6164 --> 830, 7695 --> 1070, 220 --> 9 )
[LOG] Average clause size reduction: 46.458 --> 6.81411 (47.8025 --> 7.00823, 46.8605 --> 7.33828, 45.6593 --> 6.14815, 44.7384 --> 6.22093, 36.6667 --> 1.5 )
[LOG] Overall execution time: 2176 sec CPU time.
[LOG] Overall execution time: 2182 sec real time.
Synthesis time: 2181.96 sec (Real time) / 2164.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.15 sec (Real time) / 3.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2663.31 sec (Real time) / 2653.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 476 23 25 1 428
Raw AIGER output size: aag 3568 18 25 1 3520
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 0.311154 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 104 new AND gates.
[LOG] Size before ABC: 140 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.210878/0 sec (0.084481/0 sec, 0.06741/0 sec, 0.001987/0 sec, 0.001782/0 sec, 0.000126/0 sec, 0.001713/0 sec, 0.001639/0 sec, 0.001659/0 sec, 0.001642/0 sec, 0.000219/0 sec, 0.000111/0 sec, 0.001672/0 sec, 0.001623/0 sec, 0.001486/0 sec, 0.001491/0 sec, 0.001492/0 sec, 0.001486/0 sec, 0.0015/0 sec, 0.000163/0 sec, 0.014694/0 sec, 0.002626/0 sec, 0.001306/0 sec, 0.005378/0 sec, 0.000333/0 sec, 6.3e-05/0 sec, 6.2e-05/0 sec, 6.3e-05/0 sec, 6.2e-05/0 sec, 6.2e-05/0 sec, 6.2e-05/0 sec, 6.2e-05/0 sec, 6.2e-05/0 sec, 6.3e-05/0 sec, 6.7e-05/0 sec, 6.5e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 0.000202/0 sec, 0.000106/0 sec, 6.7e-05/0 sec, 6.6e-05/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 6.5e-05/0 sec, 6.5e-05/0 sec, 6.3e-05/0 sec, 6.5e-05/0 sec, 6.8e-05/0 sec, 6.7e-05/0 sec, 6.5e-05/0 sec, 6.7e-05/0 sec, 6.5e-05/0 sec, 6.4e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 6.4e-05/0 sec, 6.5e-05/0 sec, 6.5e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 6.5e-05/0 sec, 6.4e-05/0 sec, 6.5e-05/0 sec, 6.5e-05/0 sec, 6.7e-05/0 sec, 6.5e-05/0 sec, 6.5e-05/0 sec, 6.5e-05/0 sec, 0.001935/0 sec, 8.4e-05/0 sec, 0.001088/0 sec, 0.001081/0 sec, 0.001085/0 sec, 0.001123/0 sec, 0.001156/0 sec, 0.001942/0 sec )
[LOG] Nr of iterations: 126 (3, 17, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 4, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.122117/0 sec (0.079159/0.079159 sec, 0.014457/0.014457 sec, 0.001024/0.001024 sec, 0.00097/0.00097 sec, 0.000109/0.000109 sec, 0.001/0.001 sec, 0.000962/0.000962 sec, 0.000955/0.000955 sec, 0.000951/0.000951 sec, 0.000199/0.000199 sec, 9.1e-05/9.1e-05 sec, 0.000959/0.000959 sec, 0.000923/0.000923 sec, 0.000924/0.000924 sec, 0.000928/0.000928 sec, 0.000916/0.000916 sec, 0.000919/0.000919 sec, 0.000925/0.000925 sec, 0.000143/0.000143 sec, 0.00281/0.00281 sec, 0.00098/0.00098 sec, 0.000954/0.000954 sec, 0.001893/0.001893 sec, 0.000318/0.000318 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.8e-05/4.8e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 5.3e-05/5.3e-05 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 5.1e-05/5.1e-05 sec, 5.1e-05/5.1e-05 sec, 5.1e-05/5.1e-05 sec, 0.000186/0.000186 sec, 9e-05/9e-05 sec, 5.2e-05/5.2e-05 sec, 5e-05/5e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 5.1e-05/5.1e-05 sec, 5.2e-05/5.2e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5e-05/5e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 5.1e-05/5.1e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 5.1e-05/5.1e-05 sec, 5.1e-05/5.1e-05 sec, 5.2e-05/5.2e-05 sec, 5e-05/5e-05 sec, 5e-05/5e-05 sec, 5e-05/5e-05 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 5.1e-05/5.1e-05 sec, 5e-05/5e-05 sec, 0.000926/0.000926 sec, 6.7e-05/6.7e-05 sec, 0.000826/0.000826 sec, 0.000817/0.000817 sec, 0.000824/0.000824 sec, 0.000824/0.000824 sec, 0.000852/0.000852 sec, 0.000865/0.000865 sec )
[LOG] Total clause minimization time: 0.085339/0 sec (0.005239/0.005239 sec, 0.051743/0.051743 sec, 0.000901/0.000901 sec, 0.000763/0.000763 sec, 0/0 sec, 0.000657/0.000657 sec, 0.000632/0.000632 sec, 0.00065/0.00065 sec, 0.000642/0.000642 sec, 0/0 sec, 0/0 sec, 0.000672/0.000672 sec, 0.000661/0.000661 sec, 0.000518/0.000518 sec, 0.000521/0.000521 sec, 0.000533/0.000533 sec, 0.000525/0.000525 sec, 0.000527/0.000527 sec, 0/0 sec, 0.011757/0.011757 sec, 0.001603/0.001603 sec, 0.000299/0.000299 sec, 0.003372/0.003372 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000941/0.000941 sec, 0/0 sec, 0.000223/0.000223 sec, 0.000228/0.000228 sec, 0.000224/0.000224 sec, 0.000254/0.000254 sec, 0.00025/0.00025 sec, 0.001004/0.001004 sec )
[LOG] Total clause size reduction: 21945 --> 66 (1012 --> 2, 8080 --> 48, 504 --> 0, 503 --> 0, 0 --> 0, 501 --> 0, 500 --> 0, 499 --> 0, 498 --> 0, 0 --> 0, 0 --> 0, 495 --> 0, 494 --> 0, 493 --> 0, 492 --> 0, 491 --> 0, 490 --> 0, 489 --> 0, 0 --> 0, 1461 --> 10, 486 --> 1, 485 --> 0, 968 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 433 --> 1, 0 --> 0, 431 --> 0, 430 --> 0, 429 --> 0, 428 --> 0, 427 --> 0, 426 --> 1 )
[LOG] Average clause size reduction: 174.167 --> 0.52381 (337.333 --> 0.666667, 475.294 --> 2.82353, 252 --> 0, 251.5 --> 0, 0 --> 0, 250.5 --> 0, 250 --> 0, 249.5 --> 0, 249 --> 0, 0 --> 0, 0 --> 0, 247.5 --> 0, 247 --> 0, 246.5 --> 0, 246 --> 0, 245.5 --> 0, 245 --> 0, 244.5 --> 0, 0 --> 0, 365.25 --> 2.5, 243 --> 0.5, 242.5 --> 0, 322.667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216.5 --> 0.5, 0 --> 0, 215.5 --> 0, 215 --> 0, 214.5 --> 0, 214 --> 0, 213.5 --> 0, 213 --> 0.5 )
[LOG] Overall execution time: 0.331755 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2474 98 327 1 2046
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 0.370551 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 120 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 42 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.283106/1 sec (0.095535/0 sec, 0.039884/0 sec, 0.004073/0 sec, 0.003373/0 sec, 0.003099/0 sec, 0.003082/0 sec, 0.003013/0 sec, 0.002901/0 sec, 0.003232/0 sec, 0.000164/0 sec, 0.003195/0 sec, 0.003074/0 sec, 0.002792/0 sec, 0.002904/0 sec, 0.001632/0 sec, 0.007294/1 sec, 0.00022/0 sec, 6.7e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 6.9e-05/0 sec, 7.3e-05/0 sec, 7e-05/0 sec, 6.3e-05/0 sec, 6.4e-05/0 sec, 6.4e-05/0 sec, 6.1e-05/0 sec, 6.1e-05/0 sec, 6.3e-05/0 sec, 6.4e-05/0 sec, 6.5e-05/0 sec, 6.4e-05/0 sec, 6.6e-05/0 sec, 6.4e-05/0 sec, 6.5e-05/0 sec, 6.7e-05/0 sec, 6.9e-05/0 sec, 6.9e-05/0 sec, 6.5e-05/0 sec, 6.5e-05/0 sec, 6.4e-05/0 sec, 6.5e-05/0 sec, 6.6e-05/0 sec, 6.4e-05/0 sec, 6.4e-05/0 sec, 6.4e-05/0 sec, 6.4e-05/0 sec, 6.4e-05/0 sec, 6.5e-05/0 sec, 0.002274/0 sec, 0.002421/0 sec, 0.002359/0 sec, 8.9e-05/0 sec, 0.00208/0 sec, 0.001965/0 sec, 0.001934/0 sec, 0.001886/0 sec, 0.000592/0 sec, 0.000262/0 sec, 6.5e-05/0 sec, 6.4e-05/0 sec, 6.4e-05/0 sec, 6.9e-05/0 sec, 6.5e-05/0 sec, 6.3e-05/0 sec, 6.2e-05/0 sec, 6.2e-05/0 sec, 6.4e-05/0 sec, 6.4e-05/0 sec, 6.2e-05/0 sec, 6.3e-05/0 sec, 6.2e-05/0 sec, 6.3e-05/0 sec, 6.5e-05/0 sec, 6.3e-05/0 sec, 6.2e-05/0 sec, 0.050908/0 sec, 0.00289/0 sec, 0.001411/0 sec, 0.02904/0 sec, 0.000356/0 sec )
[LOG] Nr of iterations: 141 (5, 10, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 14, 2, 2, 12, 1 )
[LOG] Total clause computation time: 0.108844/0 sec (0.063132/0.063132 sec, 0.006941/0.006941 sec, 0.000808/0.000808 sec, 0.000825/0.000825 sec, 0.0008/0.0008 sec, 0.000796/0.000796 sec, 0.000774/0.000774 sec, 0.000761/0.000761 sec, 0.000959/0.000959 sec, 0.000148/0.000148 sec, 0.000802/0.000802 sec, 0.000848/0.000848 sec, 0.000809/0.000809 sec, 0.000843/0.000843 sec, 0.000814/0.000814 sec, 0.001637/0.001637 sec, 0.000204/0.000204 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 5e-05/5e-05 sec, 5.2e-05/5.2e-05 sec, 5.5e-05/5.5e-05 sec, 5.3e-05/5.3e-05 sec, 4.8e-05/4.8e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 4.6e-05/4.6e-05 sec, 4.6e-05/4.6e-05 sec, 4.8e-05/4.8e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 4.8e-05/4.8e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.3e-05/5.3e-05 sec, 5e-05/5e-05 sec, 5e-05/5e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 0.000814/0.000814 sec, 0.000738/0.000738 sec, 0.000737/0.000737 sec, 7.4e-05/7.4e-05 sec, 0.000716/0.000716 sec, 0.000705/0.000705 sec, 0.000709/0.000709 sec, 0.000707/0.000707 sec, 0.000575/0.000575 sec, 0.000245/0.000245 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 5.3e-05/5.3e-05 sec, 4.9e-05/4.9e-05 sec, 4.8e-05/4.8e-05 sec, 4.8e-05/4.8e-05 sec, 4.7e-05/4.7e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.8e-05/4.8e-05 sec, 4.8e-05/4.8e-05 sec, 4.8e-05/4.8e-05 sec, 4.8e-05/4.8e-05 sec, 4.9e-05/4.9e-05 sec, 4.7e-05/4.7e-05 sec, 4.8e-05/4.8e-05 sec, 0.008967/0.008967 sec, 0.000751/0.000751 sec, 0.00075/0.00075 sec, 0.007693/0.007693 sec, 0.000337/0.000337 sec )
[LOG] Total clause minimization time: 0.170616/1 sec (0.032201/0.032201 sec, 0.032718/0.032718 sec, 0.003209/0.003209 sec, 0.002494/0.002494 sec, 0.002245/0.002245 sec, 0.00224/0.00224 sec, 0.002197/0.002197 sec, 0.002095/0.002095 sec, 0.002175/0.002175 sec, 0/0 sec, 0.002347/0.002347 sec, 0.002178/0.002178 sec, 0.001943/0.001943 sec, 0.002016/0.002016 sec, 0.000776/0.000776 sec, 0.005601/0.005601 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00142/0.00142 sec, 0.001634/0.001634 sec, 0.001583/0.001583 sec, 0/0 sec, 0.001328/0.001328 sec, 0.001223/0.001223 sec, 0.001188/0.001188 sec, 0.001141/0.001141 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.041187/0.041187 sec, 0.002108/0.002108 sec, 0.000614/0.000614 sec, 0.020755/0.020755 sec, 0/0 sec )
[LOG] Total clause size reduction: 22686 --> 114 (1680 --> 33, 3771 --> 9, 418 --> 0, 417 --> 0, 416 --> 0, 415 --> 0, 414 --> 0, 413 --> 0, 412 --> 2, 0 --> 0, 410 --> 0, 409 --> 0, 408 --> 0, 407 --> 0, 406 --> 0, 810 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 0, 370 --> 0, 369 --> 0, 0 --> 0, 367 --> 0, 366 --> 0, 365 --> 0, 364 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4472 --> 44, 343 --> 1, 342 --> 0, 3751 --> 23, 0 --> 0 )
[LOG] Average clause size reduction: 160.894 --> 0.808511 (336 --> 6.6, 377.1 --> 0.9, 209 --> 0, 208.5 --> 0, 208 --> 0, 207.5 --> 0, 207 --> 0, 206.5 --> 0, 206 --> 1, 0 --> 0, 205 --> 0, 204.5 --> 0, 204 --> 0, 203.5 --> 0, 203 --> 0, 270 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 185.5 --> 0, 185 --> 0, 184.5 --> 0, 0 --> 0, 183.5 --> 0, 183 --> 0, 182.5 --> 0, 182 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 319.429 --> 3.14286, 171.5 --> 0.5, 171 --> 0, 312.583 --> 1.91667, 0 --> 0 )
[LOG] Overall execution time: 0.386349 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.27 sec (Real time) / 0.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2083 98 241 1 1741
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.06174 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 43 new AND gates.
[LOG] Size before ABC: 61 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.044592/0 sec (0.026868/0 sec, 0.00068/0 sec, 0.000616/0 sec, 0.000923/0 sec, 6.4e-05/0 sec, 9.8e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 5.5e-05/0 sec, 0.000225/0 sec, 4.9e-05/0 sec, 2.3e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 0.00877/0 sec, 0.000852/0 sec, 0.000385/0 sec, 0.00453/0 sec, 0.000241/0 sec )
[LOG] Nr of iterations: 42 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 7, 2, 2, 6, 1 )
[LOG] Total clause computation time: 0.028717/0 sec (0.023476/0.023476 sec, 0.000314/0.000314 sec, 0.000281/0.000281 sec, 0.000313/0.000313 sec, 5.6e-05/5.6e-05 sec, 9e-05/9e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 4.7e-05/4.7e-05 sec, 0.000217/0.000217 sec, 4.2e-05/4.2e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.7e-05/1.7e-05 sec, 0.001587/0.001587 sec, 0.000284/0.000284 sec, 0.000263/0.000263 sec, 0.001346/0.001346 sec, 0.000232/0.000232 sec )
[LOG] Total clause minimization time: 0.015276/0 sec (0.003329/0.003329 sec, 0.000336/0.000336 sec, 0.000311/0.000311 sec, 0.000591/0.000591 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00702/0.00702 sec, 0.000551/0.000551 sec, 9.7e-05/9.7e-05 sec, 0.003041/0.003041 sec, 0/0 sec )
[LOG] Total clause size reduction: 2105 --> 42 (264 --> 8, 131 --> 0, 130 --> 0, 129 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 678 --> 22, 112 --> 1, 111 --> 0, 550 --> 10, 0 --> 0 )
[LOG] Average clause size reduction: 50.119 --> 1 (88 --> 2.66667, 65.5 --> 0, 65 --> 0, 64.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 96.8571 --> 3.14286, 56 --> 0.5, 55.5 --> 0, 91.6667 --> 1.66667, 0 --> 0 )
[LOG] Overall execution time: 0.067056 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 740 28 80 1 631
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.046577 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 42 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033685/0 sec (0.020878/0 sec, 0.000573/0 sec, 0.000524/0 sec, 0.000715/0 sec, 4.5e-05/0 sec, 9.5e-05/0 sec, 1.9e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 4.9e-05/0 sec, 0.000286/0 sec, 4.4e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 2.9e-05/0 sec, 2e-05/0 sec, 1.8e-05/0 sec, 0.006076/0 sec, 0.000615/0 sec, 0.000289/0 sec, 0.003071/0 sec, 0.000231/0 sec )
[LOG] Nr of iterations: 40 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 5, 1 )
[LOG] Total clause computation time: 0.02201/0 sec (0.018196/0.018196 sec, 0.000232/0.000232 sec, 0.000211/0.000211 sec, 0.000264/0.000264 sec, 3.9e-05/3.9e-05 sec, 8.9e-05/8.9e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 4.1e-05/4.1e-05 sec, 0.000278/0.000278 sec, 3.7e-05/3.7e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 0.001023/0.001023 sec, 0.000218/0.000218 sec, 0.000197/0.000197 sec, 0.000828/0.000828 sec, 0.000224/0.000224 sec )
[LOG] Total clause minimization time: 0.011183/0 sec (0.002621/0.002621 sec, 0.000321/0.000321 sec, 0.00029/0.00029 sec, 0.000433/0.000433 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004922/0.004922 sec, 0.000382/0.000382 sec, 7.2e-05/7.2e-05 sec, 0.002142/0.002142 sec, 0/0 sec )
[LOG] Total clause size reduction: 1306 --> 36 (192 --> 8, 95 --> 0, 94 --> 0, 93 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 385 --> 18, 76 --> 1, 75 --> 0, 296 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 32.65 --> 0.9 (64 --> 2.66667, 47.5 --> 0, 47 --> 0, 46.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 64.1667 --> 3, 38 --> 0.5, 37.5 --> 0, 59.2 --> 1.6, 0 --> 0 )
[LOG] Overall execution time: 0.050578 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 555 16 56 1 482
