// Seed: 1706436728
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_2(
      id_3, id_3, id_2, id_3, id_3, id_2, id_3, id_2, id_3, id_1, id_2, id_2
  );
  wire id_5;
  always @(id_2 && id_2) begin
    if (1) deassign id_2;
  end
endmodule
module module_1 (
    output supply1 id_0,
    input  supply0 id_1
);
  logic [7:0] id_3;
  wire id_4;
  assign id_3[1'b0] = 1;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13;
  wire id_14;
  id_15 :
  assert property (@(posedge (1)) id_3)
  else id_15 = 1'b0;
endmodule
