Version 4.0 HI-TECH Software Intermediate Code
"50 Source/FreeRTOS/include\queue.h
[; ;Source/FreeRTOS/include\queue.h: 50: struct QueueDefinition;
[s S939 ]
[n S939 QueueDefinition ]
"1549
[; ;Source/FreeRTOS/include\queue.h: 1549:     QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
[v _xQueueGenericCreate `(*S939 ~T0 @X0 0 ef3`Cuc`Cuc`Cuc ]
"18563 Source\pic18f47j53.h
[; ;Source\pic18f47j53.h: 18563: extern volatile unsigned char POSTINC1 __attribute__((address(0xFE6)));
[v _POSTINC1 `Vuc ~T0 @X0 0 e@4070 ]
"18962
[; ;Source\pic18f47j53.h: 18962: extern volatile unsigned char INTCON __attribute__((address(0xFF2)));
[v _INTCON `Vuc ~T0 @X0 0 e@4082 ]
"18968
[; ;Source\pic18f47j53.h: 18968:     struct {
[s S893 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S893 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"18978
[; ;Source\pic18f47j53.h: 18978:     struct {
[s S894 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S894 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"18988
[; ;Source\pic18f47j53.h: 18988:     struct {
[s S895 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S895 . . GIEL GIEH ]
"18967
[; ;Source\pic18f47j53.h: 18967: typedef union {
[u S892 `S893 1 `S894 1 `S895 1 ]
[n S892 . . . . ]
"18994
[; ;Source\pic18f47j53.h: 18994: extern volatile INTCONbits_t INTCONbits __attribute__((address(0xFF2)));
[v _INTCONbits `VS892 ~T0 @X0 0 e@4082 ]
"13322
[; ;Source\pic18f47j53.h: 13322: extern volatile unsigned char TXSTA __attribute__((address(0xFAD)));
[v _TXSTA `Vuc ~T0 @X0 0 e@4013 ]
"12984
[; ;Source\pic18f47j53.h: 12984: extern volatile unsigned char RCSTA __attribute__((address(0xFAC)));
[v _RCSTA `Vuc ~T0 @X0 0 e@4012 ]
"13686
[; ;Source\pic18f47j53.h: 13686: extern volatile unsigned char SPBRG __attribute__((address(0xFB0)));
[v _SPBRG `Vuc ~T0 @X0 0 e@4016 ]
"11297
[; ;Source\pic18f47j53.h: 11297:     struct {
[s S520 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S520 . TRISD0 TRISD1 TRISD2 TRISD3 TRISD4 TRISD5 TRISD6 TRISD7 ]
"11296
[; ;Source\pic18f47j53.h: 11296: typedef union {
[u S519 `S520 1 ]
[n S519 . . ]
"11308
[; ;Source\pic18f47j53.h: 11308: extern volatile TRISDbits_t TRISDbits __attribute__((address(0xF95)));
[v _TRISDbits `VS519 ~T0 @X0 0 e@3989 ]
"12655
[; ;Source\pic18f47j53.h: 12655:     struct {
[s S580 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S580 . RTCCIP TMR3GIP CTMUIP TMR4IP TX2IP RC2IP BCL2IP SSP2IP ]
"12665
[; ;Source\pic18f47j53.h: 12665:     struct {
[s S581 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S581 . . RXBNIP . TXBNIP ]
"12654
[; ;Source\pic18f47j53.h: 12654: typedef union {
[u S579 `S580 1 `S581 1 ]
[n S579 . . . ]
"12672
[; ;Source\pic18f47j53.h: 12672: extern volatile IPR3bits_t IPR3bits __attribute__((address(0xFA5)));
[v _IPR3bits `VS579 ~T0 @X0 0 e@4005 ]
"12798
[; ;Source\pic18f47j53.h: 12798:     struct {
[s S587 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S587 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"12808
[; ;Source\pic18f47j53.h: 12808:     struct {
[s S588 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S588 . TX9D2 TRMT2 BRGH2 SENDB2 SYNC2 TXEN2 TX92 CSRC2 ]
"12818
[; ;Source\pic18f47j53.h: 12818:     struct {
[s S589 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S589 . TXD82 . TX8_92 ]
"12797
[; ;Source\pic18f47j53.h: 12797: typedef union {
[u S586 `S587 1 `S588 1 `S589 1 ]
[n S586 . . . . ]
"12824
[; ;Source\pic18f47j53.h: 12824: extern volatile TXSTA2bits_t TXSTA2bits __attribute__((address(0xFA8)));
[v _TXSTA2bits `VS586 ~T0 @X0 0 e@4008 ]
"11797
[; ;Source\pic18f47j53.h: 11797:     struct {
[s S544 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S544 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"11807
[; ;Source\pic18f47j53.h: 11807:     struct {
[s S545 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S545 . RX9D2 OERR2 FERR2 ADDEN2 CREN2 SREN2 RX92 SPEN2 ]
"11817
[; ;Source\pic18f47j53.h: 11817:     struct {
[s S546 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S546 . RCD82 . RC8_92 ]
"11822
[; ;Source\pic18f47j53.h: 11822:     struct {
[s S547 :6 `uc 1 :1 `uc 1 ]
[n S547 . . RC92 ]
"11796
[; ;Source\pic18f47j53.h: 11796: typedef union {
[u S543 `S544 1 `S545 1 `S546 1 `S547 1 ]
[n S543 . . . . . ]
"11827
[; ;Source\pic18f47j53.h: 11827: extern volatile RCSTA2bits_t RCSTA2bits __attribute__((address(0xF9C)));
[v _RCSTA2bits `VS543 ~T0 @X0 0 e@3996 ]
"12467
[; ;Source\pic18f47j53.h: 12467:     struct {
[s S573 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S573 . RTCCIE TMR3GIE CTMUIE TMR4IE TX2IE RC2IE BCL2IE SSP2IE ]
"12477
[; ;Source\pic18f47j53.h: 12477:     struct {
[s S574 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S574 . RXB0IE RXB1IE TXB0IE TXB1IE TXB2IE ]
"12484
[; ;Source\pic18f47j53.h: 12484:     struct {
[s S575 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S575 . . RXBNIE . TXBNIE ]
"12466
[; ;Source\pic18f47j53.h: 12466: typedef union {
[u S572 `S573 1 `S574 1 `S575 1 ]
[n S572 . . . . ]
"12491
[; ;Source\pic18f47j53.h: 12491: extern volatile PIE3bits_t PIE3bits __attribute__((address(0xFA3)));
[v _PIE3bits `VS572 ~T0 @X0 0 e@4003 ]
"18583
[; ;Source\pic18f47j53.h: 18583: extern volatile unsigned char INDF1 __attribute__((address(0xFE7)));
[v _INDF1 `Vuc ~T0 @X0 0 e@4071 ]
"141 Source/serial/serial.c
[; ;Source/serial/serial.c: 141: xComPortHandle xSerialPortInit( eCOMPort ePort, eBaud eWantedBaud, eParity eWantedParity, eDataBits eWantedDataBits, eStopBits eWantedStopBits, unsigned char uxBufferLength )
[c E7167 0 1 2 3 4 5 6 7 .. ]
[n E7167 . serCOM1 serCOM2 serCOM3 serCOM4 serCOM5 serCOM6 serCOM7 serCOM8  ]
[c E7194 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 .. ]
[n E7194 . ser50 ser75 ser110 ser134 ser150 ser200 ser300 ser600 ser1200 ser1800 ser2400 ser4800 ser9600 ser19200 ser38400 ser57600 ser115200  ]
[c E7177 0 1 2 3 4 .. ]
[n E7177 . serNO_PARITY serODD_PARITY serEVEN_PARITY serMARK_PARITY serSPACE_PARITY  ]
[c E7188 0 1 2 3 .. ]
[n E7188 . serBITS_5 serBITS_6 serBITS_7 serBITS_8  ]
[c E7184 0 1 .. ]
[n E7184 . serSTOP_1 serSTOP_2  ]
[v F7264 `*v ~T0 @X0 1 t ]
"884 Source/FreeRTOS/include\queue.h
[; ;Source/FreeRTOS/include\queue.h: 884: BaseType_t xQueueReceive( QueueHandle_t xQueue,
[v _xQueueReceive `(c ~T0 @X0 0 ef3`*S939`C*v`us ]
[v F7246 `*Cv ~T0 @X0 1 t ]
"657
[; ;Source/FreeRTOS/include\queue.h: 657: BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
[v _xQueueGenericSend `(c ~T0 @X0 0 ef4`*S939`C*Cv`us`Cc ]
"11933 Source\pic18f47j53.h
[; ;Source\pic18f47j53.h: 11933:     struct {
[s S549 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S549 . TMR1IE TMR2IE CCP1IE SSP1IE TX1IE RC1IE ADIE PMPIE ]
"11943
[; ;Source\pic18f47j53.h: 11943:     struct {
[s S550 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S550 . . SSPIE TXIE RCIE ]
"11949
[; ;Source\pic18f47j53.h: 11949:     struct {
[s S551 :7 `uc 1 :1 `uc 1 ]
[n S551 . . PSPIE ]
"11932
[; ;Source\pic18f47j53.h: 11932: typedef union {
[u S548 `S549 1 `S550 1 `S551 1 ]
[n S548 . . . . ]
"11954
[; ;Source\pic18f47j53.h: 11954: extern volatile PIE1bits_t PIE1bits __attribute__((address(0xF9D)));
[v _PIE1bits `VS548 ~T0 @X0 0 e@3997 ]
"13648
[; ;Source\pic18f47j53.h: 13648: extern volatile unsigned char RCREG __attribute__((address(0xFAF)));
[v _RCREG `Vuc ~T0 @X0 0 e@4015 ]
"13153
[; ;Source\pic18f47j53.h: 13153:     struct {
[s S605 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S605 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"13163
[; ;Source\pic18f47j53.h: 13163:     struct {
[s S606 :1 `uc 1 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S606 . RCD8 . ADEN . RC9 ]
"13170
[; ;Source\pic18f47j53.h: 13170:     struct {
[s S607 :6 `uc 1 :1 `uc 1 ]
[n S607 . . NOT_RC8 ]
"13174
[; ;Source\pic18f47j53.h: 13174:     struct {
[s S608 :6 `uc 1 :1 `uc 1 ]
[n S608 . . nRC8 ]
"13178
[; ;Source\pic18f47j53.h: 13178:     struct {
[s S609 :6 `uc 1 :1 `uc 1 ]
[n S609 . . RC8_9 ]
"13182
[; ;Source\pic18f47j53.h: 13182:     struct {
[s S610 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S610 . RX9D1 OERR1 FERR1 ADDEN1 CREN1 SREN1 RX91 SPEN1 ]
"13192
[; ;Source\pic18f47j53.h: 13192:     struct {
[s S611 :5 `uc 1 :1 `uc 1 ]
[n S611 . . SRENA ]
"13152
[; ;Source\pic18f47j53.h: 13152: typedef union {
[u S604 `S605 1 `S606 1 `S607 1 `S608 1 `S609 1 `S610 1 `S611 1 ]
[n S604 . . . . . . . . ]
"13197
[; ;Source\pic18f47j53.h: 13197: extern volatile RCSTAbits_t RCSTAbits __attribute__((address(0xFAC)));
[v _RCSTAbits `VS604 ~T0 @X0 0 e@4012 ]
[v F7280 `*Cv ~T0 @X0 1 t ]
[v F7281 `*c ~T0 @X0 1 t ]
"1323 Source/FreeRTOS/include\queue.h
[; ;Source/FreeRTOS/include\queue.h: 1323: BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
[v _xQueueGenericSendFromISR `(c ~T0 @X0 0 ef4`*S939`C*Cv`C*c`Cc ]
"92 Source/FreeRTOS/portable/PIC18F\portmacro.h
[; ;Source/FreeRTOS/portable/PIC18F\portmacro.h: 92: extern void vPortYield( void );
[v _vPortYield `(v ~T0 @X0 0 ef ]
[v F7294 `*v ~T0 @X0 1 t ]
[v F7295 `*c ~T0 @X0 1 t ]
"1417 Source/FreeRTOS/include\queue.h
[; ;Source/FreeRTOS/include\queue.h: 1417: BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
[v _xQueueReceiveFromISR `(c ~T0 @X0 0 ef3`*S939`C*v`C*c ]
"13610 Source\pic18f47j53.h
[; ;Source\pic18f47j53.h: 13610: extern volatile unsigned char TXREG __attribute__((address(0xFAE)));
[v _TXREG `Vuc ~T0 @X0 0 e@4014 ]
"57 Source\pic18f47j53.h
[; ;Source\pic18f47j53.h: 57: __asm("ADCTRIG equ 0EB8h");
[; <" ADCTRIG equ 0EB8h ;# ">
"113
[; ;Source\pic18f47j53.h: 113: __asm("PMDIS0 equ 0EB9h");
[; <" PMDIS0 equ 0EB9h ;# ">
"118
[; ;Source\pic18f47j53.h: 118: __asm("PD0 equ 0EB9h");
[; <" PD0 equ 0EB9h ;# ">
"419
[; ;Source\pic18f47j53.h: 419: __asm("PMDIS1 equ 0EBAh");
[; <" PMDIS1 equ 0EBAh ;# ">
"424
[; ;Source\pic18f47j53.h: 424: __asm("PD1 equ 0EBAh");
[; <" PD1 equ 0EBAh ;# ">
"657
[; ;Source\pic18f47j53.h: 657: __asm("PMDIS2 equ 0EBBh");
[; <" PMDIS2 equ 0EBBh ;# ">
"662
[; ;Source\pic18f47j53.h: 662: __asm("PD2 equ 0EBBh");
[; <" PD2 equ 0EBBh ;# ">
"867
[; ;Source\pic18f47j53.h: 867: __asm("PMDIS3 equ 0EBCh");
[; <" PMDIS3 equ 0EBCh ;# ">
"872
[; ;Source\pic18f47j53.h: 872: __asm("PD3 equ 0EBCh");
[; <" PD3 equ 0EBCh ;# ">
"1105
[; ;Source\pic18f47j53.h: 1105: __asm("PPSCON equ 0EBFh");
[; <" PPSCON equ 0EBFh ;# ">
"1125
[; ;Source\pic18f47j53.h: 1125: __asm("RPOR0 equ 0EC0h");
[; <" RPOR0 equ 0EC0h ;# ">
"1132
[; ;Source\pic18f47j53.h: 1132: __asm("RPOR1 equ 0EC1h");
[; <" RPOR1 equ 0EC1h ;# ">
"1139
[; ;Source\pic18f47j53.h: 1139: __asm("RPOR2 equ 0EC2h");
[; <" RPOR2 equ 0EC2h ;# ">
"1146
[; ;Source\pic18f47j53.h: 1146: __asm("RPOR3 equ 0EC3h");
[; <" RPOR3 equ 0EC3h ;# ">
"1153
[; ;Source\pic18f47j53.h: 1153: __asm("RPOR4 equ 0EC4h");
[; <" RPOR4 equ 0EC4h ;# ">
"1160
[; ;Source\pic18f47j53.h: 1160: __asm("RPOR5 equ 0EC5h");
[; <" RPOR5 equ 0EC5h ;# ">
"1167
[; ;Source\pic18f47j53.h: 1167: __asm("RPOR6 equ 0EC6h");
[; <" RPOR6 equ 0EC6h ;# ">
"1174
[; ;Source\pic18f47j53.h: 1174: __asm("RPOR7 equ 0EC7h");
[; <" RPOR7 equ 0EC7h ;# ">
"1181
[; ;Source\pic18f47j53.h: 1181: __asm("RPOR8 equ 0EC8h");
[; <" RPOR8 equ 0EC8h ;# ">
"1188
[; ;Source\pic18f47j53.h: 1188: __asm("RPOR9 equ 0EC9h");
[; <" RPOR9 equ 0EC9h ;# ">
"1195
[; ;Source\pic18f47j53.h: 1195: __asm("RPOR10 equ 0ECAh");
[; <" RPOR10 equ 0ECAh ;# ">
"1202
[; ;Source\pic18f47j53.h: 1202: __asm("RPOR11 equ 0ECBh");
[; <" RPOR11 equ 0ECBh ;# ">
"1209
[; ;Source\pic18f47j53.h: 1209: __asm("RPOR12 equ 0ECCh");
[; <" RPOR12 equ 0ECCh ;# ">
"1216
[; ;Source\pic18f47j53.h: 1216: __asm("RPOR13 equ 0ECDh");
[; <" RPOR13 equ 0ECDh ;# ">
"1223
[; ;Source\pic18f47j53.h: 1223: __asm("RPOR17 equ 0ED1h");
[; <" RPOR17 equ 0ED1h ;# ">
"1230
[; ;Source\pic18f47j53.h: 1230: __asm("RPOR18 equ 0ED2h");
[; <" RPOR18 equ 0ED2h ;# ">
"1237
[; ;Source\pic18f47j53.h: 1237: __asm("RPOR19 equ 0ED3h");
[; <" RPOR19 equ 0ED3h ;# ">
"1244
[; ;Source\pic18f47j53.h: 1244: __asm("RPOR20 equ 0ED4h");
[; <" RPOR20 equ 0ED4h ;# ">
"1251
[; ;Source\pic18f47j53.h: 1251: __asm("RPOR21 equ 0ED5h");
[; <" RPOR21 equ 0ED5h ;# ">
"1258
[; ;Source\pic18f47j53.h: 1258: __asm("RPOR22 equ 0ED6h");
[; <" RPOR22 equ 0ED6h ;# ">
"1265
[; ;Source\pic18f47j53.h: 1265: __asm("RPOR23 equ 0ED7h");
[; <" RPOR23 equ 0ED7h ;# ">
"1272
[; ;Source\pic18f47j53.h: 1272: __asm("RPOR24 equ 0ED8h");
[; <" RPOR24 equ 0ED8h ;# ">
"1279
[; ;Source\pic18f47j53.h: 1279: __asm("RPINR1 equ 0EE1h");
[; <" RPINR1 equ 0EE1h ;# ">
"1286
[; ;Source\pic18f47j53.h: 1286: __asm("RPINR2 equ 0EE2h");
[; <" RPINR2 equ 0EE2h ;# ">
"1293
[; ;Source\pic18f47j53.h: 1293: __asm("RPINR3 equ 0EE3h");
[; <" RPINR3 equ 0EE3h ;# ">
"1300
[; ;Source\pic18f47j53.h: 1300: __asm("RPINR4 equ 0EE4h");
[; <" RPINR4 equ 0EE4h ;# ">
"1307
[; ;Source\pic18f47j53.h: 1307: __asm("RPINR6 equ 0EE6h");
[; <" RPINR6 equ 0EE6h ;# ">
"1314
[; ;Source\pic18f47j53.h: 1314: __asm("RPINR15 equ 0EE7h");
[; <" RPINR15 equ 0EE7h ;# ">
"1321
[; ;Source\pic18f47j53.h: 1321: __asm("RPINR7 equ 0EE8h");
[; <" RPINR7 equ 0EE8h ;# ">
"1328
[; ;Source\pic18f47j53.h: 1328: __asm("RPINR8 equ 0EE9h");
[; <" RPINR8 equ 0EE9h ;# ">
"1335
[; ;Source\pic18f47j53.h: 1335: __asm("RPINR9 equ 0EEAh");
[; <" RPINR9 equ 0EEAh ;# ">
"1342
[; ;Source\pic18f47j53.h: 1342: __asm("RPINR12 equ 0EF2h");
[; <" RPINR12 equ 0EF2h ;# ">
"1349
[; ;Source\pic18f47j53.h: 1349: __asm("RPINR13 equ 0EF3h");
[; <" RPINR13 equ 0EF3h ;# ">
"1356
[; ;Source\pic18f47j53.h: 1356: __asm("RPINR14 equ 0EF4h");
[; <" RPINR14 equ 0EF4h ;# ">
"1363
[; ;Source\pic18f47j53.h: 1363: __asm("RPINR16 equ 0EF7h");
[; <" RPINR16 equ 0EF7h ;# ">
"1370
[; ;Source\pic18f47j53.h: 1370: __asm("RPINR17 equ 0EF8h");
[; <" RPINR17 equ 0EF8h ;# ">
"1377
[; ;Source\pic18f47j53.h: 1377: __asm("RPINR21 equ 0EFCh");
[; <" RPINR21 equ 0EFCh ;# ">
"1384
[; ;Source\pic18f47j53.h: 1384: __asm("RPINR22 equ 0EFDh");
[; <" RPINR22 equ 0EFDh ;# ">
"1391
[; ;Source\pic18f47j53.h: 1391: __asm("RPINR23 equ 0EFEh");
[; <" RPINR23 equ 0EFEh ;# ">
"1398
[; ;Source\pic18f47j53.h: 1398: __asm("RPINR24 equ 0EFFh");
[; <" RPINR24 equ 0EFFh ;# ">
"1405
[; ;Source\pic18f47j53.h: 1405: __asm("CCP10CON equ 0F00h");
[; <" CCP10CON equ 0F00h ;# ">
"1469
[; ;Source\pic18f47j53.h: 1469: __asm("CCPR10L equ 0F01h");
[; <" CCPR10L equ 0F01h ;# ">
"1489
[; ;Source\pic18f47j53.h: 1489: __asm("CCPR10H equ 0F02h");
[; <" CCPR10H equ 0F02h ;# ">
"1509
[; ;Source\pic18f47j53.h: 1509: __asm("CCP9CON equ 0F03h");
[; <" CCP9CON equ 0F03h ;# ">
"1573
[; ;Source\pic18f47j53.h: 1573: __asm("CCPR9L equ 0F04h");
[; <" CCPR9L equ 0F04h ;# ">
"1593
[; ;Source\pic18f47j53.h: 1593: __asm("CCPR9H equ 0F05h");
[; <" CCPR9H equ 0F05h ;# ">
"1613
[; ;Source\pic18f47j53.h: 1613: __asm("CCP8CON equ 0F06h");
[; <" CCP8CON equ 0F06h ;# ">
"1677
[; ;Source\pic18f47j53.h: 1677: __asm("CCPR8L equ 0F07h");
[; <" CCPR8L equ 0F07h ;# ">
"1697
[; ;Source\pic18f47j53.h: 1697: __asm("CCPR8H equ 0F08h");
[; <" CCPR8H equ 0F08h ;# ">
"1717
[; ;Source\pic18f47j53.h: 1717: __asm("CCP7CON equ 0F09h");
[; <" CCP7CON equ 0F09h ;# ">
"1781
[; ;Source\pic18f47j53.h: 1781: __asm("CCPR7L equ 0F0Ah");
[; <" CCPR7L equ 0F0Ah ;# ">
"1801
[; ;Source\pic18f47j53.h: 1801: __asm("CCPR7H equ 0F0Bh");
[; <" CCPR7H equ 0F0Bh ;# ">
"1821
[; ;Source\pic18f47j53.h: 1821: __asm("CCP6CON equ 0F0Ch");
[; <" CCP6CON equ 0F0Ch ;# ">
"1885
[; ;Source\pic18f47j53.h: 1885: __asm("CCPR6L equ 0F0Dh");
[; <" CCPR6L equ 0F0Dh ;# ">
"1905
[; ;Source\pic18f47j53.h: 1905: __asm("CCPR6H equ 0F0Eh");
[; <" CCPR6H equ 0F0Eh ;# ">
"1925
[; ;Source\pic18f47j53.h: 1925: __asm("CCP5CON equ 0F0Fh");
[; <" CCP5CON equ 0F0Fh ;# ">
"1989
[; ;Source\pic18f47j53.h: 1989: __asm("CCPR5L equ 0F10h");
[; <" CCPR5L equ 0F10h ;# ">
"2009
[; ;Source\pic18f47j53.h: 2009: __asm("CCPR5H equ 0F11h");
[; <" CCPR5H equ 0F11h ;# ">
"2029
[; ;Source\pic18f47j53.h: 2029: __asm("CCP4CON equ 0F12h");
[; <" CCP4CON equ 0F12h ;# ">
"2093
[; ;Source\pic18f47j53.h: 2093: __asm("CCPR4L equ 0F13h");
[; <" CCPR4L equ 0F13h ;# ">
"2113
[; ;Source\pic18f47j53.h: 2113: __asm("CCPR4H equ 0F14h");
[; <" CCPR4H equ 0F14h ;# ">
"2133
[; ;Source\pic18f47j53.h: 2133: __asm("CCP3CON equ 0F15h");
[; <" CCP3CON equ 0F15h ;# ">
"2215
[; ;Source\pic18f47j53.h: 2215: __asm("CCPR3L equ 0F16h");
[; <" CCPR3L equ 0F16h ;# ">
"2235
[; ;Source\pic18f47j53.h: 2235: __asm("CCPR3H equ 0F17h");
[; <" CCPR3H equ 0F17h ;# ">
"2255
[; ;Source\pic18f47j53.h: 2255: __asm("ECCP3DEL equ 0F18h");
[; <" ECCP3DEL equ 0F18h ;# ">
"2325
[; ;Source\pic18f47j53.h: 2325: __asm("ECCP3AS equ 0F19h");
[; <" ECCP3AS equ 0F19h ;# ">
"2407
[; ;Source\pic18f47j53.h: 2407: __asm("PSTR3CON equ 0F1Ah");
[; <" PSTR3CON equ 0F1Ah ;# ">
"2518
[; ;Source\pic18f47j53.h: 2518: __asm("T8CON equ 0F1Bh");
[; <" T8CON equ 0F1Bh ;# ">
"2589
[; ;Source\pic18f47j53.h: 2589: __asm("PR8 equ 0F1Ch");
[; <" PR8 equ 0F1Ch ;# ">
"2609
[; ;Source\pic18f47j53.h: 2609: __asm("TMR8 equ 0F1Dh");
[; <" TMR8 equ 0F1Dh ;# ">
"2629
[; ;Source\pic18f47j53.h: 2629: __asm("T6CON equ 0F1Eh");
[; <" T6CON equ 0F1Eh ;# ">
"2700
[; ;Source\pic18f47j53.h: 2700: __asm("PR6 equ 0F1Fh");
[; <" PR6 equ 0F1Fh ;# ">
"2720
[; ;Source\pic18f47j53.h: 2720: __asm("TMR6 equ 0F20h");
[; <" TMR6 equ 0F20h ;# ">
"2740
[; ;Source\pic18f47j53.h: 2740: __asm("T5GCON equ 0F21h");
[; <" T5GCON equ 0F21h ;# ">
"2853
[; ;Source\pic18f47j53.h: 2853: __asm("T5CON equ 0F22h");
[; <" T5CON equ 0F22h ;# ">
"2955
[; ;Source\pic18f47j53.h: 2955: __asm("TMR5L equ 0F23h");
[; <" TMR5L equ 0F23h ;# ">
"2975
[; ;Source\pic18f47j53.h: 2975: __asm("TMR5H equ 0F24h");
[; <" TMR5H equ 0F24h ;# ">
"2995
[; ;Source\pic18f47j53.h: 2995: __asm("CM3CON equ 0F25h");
[; <" CM3CON equ 0F25h ;# ">
"3122
[; ;Source\pic18f47j53.h: 3122: __asm("UEP0 equ 0F26h");
[; <" UEP0 equ 0F26h ;# ">
"3230
[; ;Source\pic18f47j53.h: 3230: __asm("UEP1 equ 0F27h");
[; <" UEP1 equ 0F27h ;# ">
"3338
[; ;Source\pic18f47j53.h: 3338: __asm("UEP2 equ 0F28h");
[; <" UEP2 equ 0F28h ;# ">
"3446
[; ;Source\pic18f47j53.h: 3446: __asm("UEP3 equ 0F29h");
[; <" UEP3 equ 0F29h ;# ">
"3554
[; ;Source\pic18f47j53.h: 3554: __asm("UEP4 equ 0F2Ah");
[; <" UEP4 equ 0F2Ah ;# ">
"3662
[; ;Source\pic18f47j53.h: 3662: __asm("UEP5 equ 0F2Bh");
[; <" UEP5 equ 0F2Bh ;# ">
"3770
[; ;Source\pic18f47j53.h: 3770: __asm("UEP6 equ 0F2Ch");
[; <" UEP6 equ 0F2Ch ;# ">
"3878
[; ;Source\pic18f47j53.h: 3878: __asm("UEP7 equ 0F2Dh");
[; <" UEP7 equ 0F2Dh ;# ">
"3986
[; ;Source\pic18f47j53.h: 3986: __asm("UEP8 equ 0F2Eh");
[; <" UEP8 equ 0F2Eh ;# ">
"4062
[; ;Source\pic18f47j53.h: 4062: __asm("UEP9 equ 0F2Fh");
[; <" UEP9 equ 0F2Fh ;# ">
"4138
[; ;Source\pic18f47j53.h: 4138: __asm("UEP10 equ 0F30h");
[; <" UEP10 equ 0F30h ;# ">
"4214
[; ;Source\pic18f47j53.h: 4214: __asm("UEP11 equ 0F31h");
[; <" UEP11 equ 0F31h ;# ">
"4290
[; ;Source\pic18f47j53.h: 4290: __asm("UEP12 equ 0F32h");
[; <" UEP12 equ 0F32h ;# ">
"4366
[; ;Source\pic18f47j53.h: 4366: __asm("UEP13 equ 0F33h");
[; <" UEP13 equ 0F33h ;# ">
"4442
[; ;Source\pic18f47j53.h: 4442: __asm("UEP14 equ 0F34h");
[; <" UEP14 equ 0F34h ;# ">
"4518
[; ;Source\pic18f47j53.h: 4518: __asm("UEP15 equ 0F35h");
[; <" UEP15 equ 0F35h ;# ">
"4594
[; ;Source\pic18f47j53.h: 4594: __asm("UIE equ 0F36h");
[; <" UIE equ 0F36h ;# ">
"4650
[; ;Source\pic18f47j53.h: 4650: __asm("UEIE equ 0F37h");
[; <" UEIE equ 0F37h ;# ">
"4701
[; ;Source\pic18f47j53.h: 4701: __asm("UADDR equ 0F38h");
[; <" UADDR equ 0F38h ;# ">
"4765
[; ;Source\pic18f47j53.h: 4765: __asm("UCFG equ 0F39h");
[; <" UCFG equ 0F39h ;# ">
"4836
[; ;Source\pic18f47j53.h: 4836: __asm("RTCVALL equ 0F3Ah");
[; <" RTCVALL equ 0F3Ah ;# ">
"4856
[; ;Source\pic18f47j53.h: 4856: __asm("RTCVALH equ 0F3Bh");
[; <" RTCVALH equ 0F3Bh ;# ">
"4926
[; ;Source\pic18f47j53.h: 4926: __asm("PADCFG1 equ 0F3Ch");
[; <" PADCFG1 equ 0F3Ch ;# ">
"4958
[; ;Source\pic18f47j53.h: 4958: __asm("REFOCON equ 0F3Dh");
[; <" REFOCON equ 0F3Dh ;# ">
"5023
[; ;Source\pic18f47j53.h: 5023: __asm("RTCCAL equ 0F3Eh");
[; <" RTCCAL equ 0F3Eh ;# ">
"5093
[; ;Source\pic18f47j53.h: 5093: __asm("RTCCFG equ 0F3Fh");
[; <" RTCCFG equ 0F3Fh ;# ">
"5150
[; ;Source\pic18f47j53.h: 5150: __asm("ODCON3 equ 0F40h");
[; <" ODCON3 equ 0F40h ;# ">
"5176
[; ;Source\pic18f47j53.h: 5176: __asm("ODCON2 equ 0F41h");
[; <" ODCON2 equ 0F41h ;# ">
"5214
[; ;Source\pic18f47j53.h: 5214: __asm("ODCON1 equ 0F42h");
[; <" ODCON1 equ 0F42h ;# ">
"5276
[; ;Source\pic18f47j53.h: 5276: __asm("ALRMVALL equ 0F44h");
[; <" ALRMVALL equ 0F44h ;# ">
"5296
[; ;Source\pic18f47j53.h: 5296: __asm("ALRMVALH equ 0F45h");
[; <" ALRMVALH equ 0F45h ;# ">
"5316
[; ;Source\pic18f47j53.h: 5316: __asm("ALRMRPT equ 0F46h");
[; <" ALRMRPT equ 0F46h ;# ">
"5386
[; ;Source\pic18f47j53.h: 5386: __asm("ALRMCFG equ 0F47h");
[; <" ALRMCFG equ 0F47h ;# ">
"5462
[; ;Source\pic18f47j53.h: 5462: __asm("ANCON0 equ 0F48h");
[; <" ANCON0 equ 0F48h ;# ">
"5524
[; ;Source\pic18f47j53.h: 5524: __asm("ANCON1 equ 0F49h");
[; <" ANCON1 equ 0F49h ;# ">
"5584
[; ;Source\pic18f47j53.h: 5584: __asm("DSWAKEL equ 0F4Ah");
[; <" DSWAKEL equ 0F4Ah ;# ">
"5636
[; ;Source\pic18f47j53.h: 5636: __asm("DSWAKEH equ 0F4Bh");
[; <" DSWAKEH equ 0F4Bh ;# ">
"5656
[; ;Source\pic18f47j53.h: 5656: __asm("DSCONL equ 0F4Ch");
[; <" DSCONL equ 0F4Ch ;# ">
"5688
[; ;Source\pic18f47j53.h: 5688: __asm("DSCONH equ 0F4Dh");
[; <" DSCONH equ 0F4Dh ;# ">
"5721
[; ;Source\pic18f47j53.h: 5721: __asm("DSGPR0 equ 0F4Eh");
[; <" DSGPR0 equ 0F4Eh ;# ">
"5741
[; ;Source\pic18f47j53.h: 5741: __asm("DSGPR1 equ 0F4Fh");
[; <" DSGPR1 equ 0F4Fh ;# ">
"5761
[; ;Source\pic18f47j53.h: 5761: __asm("CCPTMRS2 equ 0F50h");
[; <" CCPTMRS2 equ 0F50h ;# ">
"5808
[; ;Source\pic18f47j53.h: 5808: __asm("CCPTMRS1 equ 0F51h");
[; <" CCPTMRS1 equ 0F51h ;# ">
"5875
[; ;Source\pic18f47j53.h: 5875: __asm("CCPTMRS0 equ 0F52h");
[; <" CCPTMRS0 equ 0F52h ;# ">
"5957
[; ;Source\pic18f47j53.h: 5957: __asm("CVRCON equ 0F53h");
[; <" CVRCON equ 0F53h ;# ">
"6036
[; ;Source\pic18f47j53.h: 6036: __asm("PMSTATL equ 0F54h");
[; <" PMSTATL equ 0F54h ;# ">
"6087
[; ;Source\pic18f47j53.h: 6087: __asm("PMSTATH equ 0F55h");
[; <" PMSTATH equ 0F55h ;# ">
"6138
[; ;Source\pic18f47j53.h: 6138: __asm("PMEL equ 0F56h");
[; <" PMEL equ 0F56h ;# ">
"6208
[; ;Source\pic18f47j53.h: 6208: __asm("PMEH equ 0F57h");
[; <" PMEH equ 0F57h ;# ">
"6278
[; ;Source\pic18f47j53.h: 6278: __asm("PMDIN2L equ 0F58h");
[; <" PMDIN2L equ 0F58h ;# ">
"6298
[; ;Source\pic18f47j53.h: 6298: __asm("PMDIN2H equ 0F59h");
[; <" PMDIN2H equ 0F59h ;# ">
"6318
[; ;Source\pic18f47j53.h: 6318: __asm("PMDOUT2L equ 0F5Ah");
[; <" PMDOUT2L equ 0F5Ah ;# ">
"6338
[; ;Source\pic18f47j53.h: 6338: __asm("PMDOUT2H equ 0F5Bh");
[; <" PMDOUT2H equ 0F5Bh ;# ">
"6358
[; ;Source\pic18f47j53.h: 6358: __asm("PMMODEL equ 0F5Ch");
[; <" PMMODEL equ 0F5Ch ;# ">
"6440
[; ;Source\pic18f47j53.h: 6440: __asm("PMMODEH equ 0F5Dh");
[; <" PMMODEH equ 0F5Dh ;# ">
"6502
[; ;Source\pic18f47j53.h: 6502: __asm("PMCONL equ 0F5Eh");
[; <" PMCONL equ 0F5Eh ;# ">
"6559
[; ;Source\pic18f47j53.h: 6559: __asm("PMCONH equ 0F5Fh");
[; <" PMCONH equ 0F5Fh ;# ">
"6616
[; ;Source\pic18f47j53.h: 6616: __asm("UFRM equ 0F60h");
[; <" UFRM equ 0F60h ;# ">
"6623
[; ;Source\pic18f47j53.h: 6623: __asm("UFRML equ 0F60h");
[; <" UFRML equ 0F60h ;# ">
"6701
[; ;Source\pic18f47j53.h: 6701: __asm("UFRMH equ 0F61h");
[; <" UFRMH equ 0F61h ;# ">
"6741
[; ;Source\pic18f47j53.h: 6741: __asm("UIR equ 0F62h");
[; <" UIR equ 0F62h ;# ">
"6797
[; ;Source\pic18f47j53.h: 6797: __asm("UEIR equ 0F63h");
[; <" UEIR equ 0F63h ;# ">
"6848
[; ;Source\pic18f47j53.h: 6848: __asm("USTAT equ 0F64h");
[; <" USTAT equ 0F64h ;# ">
"6908
[; ;Source\pic18f47j53.h: 6908: __asm("UCON equ 0F65h");
[; <" UCON equ 0F65h ;# ">
"6959
[; ;Source\pic18f47j53.h: 6959: __asm("DMABCH equ 0F66h");
[; <" DMABCH equ 0F66h ;# ">
"6979
[; ;Source\pic18f47j53.h: 6979: __asm("DMABCL equ 0F67h");
[; <" DMABCL equ 0F67h ;# ">
"6999
[; ;Source\pic18f47j53.h: 6999: __asm("RXADDRH equ 0F68h");
[; <" RXADDRH equ 0F68h ;# ">
"7019
[; ;Source\pic18f47j53.h: 7019: __asm("RXADDRL equ 0F69h");
[; <" RXADDRL equ 0F69h ;# ">
"7039
[; ;Source\pic18f47j53.h: 7039: __asm("TXADDRH equ 0F6Ah");
[; <" TXADDRH equ 0F6Ah ;# ">
"7059
[; ;Source\pic18f47j53.h: 7059: __asm("TXADDRL equ 0F6Bh");
[; <" TXADDRL equ 0F6Bh ;# ">
"7079
[; ;Source\pic18f47j53.h: 7079: __asm("PMDIN1L equ 0F6Ch");
[; <" PMDIN1L equ 0F6Ch ;# ">
"7099
[; ;Source\pic18f47j53.h: 7099: __asm("PMDIN1H equ 0F6Dh");
[; <" PMDIN1H equ 0F6Dh ;# ">
"7119
[; ;Source\pic18f47j53.h: 7119: __asm("PMADDRL equ 0F6Eh");
[; <" PMADDRL equ 0F6Eh ;# ">
"7139
[; ;Source\pic18f47j53.h: 7139: __asm("PMDOUT1L equ 0F6Eh");
[; <" PMDOUT1L equ 0F6Eh ;# ">
"7159
[; ;Source\pic18f47j53.h: 7159: __asm("PMADDRH equ 0F6Fh");
[; <" PMADDRH equ 0F6Fh ;# ">
"7185
[; ;Source\pic18f47j53.h: 7185: __asm("PMDOUT1H equ 0F6Fh");
[; <" PMDOUT1H equ 0F6Fh ;# ">
"7205
[; ;Source\pic18f47j53.h: 7205: __asm("CMSTAT equ 0F70h");
[; <" CMSTAT equ 0F70h ;# ">
"7210
[; ;Source\pic18f47j53.h: 7210: __asm("CMSTATUS equ 0F70h");
[; <" CMSTATUS equ 0F70h ;# ">
"7267
[; ;Source\pic18f47j53.h: 7267: __asm("SSP2CON2 equ 0F71h");
[; <" SSP2CON2 equ 0F71h ;# ">
"7445
[; ;Source\pic18f47j53.h: 7445: __asm("SSP2CON1 equ 0F72h");
[; <" SSP2CON1 equ 0F72h ;# ">
"7565
[; ;Source\pic18f47j53.h: 7565: __asm("SSP2STAT equ 0F73h");
[; <" SSP2STAT equ 0F73h ;# ">
"7867
[; ;Source\pic18f47j53.h: 7867: __asm("SSP2ADD equ 0F74h");
[; <" SSP2ADD equ 0F74h ;# ">
"7937
[; ;Source\pic18f47j53.h: 7937: __asm("SSP2MSK equ 0F74h");
[; <" SSP2MSK equ 0F74h ;# ">
"7999
[; ;Source\pic18f47j53.h: 7999: __asm("SSP2BUF equ 0F75h");
[; <" SSP2BUF equ 0F75h ;# ">
"8019
[; ;Source\pic18f47j53.h: 8019: __asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
"8090
[; ;Source\pic18f47j53.h: 8090: __asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
"8110
[; ;Source\pic18f47j53.h: 8110: __asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
"8130
[; ;Source\pic18f47j53.h: 8130: __asm("T3CON equ 0F79h");
[; <" T3CON equ 0F79h ;# ">
"8241
[; ;Source\pic18f47j53.h: 8241: __asm("TMR3 equ 0F7Ah");
[; <" TMR3 equ 0F7Ah ;# ">
"8248
[; ;Source\pic18f47j53.h: 8248: __asm("TMR3L equ 0F7Ah");
[; <" TMR3L equ 0F7Ah ;# ">
"8268
[; ;Source\pic18f47j53.h: 8268: __asm("TMR3H equ 0F7Bh");
[; <" TMR3H equ 0F7Bh ;# ">
"8288
[; ;Source\pic18f47j53.h: 8288: __asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
"8411
[; ;Source\pic18f47j53.h: 8411: __asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
"8431
[; ;Source\pic18f47j53.h: 8431: __asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
"8436
[; ;Source\pic18f47j53.h: 8436: __asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
"8440
[; ;Source\pic18f47j53.h: 8440: __asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
"8938
[; ;Source\pic18f47j53.h: 8938: __asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
"8943
[; ;Source\pic18f47j53.h: 8943: __asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
"8976
[; ;Source\pic18f47j53.h: 8976: __asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
"9257
[; ;Source\pic18f47j53.h: 9257: __asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
"9603
[; ;Source\pic18f47j53.h: 9603: __asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
"9869
[; ;Source\pic18f47j53.h: 9869: __asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
"10040
[; ;Source\pic18f47j53.h: 10040: __asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
"10181
[; ;Source\pic18f47j53.h: 10181: __asm("HLVDCON equ 0F85h");
[; <" HLVDCON equ 0F85h ;# ">
"10251
[; ;Source\pic18f47j53.h: 10251: __asm("DMACON2 equ 0F86h");
[; <" DMACON2 equ 0F86h ;# ">
"10327
[; ;Source\pic18f47j53.h: 10327: __asm("OSCCON2 equ 0F87h");
[; <" OSCCON2 equ 0F87h ;# ">
"10367
[; ;Source\pic18f47j53.h: 10367: __asm("DMACON1 equ 0F88h");
[; <" DMACON1 equ 0F88h ;# ">
"10429
[; ;Source\pic18f47j53.h: 10429: __asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
"10531
[; ;Source\pic18f47j53.h: 10531: __asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
"10643
[; ;Source\pic18f47j53.h: 10643: __asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
"10721
[; ;Source\pic18f47j53.h: 10721: __asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
"10833
[; ;Source\pic18f47j53.h: 10833: __asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
"10885
[; ;Source\pic18f47j53.h: 10885: __asm("PIE4 equ 0F8Eh");
[; <" PIE4 equ 0F8Eh ;# ">
"10947
[; ;Source\pic18f47j53.h: 10947: __asm("PIR4 equ 0F8Fh");
[; <" PIR4 equ 0F8Fh ;# ">
"11009
[; ;Source\pic18f47j53.h: 11009: __asm("IPR4 equ 0F90h");
[; <" IPR4 equ 0F90h ;# ">
"11079
[; ;Source\pic18f47j53.h: 11079: __asm("PIE5 equ 0F91h");
[; <" PIE5 equ 0F91h ;# ">
"11129
[; ;Source\pic18f47j53.h: 11129: __asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
"11186
[; ;Source\pic18f47j53.h: 11186: __asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
"11248
[; ;Source\pic18f47j53.h: 11248: __asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
"11293
[; ;Source\pic18f47j53.h: 11293: __asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
"11355
[; ;Source\pic18f47j53.h: 11355: __asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
"11400
[; ;Source\pic18f47j53.h: 11400: __asm("T3GCON equ 0F97h");
[; <" T3GCON equ 0F97h ;# ">
"11489
[; ;Source\pic18f47j53.h: 11489: __asm("PIR5 equ 0F98h");
[; <" PIR5 equ 0F98h ;# ">
"11539
[; ;Source\pic18f47j53.h: 11539: __asm("IPR5 equ 0F99h");
[; <" IPR5 equ 0F99h ;# ">
"11616
[; ;Source\pic18f47j53.h: 11616: __asm("T1GCON equ 0F9Ah");
[; <" T1GCON equ 0F9Ah ;# ">
"11723
[; ;Source\pic18f47j53.h: 11723: __asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
"11793
[; ;Source\pic18f47j53.h: 11793: __asm("RCSTA2 equ 0F9Ch");
[; <" RCSTA2 equ 0F9Ch ;# ">
"11929
[; ;Source\pic18f47j53.h: 11929: __asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
"12021
[; ;Source\pic18f47j53.h: 12021: __asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
"12113
[; ;Source\pic18f47j53.h: 12113: __asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
"12205
[; ;Source\pic18f47j53.h: 12205: __asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
"12291
[; ;Source\pic18f47j53.h: 12291: __asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
"12377
[; ;Source\pic18f47j53.h: 12377: __asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
"12463
[; ;Source\pic18f47j53.h: 12463: __asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
"12573
[; ;Source\pic18f47j53.h: 12573: __asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
"12651
[; ;Source\pic18f47j53.h: 12651: __asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
"12729
[; ;Source\pic18f47j53.h: 12729: __asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
"12774
[; ;Source\pic18f47j53.h: 12774: __asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
"12794
[; ;Source\pic18f47j53.h: 12794: __asm("TXSTA2 equ 0FA8h");
[; <" TXSTA2 equ 0FA8h ;# ">
"12921
[; ;Source\pic18f47j53.h: 12921: __asm("TXREG2 equ 0FA9h");
[; <" TXREG2 equ 0FA9h ;# ">
"12941
[; ;Source\pic18f47j53.h: 12941: __asm("RCREG2 equ 0FAAh");
[; <" RCREG2 equ 0FAAh ;# ">
"12961
[; ;Source\pic18f47j53.h: 12961: __asm("SPBRG2 equ 0FABh");
[; <" SPBRG2 equ 0FABh ;# ">
"12981
[; ;Source\pic18f47j53.h: 12981: __asm("RCSTA1 equ 0FACh");
[; <" RCSTA1 equ 0FACh ;# ">
"12986
[; ;Source\pic18f47j53.h: 12986: __asm("RCSTA equ 0FACh");
[; <" RCSTA equ 0FACh ;# ">
"13319
[; ;Source\pic18f47j53.h: 13319: __asm("TXSTA1 equ 0FADh");
[; <" TXSTA1 equ 0FADh ;# ">
"13324
[; ;Source\pic18f47j53.h: 13324: __asm("TXSTA equ 0FADh");
[; <" TXSTA equ 0FADh ;# ">
"13607
[; ;Source\pic18f47j53.h: 13607: __asm("TXREG1 equ 0FAEh");
[; <" TXREG1 equ 0FAEh ;# ">
"13612
[; ;Source\pic18f47j53.h: 13612: __asm("TXREG equ 0FAEh");
[; <" TXREG equ 0FAEh ;# ">
"13645
[; ;Source\pic18f47j53.h: 13645: __asm("RCREG1 equ 0FAFh");
[; <" RCREG1 equ 0FAFh ;# ">
"13650
[; ;Source\pic18f47j53.h: 13650: __asm("RCREG equ 0FAFh");
[; <" RCREG equ 0FAFh ;# ">
"13683
[; ;Source\pic18f47j53.h: 13683: __asm("SPBRG1 equ 0FB0h");
[; <" SPBRG1 equ 0FB0h ;# ">
"13688
[; ;Source\pic18f47j53.h: 13688: __asm("SPBRG equ 0FB0h");
[; <" SPBRG equ 0FB0h ;# ">
"13721
[; ;Source\pic18f47j53.h: 13721: __asm("CTMUICON equ 0FB1h");
[; <" CTMUICON equ 0FB1h ;# ">
"13797
[; ;Source\pic18f47j53.h: 13797: __asm("CTMUCONL equ 0FB2h");
[; <" CTMUCONL equ 0FB2h ;# ">
"13859
[; ;Source\pic18f47j53.h: 13859: __asm("CTMUCONH equ 0FB3h");
[; <" CTMUCONH equ 0FB3h ;# ">
"13916
[; ;Source\pic18f47j53.h: 13916: __asm("CCP2CON equ 0FB4h");
[; <" CCP2CON equ 0FB4h ;# ">
"13921
[; ;Source\pic18f47j53.h: 13921: __asm("ECCP2CON equ 0FB4h");
[; <" ECCP2CON equ 0FB4h ;# ">
"14108
[; ;Source\pic18f47j53.h: 14108: __asm("CCPR2 equ 0FB5h");
[; <" CCPR2 equ 0FB5h ;# ">
"14115
[; ;Source\pic18f47j53.h: 14115: __asm("CCPR2L equ 0FB5h");
[; <" CCPR2L equ 0FB5h ;# ">
"14135
[; ;Source\pic18f47j53.h: 14135: __asm("CCPR2H equ 0FB6h");
[; <" CCPR2H equ 0FB6h ;# ">
"14155
[; ;Source\pic18f47j53.h: 14155: __asm("ECCP2DEL equ 0FB7h");
[; <" ECCP2DEL equ 0FB7h ;# ">
"14160
[; ;Source\pic18f47j53.h: 14160: __asm("PWM2CON equ 0FB7h");
[; <" PWM2CON equ 0FB7h ;# ">
"14293
[; ;Source\pic18f47j53.h: 14293: __asm("ECCP2AS equ 0FB8h");
[; <" ECCP2AS equ 0FB8h ;# ">
"14375
[; ;Source\pic18f47j53.h: 14375: __asm("PSTR2CON equ 0FB9h");
[; <" PSTR2CON equ 0FB9h ;# ">
"14617
[; ;Source\pic18f47j53.h: 14617: __asm("CCP1CON equ 0FBAh");
[; <" CCP1CON equ 0FBAh ;# ">
"14622
[; ;Source\pic18f47j53.h: 14622: __asm("ECCP1CON equ 0FBAh");
[; <" ECCP1CON equ 0FBAh ;# ">
"14809
[; ;Source\pic18f47j53.h: 14809: __asm("CCPR1 equ 0FBBh");
[; <" CCPR1 equ 0FBBh ;# ">
"14816
[; ;Source\pic18f47j53.h: 14816: __asm("CCPR1L equ 0FBBh");
[; <" CCPR1L equ 0FBBh ;# ">
"14836
[; ;Source\pic18f47j53.h: 14836: __asm("CCPR1H equ 0FBCh");
[; <" CCPR1H equ 0FBCh ;# ">
"14856
[; ;Source\pic18f47j53.h: 14856: __asm("ECCP1DEL equ 0FBDh");
[; <" ECCP1DEL equ 0FBDh ;# ">
"14861
[; ;Source\pic18f47j53.h: 14861: __asm("PWM1CON equ 0FBDh");
[; <" PWM1CON equ 0FBDh ;# ">
"14994
[; ;Source\pic18f47j53.h: 14994: __asm("ECCP1AS equ 0FBEh");
[; <" ECCP1AS equ 0FBEh ;# ">
"15076
[; ;Source\pic18f47j53.h: 15076: __asm("PSTR1CON equ 0FBFh");
[; <" PSTR1CON equ 0FBFh ;# ">
"15133
[; ;Source\pic18f47j53.h: 15133: __asm("WDTCON equ 0FC0h");
[; <" WDTCON equ 0FC0h ;# ">
"15203
[; ;Source\pic18f47j53.h: 15203: __asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
"15300
[; ;Source\pic18f47j53.h: 15300: __asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
"15444
[; ;Source\pic18f47j53.h: 15444: __asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
"15451
[; ;Source\pic18f47j53.h: 15451: __asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
"15471
[; ;Source\pic18f47j53.h: 15471: __asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
"15491
[; ;Source\pic18f47j53.h: 15491: __asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
"15496
[; ;Source\pic18f47j53.h: 15496: __asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
"15845
[; ;Source\pic18f47j53.h: 15845: __asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
"15850
[; ;Source\pic18f47j53.h: 15850: __asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
"16083
[; ;Source\pic18f47j53.h: 16083: __asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
"16088
[; ;Source\pic18f47j53.h: 16088: __asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
"16681
[; ;Source\pic18f47j53.h: 16681: __asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
"16686
[; ;Source\pic18f47j53.h: 16686: __asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
"16919
[; ;Source\pic18f47j53.h: 16919: __asm("SSP1MSK equ 0FC8h");
[; <" SSP1MSK equ 0FC8h ;# ">
"16981
[; ;Source\pic18f47j53.h: 16981: __asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
"16986
[; ;Source\pic18f47j53.h: 16986: __asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
"17019
[; ;Source\pic18f47j53.h: 17019: __asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
"17090
[; ;Source\pic18f47j53.h: 17090: __asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
"17095
[; ;Source\pic18f47j53.h: 17095: __asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
"17216
[; ;Source\pic18f47j53.h: 17216: __asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
"17236
[; ;Source\pic18f47j53.h: 17236: __asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
"17338
[; ;Source\pic18f47j53.h: 17338: __asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
"17345
[; ;Source\pic18f47j53.h: 17345: __asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
"17365
[; ;Source\pic18f47j53.h: 17365: __asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
"17385
[; ;Source\pic18f47j53.h: 17385: __asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
"17533
[; ;Source\pic18f47j53.h: 17533: __asm("CM2CON equ 0FD1h");
[; <" CM2CON equ 0FD1h ;# ">
"17538
[; ;Source\pic18f47j53.h: 17538: __asm("CM2CON1 equ 0FD1h");
[; <" CM2CON1 equ 0FD1h ;# ">
"17785
[; ;Source\pic18f47j53.h: 17785: __asm("CM1CON equ 0FD2h");
[; <" CM1CON equ 0FD2h ;# ">
"17790
[; ;Source\pic18f47j53.h: 17790: __asm("CM1CON1 equ 0FD2h");
[; <" CM1CON1 equ 0FD2h ;# ">
"18065
[; ;Source\pic18f47j53.h: 18065: __asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
"18142
[; ;Source\pic18f47j53.h: 18142: __asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
"18212
[; ;Source\pic18f47j53.h: 18212: __asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
"18219
[; ;Source\pic18f47j53.h: 18219: __asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
"18239
[; ;Source\pic18f47j53.h: 18239: __asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
"18259
[; ;Source\pic18f47j53.h: 18259: __asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
"18330
[; ;Source\pic18f47j53.h: 18330: __asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
"18337
[; ;Source\pic18f47j53.h: 18337: __asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
"18357
[; ;Source\pic18f47j53.h: 18357: __asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
"18364
[; ;Source\pic18f47j53.h: 18364: __asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
"18384
[; ;Source\pic18f47j53.h: 18384: __asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
"18404
[; ;Source\pic18f47j53.h: 18404: __asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
"18424
[; ;Source\pic18f47j53.h: 18424: __asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
"18444
[; ;Source\pic18f47j53.h: 18444: __asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
"18464
[; ;Source\pic18f47j53.h: 18464: __asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
"18471
[; ;Source\pic18f47j53.h: 18471: __asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
"18478
[; ;Source\pic18f47j53.h: 18478: __asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
"18498
[; ;Source\pic18f47j53.h: 18498: __asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
"18505
[; ;Source\pic18f47j53.h: 18505: __asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
"18525
[; ;Source\pic18f47j53.h: 18525: __asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
"18545
[; ;Source\pic18f47j53.h: 18545: __asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
"18565
[; ;Source\pic18f47j53.h: 18565: __asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
"18585
[; ;Source\pic18f47j53.h: 18585: __asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
"18605
[; ;Source\pic18f47j53.h: 18605: __asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
"18625
[; ;Source\pic18f47j53.h: 18625: __asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
"18632
[; ;Source\pic18f47j53.h: 18632: __asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
"18652
[; ;Source\pic18f47j53.h: 18652: __asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
"18659
[; ;Source\pic18f47j53.h: 18659: __asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
"18679
[; ;Source\pic18f47j53.h: 18679: __asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
"18699
[; ;Source\pic18f47j53.h: 18699: __asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
"18719
[; ;Source\pic18f47j53.h: 18719: __asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
"18739
[; ;Source\pic18f47j53.h: 18739: __asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
"18759
[; ;Source\pic18f47j53.h: 18759: __asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
"18871
[; ;Source\pic18f47j53.h: 18871: __asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
"18964
[; ;Source\pic18f47j53.h: 18964: __asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
"19081
[; ;Source\pic18f47j53.h: 19081: __asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
"19088
[; ;Source\pic18f47j53.h: 19088: __asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
"19108
[; ;Source\pic18f47j53.h: 19108: __asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
"19128
[; ;Source\pic18f47j53.h: 19128: __asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
"19150
[; ;Source\pic18f47j53.h: 19150: __asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
"19157
[; ;Source\pic18f47j53.h: 19157: __asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
"19177
[; ;Source\pic18f47j53.h: 19177: __asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
"19197
[; ;Source\pic18f47j53.h: 19197: __asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
"19206
[; ;Source\pic18f47j53.h: 19206: __asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
"19213
[; ;Source\pic18f47j53.h: 19213: __asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
"19220
[; ;Source\pic18f47j53.h: 19220: __asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
"19240
[; ;Source\pic18f47j53.h: 19240: __asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
"19260
[; ;Source\pic18f47j53.h: 19260: __asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
"19267
[; ;Source\pic18f47j53.h: 19267: __asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
"19341
[; ;Source\pic18f47j53.h: 19341: __asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
"19348
[; ;Source\pic18f47j53.h: 19348: __asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
"19368
[; ;Source\pic18f47j53.h: 19368: __asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
"19388
[; ;Source\pic18f47j53.h: 19388: __asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
"85 Source/serial/serial.c
[; ;Source/serial/serial.c: 85: static QueueHandle_t xRxedChars;
[v _xRxedChars `*S939 ~T0 @X0 1 s ]
"86
[; ;Source/serial/serial.c: 86: static QueueHandle_t xCharsForTx;
[v _xCharsForTx `*S939 ~T0 @X0 1 s ]
"90
[; ;Source/serial/serial.c: 90: xComPortHandle xSerialPortInitMinimal( unsigned long ulWantedBaud, unsigned char uxQueueLength )
[v _xSerialPortInitMinimal `(*v ~T0 @X0 1 ef2`ul`uc ]
"91
[; ;Source/serial/serial.c: 91: {
{
[e :U _xSerialPortInitMinimal ]
"90
[; ;Source/serial/serial.c: 90: xComPortHandle xSerialPortInitMinimal( unsigned long ulWantedBaud, unsigned char uxQueueLength )
[v _ulWantedBaud `ul ~T0 @X0 1 r1 ]
[v _uxQueueLength `uc ~T0 @X0 1 r2 ]
"91
[; ;Source/serial/serial.c: 91: {
[f ]
"92
[; ;Source/serial/serial.c: 92: unsigned long ulBaud;
[v _ulBaud `ul ~T0 @X0 1 a ]
"96
[; ;Source/serial/serial.c: 96:  ulBaud = (( unsigned long ) 48000000) / ulWantedBaud;
[e = _ulBaud / -> -> 48000000 `l `ul _ulWantedBaud ]
"97
[; ;Source/serial/serial.c: 97:  ulBaud /= ( unsigned long ) 16;
[e =/ _ulBaud -> -> 16 `i `ul ]
"98
[; ;Source/serial/serial.c: 98:  ulBaud -= ( unsigned long ) 1;
[e =- _ulBaud -> -> 1 `i `ul ]
"101
[; ;Source/serial/serial.c: 101:  xRxedChars = xQueueGenericCreate( ( uxQueueLength ), ( ( unsigned char ) sizeof( char ) ), ( ( ( uint8_t ) 0U ) ) );
[e = _xRxedChars ( _xQueueGenericCreate (3 , , _uxQueueLength -> -> # `uc `ui `uc -> -> 0 `ui `uc ]
"102
[; ;Source/serial/serial.c: 102:  xCharsForTx = xQueueGenericCreate( ( uxQueueLength ), ( ( unsigned char ) sizeof( char ) ), ( ( ( uint8_t ) 0U ) ) );
[e = _xCharsForTx ( _xQueueGenericCreate (3 , , _uxQueueLength -> -> # `uc `ui `uc -> -> 0 `ui `uc ]
"104
[; ;Source/serial/serial.c: 104:  POSTINC1 = INTCON; INTCONbits.GIE_GIEH = 0;;
[e = _POSTINC1 _INTCON ]
[e = . . _INTCONbits 0 7 -> -> 0 `i `uc ]
"105
[; ;Source/serial/serial.c: 105:  {
{
"107
[; ;Source/serial/serial.c: 107:   TXSTA = ( unsigned short ) 0;
[e = _TXSTA -> -> -> 0 `i `us `uc ]
"108
[; ;Source/serial/serial.c: 108:   RCSTA = ( unsigned short ) 0;
[e = _RCSTA -> -> -> 0 `i `us `uc ]
"111
[; ;Source/serial/serial.c: 111:   SPBRG = ( unsigned char ) ulBaud;
[e = _SPBRG -> _ulBaud `uc ]
"114
[; ;Source/serial/serial.c: 114:   TRISDbits.TRISD6 = ( 0 );
[e = . . _TRISDbits 0 6 -> -> 0 `i `uc ]
"115
[; ;Source/serial/serial.c: 115:   TRISDbits.TRISD5 = ( 1 );
[e = . . _TRISDbits 0 5 -> -> 1 `i `uc ]
"119
[; ;Source/serial/serial.c: 119:   IPR3bits.TX2IP = ( 0 );
[e = . . _IPR3bits 0 4 -> -> 0 `i `uc ]
"120
[; ;Source/serial/serial.c: 120:   IPR3bits.RC2IP = ( 0 );
[e = . . _IPR3bits 0 5 -> -> 0 `i `uc ]
"123
[; ;Source/serial/serial.c: 123:   TXSTA2bits.BRGH = ( ( unsigned short ) 1 );
[e = . . _TXSTA2bits 0 2 -> -> -> 1 `i `us `uc ]
"124
[; ;Source/serial/serial.c: 124:   TXSTA2bits.TXEN = ( ( unsigned short ) 1 );
[e = . . _TXSTA2bits 0 5 -> -> -> 1 `i `us `uc ]
"127
[; ;Source/serial/serial.c: 127:   RCSTA2bits.SPEN = ( ( unsigned short ) 1 );
[e = . . _RCSTA2bits 0 7 -> -> -> 1 `i `us `uc ]
"128
[; ;Source/serial/serial.c: 128:   RCSTA2bits.CREN = ( ( unsigned short ) 1 );
[e = . . _RCSTA2bits 0 4 -> -> -> 1 `i `us `uc ]
"131
[; ;Source/serial/serial.c: 131:   PIE3bits.RC2IE = ( ( unsigned short ) 1 );
[e = . . _PIE3bits 0 5 -> -> -> 1 `i `us `uc ]
"132
[; ;Source/serial/serial.c: 132:  }
}
"133
[; ;Source/serial/serial.c: 133:  __asm("MOVF	POSTDEC1, 1, 0"); if( INDF1 & 0x80 ) { INTCONbits.GIE_GIEH = 1;; };
[; <" MOVF	POSTDEC1, 1, 0 ;# ">
[e $ ! != & -> _INDF1 `i -> 128 `i -> 0 `i 941  ]
{
[e = . . _INTCONbits 0 7 -> -> 1 `i `uc ]
}
[e :U 941 ]
"137
[; ;Source/serial/serial.c: 137:  return ((void*)0);
[e ) -> -> 0 `i `*v ]
[e $UE 940  ]
"138
[; ;Source/serial/serial.c: 138: }
[e :UE 940 ]
}
"141
[; ;Source/serial/serial.c: 141: xComPortHandle xSerialPortInit( eCOMPort ePort, eBaud eWantedBaud, eParity eWantedParity, eDataBits eWantedDataBits, eStopBits eWantedStopBits, unsigned char uxBufferLength )
[v _xSerialPortInit `(*v ~T0 @X0 1 ef6`E7167`E7194`E7177`E7188`E7184`uc ]
"142
[; ;Source/serial/serial.c: 142: {
{
[e :U _xSerialPortInit ]
"141
[; ;Source/serial/serial.c: 141: xComPortHandle xSerialPortInit( eCOMPort ePort, eBaud eWantedBaud, eParity eWantedParity, eDataBits eWantedDataBits, eStopBits eWantedStopBits, unsigned char uxBufferLength )
[v _ePort `E7167 ~T0 @X0 1 r1 ]
[v _eWantedBaud `E7194 ~T0 @X0 1 r2 ]
[v _eWantedParity `E7177 ~T0 @X0 1 r3 ]
[v _eWantedDataBits `E7188 ~T0 @X0 1 r4 ]
[v _eWantedStopBits `E7184 ~T0 @X0 1 r5 ]
[v _uxBufferLength `uc ~T0 @X0 1 r6 ]
"142
[; ;Source/serial/serial.c: 142: {
[f ]
"145
[; ;Source/serial/serial.c: 145: }
[e :UE 942 ]
}
"148
[; ;Source/serial/serial.c: 148: signed char xSerialGetChar( xComPortHandle pxPort,signed char * pcRxedChar,TickType_t xBlockTime )
[v _xSerialGetChar `(c ~T0 @X0 1 ef3`*v`*c`us ]
"149
[; ;Source/serial/serial.c: 149: {
{
[e :U _xSerialGetChar ]
"148
[; ;Source/serial/serial.c: 148: signed char xSerialGetChar( xComPortHandle pxPort,signed char * pcRxedChar,TickType_t xBlockTime )
[v _pxPort `*v ~T0 @X0 1 r1 ]
[v _pcRxedChar `*c ~T0 @X0 1 r2 ]
[v _xBlockTime `us ~T0 @X0 1 r3 ]
"149
[; ;Source/serial/serial.c: 149: {
[f ]
"152
[; ;Source/serial/serial.c: 152:  if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )
[e $ ! != -> ( _xQueueReceive (3 , , _xRxedChars -> _pcRxedChar `*v _xBlockTime `i -> 0 `i 944  ]
"153
[; ;Source/serial/serial.c: 153:  {
{
"154
[; ;Source/serial/serial.c: 154:   return ( ( BaseType_t ) 1 );
[e ) -> -> 1 `i `c ]
[e $UE 943  ]
"155
[; ;Source/serial/serial.c: 155:  }
}
[e $U 945  ]
"156
[; ;Source/serial/serial.c: 156:  else
[e :U 944 ]
"157
[; ;Source/serial/serial.c: 157:  {
{
"158
[; ;Source/serial/serial.c: 158:   return ( ( BaseType_t ) 0 );
[e ) -> -> 0 `i `c ]
[e $UE 943  ]
"159
[; ;Source/serial/serial.c: 159:  }
}
[e :U 945 ]
"160
[; ;Source/serial/serial.c: 160: }
[e :UE 943 ]
}
"162
[; ;Source/serial/serial.c: 162: signed char xSerialPutChar( xComPortHandle pxPort, signed char cOutChar, TickType_t xBlockTime )
[v _xSerialPutChar `(c ~T0 @X0 1 ef3`*v`c`us ]
"163
[; ;Source/serial/serial.c: 163: {
{
[e :U _xSerialPutChar ]
"162
[; ;Source/serial/serial.c: 162: signed char xSerialPutChar( xComPortHandle pxPort, signed char cOutChar, TickType_t xBlockTime )
[v _pxPort `*v ~T0 @X0 1 r1 ]
[v _cOutChar `c ~T0 @X0 1 r2 ]
[v _xBlockTime `us ~T0 @X0 1 r3 ]
"163
[; ;Source/serial/serial.c: 163: {
[f ]
"165
[; ;Source/serial/serial.c: 165:  if( xQueueGenericSend( ( xCharsForTx ), ( ( const void * ) &cOutChar ), ( xBlockTime ), ( ( BaseType_t ) 0 ) ) != ( ( ( BaseType_t ) 1 ) ) )
[e $ ! != -> ( _xQueueGenericSend (4 , , , _xCharsForTx -> &U _cOutChar `*Cv _xBlockTime -> -> 0 `i `c `i -> -> -> 1 `i `c `i 947  ]
"166
[; ;Source/serial/serial.c: 166:  {
{
"167
[; ;Source/serial/serial.c: 167:   return ( ( ( BaseType_t ) 0 ) );
[e ) -> -> 0 `i `c ]
[e $UE 946  ]
"168
[; ;Source/serial/serial.c: 168:  }
}
[e :U 947 ]
"171
[; ;Source/serial/serial.c: 171:  PIE1bits.TXIE = ( ( unsigned short ) 1 );
[e = . . _PIE1bits 1 2 -> -> -> 1 `i `us `uc ]
"173
[; ;Source/serial/serial.c: 173:  return ( ( ( BaseType_t ) 1 ) );
[e ) -> -> 1 `i `c ]
[e $UE 946  ]
"174
[; ;Source/serial/serial.c: 174: }
[e :UE 946 ]
}
"177
[; ;Source/serial/serial.c: 177: void vSerialClose( xComPortHandle xPort )
[v _vSerialClose `(v ~T0 @X0 1 ef1`*v ]
"178
[; ;Source/serial/serial.c: 178: {
{
[e :U _vSerialClose ]
"177
[; ;Source/serial/serial.c: 177: void vSerialClose( xComPortHandle xPort )
[v _xPort `*v ~T0 @X0 1 r1 ]
"178
[; ;Source/serial/serial.c: 178: {
[f ]
"180
[; ;Source/serial/serial.c: 180: }
[e :UE 948 ]
}
"184
[v _vSerialRxISR `(v ~T0 @X0 1 ef ]
"185
{
[e :U _vSerialRxISR ]
[f ]
"186
[v _cChar `uc ~T0 @X0 1 a ]
"187
[v _xHigherPriorityTaskWoken `uc ~T0 @X0 1 a ]
[e = _xHigherPriorityTaskWoken -> -> -> 0 `i `c `uc ]
"192
[e = _cChar -> _RCREG `uc ]
"195
[e $ ! != -> . . _RCSTAbits 0 1 `i -> 0 `i 950  ]
"196
{
"197
[e = . . _RCSTA2bits 0 4 -> -> -> 0 `i `us `uc ]
"198
[e = . . _RCSTA2bits 0 4 -> -> -> 1 `i `us `uc ]
"199
}
[e :U 950 ]
"201
[e ( _xQueueGenericSendFromISR (4 , , , _xRxedChars -> &U _cChar `*Cv -> &U _xHigherPriorityTaskWoken `*c -> -> 0 `i `c ]
"203
[e $ ! != -> _xHigherPriorityTaskWoken `i -> 0 `i 951  ]
"204
{
"205
[e ( _vPortYield ..  ]
"206
}
[e :U 951 ]
"207
[e :UE 949 ]
}
"211
[v _vSerialTxISR `(v ~T0 @X0 1 ef ]
"212
{
[e :U _vSerialTxISR ]
[f ]
"213
[v _cChar `uc ~T0 @X0 1 a ]
[v _cTaskWoken `uc ~T0 @X0 1 a ]
[e = _cTaskWoken -> -> -> 0 `i `c `uc ]
"215
[e $ ! == -> ( _xQueueReceiveFromISR (3 , , _xCharsForTx -> &U _cChar `*v -> &U _cTaskWoken `*c `i -> -> -> 1 `i `c `i 953  ]
"216
{
"218
[e = _TXREG -> _cChar `uc ]
"219
}
[e $U 954  ]
"220
[e :U 953 ]
"221
{
"223
[e = . . _PIE1bits 1 2 -> -> -> 0 `i `us `uc ]
"224
}
[e :U 954 ]
"225
[e :UE 952 ]
}
