$comment
	File created using the following command:
		vcd file Aula4.msim.vcd -direction
$end
$date
	Mon Mar 06 15:18:58 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula4_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PC_OUT [2] $end
$var wire 1 1 PC_OUT [1] $end
$var wire 1 2 PC_OUT [0] $end
$var wire 1 3 SW [9] $end
$var wire 1 4 SW [8] $end
$var wire 1 5 SW [7] $end
$var wire 1 6 SW [6] $end
$var wire 1 7 SW [5] $end
$var wire 1 8 SW [4] $end
$var wire 1 9 SW [3] $end
$var wire 1 : SW [2] $end
$var wire 1 ; SW [1] $end
$var wire 1 < SW [0] $end
$var wire 1 = testeOut [7] $end
$var wire 1 > testeOut [6] $end
$var wire 1 ? testeOut [5] $end
$var wire 1 @ testeOut [4] $end
$var wire 1 A testeOut [3] $end
$var wire 1 B testeOut [2] $end
$var wire 1 C testeOut [1] $end
$var wire 1 D testeOut [0] $end

$scope module i1 $end
$var wire 1 E gnd $end
$var wire 1 F vcc $end
$var wire 1 G unknown $end
$var wire 1 H devoe $end
$var wire 1 I devclrn $end
$var wire 1 J devpor $end
$var wire 1 K ww_devoe $end
$var wire 1 L ww_devclrn $end
$var wire 1 M ww_devpor $end
$var wire 1 N ww_testeOut [7] $end
$var wire 1 O ww_testeOut [6] $end
$var wire 1 P ww_testeOut [5] $end
$var wire 1 Q ww_testeOut [4] $end
$var wire 1 R ww_testeOut [3] $end
$var wire 1 S ww_testeOut [2] $end
$var wire 1 T ww_testeOut [1] $end
$var wire 1 U ww_testeOut [0] $end
$var wire 1 V ww_CLOCK_50 $end
$var wire 1 W ww_KEY [3] $end
$var wire 1 X ww_KEY [2] $end
$var wire 1 Y ww_KEY [1] $end
$var wire 1 Z ww_KEY [0] $end
$var wire 1 [ ww_SW [9] $end
$var wire 1 \ ww_SW [8] $end
$var wire 1 ] ww_SW [7] $end
$var wire 1 ^ ww_SW [6] $end
$var wire 1 _ ww_SW [5] $end
$var wire 1 ` ww_SW [4] $end
$var wire 1 a ww_SW [3] $end
$var wire 1 b ww_SW [2] $end
$var wire 1 c ww_SW [1] $end
$var wire 1 d ww_SW [0] $end
$var wire 1 e ww_PC_OUT [2] $end
$var wire 1 f ww_PC_OUT [1] $end
$var wire 1 g ww_PC_OUT [0] $end
$var wire 1 h ww_LEDR [9] $end
$var wire 1 i ww_LEDR [8] $end
$var wire 1 j ww_LEDR [7] $end
$var wire 1 k ww_LEDR [6] $end
$var wire 1 l ww_LEDR [5] $end
$var wire 1 m ww_LEDR [4] $end
$var wire 1 n ww_LEDR [3] $end
$var wire 1 o ww_LEDR [2] $end
$var wire 1 p ww_LEDR [1] $end
$var wire 1 q ww_LEDR [0] $end
$var wire 1 r \CLOCK_50~input_o\ $end
$var wire 1 s \KEY[1]~input_o\ $end
$var wire 1 t \KEY[2]~input_o\ $end
$var wire 1 u \KEY[3]~input_o\ $end
$var wire 1 v \SW[0]~input_o\ $end
$var wire 1 w \SW[1]~input_o\ $end
$var wire 1 x \SW[2]~input_o\ $end
$var wire 1 y \SW[3]~input_o\ $end
$var wire 1 z \SW[4]~input_o\ $end
$var wire 1 { \SW[5]~input_o\ $end
$var wire 1 | \SW[6]~input_o\ $end
$var wire 1 } \SW[7]~input_o\ $end
$var wire 1 ~ \SW[8]~input_o\ $end
$var wire 1 !! \SW[9]~input_o\ $end
$var wire 1 "! \testeOut[0]~output_o\ $end
$var wire 1 #! \testeOut[1]~output_o\ $end
$var wire 1 $! \testeOut[2]~output_o\ $end
$var wire 1 %! \testeOut[3]~output_o\ $end
$var wire 1 &! \testeOut[4]~output_o\ $end
$var wire 1 '! \testeOut[5]~output_o\ $end
$var wire 1 (! \testeOut[6]~output_o\ $end
$var wire 1 )! \testeOut[7]~output_o\ $end
$var wire 1 *! \PC_OUT[0]~output_o\ $end
$var wire 1 +! \PC_OUT[1]~output_o\ $end
$var wire 1 ,! \PC_OUT[2]~output_o\ $end
$var wire 1 -! \LEDR[0]~output_o\ $end
$var wire 1 .! \LEDR[1]~output_o\ $end
$var wire 1 /! \LEDR[2]~output_o\ $end
$var wire 1 0! \LEDR[3]~output_o\ $end
$var wire 1 1! \LEDR[4]~output_o\ $end
$var wire 1 2! \LEDR[5]~output_o\ $end
$var wire 1 3! \LEDR[6]~output_o\ $end
$var wire 1 4! \LEDR[7]~output_o\ $end
$var wire 1 5! \LEDR[8]~output_o\ $end
$var wire 1 6! \LEDR[9]~output_o\ $end
$var wire 1 7! \KEY[0]~input_o\ $end
$var wire 1 8! \PC|DOUT[0]~2_combout\ $end
$var wire 1 9! \PC|DOUT[1]~0_combout\ $end
$var wire 1 :! \PC|DOUT[2]~1_combout\ $end
$var wire 1 ;! \DECO|Equal1~0_combout\ $end
$var wire 1 <! \DECO|Equal1~1_combout\ $end
$var wire 1 =! \ROM1|memROM~0_combout\ $end
$var wire 1 >! \ROM1|memROM~1_combout\ $end
$var wire 1 ?! \RAM2|ram~1049_q\ $end
$var wire 1 @! \RAM2|ram~2066_combout\ $end
$var wire 1 A! \RAM2|ram~1041_q\ $end
$var wire 1 B! \MUX1|saida_MUX[0]~3_combout\ $end
$var wire 1 C! \ULA1|Add0~34_cout\ $end
$var wire 1 D! \ULA1|Add0~1_sumout\ $end
$var wire 1 E! \ULA1|saida[0]~7_combout\ $end
$var wire 1 F! \DECO|saida~0_combout\ $end
$var wire 1 G! \RAM2|ram~1050_q\ $end
$var wire 1 H! \RAM2|ram~1042_q\ $end
$var wire 1 I! \MUX1|saida_MUX[1]~2_combout\ $end
$var wire 1 J! \ULA1|Add0~2\ $end
$var wire 1 K! \ULA1|Add0~5_sumout\ $end
$var wire 1 L! \ULA1|saida[1]~0_combout\ $end
$var wire 1 M! \RAM2|ram~1051_q\ $end
$var wire 1 N! \RAM2|ram~1043_q\ $end
$var wire 1 O! \MUX1|saida_MUX[2]~1_combout\ $end
$var wire 1 P! \ULA1|Add0~6\ $end
$var wire 1 Q! \ULA1|Add0~9_sumout\ $end
$var wire 1 R! \ULA1|saida[2]~1_combout\ $end
$var wire 1 S! \RAM2|ram~1052_q\ $end
$var wire 1 T! \RAM2|ram~1044_q\ $end
$var wire 1 U! \RAM2|ram~2069_combout\ $end
$var wire 1 V! \ULA1|Add0~10\ $end
$var wire 1 W! \ULA1|Add0~13_sumout\ $end
$var wire 1 X! \ULA1|saida[3]~2_combout\ $end
$var wire 1 Y! \RAM2|ram~1045_q\ $end
$var wire 1 Z! \RAM2|ram~1053_q\ $end
$var wire 1 [! \RAM2|ram~2065_combout\ $end
$var wire 1 \! \ULA1|Add0~14\ $end
$var wire 1 ]! \ULA1|Add0~17_sumout\ $end
$var wire 1 ^! \ULA1|saida[4]~3_combout\ $end
$var wire 1 _! \RAM2|ram~1054_q\ $end
$var wire 1 `! \RAM2|ram~1046_q\ $end
$var wire 1 a! \RAM2|ram~2068_combout\ $end
$var wire 1 b! \ULA1|Add0~18\ $end
$var wire 1 c! \ULA1|Add0~21_sumout\ $end
$var wire 1 d! \ULA1|saida[5]~4_combout\ $end
$var wire 1 e! \RAM2|ram~1055_q\ $end
$var wire 1 f! \RAM2|ram~1047_q\ $end
$var wire 1 g! \RAM2|ram~2067_combout\ $end
$var wire 1 h! \ULA1|Add0~22\ $end
$var wire 1 i! \ULA1|Add0~25_sumout\ $end
$var wire 1 j! \ULA1|saida[6]~5_combout\ $end
$var wire 1 k! \RAM2|ram~1056_q\ $end
$var wire 1 l! \RAM2|ram~1048_q\ $end
$var wire 1 m! \MUX1|saida_MUX[7]~0_combout\ $end
$var wire 1 n! \ULA1|Add0~26\ $end
$var wire 1 o! \ULA1|Add0~29_sumout\ $end
$var wire 1 p! \ULA1|saida[7]~6_combout\ $end
$var wire 1 q! \REGA|DOUT\ [7] $end
$var wire 1 r! \REGA|DOUT\ [6] $end
$var wire 1 s! \REGA|DOUT\ [5] $end
$var wire 1 t! \REGA|DOUT\ [4] $end
$var wire 1 u! \REGA|DOUT\ [3] $end
$var wire 1 v! \REGA|DOUT\ [2] $end
$var wire 1 w! \REGA|DOUT\ [1] $end
$var wire 1 x! \REGA|DOUT\ [0] $end
$var wire 1 y! \PC|DOUT\ [2] $end
$var wire 1 z! \PC|DOUT\ [1] $end
$var wire 1 {! \PC|DOUT\ [0] $end
$var wire 1 |! \RAM2|ALT_INV_ram~2065_combout\ $end
$var wire 1 }! \RAM2|ALT_INV_ram~1053_q\ $end
$var wire 1 ~! \RAM2|ALT_INV_ram~1045_q\ $end
$var wire 1 !" \RAM2|ALT_INV_ram~1052_q\ $end
$var wire 1 "" \RAM2|ALT_INV_ram~1044_q\ $end
$var wire 1 #" \RAM2|ALT_INV_ram~1051_q\ $end
$var wire 1 $" \RAM2|ALT_INV_ram~1043_q\ $end
$var wire 1 %" \RAM2|ALT_INV_ram~1050_q\ $end
$var wire 1 &" \RAM2|ALT_INV_ram~1042_q\ $end
$var wire 1 '" \RAM2|ALT_INV_ram~1049_q\ $end
$var wire 1 (" \RAM2|ALT_INV_ram~1041_q\ $end
$var wire 1 )" \DECO|ALT_INV_Equal1~1_combout\ $end
$var wire 1 *" \DECO|ALT_INV_Equal1~0_combout\ $end
$var wire 1 +" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 ," \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 -" \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 ." \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 /" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 0" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 1" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 2" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 3" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 4" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 5" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 6" \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 7" \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 8" \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 9" \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 :" \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ;" \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 <" \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 =" \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 >" \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ?" \MUX1|ALT_INV_saida_MUX[0]~3_combout\ $end
$var wire 1 @" \MUX1|ALT_INV_saida_MUX[1]~2_combout\ $end
$var wire 1 A" \MUX1|ALT_INV_saida_MUX[2]~1_combout\ $end
$var wire 1 B" \RAM2|ALT_INV_ram~2069_combout\ $end
$var wire 1 C" \RAM2|ALT_INV_ram~2068_combout\ $end
$var wire 1 D" \RAM2|ALT_INV_ram~2067_combout\ $end
$var wire 1 E" \MUX1|ALT_INV_saida_MUX[7]~0_combout\ $end
$var wire 1 F" \RAM2|ALT_INV_ram~1056_q\ $end
$var wire 1 G" \RAM2|ALT_INV_ram~1048_q\ $end
$var wire 1 H" \RAM2|ALT_INV_ram~1055_q\ $end
$var wire 1 I" \RAM2|ALT_INV_ram~1047_q\ $end
$var wire 1 J" \RAM2|ALT_INV_ram~1054_q\ $end
$var wire 1 K" \RAM2|ALT_INV_ram~1046_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0E
1F
xG
1H
1I
1J
1K
1L
1M
xV
xr
xs
xt
xu
xv
xw
xx
xy
xz
x{
x|
x}
x~
x!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
18!
09!
0:!
0;!
0<!
1=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
1F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
0N!
1O!
1P!
1Q!
1R!
0S!
0T!
0U!
0V!
1W!
0X!
0Y!
0Z!
0[!
0\!
1]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
0e!
0f!
0g!
0h!
1i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
1("
1)"
1*"
0+"
07"
08"
09"
0:"
0;"
0<"
1="
1>"
1?"
1@"
0A"
1B"
1C"
1D"
1E"
1F"
1G"
1H"
1I"
1J"
1K"
x"
x#
x$
1%
0N
0O
0P
0Q
0R
0S
0T
0U
xW
xX
xY
1Z
x[
x\
x]
x^
x_
x`
xa
xb
xc
xd
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
1,"
1-"
1."
1/"
10"
11"
12"
13"
14"
15"
16"
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
x3
x4
x5
x6
x7
x8
x9
x:
x;
x<
0=
0>
0?
0@
0A
0B
0C
0D
$end
#40000
0%
0Z
07!
#60000
1%
1Z
17!
1{!
1v!
04"
0."
08!
19!
0=!
1>!
0F!
0O!
0Q!
1V!
1<"
1A"
1+"
1$!
1*!
0W!
1\!
1X!
1^!
1d!
1j!
1p!
1Q!
0R!
1;"
1S
1g
0]!
1b!
0<"
1B
12
0X!
1:"
1R!
0c!
1h!
0^!
19"
0i!
1n!
0d!
18"
0o!
0j!
17"
0p!
#80000
0%
0Z
07!
#100000
1%
1Z
17!
0{!
1z!
1M!
0#"
0-"
1."
18!
1=!
0>!
1B!
1E!
1F!
1I!
0@"
0?"
0+"
1+!
0*!
1L!
0R!
1D!
0J!
1K!
0P!
1f
0g
0="
0>"
02
11
0Q!
0K!
1="
1<"
#120000
0%
0Z
07!
#140000
1%
1Z
17!
1{!
1x!
1w!
0v!
14"
05"
06"
0."
08!
09!
1:!
0=!
1@!
0B!
0F!
0I!
0D!
1J!
1K!
1Q!
0V!
0<"
0="
1>"
1@"
1?"
1+"
0$!
1#!
1"!
1*!
1W!
0\!
0K!
1P!
1D!
1K!
0E!
1R!
1="
0;"
0S
1T
1U
1g
0Q!
1V!
1]!
0b!
0="
0>"
1D
1C
0B
12
1X!
0L!
0:"
1<"
1E!
1L!
1c!
0h!
0W!
1\!
0R!
1^!
1;"
09"
0]!
1b!
1i!
0n!
1d!
0X!
08"
1:"
1o!
0c!
1h!
0^!
1j!
19"
07"
0i!
1n!
1p!
0d!
18"
0o!
0j!
17"
0p!
#160000
0%
0Z
07!
#180000
1%
1Z
17!
0{!
0z!
1y!
1A!
1H!
0&"
0("
0,"
1-"
1."
18!
1;!
0@!
1F!
1W!
0\!
1]!
0b!
1c!
0h!
1i!
0n!
1B!
1I!
0@"
0?"
08"
09"
0:"
0;"
0*"
1,!
0+!
0*!
1o!
0i!
0c!
0]!
0C!
1Q!
0V!
0o!
1X!
1^!
1d!
1j!
1:"
19"
18"
07"
1e
0f
0g
17"
0<"
02
01
10
1p!
0j!
0d!
0^!
0W!
0D!
1R!
0p!
1>"
1;"
0X!
0E!
#200000
0%
0Z
07!
#220000
1%
1Z
17!
1{!
0x!
1v!
04"
16"
0."
08!
19!
1D!
0J!
0Q!
1V!
1<"
0>"
1$!
0"!
1*!
1W!
0K!
1E!
0R!
1="
0;"
1S
0U
1g
0D
1B
12
1X!
0L!
#240000
0%
0Z
07!
#260000
1%
1Z
17!
0{!
1z!
1x!
0w!
0v!
1u!
03"
14"
15"
06"
0-"
1."
18!
0;!
1<!
0B!
0I!
1O!
1]!
1c!
1i!
0D!
1J!
1K!
0P!
1Q!
0V!
1\!
0<"
0="
1>"
08"
09"
0:"
0A"
1@"
1?"
0)"
1*"
1%!
0$!
0#!
1"!
1+!
0*!
0]!
1b!
0W!
0Q!
0K!
1P!
1C!
1o!
1^!
1d!
1j!
0E!
1L!
1R!
1="
1<"
1;"
1:"
1R
0S
0T
1U
1f
0g
1Q!
0c!
1h!
07"
1D
0C
0B
1A
02
11
0^!
0X!
0R!
0L!
1D!
19"
0<"
1p!
0i!
1n!
0>"
1R!
0d!
18"
1E!
0o!
0j!
17"
0p!
#280000
0%
0Z
07!
#300000
1%
1Z
17!
1{!
1v!
0u!
13"
04"
0."
08!
09!
0:!
0<!
0F!
0O!
0Q!
1V!
1W!
0\!
0;"
1<"
1A"
1)"
0%!
1$!
1*!
1]!
0b!
0W!
1\!
1Q!
0R!
1X!
1;"
0:"
0R
1S
1g
0]!
1b!
1c!
0h!
0<"
1B
0A
12
1^!
0X!
09"
1:"
1R!
1i!
0n!
0c!
1h!
0^!
1d!
19"
08"
0i!
1n!
1o!
1j!
0d!
07"
18"
0o!
0j!
1p!
17"
0p!
#320000
0%
0Z
07!
#340000
1%
1Z
17!
0{!
0z!
0y!
1,"
1-"
1."
18!
1=!
0E!
1F!
1O!
0A"
0+"
0,!
0+!
0*!
0Q!
0e
0f
0g
1<"
02
01
00
#360000
0%
0Z
07!
#380000
1%
1Z
17!
1{!
0x!
16"
0."
08!
19!
0=!
1>!
1E!
0F!
0D!
1>"
1+"
0"!
1*!
1Q!
0R!
0E!
0U
1g
0<"
0D
12
1R!
#400000
0%
0Z
07!
#420000
1%
1Z
17!
0{!
1z!
0-"
1."
18!
1=!
0>!
1B!
1E!
1F!
1I!
0O!
1A"
0@"
0?"
0+"
1+!
0*!
1L!
0R!
1D!
0J!
1K!
0P!
1f
0g
0="
0>"
02
11
0Q!
0K!
1="
1<"
#440000
0%
0Z
07!
#460000
1%
1Z
17!
1{!
1x!
1w!
0v!
14"
05"
06"
0."
08!
09!
1:!
0=!
1@!
0F!
0D!
1J!
1K!
1Q!
0V!
0<"
0="
1>"
1+"
0$!
1#!
1"!
1*!
1W!
0\!
0K!
1P!
1D!
1K!
0E!
1R!
1="
0;"
0S
1T
1U
1g
0Q!
1V!
1]!
0b!
0="
0>"
1D
1C
0B
12
1X!
0L!
0:"
1<"
1E!
1L!
1c!
0h!
0W!
1\!
0R!
1^!
1;"
09"
0]!
1b!
1i!
0n!
1d!
0X!
08"
1:"
1o!
0c!
1h!
0^!
1j!
19"
07"
0i!
1n!
1p!
0d!
18"
0o!
0j!
17"
0p!
#480000
0%
0Z
07!
#500000
1%
1Z
17!
0{!
0z!
1y!
0,"
1-"
1."
18!
1;!
0@!
1F!
1W!
0\!
1]!
0b!
1c!
0h!
1i!
0n!
08"
09"
0:"
0;"
0*"
1,!
0+!
0*!
1o!
0i!
0c!
0]!
0C!
1Q!
0V!
0o!
1X!
1^!
1d!
1j!
1:"
19"
18"
07"
1e
0f
0g
17"
0<"
02
01
10
1p!
0j!
0d!
0^!
0W!
0D!
1R!
0p!
1>"
1;"
0X!
0E!
#520000
0%
0Z
07!
#540000
1%
1Z
17!
1{!
0x!
1v!
04"
16"
0."
08!
19!
1D!
0J!
0Q!
1V!
1<"
0>"
1$!
0"!
1*!
1W!
0K!
1E!
0R!
1="
0;"
1S
0U
1g
0D
1B
12
1X!
0L!
#560000
0%
0Z
07!
#580000
1%
1Z
17!
0{!
1z!
1x!
0w!
0v!
1u!
03"
14"
15"
06"
0-"
1."
18!
0;!
1<!
0B!
0I!
1O!
1]!
1c!
1i!
0D!
1J!
1K!
0P!
1Q!
0V!
1\!
0<"
0="
1>"
08"
09"
0:"
0A"
1@"
1?"
0)"
1*"
1%!
0$!
0#!
1"!
1+!
0*!
0]!
1b!
0W!
0Q!
0K!
1P!
1C!
1o!
1^!
1d!
1j!
0E!
1L!
1R!
1="
1<"
1;"
1:"
1R
0S
0T
1U
1f
0g
1Q!
0c!
1h!
07"
1D
0C
0B
1A
02
11
0^!
0X!
0R!
0L!
1D!
19"
0<"
1p!
0i!
1n!
0>"
1R!
0d!
18"
1E!
0o!
0j!
17"
0p!
#600000
0%
0Z
07!
#620000
1%
1Z
17!
1{!
1v!
0u!
13"
04"
0."
08!
09!
0:!
0<!
0F!
0O!
0Q!
1V!
1W!
0\!
0;"
1<"
1A"
1)"
0%!
1$!
1*!
1]!
0b!
0W!
1\!
1Q!
0R!
1X!
1;"
0:"
0R
1S
1g
0]!
1b!
1c!
0h!
0<"
1B
0A
12
1^!
0X!
09"
1:"
1R!
1i!
0n!
0c!
1h!
0^!
1d!
19"
08"
0i!
1n!
1o!
1j!
0d!
07"
18"
0o!
0j!
1p!
17"
0p!
#640000
0%
0Z
07!
#660000
1%
1Z
17!
0{!
0z!
0y!
1,"
1-"
1."
18!
1=!
0E!
1F!
1O!
0A"
0+"
0,!
0+!
0*!
0Q!
0e
0f
0g
1<"
02
01
00
#680000
0%
0Z
07!
#700000
1%
1Z
17!
1{!
0x!
16"
0."
08!
19!
0=!
1>!
1E!
0F!
0D!
1>"
1+"
0"!
1*!
1Q!
0R!
0E!
0U
1g
0<"
0D
12
1R!
#720000
0%
0Z
07!
#740000
1%
1Z
17!
0{!
1z!
0-"
1."
18!
1=!
0>!
1B!
1E!
1F!
1I!
0O!
1A"
0@"
0?"
0+"
1+!
0*!
1L!
0R!
1D!
0J!
1K!
0P!
1f
0g
0="
0>"
02
11
0Q!
0K!
1="
1<"
#760000
0%
0Z
07!
#780000
1%
1Z
17!
1{!
1x!
1w!
0v!
14"
05"
06"
0."
08!
09!
1:!
0=!
1@!
0F!
0D!
1J!
1K!
1Q!
0V!
0<"
0="
1>"
1+"
0$!
1#!
1"!
1*!
1W!
0\!
0K!
1P!
1D!
1K!
0E!
1R!
1="
0;"
0S
1T
1U
1g
0Q!
1V!
1]!
0b!
0="
0>"
1D
1C
0B
12
1X!
0L!
0:"
1<"
1E!
1L!
1c!
0h!
0W!
1\!
0R!
1^!
1;"
09"
0]!
1b!
1i!
0n!
1d!
0X!
08"
1:"
1o!
0c!
1h!
0^!
1j!
19"
07"
0i!
1n!
1p!
0d!
18"
0o!
0j!
17"
0p!
#800000
0%
0Z
07!
#820000
1%
1Z
17!
0{!
0z!
1y!
0,"
1-"
1."
18!
1;!
0@!
1F!
1W!
0\!
1]!
0b!
1c!
0h!
1i!
0n!
08"
09"
0:"
0;"
0*"
1,!
0+!
0*!
1o!
0i!
0c!
0]!
0C!
1Q!
0V!
0o!
1X!
1^!
1d!
1j!
1:"
19"
18"
07"
1e
0f
0g
17"
0<"
02
01
10
1p!
0j!
0d!
0^!
0W!
0D!
1R!
0p!
1>"
1;"
0X!
0E!
#840000
0%
0Z
07!
#860000
1%
1Z
17!
1{!
0x!
1v!
04"
16"
0."
08!
19!
1D!
0J!
0Q!
1V!
1<"
0>"
1$!
0"!
1*!
1W!
0K!
1E!
0R!
1="
0;"
1S
0U
1g
0D
1B
12
1X!
0L!
#880000
0%
0Z
07!
#900000
1%
1Z
17!
0{!
1z!
1x!
0w!
0v!
1u!
03"
14"
15"
06"
0-"
1."
18!
0;!
1<!
0B!
0I!
1O!
1]!
1c!
1i!
0D!
1J!
1K!
0P!
1Q!
0V!
1\!
0<"
0="
1>"
08"
09"
0:"
0A"
1@"
1?"
0)"
1*"
1%!
0$!
0#!
1"!
1+!
0*!
0]!
1b!
0W!
0Q!
0K!
1P!
1C!
1o!
1^!
1d!
1j!
0E!
1L!
1R!
1="
1<"
1;"
1:"
1R
0S
0T
1U
1f
0g
1Q!
0c!
1h!
07"
1D
0C
0B
1A
02
11
0^!
0X!
0R!
0L!
1D!
19"
0<"
1p!
0i!
1n!
0>"
1R!
0d!
18"
1E!
0o!
0j!
17"
0p!
#920000
0%
0Z
07!
#940000
1%
1Z
17!
1{!
1v!
0u!
13"
04"
0."
08!
09!
0:!
0<!
0F!
0O!
0Q!
1V!
1W!
0\!
0;"
1<"
1A"
1)"
0%!
1$!
1*!
1]!
0b!
0W!
1\!
1Q!
0R!
1X!
1;"
0:"
0R
1S
1g
0]!
1b!
1c!
0h!
0<"
1B
0A
12
1^!
0X!
09"
1:"
1R!
1i!
0n!
0c!
1h!
0^!
1d!
19"
08"
0i!
1n!
1o!
1j!
0d!
07"
18"
0o!
0j!
1p!
17"
0p!
#960000
0%
0Z
07!
#980000
1%
1Z
17!
0{!
0z!
0y!
1,"
1-"
1."
18!
1=!
0E!
1F!
1O!
0A"
0+"
0,!
0+!
0*!
0Q!
0e
0f
0g
1<"
02
01
00
#1000000
