{
  "module_name": "panel-xinpeng-xpp055c272.c",
  "hash_id": "5e4fdac15caa41b939d2ef708ea09349d656e534a028186393e7d2100010b9fb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/panel/panel-xinpeng-xpp055c272.c",
  "human_readable_source": "\n \n\n#include <drm/drm_mipi_dsi.h>\n#include <drm/drm_modes.h>\n#include <drm/drm_panel.h>\n\n#include <video/display_timing.h>\n#include <video/mipi_display.h>\n\n#include <linux/delay.h>\n#include <linux/gpio/consumer.h>\n#include <linux/media-bus-format.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/regulator/consumer.h>\n\n \n#define XPP055C272_CMD_ALL_PIXEL_OFF\t0x22\n#define XPP055C272_CMD_ALL_PIXEL_ON\t0x23\n#define XPP055C272_CMD_SETDISP\t\t0xb2\n#define XPP055C272_CMD_SETRGBIF\t\t0xb3\n#define XPP055C272_CMD_SETCYC\t\t0xb4\n#define XPP055C272_CMD_SETBGP\t\t0xb5\n#define XPP055C272_CMD_SETVCOM\t\t0xb6\n#define XPP055C272_CMD_SETOTP\t\t0xb7\n#define XPP055C272_CMD_SETPOWER_EXT\t0xb8\n#define XPP055C272_CMD_SETEXTC\t\t0xb9\n#define XPP055C272_CMD_SETMIPI\t\t0xbA\n#define XPP055C272_CMD_SETVDC\t\t0xbc\n#define XPP055C272_CMD_SETPCR\t\t0xbf\n#define XPP055C272_CMD_SETSCR\t\t0xc0\n#define XPP055C272_CMD_SETPOWER\t\t0xc1\n#define XPP055C272_CMD_SETECO\t\t0xc6\n#define XPP055C272_CMD_SETPANEL\t\t0xcc\n#define XPP055C272_CMD_SETGAMMA\t\t0xe0\n#define XPP055C272_CMD_SETEQ\t\t0xe3\n#define XPP055C272_CMD_SETGIP1\t\t0xe9\n#define XPP055C272_CMD_SETGIP2\t\t0xea\n\nstruct xpp055c272 {\n\tstruct device *dev;\n\tstruct drm_panel panel;\n\tstruct gpio_desc *reset_gpio;\n\tstruct regulator *vci;\n\tstruct regulator *iovcc;\n\tbool prepared;\n};\n\nstatic inline struct xpp055c272 *panel_to_xpp055c272(struct drm_panel *panel)\n{\n\treturn container_of(panel, struct xpp055c272, panel);\n}\n\nstatic int xpp055c272_init_sequence(struct xpp055c272 *ctx)\n{\n\tstruct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);\n\tstruct device *dev = ctx->dev;\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETEXTC, 0xf1, 0x12, 0x83);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETMIPI,\n\t\t\t       0x33, 0x81, 0x05, 0xf9, 0x0e, 0x0e, 0x00, 0x00,\n\t\t\t       0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x44, 0x25,\n\t\t\t       0x00, 0x91, 0x0a, 0x00, 0x00, 0x02, 0x4f, 0x01,\n\t\t\t       0x00, 0x00, 0x37);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETPOWER_EXT, 0x25);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETPCR, 0x02, 0x11, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETRGBIF,\n\t\t\t       0x0c, 0x10, 0x0a, 0x50, 0x03, 0xff, 0x00, 0x00,\n\t\t\t       0x00, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETSCR,\n\t\t\t       0x73, 0x73, 0x50, 0x50, 0x00, 0x00, 0x08, 0x70,\n\t\t\t       0x00);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETVDC, 0x46);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETPANEL, 0x0b);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETCYC, 0x80);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETDISP, 0xc8, 0x12, 0x30);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETEQ,\n\t\t\t       0x07, 0x07, 0x0B, 0x0B, 0x03, 0x0B, 0x00, 0x00,\n\t\t\t       0x00, 0x00, 0xFF, 0x00, 0xC0, 0x10);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETPOWER,\n\t\t\t       0x53, 0x00, 0x1e, 0x1e, 0x77, 0xe1, 0xcc, 0xdd,\n\t\t\t       0x67, 0x77, 0x33, 0x33);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETECO, 0x00, 0x00, 0xff,\n\t\t\t       0xff, 0x01, 0xff);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETBGP, 0x09, 0x09);\n\tmsleep(20);\n\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETVCOM, 0x87, 0x95);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETGIP1,\n\t\t\t       0xc2, 0x10, 0x05, 0x05, 0x10, 0x05, 0xa0, 0x12,\n\t\t\t       0x31, 0x23, 0x3f, 0x81, 0x0a, 0xa0, 0x37, 0x18,\n\t\t\t       0x00, 0x80, 0x01, 0x00, 0x00, 0x00, 0x00, 0x80,\n\t\t\t       0x01, 0x00, 0x00, 0x00, 0x48, 0xf8, 0x86, 0x42,\n\t\t\t       0x08, 0x88, 0x88, 0x80, 0x88, 0x88, 0x88, 0x58,\n\t\t\t       0xf8, 0x87, 0x53, 0x18, 0x88, 0x88, 0x81, 0x88,\n\t\t\t       0x88, 0x88, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00,\n\t\t\t       0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETGIP2,\n\t\t\t       0x00, 0x1a, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00,\n\t\t\t       0x00, 0x00, 0x00, 0x00, 0x1f, 0x88, 0x81, 0x35,\n\t\t\t       0x78, 0x88, 0x88, 0x85, 0x88, 0x88, 0x88, 0x0f,\n\t\t\t       0x88, 0x80, 0x24, 0x68, 0x88, 0x88, 0x84, 0x88,\n\t\t\t       0x88, 0x88, 0x23, 0x10, 0x00, 0x00, 0x1c, 0x00,\n\t\t\t       0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n\t\t\t       0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x30, 0x05,\n\t\t\t       0xa0, 0x00, 0x00, 0x00, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, XPP055C272_CMD_SETGAMMA,\n\t\t\t       0x00, 0x06, 0x08, 0x2a, 0x31, 0x3f, 0x38, 0x36,\n\t\t\t       0x07, 0x0c, 0x0d, 0x11, 0x13, 0x12, 0x13, 0x11,\n\t\t\t       0x18, 0x00, 0x06, 0x08, 0x2a, 0x31, 0x3f, 0x38,\n\t\t\t       0x36, 0x07, 0x0c, 0x0d, 0x11, 0x13, 0x12, 0x13,\n\t\t\t       0x11, 0x18);\n\n\tmsleep(60);\n\n\tdev_dbg(dev, \"Panel init sequence done\\n\");\n\treturn 0;\n}\n\nstatic int xpp055c272_unprepare(struct drm_panel *panel)\n{\n\tstruct xpp055c272 *ctx = panel_to_xpp055c272(panel);\n\tstruct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);\n\tint ret;\n\n\tif (!ctx->prepared)\n\t\treturn 0;\n\n\tret = mipi_dsi_dcs_set_display_off(dsi);\n\tif (ret < 0)\n\t\tdev_err(ctx->dev, \"failed to set display off: %d\\n\", ret);\n\n\tmipi_dsi_dcs_enter_sleep_mode(dsi);\n\tif (ret < 0) {\n\t\tdev_err(ctx->dev, \"failed to enter sleep mode: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tregulator_disable(ctx->iovcc);\n\tregulator_disable(ctx->vci);\n\n\tctx->prepared = false;\n\n\treturn 0;\n}\n\nstatic int xpp055c272_prepare(struct drm_panel *panel)\n{\n\tstruct xpp055c272 *ctx = panel_to_xpp055c272(panel);\n\tstruct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);\n\tint ret;\n\n\tif (ctx->prepared)\n\t\treturn 0;\n\n\tdev_dbg(ctx->dev, \"Resetting the panel\\n\");\n\tret = regulator_enable(ctx->vci);\n\tif (ret < 0) {\n\t\tdev_err(ctx->dev, \"Failed to enable vci supply: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\tret = regulator_enable(ctx->iovcc);\n\tif (ret < 0) {\n\t\tdev_err(ctx->dev, \"Failed to enable iovcc supply: %d\\n\", ret);\n\t\tgoto disable_vci;\n\t}\n\n\tgpiod_set_value_cansleep(ctx->reset_gpio, 1);\n\t \n\tusleep_range(10, 20);\n\tgpiod_set_value_cansleep(ctx->reset_gpio, 0);\n\n\t \n\tmsleep(20);\n\n\tret = xpp055c272_init_sequence(ctx);\n\tif (ret < 0) {\n\t\tdev_err(ctx->dev, \"Panel init sequence failed: %d\\n\", ret);\n\t\tgoto disable_iovcc;\n\t}\n\n\tret = mipi_dsi_dcs_exit_sleep_mode(dsi);\n\tif (ret < 0) {\n\t\tdev_err(ctx->dev, \"Failed to exit sleep mode: %d\\n\", ret);\n\t\tgoto disable_iovcc;\n\t}\n\n\t \n\tmsleep(120);\n\n\tret = mipi_dsi_dcs_set_display_on(dsi);\n\tif (ret < 0) {\n\t\tdev_err(ctx->dev, \"Failed to set display on: %d\\n\", ret);\n\t\tgoto disable_iovcc;\n\t}\n\n\tmsleep(50);\n\n\tctx->prepared = true;\n\n\treturn 0;\n\ndisable_iovcc:\n\tregulator_disable(ctx->iovcc);\ndisable_vci:\n\tregulator_disable(ctx->vci);\n\treturn ret;\n}\n\nstatic const struct drm_display_mode default_mode = {\n\t.hdisplay\t= 720,\n\t.hsync_start\t= 720 + 40,\n\t.hsync_end\t= 720 + 40 + 10,\n\t.htotal\t\t= 720 + 40 + 10 + 40,\n\t.vdisplay\t= 1280,\n\t.vsync_start\t= 1280 + 22,\n\t.vsync_end\t= 1280 + 22 + 4,\n\t.vtotal\t\t= 1280 + 22 + 4 + 11,\n\t.clock\t\t= 64000,\n\t.width_mm\t= 68,\n\t.height_mm\t= 121,\n};\n\nstatic int xpp055c272_get_modes(struct drm_panel *panel,\n\t\t\t\tstruct drm_connector *connector)\n{\n\tstruct xpp055c272 *ctx = panel_to_xpp055c272(panel);\n\tstruct drm_display_mode *mode;\n\n\tmode = drm_mode_duplicate(connector->dev, &default_mode);\n\tif (!mode) {\n\t\tdev_err(ctx->dev, \"Failed to add mode %ux%u@%u\\n\",\n\t\t\tdefault_mode.hdisplay, default_mode.vdisplay,\n\t\t\tdrm_mode_vrefresh(&default_mode));\n\t\treturn -ENOMEM;\n\t}\n\n\tdrm_mode_set_name(mode);\n\n\tmode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;\n\tconnector->display_info.width_mm = mode->width_mm;\n\tconnector->display_info.height_mm = mode->height_mm;\n\tdrm_mode_probed_add(connector, mode);\n\n\treturn 1;\n}\n\nstatic const struct drm_panel_funcs xpp055c272_funcs = {\n\t.unprepare\t= xpp055c272_unprepare,\n\t.prepare\t= xpp055c272_prepare,\n\t.get_modes\t= xpp055c272_get_modes,\n};\n\nstatic int xpp055c272_probe(struct mipi_dsi_device *dsi)\n{\n\tstruct device *dev = &dsi->dev;\n\tstruct xpp055c272 *ctx;\n\tint ret;\n\n\tctx = devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL);\n\tif (!ctx)\n\t\treturn -ENOMEM;\n\n\tctx->reset_gpio = devm_gpiod_get_optional(dev, \"reset\", GPIOD_OUT_LOW);\n\tif (IS_ERR(ctx->reset_gpio))\n\t\treturn dev_err_probe(dev, PTR_ERR(ctx->reset_gpio),\n\t\t\t\t     \"cannot get reset gpio\\n\");\n\n\tctx->vci = devm_regulator_get(dev, \"vci\");\n\tif (IS_ERR(ctx->vci))\n\t\treturn dev_err_probe(dev, PTR_ERR(ctx->vci),\n\t\t\t\t     \"Failed to request vci regulator\\n\");\n\n\tctx->iovcc = devm_regulator_get(dev, \"iovcc\");\n\tif (IS_ERR(ctx->iovcc))\n\t\treturn dev_err_probe(dev, PTR_ERR(ctx->iovcc),\n\t\t\t\t     \"Failed to request iovcc regulator\\n\");\n\n\tmipi_dsi_set_drvdata(dsi, ctx);\n\n\tctx->dev = dev;\n\n\tdsi->lanes = 4;\n\tdsi->format = MIPI_DSI_FMT_RGB888;\n\tdsi->mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |\n\t\t\t  MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_NO_EOT_PACKET;\n\n\tdrm_panel_init(&ctx->panel, &dsi->dev, &xpp055c272_funcs,\n\t\t       DRM_MODE_CONNECTOR_DSI);\n\n\tret = drm_panel_of_backlight(&ctx->panel);\n\tif (ret)\n\t\treturn ret;\n\n\tdrm_panel_add(&ctx->panel);\n\n\tret = mipi_dsi_attach(dsi);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"mipi_dsi_attach failed: %d\\n\", ret);\n\t\tdrm_panel_remove(&ctx->panel);\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic void xpp055c272_shutdown(struct mipi_dsi_device *dsi)\n{\n\tstruct xpp055c272 *ctx = mipi_dsi_get_drvdata(dsi);\n\tint ret;\n\n\tret = drm_panel_unprepare(&ctx->panel);\n\tif (ret < 0)\n\t\tdev_err(&dsi->dev, \"Failed to unprepare panel: %d\\n\", ret);\n\n\tret = drm_panel_disable(&ctx->panel);\n\tif (ret < 0)\n\t\tdev_err(&dsi->dev, \"Failed to disable panel: %d\\n\", ret);\n}\n\nstatic void xpp055c272_remove(struct mipi_dsi_device *dsi)\n{\n\tstruct xpp055c272 *ctx = mipi_dsi_get_drvdata(dsi);\n\tint ret;\n\n\txpp055c272_shutdown(dsi);\n\n\tret = mipi_dsi_detach(dsi);\n\tif (ret < 0)\n\t\tdev_err(&dsi->dev, \"Failed to detach from DSI host: %d\\n\", ret);\n\n\tdrm_panel_remove(&ctx->panel);\n}\n\nstatic const struct of_device_id xpp055c272_of_match[] = {\n\t{ .compatible = \"xinpeng,xpp055c272\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, xpp055c272_of_match);\n\nstatic struct mipi_dsi_driver xpp055c272_driver = {\n\t.driver = {\n\t\t.name = \"panel-xinpeng-xpp055c272\",\n\t\t.of_match_table = xpp055c272_of_match,\n\t},\n\t.probe\t= xpp055c272_probe,\n\t.remove = xpp055c272_remove,\n\t.shutdown = xpp055c272_shutdown,\n};\nmodule_mipi_dsi_driver(xpp055c272_driver);\n\nMODULE_AUTHOR(\"Heiko Stuebner <heiko.stuebner@theobroma-systems.com>\");\nMODULE_DESCRIPTION(\"DRM driver for Xinpeng xpp055c272 MIPI DSI panel\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}