// Seed: 2597235817
module module_0 (
    input  tri0  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri1  id_4,
    output wire  id_5,
    output tri   id_6
);
  wire id_8;
  module_2(
      id_1,
      id_5,
      id_5,
      id_1,
      id_3,
      id_4,
      id_5,
      id_6,
      id_6,
      id_5,
      id_6,
      id_5,
      id_5,
      id_3,
      id_1,
      id_2,
      id_5,
      id_3
  );
  wire id_9;
  wire id_10 = id_8;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2
);
  rpmos (id_2);
  wire id_4;
  module_0(
      id_1, id_2, id_0, id_1, id_1, id_2, id_2
  );
endmodule
module module_2 (
    output tri id_0,
    output uwire id_1,
    output tri0 id_2,
    output wire id_3,
    input tri1 id_4,
    input uwire id_5,
    output tri1 id_6,
    output supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    output uwire id_10,
    output uwire id_11,
    output wire id_12,
    input wand id_13,
    output tri id_14,
    input uwire id_15,
    output supply0 id_16,
    input wire id_17
);
  assign id_16 = id_4;
  wor  id_19 = id_15;
  tri0 id_20 = id_15;
  wire id_21;
  id_22(
      .id_0(1), .id_1(id_6)
  );
endmodule
