---
title:  "NOT Gate"
excerpt: "Logic Gate NOT"

categories:
  - Gate
tags:
  - [FPGA, Verilog, Logic, Gate]

toc: true
toc_sticky: true
 
date: 2022-01-23
last_modified_at: 2022-01-23
---

# Truth Table

|  A  |  Y  |
|:---:|:---:|
|  0  |  1  |
|  1  |  0  |

## Boolean Equation

	A' = Y

---

# Logic

![NOT](/images/2022-01-23-AND_GATE/gate.png)

---

# Design Source

## Structual modeling

```verilog
module NOT_Structural(
	y,
	a
	);
     
	output y;
	input a;

//           o, i
	not( y, a );
endmodule
```

## Dataflow modeling

```verilog
module NOT_Dataflow(
	y,
	a
	);
     
	output y;
	input a;

	assign y = ~a;
endmodule
```

## Behavioral modeling

```verilog
module NOT_behavioral(
	y,
	a
	);
     
	output reg y;
	input a;

	case( a )
		1'b0: y = 1'b1;
		1'b1: y = 1'b0;
	endcase
endmodule
```
---

# Simulation Source

```verilog
module Tb_NOT();
     	reg i;
     	wire o;

	NOT_Structural sim_and( .y(o), .a(i) );
//	NOT_Dataflow sim_and( .y(o), .a(i) );
//	NOT_behavioral sim_and( .y(o), .a(i) );

	initial
	begin
			i = 1'b0;
		#100	i = 1'b1;
		#100 	i = 1'b0;
		#100 	i = 1'b1;
	end
endmodule
```
---

# Simulation data

![Tb_NOT](/images/2022-01-23-AND_GATE/tb.png)
