0.7
2020.2
Nov  8 2024
22:36:57
D:/Projects/UART/UART protocol/UART protocol.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/Projects/UART/UART protocol/UART protocol.srcs/sim_1/new/BRG_divider_tb.v,1743261640,verilog,,,,BRG_divider_tb,,,,,,,,
D:/Projects/UART/UART protocol/UART protocol.srcs/sources_1/new/Baud_divider.v,1743238981,verilog,,D:/Projects/UART/UART protocol/UART protocol.srcs/sim_1/new/BRG_divider_tb.v,,Baud_divider,,,,,,,,
