
CONDOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009de0  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  0800a0b0  0800a0b0  0000b0b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a188  0800a188  0000b188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a190  0800a190  0000b190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a194  0800a194  0000b194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  24000000  0800a198  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000844  2400006c  0800a204  0000c06c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240008b0  0800a204  0000c8b0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016043  00000000  00000000  0000c09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002870  00000000  00000000  000220dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001190  00000000  00000000  00024950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000dbb  00000000  00000000  00025ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00033d92  00000000  00000000  0002689b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000176ba  00000000  00000000  0005a62d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014f7c2  00000000  00000000  00071ce7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c14a9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005278  00000000  00000000  001c14ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000062  00000000  00000000  001c6764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400006c 	.word	0x2400006c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800a098 	.word	0x0800a098

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000070 	.word	0x24000070
 800030c:	0800a098 	.word	0x0800a098

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006e2:	f000 fb09 	bl	8000cf8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e6:	f000 feb3 	bl	8001450 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ea:	f000 f86f 	bl	80007cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ee:	f000 f9f5 	bl	8000adc <MX_GPIO_Init>
  MX_DMA_Init();
 80006f2:	f000 f9bb 	bl	8000a6c <MX_DMA_Init>
  MX_TIM2_Init();
 80006f6:	f000 f8d9 	bl	80008ac <MX_TIM2_Init>
  MX_USART3_UART_Init();
 80006fa:	f000 f96b 	bl	80009d4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80006fe:	2200      	movs	r2, #0
 8000700:	2101      	movs	r1, #1
 8000702:	201c      	movs	r0, #28
 8000704:	f001 f811 	bl	800172a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000708:	201c      	movs	r0, #28
 800070a:	f001 f828 	bl	800175e <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start(&htim2);
 800070e:	4826      	ldr	r0, [pc, #152]	@ (80007a8 <main+0xcc>)
 8000710:	f006 f8ee 	bl	80068f0 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, ic_ch1_buf, IC_BUF_LEN);
 8000714:	2310      	movs	r3, #16
 8000716:	4a25      	ldr	r2, [pc, #148]	@ (80007ac <main+0xd0>)
 8000718:	2100      	movs	r1, #0
 800071a:	4823      	ldr	r0, [pc, #140]	@ (80007a8 <main+0xcc>)
 800071c:	f006 f9c8 	bl	8006ab0 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_2, ic_ch2_buf, IC_BUF_LEN);
 8000720:	2310      	movs	r3, #16
 8000722:	4a23      	ldr	r2, [pc, #140]	@ (80007b0 <main+0xd4>)
 8000724:	2104      	movs	r1, #4
 8000726:	4820      	ldr	r0, [pc, #128]	@ (80007a8 <main+0xcc>)
 8000728:	f006 f9c2 	bl	8006ab0 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_3, ic_ch3_buf, IC_BUF_LEN);
 800072c:	2310      	movs	r3, #16
 800072e:	4a21      	ldr	r2, [pc, #132]	@ (80007b4 <main+0xd8>)
 8000730:	2108      	movs	r1, #8
 8000732:	481d      	ldr	r0, [pc, #116]	@ (80007a8 <main+0xcc>)
 8000734:	f006 f9bc 	bl	8006ab0 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_4, ic_ch4_buf, IC_BUF_LEN);
 8000738:	2310      	movs	r3, #16
 800073a:	4a1f      	ldr	r2, [pc, #124]	@ (80007b8 <main+0xdc>)
 800073c:	210c      	movs	r1, #12
 800073e:	481a      	ldr	r0, [pc, #104]	@ (80007a8 <main+0xcc>)
 8000740:	f006 f9b6 	bl	8006ab0 <HAL_TIM_IC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Hello - Test\n");
 8000744:	481d      	ldr	r0, [pc, #116]	@ (80007bc <main+0xe0>)
 8000746:	f008 fe45 	bl	80093d4 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      if (pulse_fsm_ch1.state == PULSE_WAIT_RISING)
 800074a:	4b1d      	ldr	r3, [pc, #116]	@ (80007c0 <main+0xe4>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	2b01      	cmp	r3, #1
 8000752:	d110      	bne.n	8000776 <main+0x9a>
      {
          uint32_t now = __HAL_TIM_GET_COUNTER(&htim2);
 8000754:	4b14      	ldr	r3, [pc, #80]	@ (80007a8 <main+0xcc>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800075a:	607b      	str	r3, [r7, #4]
          uint32_t dt = now - pulse_fsm_ch1.t_start;
 800075c:	4b18      	ldr	r3, [pc, #96]	@ (80007c0 <main+0xe4>)
 800075e:	685b      	ldr	r3, [r3, #4]
 8000760:	687a      	ldr	r2, [r7, #4]
 8000762:	1ad3      	subs	r3, r2, r3
 8000764:	603b      	str	r3, [r7, #0]

          if (dt > PULSE_TIMEOUT_TICKS)
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	f242 1234 	movw	r2, #8500	@ 0x2134
 800076c:	4293      	cmp	r3, r2
 800076e:	d902      	bls.n	8000776 <main+0x9a>
          {
              pulse_fsm_ch1.state = PULSE_IDLE;
 8000770:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <main+0xe4>)
 8000772:	2200      	movs	r2, #0
 8000774:	701a      	strb	r2, [r3, #0]
          }
          
      }

      if (ic_ch1_ready)
 8000776:	4b13      	ldr	r3, [pc, #76]	@ (80007c4 <main+0xe8>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	b2db      	uxtb	r3, r3
 800077c:	2b00      	cmp	r3, #0
 800077e:	d006      	beq.n	800078e <main+0xb2>
      {
          ic_ch1_ready = 0;
 8000780:	4b10      	ldr	r3, [pc, #64]	@ (80007c4 <main+0xe8>)
 8000782:	2200      	movs	r2, #0
 8000784:	701a      	strb	r2, [r3, #0]
          Process_Falling_Buffer(ic_ch1_buf, IC_BUF_LEN);
 8000786:	2110      	movs	r1, #16
 8000788:	4808      	ldr	r0, [pc, #32]	@ (80007ac <main+0xd0>)
 800078a:	f000 f9d1 	bl	8000b30 <Process_Falling_Buffer>
          //Print_IC_Buffer(1, ic_ch1_buf, IC_BUF_LEN);
      }
      if (ic_ch2_ready)
 800078e:	4b0e      	ldr	r3, [pc, #56]	@ (80007c8 <main+0xec>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	b2db      	uxtb	r3, r3
 8000794:	2b00      	cmp	r3, #0
 8000796:	d0d8      	beq.n	800074a <main+0x6e>
      {
          ic_ch2_ready = 0;
 8000798:	4b0b      	ldr	r3, [pc, #44]	@ (80007c8 <main+0xec>)
 800079a:	2200      	movs	r2, #0
 800079c:	701a      	strb	r2, [r3, #0]
          Process_Rising_Buffer(ic_ch2_buf, IC_BUF_LEN);
 800079e:	2110      	movs	r1, #16
 80007a0:	4803      	ldr	r0, [pc, #12]	@ (80007b0 <main+0xd4>)
 80007a2:	f000 f9f3 	bl	8000b8c <Process_Rising_Buffer>
      if (pulse_fsm_ch1.state == PULSE_WAIT_RISING)
 80007a6:	e7d0      	b.n	800074a <main+0x6e>
 80007a8:	24000088 	.word	0x24000088
 80007ac:	24000654 	.word	0x24000654
 80007b0:	24000694 	.word	0x24000694
 80007b4:	240006d4 	.word	0x240006d4
 80007b8:	24000714 	.word	0x24000714
 80007bc:	0800a0b0 	.word	0x0800a0b0
 80007c0:	24000348 	.word	0x24000348
 80007c4:	24000754 	.word	0x24000754
 80007c8:	24000755 	.word	0x24000755

080007cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b09c      	sub	sp, #112	@ 0x70
 80007d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007d6:	224c      	movs	r2, #76	@ 0x4c
 80007d8:	2100      	movs	r1, #0
 80007da:	4618      	mov	r0, r3
 80007dc:	f008 feda 	bl	8009594 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e0:	1d3b      	adds	r3, r7, #4
 80007e2:	2220      	movs	r2, #32
 80007e4:	2100      	movs	r1, #0
 80007e6:	4618      	mov	r0, r3
 80007e8:	f008 fed4 	bl	8009594 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80007ec:	2002      	movs	r0, #2
 80007ee:	f003 fac5 	bl	8003d7c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80007f2:	2300      	movs	r3, #0
 80007f4:	603b      	str	r3, [r7, #0]
 80007f6:	4b2c      	ldr	r3, [pc, #176]	@ (80008a8 <SystemClock_Config+0xdc>)
 80007f8:	699b      	ldr	r3, [r3, #24]
 80007fa:	4a2b      	ldr	r2, [pc, #172]	@ (80008a8 <SystemClock_Config+0xdc>)
 80007fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000800:	6193      	str	r3, [r2, #24]
 8000802:	4b29      	ldr	r3, [pc, #164]	@ (80008a8 <SystemClock_Config+0xdc>)
 8000804:	699b      	ldr	r3, [r3, #24]
 8000806:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800080a:	603b      	str	r3, [r7, #0]
 800080c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800080e:	bf00      	nop
 8000810:	4b25      	ldr	r3, [pc, #148]	@ (80008a8 <SystemClock_Config+0xdc>)
 8000812:	699b      	ldr	r3, [r3, #24]
 8000814:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000818:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800081c:	d1f8      	bne.n	8000810 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800081e:	2302      	movs	r3, #2
 8000820:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000822:	2301      	movs	r3, #1
 8000824:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000826:	2340      	movs	r3, #64	@ 0x40
 8000828:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800082a:	2302      	movs	r3, #2
 800082c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800082e:	2300      	movs	r3, #0
 8000830:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000832:	2304      	movs	r3, #4
 8000834:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 8000836:	2322      	movs	r3, #34	@ 0x22
 8000838:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 800083a:	2301      	movs	r3, #1
 800083c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800083e:	2304      	movs	r3, #4
 8000840:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000842:	2302      	movs	r3, #2
 8000844:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000846:	230c      	movs	r3, #12
 8000848:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800084a:	2300      	movs	r3, #0
 800084c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 800084e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000852:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000854:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000858:	4618      	mov	r0, r3
 800085a:	f003 fac9 	bl	8003df0 <HAL_RCC_OscConfig>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000864:	f000 fa74 	bl	8000d50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000868:	233f      	movs	r3, #63	@ 0x3f
 800086a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800086c:	2303      	movs	r3, #3
 800086e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000870:	2300      	movs	r3, #0
 8000872:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000874:	2308      	movs	r3, #8
 8000876:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000878:	2340      	movs	r3, #64	@ 0x40
 800087a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800087c:	2340      	movs	r3, #64	@ 0x40
 800087e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000880:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000884:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000886:	2340      	movs	r3, #64	@ 0x40
 8000888:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800088a:	1d3b      	adds	r3, r7, #4
 800088c:	2103      	movs	r1, #3
 800088e:	4618      	mov	r0, r3
 8000890:	f003 fe88 	bl	80045a4 <HAL_RCC_ClockConfig>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800089a:	f000 fa59 	bl	8000d50 <Error_Handler>
  }
}
 800089e:	bf00      	nop
 80008a0:	3770      	adds	r7, #112	@ 0x70
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	58024800 	.word	0x58024800

080008ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b08c      	sub	sp, #48	@ 0x30
 80008b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008b2:	f107 0320 	add.w	r3, r7, #32
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	605a      	str	r2, [r3, #4]
 80008bc:	609a      	str	r2, [r3, #8]
 80008be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	2200      	movs	r2, #0
 80008d0:	601a      	str	r2, [r3, #0]
 80008d2:	605a      	str	r2, [r3, #4]
 80008d4:	609a      	str	r2, [r3, #8]
 80008d6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008d8:	4b3d      	ldr	r3, [pc, #244]	@ (80009d0 <MX_TIM2_Init+0x124>)
 80008da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80008e0:	4b3b      	ldr	r3, [pc, #236]	@ (80009d0 <MX_TIM2_Init+0x124>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008e6:	4b3a      	ldr	r3, [pc, #232]	@ (80009d0 <MX_TIM2_Init+0x124>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80008ec:	4b38      	ldr	r3, [pc, #224]	@ (80009d0 <MX_TIM2_Init+0x124>)
 80008ee:	f04f 32ff 	mov.w	r2, #4294967295
 80008f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008f4:	4b36      	ldr	r3, [pc, #216]	@ (80009d0 <MX_TIM2_Init+0x124>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008fa:	4b35      	ldr	r3, [pc, #212]	@ (80009d0 <MX_TIM2_Init+0x124>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000900:	4833      	ldr	r0, [pc, #204]	@ (80009d0 <MX_TIM2_Init+0x124>)
 8000902:	f005 ff9d 	bl	8006840 <HAL_TIM_Base_Init>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 800090c:	f000 fa20 	bl	8000d50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000910:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000914:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000916:	f107 0320 	add.w	r3, r7, #32
 800091a:	4619      	mov	r1, r3
 800091c:	482c      	ldr	r0, [pc, #176]	@ (80009d0 <MX_TIM2_Init+0x124>)
 800091e:	f006 fc4b 	bl	80071b8 <HAL_TIM_ConfigClockSource>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8000928:	f000 fa12 	bl	8000d50 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800092c:	4828      	ldr	r0, [pc, #160]	@ (80009d0 <MX_TIM2_Init+0x124>)
 800092e:	f006 f85d 	bl	80069ec <HAL_TIM_IC_Init>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000938:	f000 fa0a 	bl	8000d50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800093c:	2300      	movs	r3, #0
 800093e:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000940:	2300      	movs	r3, #0
 8000942:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000944:	f107 0314 	add.w	r3, r7, #20
 8000948:	4619      	mov	r1, r3
 800094a:	4821      	ldr	r0, [pc, #132]	@ (80009d0 <MX_TIM2_Init+0x124>)
 800094c:	f007 f8f0 	bl	8007b30 <HAL_TIMEx_MasterConfigSynchronization>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8000956:	f000 f9fb 	bl	8000d50 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800095a:	2302      	movs	r3, #2
 800095c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800095e:	2301      	movs	r3, #1
 8000960:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000962:	2300      	movs	r3, #0
 8000964:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000966:	2300      	movs	r3, #0
 8000968:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800096a:	1d3b      	adds	r3, r7, #4
 800096c:	2200      	movs	r2, #0
 800096e:	4619      	mov	r1, r3
 8000970:	4817      	ldr	r0, [pc, #92]	@ (80009d0 <MX_TIM2_Init+0x124>)
 8000972:	f006 fb84 	bl	800707e <HAL_TIM_IC_ConfigChannel>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 800097c:	f000 f9e8 	bl	8000d50 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000980:	2300      	movs	r3, #0
 8000982:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000984:	1d3b      	adds	r3, r7, #4
 8000986:	2204      	movs	r2, #4
 8000988:	4619      	mov	r1, r3
 800098a:	4811      	ldr	r0, [pc, #68]	@ (80009d0 <MX_TIM2_Init+0x124>)
 800098c:	f006 fb77 	bl	800707e <HAL_TIM_IC_ConfigChannel>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8000996:	f000 f9db 	bl	8000d50 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800099a:	1d3b      	adds	r3, r7, #4
 800099c:	2208      	movs	r2, #8
 800099e:	4619      	mov	r1, r3
 80009a0:	480b      	ldr	r0, [pc, #44]	@ (80009d0 <MX_TIM2_Init+0x124>)
 80009a2:	f006 fb6c 	bl	800707e <HAL_TIM_IC_ConfigChannel>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80009ac:	f000 f9d0 	bl	8000d50 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80009b0:	1d3b      	adds	r3, r7, #4
 80009b2:	220c      	movs	r2, #12
 80009b4:	4619      	mov	r1, r3
 80009b6:	4806      	ldr	r0, [pc, #24]	@ (80009d0 <MX_TIM2_Init+0x124>)
 80009b8:	f006 fb61 	bl	800707e <HAL_TIM_IC_ConfigChannel>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 80009c2:	f000 f9c5 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009c6:	bf00      	nop
 80009c8:	3730      	adds	r7, #48	@ 0x30
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	24000088 	.word	0x24000088

080009d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80009d8:	4b22      	ldr	r3, [pc, #136]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 80009da:	4a23      	ldr	r2, [pc, #140]	@ (8000a68 <MX_USART3_UART_Init+0x94>)
 80009dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80009de:	4b21      	ldr	r3, [pc, #132]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 80009e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009f8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 80009fa:	220c      	movs	r2, #12
 80009fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009fe:	4b19      	ldr	r3, [pc, #100]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a04:	4b17      	ldr	r3, [pc, #92]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a0a:	4b16      	ldr	r3, [pc, #88]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a10:	4b14      	ldr	r3, [pc, #80]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a16:	4b13      	ldr	r3, [pc, #76]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a1c:	4811      	ldr	r0, [pc, #68]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a1e:	f007 f941 	bl	8007ca4 <HAL_UART_Init>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000a28:	f000 f992 	bl	8000d50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	480d      	ldr	r0, [pc, #52]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a30:	f008 fadb 	bl	8008fea <HAL_UARTEx_SetTxFifoThreshold>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000a3a:	f000 f989 	bl	8000d50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a3e:	2100      	movs	r1, #0
 8000a40:	4808      	ldr	r0, [pc, #32]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a42:	f008 fb10 	bl	8009066 <HAL_UARTEx_SetRxFifoThreshold>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000a4c:	f000 f980 	bl	8000d50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000a50:	4804      	ldr	r0, [pc, #16]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a52:	f008 fa91 	bl	8008f78 <HAL_UARTEx_DisableFifoMode>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000a5c:	f000 f978 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a60:	bf00      	nop
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	240002b4 	.word	0x240002b4
 8000a68:	40004800 	.word	0x40004800

08000a6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a72:	4b19      	ldr	r3, [pc, #100]	@ (8000ad8 <MX_DMA_Init+0x6c>)
 8000a74:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a78:	4a17      	ldr	r2, [pc, #92]	@ (8000ad8 <MX_DMA_Init+0x6c>)
 8000a7a:	f043 0301 	orr.w	r3, r3, #1
 8000a7e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000a82:	4b15      	ldr	r3, [pc, #84]	@ (8000ad8 <MX_DMA_Init+0x6c>)
 8000a84:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a88:	f003 0301 	and.w	r3, r3, #1
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000a90:	2200      	movs	r2, #0
 8000a92:	2100      	movs	r1, #0
 8000a94:	200b      	movs	r0, #11
 8000a96:	f000 fe48 	bl	800172a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000a9a:	200b      	movs	r0, #11
 8000a9c:	f000 fe5f 	bl	800175e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	200c      	movs	r0, #12
 8000aa6:	f000 fe40 	bl	800172a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000aaa:	200c      	movs	r0, #12
 8000aac:	f000 fe57 	bl	800175e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	2100      	movs	r1, #0
 8000ab4:	200d      	movs	r0, #13
 8000ab6:	f000 fe38 	bl	800172a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000aba:	200d      	movs	r0, #13
 8000abc:	f000 fe4f 	bl	800175e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	200e      	movs	r0, #14
 8000ac6:	f000 fe30 	bl	800172a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000aca:	200e      	movs	r0, #14
 8000acc:	f000 fe47 	bl	800175e <HAL_NVIC_EnableIRQ>

}
 8000ad0:	bf00      	nop
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	58024400 	.word	0x58024400

08000adc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae2:	4b12      	ldr	r3, [pc, #72]	@ (8000b2c <MX_GPIO_Init+0x50>)
 8000ae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ae8:	4a10      	ldr	r2, [pc, #64]	@ (8000b2c <MX_GPIO_Init+0x50>)
 8000aea:	f043 0301 	orr.w	r3, r3, #1
 8000aee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000af2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b2c <MX_GPIO_Init+0x50>)
 8000af4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000af8:	f003 0301 	and.w	r3, r3, #1
 8000afc:	607b      	str	r3, [r7, #4]
 8000afe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b00:	4b0a      	ldr	r3, [pc, #40]	@ (8000b2c <MX_GPIO_Init+0x50>)
 8000b02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b06:	4a09      	ldr	r2, [pc, #36]	@ (8000b2c <MX_GPIO_Init+0x50>)
 8000b08:	f043 0302 	orr.w	r3, r3, #2
 8000b0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b10:	4b06      	ldr	r3, [pc, #24]	@ (8000b2c <MX_GPIO_Init+0x50>)
 8000b12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b16:	f003 0302 	and.w	r3, r3, #2
 8000b1a:	603b      	str	r3, [r7, #0]
 8000b1c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b1e:	bf00      	nop
 8000b20:	370c      	adds	r7, #12
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	58024400 	.word	0x58024400

08000b30 <Process_Falling_Buffer>:
        printf("EVENTO: CH%u | t=%lu\r\n", ch, buf[i]);
    }
}

void Process_Falling_Buffer(uint32_t *buf, uint32_t len)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b085      	sub	sp, #20
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
 8000b38:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < len; i++)
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	e017      	b.n	8000b70 <Process_Falling_Buffer+0x40>
    {
        uint32_t t = buf[i]; // ticks crudos del timer
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	009b      	lsls	r3, r3, #2
 8000b44:	687a      	ldr	r2, [r7, #4]
 8000b46:	4413      	add	r3, r2
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	60bb      	str	r3, [r7, #8]

        if (pulse_fsm_ch1.state == PULSE_IDLE)
 8000b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <Process_Falling_Buffer+0x58>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d106      	bne.n	8000b64 <Process_Falling_Buffer+0x34>
        {
            pulse_fsm_ch1.t_start = t;
 8000b56:	4a0c      	ldr	r2, [pc, #48]	@ (8000b88 <Process_Falling_Buffer+0x58>)
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	6053      	str	r3, [r2, #4]
            pulse_fsm_ch1.state = PULSE_WAIT_RISING;
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <Process_Falling_Buffer+0x58>)
 8000b5e:	2201      	movs	r2, #1
 8000b60:	701a      	strb	r2, [r3, #0]
 8000b62:	e002      	b.n	8000b6a <Process_Falling_Buffer+0x3a>
        }
        else
        {
            // Bajada inesperada → descartar
            pulse_fsm_ch1.state = PULSE_IDLE;
 8000b64:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <Process_Falling_Buffer+0x58>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < len; i++)
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	60fb      	str	r3, [r7, #12]
 8000b70:	68fa      	ldr	r2, [r7, #12]
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d3e3      	bcc.n	8000b40 <Process_Falling_Buffer+0x10>
        }
    }
}
 8000b78:	bf00      	nop
 8000b7a:	bf00      	nop
 8000b7c:	3714      	adds	r7, #20
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	24000348 	.word	0x24000348

08000b8c <Process_Rising_Buffer>:

void Process_Rising_Buffer(uint32_t *buf, uint32_t len)
{
 8000b8c:	b590      	push	{r4, r7, lr}
 8000b8e:	b087      	sub	sp, #28
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < len; i++)
 8000b96:	2300      	movs	r3, #0
 8000b98:	617b      	str	r3, [r7, #20]
 8000b9a:	e071      	b.n	8000c80 <Process_Rising_Buffer+0xf4>
    {
        uint32_t t = buf[i];
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	009b      	lsls	r3, r3, #2
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	4413      	add	r3, r2
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	60fb      	str	r3, [r7, #12]

        if (pulse_fsm_ch1.state == PULSE_WAIT_RISING)
 8000ba8:	4b3a      	ldr	r3, [pc, #232]	@ (8000c94 <Process_Rising_Buffer+0x108>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	2b01      	cmp	r3, #1
 8000bb0:	d163      	bne.n	8000c7a <Process_Rising_Buffer+0xee>
        {
            uint32_t width = t - pulse_fsm_ch1.t_start;
 8000bb2:	4b38      	ldr	r3, [pc, #224]	@ (8000c94 <Process_Rising_Buffer+0x108>)
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	68fa      	ldr	r2, [r7, #12]
 8000bb8:	1ad3      	subs	r3, r2, r3
 8000bba:	60bb      	str	r3, [r7, #8]

            // Implementación del Timeout
            if (width <= PULSE_TIMEOUT_TICKS)
 8000bbc:	68bb      	ldr	r3, [r7, #8]
 8000bbe:	f242 1234 	movw	r2, #8500	@ 0x2134
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d856      	bhi.n	8000c74 <Process_Rising_Buffer+0xe8>
            {
                pulse_buffer[pulse_index].t_start = pulse_fsm_ch1.t_start;
 8000bc6:	4b34      	ldr	r3, [pc, #208]	@ (8000c98 <Process_Rising_Buffer+0x10c>)
 8000bc8:	681a      	ldr	r2, [r3, #0]
 8000bca:	4b32      	ldr	r3, [pc, #200]	@ (8000c94 <Process_Rising_Buffer+0x108>)
 8000bcc:	6859      	ldr	r1, [r3, #4]
 8000bce:	4833      	ldr	r0, [pc, #204]	@ (8000c9c <Process_Rising_Buffer+0x110>)
 8000bd0:	4613      	mov	r3, r2
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	4413      	add	r3, r2
 8000bd6:	009b      	lsls	r3, r3, #2
 8000bd8:	4403      	add	r3, r0
 8000bda:	6019      	str	r1, [r3, #0]
                pulse_buffer[pulse_index].t_end   = t;
 8000bdc:	4b2e      	ldr	r3, [pc, #184]	@ (8000c98 <Process_Rising_Buffer+0x10c>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	492e      	ldr	r1, [pc, #184]	@ (8000c9c <Process_Rising_Buffer+0x110>)
 8000be2:	4613      	mov	r3, r2
 8000be4:	005b      	lsls	r3, r3, #1
 8000be6:	4413      	add	r3, r2
 8000be8:	009b      	lsls	r3, r3, #2
 8000bea:	440b      	add	r3, r1
 8000bec:	3304      	adds	r3, #4
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	601a      	str	r2, [r3, #0]
                pulse_buffer[pulse_index].width   = width;
 8000bf2:	4b29      	ldr	r3, [pc, #164]	@ (8000c98 <Process_Rising_Buffer+0x10c>)
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	4929      	ldr	r1, [pc, #164]	@ (8000c9c <Process_Rising_Buffer+0x110>)
 8000bf8:	4613      	mov	r3, r2
 8000bfa:	005b      	lsls	r3, r3, #1
 8000bfc:	4413      	add	r3, r2
 8000bfe:	009b      	lsls	r3, r3, #2
 8000c00:	440b      	add	r3, r1
 8000c02:	3308      	adds	r3, #8
 8000c04:	68ba      	ldr	r2, [r7, #8]
 8000c06:	601a      	str	r2, [r3, #0]

                pulse_index++;
 8000c08:	4b23      	ldr	r3, [pc, #140]	@ (8000c98 <Process_Rising_Buffer+0x10c>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	4a22      	ldr	r2, [pc, #136]	@ (8000c98 <Process_Rising_Buffer+0x10c>)
 8000c10:	6013      	str	r3, [r2, #0]

                if (pulse_index >= PULSE_BUF_LEN)
 8000c12:	4b21      	ldr	r3, [pc, #132]	@ (8000c98 <Process_Rising_Buffer+0x10c>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c18:	d92c      	bls.n	8000c74 <Process_Rising_Buffer+0xe8>
                {
                    printf("---- PULSOS ----\r\n");
 8000c1a:	4821      	ldr	r0, [pc, #132]	@ (8000ca0 <Process_Rising_Buffer+0x114>)
 8000c1c:	f008 fbda 	bl	80093d4 <puts>
                    for (uint32_t j = 0; j < PULSE_BUF_LEN; j++)
 8000c20:	2300      	movs	r3, #0
 8000c22:	613b      	str	r3, [r7, #16]
 8000c24:	e020      	b.n	8000c68 <Process_Rising_Buffer+0xdc>
                    {
                        printf("START=%lu | END=%lu | WIDTH=%lu ticks\r\n",
                               pulse_buffer[j].t_start,
 8000c26:	491d      	ldr	r1, [pc, #116]	@ (8000c9c <Process_Rising_Buffer+0x110>)
 8000c28:	693a      	ldr	r2, [r7, #16]
 8000c2a:	4613      	mov	r3, r2
 8000c2c:	005b      	lsls	r3, r3, #1
 8000c2e:	4413      	add	r3, r2
 8000c30:	009b      	lsls	r3, r3, #2
 8000c32:	440b      	add	r3, r1
 8000c34:	6819      	ldr	r1, [r3, #0]
                               pulse_buffer[j].t_end,
 8000c36:	4819      	ldr	r0, [pc, #100]	@ (8000c9c <Process_Rising_Buffer+0x110>)
 8000c38:	693a      	ldr	r2, [r7, #16]
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	005b      	lsls	r3, r3, #1
 8000c3e:	4413      	add	r3, r2
 8000c40:	009b      	lsls	r3, r3, #2
 8000c42:	4403      	add	r3, r0
 8000c44:	3304      	adds	r3, #4
 8000c46:	6818      	ldr	r0, [r3, #0]
                               pulse_buffer[j].width);
 8000c48:	4c14      	ldr	r4, [pc, #80]	@ (8000c9c <Process_Rising_Buffer+0x110>)
 8000c4a:	693a      	ldr	r2, [r7, #16]
 8000c4c:	4613      	mov	r3, r2
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	4413      	add	r3, r2
 8000c52:	009b      	lsls	r3, r3, #2
 8000c54:	4423      	add	r3, r4
 8000c56:	3308      	adds	r3, #8
 8000c58:	681b      	ldr	r3, [r3, #0]
                        printf("START=%lu | END=%lu | WIDTH=%lu ticks\r\n",
 8000c5a:	4602      	mov	r2, r0
 8000c5c:	4811      	ldr	r0, [pc, #68]	@ (8000ca4 <Process_Rising_Buffer+0x118>)
 8000c5e:	f008 fb51 	bl	8009304 <iprintf>
                    for (uint32_t j = 0; j < PULSE_BUF_LEN; j++)
 8000c62:	693b      	ldr	r3, [r7, #16]
 8000c64:	3301      	adds	r3, #1
 8000c66:	613b      	str	r3, [r7, #16]
 8000c68:	693b      	ldr	r3, [r7, #16]
 8000c6a:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c6c:	d9db      	bls.n	8000c26 <Process_Rising_Buffer+0x9a>
                    }
                    pulse_index = 0;
 8000c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c98 <Process_Rising_Buffer+0x10c>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
                }
            }

            pulse_fsm_ch1.state = PULSE_IDLE;
 8000c74:	4b07      	ldr	r3, [pc, #28]	@ (8000c94 <Process_Rising_Buffer+0x108>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < len; i++)
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	617b      	str	r3, [r7, #20]
 8000c80:	697a      	ldr	r2, [r7, #20]
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d389      	bcc.n	8000b9c <Process_Rising_Buffer+0x10>
        }
    }
}
 8000c88:	bf00      	nop
 8000c8a:	bf00      	nop
 8000c8c:	371c      	adds	r7, #28
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd90      	pop	{r4, r7, pc}
 8000c92:	bf00      	nop
 8000c94:	24000348 	.word	0x24000348
 8000c98:	24000650 	.word	0x24000650
 8000c9c:	24000350 	.word	0x24000350
 8000ca0:	0800a0d8 	.word	0x0800a0d8
 8000ca4:	0800a0ec 	.word	0x0800a0ec

08000ca8 <HAL_TIM_PeriodElapsedCallback>:
//}
//

/* Overflow del TIM2 → extiende a 64 bits */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000cb8:	d104      	bne.n	8000cc4 <HAL_TIM_PeriodElapsedCallback+0x1c>
        timer_high++;
 8000cba:	4b05      	ldr	r3, [pc, #20]	@ (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	4a03      	ldr	r2, [pc, #12]	@ (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000cc2:	6013      	str	r3, [r2, #0]
}
 8000cc4:	bf00      	nop
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	24000758 	.word	0x24000758

08000cd4 <__io_putchar>:

/* Redirección printf a UART */
PUTCHAR_PROTOTYPE
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000cdc:	1d39      	adds	r1, r7, #4
 8000cde:	f04f 33ff 	mov.w	r3, #4294967295
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	4803      	ldr	r0, [pc, #12]	@ (8000cf4 <__io_putchar+0x20>)
 8000ce6:	f007 f82d 	bl	8007d44 <HAL_UART_Transmit>
    return ch;
 8000cea:	687b      	ldr	r3, [r7, #4]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	240002b4 	.word	0x240002b4

08000cf8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000cfe:	463b      	mov	r3, r7
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	605a      	str	r2, [r3, #4]
 8000d06:	609a      	str	r2, [r3, #8]
 8000d08:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000d0a:	f000 fd43 	bl	8001794 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000d12:	2300      	movs	r3, #0
 8000d14:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000d16:	2300      	movs	r3, #0
 8000d18:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000d1a:	231f      	movs	r3, #31
 8000d1c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000d1e:	2387      	movs	r3, #135	@ 0x87
 8000d20:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000d22:	2300      	movs	r3, #0
 8000d24:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000d26:	2300      	movs	r3, #0
 8000d28:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000d32:	2300      	movs	r3, #0
 8000d34:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000d36:	2300      	movs	r3, #0
 8000d38:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d3a:	463b      	mov	r3, r7
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f000 fd61 	bl	8001804 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000d42:	2004      	movs	r0, #4
 8000d44:	f000 fd3e 	bl	80017c4 <HAL_MPU_Enable>

}
 8000d48:	bf00      	nop
 8000d4a:	3710      	adds	r7, #16
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d54:	b672      	cpsid	i
}
 8000d56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d58:	bf00      	nop
 8000d5a:	e7fd      	b.n	8000d58 <Error_Handler+0x8>

08000d5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d62:	4b0a      	ldr	r3, [pc, #40]	@ (8000d8c <HAL_MspInit+0x30>)
 8000d64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d68:	4a08      	ldr	r2, [pc, #32]	@ (8000d8c <HAL_MspInit+0x30>)
 8000d6a:	f043 0302 	orr.w	r3, r3, #2
 8000d6e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d72:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <HAL_MspInit+0x30>)
 8000d74:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d78:	f003 0302 	and.w	r3, r3, #2
 8000d7c:	607b      	str	r3, [r7, #4]
 8000d7e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d80:	bf00      	nop
 8000d82:	370c      	adds	r7, #12
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr
 8000d8c:	58024400 	.word	0x58024400

08000d90 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08a      	sub	sp, #40	@ 0x28
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	605a      	str	r2, [r3, #4]
 8000da2:	609a      	str	r2, [r3, #8]
 8000da4:	60da      	str	r2, [r3, #12]
 8000da6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000db0:	f040 80f2 	bne.w	8000f98 <HAL_TIM_Base_MspInit+0x208>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000db4:	4b7a      	ldr	r3, [pc, #488]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x210>)
 8000db6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000dba:	4a79      	ldr	r2, [pc, #484]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x210>)
 8000dbc:	f043 0301 	orr.w	r3, r3, #1
 8000dc0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000dc4:	4b76      	ldr	r3, [pc, #472]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x210>)
 8000dc6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000dca:	f003 0301 	and.w	r3, r3, #1
 8000dce:	613b      	str	r3, [r7, #16]
 8000dd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd2:	4b73      	ldr	r3, [pc, #460]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x210>)
 8000dd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd8:	4a71      	ldr	r2, [pc, #452]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x210>)
 8000dda:	f043 0301 	orr.w	r3, r3, #1
 8000dde:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000de2:	4b6f      	ldr	r3, [pc, #444]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x210>)
 8000de4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de8:	f003 0301 	and.w	r3, r3, #1
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000df0:	230f      	movs	r3, #15
 8000df2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df4:	2302      	movs	r3, #2
 8000df6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000e00:	2301      	movs	r3, #1
 8000e02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4866      	ldr	r0, [pc, #408]	@ (8000fa4 <HAL_TIM_Base_MspInit+0x214>)
 8000e0c:	f002 fe0e 	bl	8003a2c <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream0;
 8000e10:	4b65      	ldr	r3, [pc, #404]	@ (8000fa8 <HAL_TIM_Base_MspInit+0x218>)
 8000e12:	4a66      	ldr	r2, [pc, #408]	@ (8000fac <HAL_TIM_Base_MspInit+0x21c>)
 8000e14:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8000e16:	4b64      	ldr	r3, [pc, #400]	@ (8000fa8 <HAL_TIM_Base_MspInit+0x218>)
 8000e18:	2212      	movs	r2, #18
 8000e1a:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e1c:	4b62      	ldr	r3, [pc, #392]	@ (8000fa8 <HAL_TIM_Base_MspInit+0x218>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e22:	4b61      	ldr	r3, [pc, #388]	@ (8000fa8 <HAL_TIM_Base_MspInit+0x218>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000e28:	4b5f      	ldr	r3, [pc, #380]	@ (8000fa8 <HAL_TIM_Base_MspInit+0x218>)
 8000e2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e2e:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e30:	4b5d      	ldr	r3, [pc, #372]	@ (8000fa8 <HAL_TIM_Base_MspInit+0x218>)
 8000e32:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e36:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e38:	4b5b      	ldr	r3, [pc, #364]	@ (8000fa8 <HAL_TIM_Base_MspInit+0x218>)
 8000e3a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e3e:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8000e40:	4b59      	ldr	r3, [pc, #356]	@ (8000fa8 <HAL_TIM_Base_MspInit+0x218>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000e46:	4b58      	ldr	r3, [pc, #352]	@ (8000fa8 <HAL_TIM_Base_MspInit+0x218>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e4c:	4b56      	ldr	r3, [pc, #344]	@ (8000fa8 <HAL_TIM_Base_MspInit+0x218>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8000e52:	4855      	ldr	r0, [pc, #340]	@ (8000fa8 <HAL_TIM_Base_MspInit+0x218>)
 8000e54:	f000 fd16 	bl	8001884 <HAL_DMA_Init>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <HAL_TIM_Base_MspInit+0xd2>
    {
      Error_Handler();
 8000e5e:	f7ff ff77 	bl	8000d50 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4a50      	ldr	r2, [pc, #320]	@ (8000fa8 <HAL_TIM_Base_MspInit+0x218>)
 8000e66:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e68:	4a4f      	ldr	r2, [pc, #316]	@ (8000fa8 <HAL_TIM_Base_MspInit+0x218>)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH2 Init */
    hdma_tim2_ch2.Instance = DMA1_Stream1;
 8000e6e:	4b50      	ldr	r3, [pc, #320]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x220>)
 8000e70:	4a50      	ldr	r2, [pc, #320]	@ (8000fb4 <HAL_TIM_Base_MspInit+0x224>)
 8000e72:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2.Init.Request = DMA_REQUEST_TIM2_CH2;
 8000e74:	4b4e      	ldr	r3, [pc, #312]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x220>)
 8000e76:	2213      	movs	r2, #19
 8000e78:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e7a:	4b4d      	ldr	r3, [pc, #308]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x220>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e80:	4b4b      	ldr	r3, [pc, #300]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x220>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8000e86:	4b4a      	ldr	r3, [pc, #296]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x220>)
 8000e88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e8c:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e8e:	4b48      	ldr	r3, [pc, #288]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x220>)
 8000e90:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e94:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e96:	4b46      	ldr	r3, [pc, #280]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x220>)
 8000e98:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e9c:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2.Init.Mode = DMA_NORMAL;
 8000e9e:	4b44      	ldr	r3, [pc, #272]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x220>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8000ea4:	4b42      	ldr	r3, [pc, #264]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x220>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000eaa:	4b41      	ldr	r3, [pc, #260]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x220>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch2) != HAL_OK)
 8000eb0:	483f      	ldr	r0, [pc, #252]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x220>)
 8000eb2:	f000 fce7 	bl	8001884 <HAL_DMA_Init>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <HAL_TIM_Base_MspInit+0x130>
    {
      Error_Handler();
 8000ebc:	f7ff ff48 	bl	8000d50 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	4a3b      	ldr	r2, [pc, #236]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x220>)
 8000ec4:	629a      	str	r2, [r3, #40]	@ 0x28
 8000ec6:	4a3a      	ldr	r2, [pc, #232]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x220>)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream2;
 8000ecc:	4b3a      	ldr	r3, [pc, #232]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x228>)
 8000ece:	4a3b      	ldr	r2, [pc, #236]	@ (8000fbc <HAL_TIM_Base_MspInit+0x22c>)
 8000ed0:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 8000ed2:	4b39      	ldr	r3, [pc, #228]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x228>)
 8000ed4:	2214      	movs	r2, #20
 8000ed6:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ed8:	4b37      	ldr	r3, [pc, #220]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x228>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ede:	4b36      	ldr	r3, [pc, #216]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x228>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8000ee4:	4b34      	ldr	r3, [pc, #208]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x228>)
 8000ee6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000eea:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000eec:	4b32      	ldr	r3, [pc, #200]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x228>)
 8000eee:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000ef2:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000ef4:	4b30      	ldr	r3, [pc, #192]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x228>)
 8000ef6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000efa:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 8000efc:	4b2e      	ldr	r3, [pc, #184]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x228>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8000f02:	4b2d      	ldr	r3, [pc, #180]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x228>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f08:	4b2b      	ldr	r3, [pc, #172]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x228>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8000f0e:	482a      	ldr	r0, [pc, #168]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x228>)
 8000f10:	f000 fcb8 	bl	8001884 <HAL_DMA_Init>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <HAL_TIM_Base_MspInit+0x18e>
    {
      Error_Handler();
 8000f1a:	f7ff ff19 	bl	8000d50 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4a25      	ldr	r2, [pc, #148]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x228>)
 8000f22:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f24:	4a24      	ldr	r2, [pc, #144]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x228>)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH4 Init */
    hdma_tim2_ch4.Instance = DMA1_Stream3;
 8000f2a:	4b25      	ldr	r3, [pc, #148]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x230>)
 8000f2c:	4a25      	ldr	r2, [pc, #148]	@ (8000fc4 <HAL_TIM_Base_MspInit+0x234>)
 8000f2e:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch4.Init.Request = DMA_REQUEST_TIM2_CH4;
 8000f30:	4b23      	ldr	r3, [pc, #140]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x230>)
 8000f32:	2215      	movs	r2, #21
 8000f34:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f36:	4b22      	ldr	r3, [pc, #136]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x230>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f3c:	4b20      	ldr	r3, [pc, #128]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x230>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8000f42:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x230>)
 8000f44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f48:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x230>)
 8000f4c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f50:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f52:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x230>)
 8000f54:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f58:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch4.Init.Mode = DMA_NORMAL;
 8000f5a:	4b19      	ldr	r3, [pc, #100]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x230>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8000f60:	4b17      	ldr	r3, [pc, #92]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x230>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f66:	4b16      	ldr	r3, [pc, #88]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x230>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 8000f6c:	4814      	ldr	r0, [pc, #80]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x230>)
 8000f6e:	f000 fc89 	bl	8001884 <HAL_DMA_Init>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <HAL_TIM_Base_MspInit+0x1ec>
    {
      Error_Handler();
 8000f78:	f7ff feea 	bl	8000d50 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch4);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	4a10      	ldr	r2, [pc, #64]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x230>)
 8000f80:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f82:	4a0f      	ldr	r2, [pc, #60]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x230>)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	201c      	movs	r0, #28
 8000f8e:	f000 fbcc 	bl	800172a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f92:	201c      	movs	r0, #28
 8000f94:	f000 fbe3 	bl	800175e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000f98:	bf00      	nop
 8000f9a:	3728      	adds	r7, #40	@ 0x28
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	58024400 	.word	0x58024400
 8000fa4:	58020000 	.word	0x58020000
 8000fa8:	240000d4 	.word	0x240000d4
 8000fac:	40020010 	.word	0x40020010
 8000fb0:	2400014c 	.word	0x2400014c
 8000fb4:	40020028 	.word	0x40020028
 8000fb8:	240001c4 	.word	0x240001c4
 8000fbc:	40020040 	.word	0x40020040
 8000fc0:	2400023c 	.word	0x2400023c
 8000fc4:	40020058 	.word	0x40020058

08000fc8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b0b8      	sub	sp, #224	@ 0xe0
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fe0:	f107 0310 	add.w	r3, r7, #16
 8000fe4:	22b8      	movs	r2, #184	@ 0xb8
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f008 fad3 	bl	8009594 <memset>
  if(huart->Instance==USART3)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a27      	ldr	r2, [pc, #156]	@ (8001090 <HAL_UART_MspInit+0xc8>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d146      	bne.n	8001086 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ff8:	f04f 0202 	mov.w	r2, #2
 8000ffc:	f04f 0300 	mov.w	r3, #0
 8001000:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001004:	2300      	movs	r3, #0
 8001006:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800100a:	f107 0310 	add.w	r3, r7, #16
 800100e:	4618      	mov	r0, r3
 8001010:	f003 fe54 	bl	8004cbc <HAL_RCCEx_PeriphCLKConfig>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800101a:	f7ff fe99 	bl	8000d50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800101e:	4b1d      	ldr	r3, [pc, #116]	@ (8001094 <HAL_UART_MspInit+0xcc>)
 8001020:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001024:	4a1b      	ldr	r2, [pc, #108]	@ (8001094 <HAL_UART_MspInit+0xcc>)
 8001026:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800102a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800102e:	4b19      	ldr	r3, [pc, #100]	@ (8001094 <HAL_UART_MspInit+0xcc>)
 8001030:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001034:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800103c:	4b15      	ldr	r3, [pc, #84]	@ (8001094 <HAL_UART_MspInit+0xcc>)
 800103e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001042:	4a14      	ldr	r2, [pc, #80]	@ (8001094 <HAL_UART_MspInit+0xcc>)
 8001044:	f043 0302 	orr.w	r3, r3, #2
 8001048:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800104c:	4b11      	ldr	r3, [pc, #68]	@ (8001094 <HAL_UART_MspInit+0xcc>)
 800104e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001052:	f003 0302 	and.w	r3, r3, #2
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800105a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800105e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001062:	2302      	movs	r3, #2
 8001064:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001068:	2300      	movs	r3, #0
 800106a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106e:	2300      	movs	r3, #0
 8001070:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001074:	2307      	movs	r3, #7
 8001076:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800107a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800107e:	4619      	mov	r1, r3
 8001080:	4805      	ldr	r0, [pc, #20]	@ (8001098 <HAL_UART_MspInit+0xd0>)
 8001082:	f002 fcd3 	bl	8003a2c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001086:	bf00      	nop
 8001088:	37e0      	adds	r7, #224	@ 0xe0
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40004800 	.word	0x40004800
 8001094:	58024400 	.word	0x58024400
 8001098:	58020400 	.word	0x58020400

0800109c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <NMI_Handler+0x4>

080010a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <HardFault_Handler+0x4>

080010ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b0:	bf00      	nop
 80010b2:	e7fd      	b.n	80010b0 <MemManage_Handler+0x4>

080010b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <BusFault_Handler+0x4>

080010bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <UsageFault_Handler+0x4>

080010c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr

080010d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010d2:	b480      	push	{r7}
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010f2:	f000 fa1f 	bl	8001534 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
	...

080010fc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001100:	4802      	ldr	r0, [pc, #8]	@ (800110c <DMA1_Stream0_IRQHandler+0x10>)
 8001102:	f001 f981 	bl	8002408 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	240000d4 	.word	0x240000d4

08001110 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2);
 8001114:	4802      	ldr	r0, [pc, #8]	@ (8001120 <DMA1_Stream1_IRQHandler+0x10>)
 8001116:	f001 f977 	bl	8002408 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	2400014c 	.word	0x2400014c

08001124 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8001128:	4802      	ldr	r0, [pc, #8]	@ (8001134 <DMA1_Stream2_IRQHandler+0x10>)
 800112a:	f001 f96d 	bl	8002408 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	240001c4 	.word	0x240001c4

08001138 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch4);
 800113c:	4802      	ldr	r0, [pc, #8]	@ (8001148 <DMA1_Stream3_IRQHandler+0x10>)
 800113e:	f001 f963 	bl	8002408 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	2400023c 	.word	0x2400023c

0800114c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001150:	4802      	ldr	r0, [pc, #8]	@ (800115c <TIM2_IRQHandler+0x10>)
 8001152:	f005 fe8d 	bl	8006e70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	24000088 	.word	0x24000088

08001160 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b086      	sub	sp, #24
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]
 8001170:	e00a      	b.n	8001188 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001172:	f3af 8000 	nop.w
 8001176:	4601      	mov	r1, r0
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	1c5a      	adds	r2, r3, #1
 800117c:	60ba      	str	r2, [r7, #8]
 800117e:	b2ca      	uxtb	r2, r1
 8001180:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	3301      	adds	r3, #1
 8001186:	617b      	str	r3, [r7, #20]
 8001188:	697a      	ldr	r2, [r7, #20]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	429a      	cmp	r2, r3
 800118e:	dbf0      	blt.n	8001172 <_read+0x12>
  }

  return len;
 8001190:	687b      	ldr	r3, [r7, #4]
}
 8001192:	4618      	mov	r0, r3
 8001194:	3718      	adds	r7, #24
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	b086      	sub	sp, #24
 800119e:	af00      	add	r7, sp, #0
 80011a0:	60f8      	str	r0, [r7, #12]
 80011a2:	60b9      	str	r1, [r7, #8]
 80011a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011a6:	2300      	movs	r3, #0
 80011a8:	617b      	str	r3, [r7, #20]
 80011aa:	e009      	b.n	80011c0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	1c5a      	adds	r2, r3, #1
 80011b0:	60ba      	str	r2, [r7, #8]
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff fd8d 	bl	8000cd4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	3301      	adds	r3, #1
 80011be:	617b      	str	r3, [r7, #20]
 80011c0:	697a      	ldr	r2, [r7, #20]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	dbf1      	blt.n	80011ac <_write+0x12>
  }
  return len;
 80011c8:	687b      	ldr	r3, [r7, #4]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <_close>:

int _close(int file)
{
 80011d2:	b480      	push	{r7}
 80011d4:	b083      	sub	sp, #12
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011de:	4618      	mov	r0, r3
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr

080011ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011ea:	b480      	push	{r7}
 80011ec:	b083      	sub	sp, #12
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
 80011f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011fa:	605a      	str	r2, [r3, #4]
  return 0;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <_isatty>:

int _isatty(int file)
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001212:	2301      	movs	r3, #1
}
 8001214:	4618      	mov	r0, r3
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001220:	b480      	push	{r7}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	3714      	adds	r7, #20
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
	...

0800123c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001244:	4a14      	ldr	r2, [pc, #80]	@ (8001298 <_sbrk+0x5c>)
 8001246:	4b15      	ldr	r3, [pc, #84]	@ (800129c <_sbrk+0x60>)
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001250:	4b13      	ldr	r3, [pc, #76]	@ (80012a0 <_sbrk+0x64>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d102      	bne.n	800125e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001258:	4b11      	ldr	r3, [pc, #68]	@ (80012a0 <_sbrk+0x64>)
 800125a:	4a12      	ldr	r2, [pc, #72]	@ (80012a4 <_sbrk+0x68>)
 800125c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800125e:	4b10      	ldr	r3, [pc, #64]	@ (80012a0 <_sbrk+0x64>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4413      	add	r3, r2
 8001266:	693a      	ldr	r2, [r7, #16]
 8001268:	429a      	cmp	r2, r3
 800126a:	d207      	bcs.n	800127c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800126c:	f008 f9e0 	bl	8009630 <__errno>
 8001270:	4603      	mov	r3, r0
 8001272:	220c      	movs	r2, #12
 8001274:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001276:	f04f 33ff 	mov.w	r3, #4294967295
 800127a:	e009      	b.n	8001290 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800127c:	4b08      	ldr	r3, [pc, #32]	@ (80012a0 <_sbrk+0x64>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001282:	4b07      	ldr	r3, [pc, #28]	@ (80012a0 <_sbrk+0x64>)
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4413      	add	r3, r2
 800128a:	4a05      	ldr	r2, [pc, #20]	@ (80012a0 <_sbrk+0x64>)
 800128c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800128e:	68fb      	ldr	r3, [r7, #12]
}
 8001290:	4618      	mov	r0, r3
 8001292:	3718      	adds	r7, #24
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	24050000 	.word	0x24050000
 800129c:	00000400 	.word	0x00000400
 80012a0:	2400075c 	.word	0x2400075c
 80012a4:	240008b0 	.word	0x240008b0

080012a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80012ac:	4b3e      	ldr	r3, [pc, #248]	@ (80013a8 <SystemInit+0x100>)
 80012ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012b2:	4a3d      	ldr	r2, [pc, #244]	@ (80013a8 <SystemInit+0x100>)
 80012b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80012bc:	4b3b      	ldr	r3, [pc, #236]	@ (80013ac <SystemInit+0x104>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 030f 	and.w	r3, r3, #15
 80012c4:	2b06      	cmp	r3, #6
 80012c6:	d807      	bhi.n	80012d8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80012c8:	4b38      	ldr	r3, [pc, #224]	@ (80013ac <SystemInit+0x104>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f023 030f 	bic.w	r3, r3, #15
 80012d0:	4a36      	ldr	r2, [pc, #216]	@ (80013ac <SystemInit+0x104>)
 80012d2:	f043 0307 	orr.w	r3, r3, #7
 80012d6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80012d8:	4b35      	ldr	r3, [pc, #212]	@ (80013b0 <SystemInit+0x108>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a34      	ldr	r2, [pc, #208]	@ (80013b0 <SystemInit+0x108>)
 80012de:	f043 0301 	orr.w	r3, r3, #1
 80012e2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80012e4:	4b32      	ldr	r3, [pc, #200]	@ (80013b0 <SystemInit+0x108>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80012ea:	4b31      	ldr	r3, [pc, #196]	@ (80013b0 <SystemInit+0x108>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	4930      	ldr	r1, [pc, #192]	@ (80013b0 <SystemInit+0x108>)
 80012f0:	4b30      	ldr	r3, [pc, #192]	@ (80013b4 <SystemInit+0x10c>)
 80012f2:	4013      	ands	r3, r2
 80012f4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80012f6:	4b2d      	ldr	r3, [pc, #180]	@ (80013ac <SystemInit+0x104>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 0308 	and.w	r3, r3, #8
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d007      	beq.n	8001312 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001302:	4b2a      	ldr	r3, [pc, #168]	@ (80013ac <SystemInit+0x104>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f023 030f 	bic.w	r3, r3, #15
 800130a:	4a28      	ldr	r2, [pc, #160]	@ (80013ac <SystemInit+0x104>)
 800130c:	f043 0307 	orr.w	r3, r3, #7
 8001310:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001312:	4b27      	ldr	r3, [pc, #156]	@ (80013b0 <SystemInit+0x108>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001318:	4b25      	ldr	r3, [pc, #148]	@ (80013b0 <SystemInit+0x108>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800131e:	4b24      	ldr	r3, [pc, #144]	@ (80013b0 <SystemInit+0x108>)
 8001320:	2200      	movs	r2, #0
 8001322:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001324:	4b22      	ldr	r3, [pc, #136]	@ (80013b0 <SystemInit+0x108>)
 8001326:	4a24      	ldr	r2, [pc, #144]	@ (80013b8 <SystemInit+0x110>)
 8001328:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800132a:	4b21      	ldr	r3, [pc, #132]	@ (80013b0 <SystemInit+0x108>)
 800132c:	4a23      	ldr	r2, [pc, #140]	@ (80013bc <SystemInit+0x114>)
 800132e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001330:	4b1f      	ldr	r3, [pc, #124]	@ (80013b0 <SystemInit+0x108>)
 8001332:	4a23      	ldr	r2, [pc, #140]	@ (80013c0 <SystemInit+0x118>)
 8001334:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001336:	4b1e      	ldr	r3, [pc, #120]	@ (80013b0 <SystemInit+0x108>)
 8001338:	2200      	movs	r2, #0
 800133a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800133c:	4b1c      	ldr	r3, [pc, #112]	@ (80013b0 <SystemInit+0x108>)
 800133e:	4a20      	ldr	r2, [pc, #128]	@ (80013c0 <SystemInit+0x118>)
 8001340:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001342:	4b1b      	ldr	r3, [pc, #108]	@ (80013b0 <SystemInit+0x108>)
 8001344:	2200      	movs	r2, #0
 8001346:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001348:	4b19      	ldr	r3, [pc, #100]	@ (80013b0 <SystemInit+0x108>)
 800134a:	4a1d      	ldr	r2, [pc, #116]	@ (80013c0 <SystemInit+0x118>)
 800134c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800134e:	4b18      	ldr	r3, [pc, #96]	@ (80013b0 <SystemInit+0x108>)
 8001350:	2200      	movs	r2, #0
 8001352:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001354:	4b16      	ldr	r3, [pc, #88]	@ (80013b0 <SystemInit+0x108>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a15      	ldr	r2, [pc, #84]	@ (80013b0 <SystemInit+0x108>)
 800135a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800135e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001360:	4b13      	ldr	r3, [pc, #76]	@ (80013b0 <SystemInit+0x108>)
 8001362:	2200      	movs	r2, #0
 8001364:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001366:	4b12      	ldr	r3, [pc, #72]	@ (80013b0 <SystemInit+0x108>)
 8001368:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800136c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d113      	bne.n	800139c <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001374:	4b0e      	ldr	r3, [pc, #56]	@ (80013b0 <SystemInit+0x108>)
 8001376:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800137a:	4a0d      	ldr	r2, [pc, #52]	@ (80013b0 <SystemInit+0x108>)
 800137c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001380:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001384:	4b0f      	ldr	r3, [pc, #60]	@ (80013c4 <SystemInit+0x11c>)
 8001386:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800138a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800138c:	4b08      	ldr	r3, [pc, #32]	@ (80013b0 <SystemInit+0x108>)
 800138e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001392:	4a07      	ldr	r2, [pc, #28]	@ (80013b0 <SystemInit+0x108>)
 8001394:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001398:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	e000ed00 	.word	0xe000ed00
 80013ac:	52002000 	.word	0x52002000
 80013b0:	58024400 	.word	0x58024400
 80013b4:	eaf6ed7f 	.word	0xeaf6ed7f
 80013b8:	02020200 	.word	0x02020200
 80013bc:	01ff0000 	.word	0x01ff0000
 80013c0:	01010280 	.word	0x01010280
 80013c4:	52004000 	.word	0x52004000

080013c8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80013cc:	4b09      	ldr	r3, [pc, #36]	@ (80013f4 <ExitRun0Mode+0x2c>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	4a08      	ldr	r2, [pc, #32]	@ (80013f4 <ExitRun0Mode+0x2c>)
 80013d2:	f043 0302 	orr.w	r3, r3, #2
 80013d6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80013d8:	bf00      	nop
 80013da:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <ExitRun0Mode+0x2c>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d0f9      	beq.n	80013da <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80013e6:	bf00      	nop
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	58024800 	.word	0x58024800

080013f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80013f8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001434 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80013fc:	f7ff ffe4 	bl	80013c8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001400:	f7ff ff52 	bl	80012a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001404:	480c      	ldr	r0, [pc, #48]	@ (8001438 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001406:	490d      	ldr	r1, [pc, #52]	@ (800143c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001408:	4a0d      	ldr	r2, [pc, #52]	@ (8001440 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800140a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800140c:	e002      	b.n	8001414 <LoopCopyDataInit>

0800140e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800140e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001410:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001412:	3304      	adds	r3, #4

08001414 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001414:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001416:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001418:	d3f9      	bcc.n	800140e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800141a:	4a0a      	ldr	r2, [pc, #40]	@ (8001444 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800141c:	4c0a      	ldr	r4, [pc, #40]	@ (8001448 <LoopFillZerobss+0x22>)
  movs r3, #0
 800141e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001420:	e001      	b.n	8001426 <LoopFillZerobss>

08001422 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001422:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001424:	3204      	adds	r2, #4

08001426 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001426:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001428:	d3fb      	bcc.n	8001422 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800142a:	f008 f907 	bl	800963c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800142e:	f7ff f955 	bl	80006dc <main>
  bx  lr
 8001432:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001434:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001438:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800143c:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8001440:	0800a198 	.word	0x0800a198
  ldr r2, =_sbss
 8001444:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 8001448:	240008b0 	.word	0x240008b0

0800144c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800144c:	e7fe      	b.n	800144c <ADC3_IRQHandler>
	...

08001450 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001456:	2003      	movs	r0, #3
 8001458:	f000 f95c 	bl	8001714 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800145c:	f003 fa58 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 8001460:	4602      	mov	r2, r0
 8001462:	4b15      	ldr	r3, [pc, #84]	@ (80014b8 <HAL_Init+0x68>)
 8001464:	699b      	ldr	r3, [r3, #24]
 8001466:	0a1b      	lsrs	r3, r3, #8
 8001468:	f003 030f 	and.w	r3, r3, #15
 800146c:	4913      	ldr	r1, [pc, #76]	@ (80014bc <HAL_Init+0x6c>)
 800146e:	5ccb      	ldrb	r3, [r1, r3]
 8001470:	f003 031f 	and.w	r3, r3, #31
 8001474:	fa22 f303 	lsr.w	r3, r2, r3
 8001478:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800147a:	4b0f      	ldr	r3, [pc, #60]	@ (80014b8 <HAL_Init+0x68>)
 800147c:	699b      	ldr	r3, [r3, #24]
 800147e:	f003 030f 	and.w	r3, r3, #15
 8001482:	4a0e      	ldr	r2, [pc, #56]	@ (80014bc <HAL_Init+0x6c>)
 8001484:	5cd3      	ldrb	r3, [r2, r3]
 8001486:	f003 031f 	and.w	r3, r3, #31
 800148a:	687a      	ldr	r2, [r7, #4]
 800148c:	fa22 f303 	lsr.w	r3, r2, r3
 8001490:	4a0b      	ldr	r2, [pc, #44]	@ (80014c0 <HAL_Init+0x70>)
 8001492:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001494:	4a0b      	ldr	r2, [pc, #44]	@ (80014c4 <HAL_Init+0x74>)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800149a:	2000      	movs	r0, #0
 800149c:	f000 f814 	bl	80014c8 <HAL_InitTick>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e002      	b.n	80014b0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80014aa:	f7ff fc57 	bl	8000d5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	58024400 	.word	0x58024400
 80014bc:	0800a114 	.word	0x0800a114
 80014c0:	24000004 	.word	0x24000004
 80014c4:	24000000 	.word	0x24000000

080014c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80014d0:	4b15      	ldr	r3, [pc, #84]	@ (8001528 <HAL_InitTick+0x60>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d101      	bne.n	80014dc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e021      	b.n	8001520 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80014dc:	4b13      	ldr	r3, [pc, #76]	@ (800152c <HAL_InitTick+0x64>)
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <HAL_InitTick+0x60>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	4619      	mov	r1, r3
 80014e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f2:	4618      	mov	r0, r3
 80014f4:	f000 f941 	bl	800177a <HAL_SYSTICK_Config>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e00e      	b.n	8001520 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2b0f      	cmp	r3, #15
 8001506:	d80a      	bhi.n	800151e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001508:	2200      	movs	r2, #0
 800150a:	6879      	ldr	r1, [r7, #4]
 800150c:	f04f 30ff 	mov.w	r0, #4294967295
 8001510:	f000 f90b 	bl	800172a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001514:	4a06      	ldr	r2, [pc, #24]	@ (8001530 <HAL_InitTick+0x68>)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800151a:	2300      	movs	r3, #0
 800151c:	e000      	b.n	8001520 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
}
 8001520:	4618      	mov	r0, r3
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	2400000c 	.word	0x2400000c
 800152c:	24000000 	.word	0x24000000
 8001530:	24000008 	.word	0x24000008

08001534 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001538:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <HAL_IncTick+0x20>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	461a      	mov	r2, r3
 800153e:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <HAL_IncTick+0x24>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4413      	add	r3, r2
 8001544:	4a04      	ldr	r2, [pc, #16]	@ (8001558 <HAL_IncTick+0x24>)
 8001546:	6013      	str	r3, [r2, #0]
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	2400000c 	.word	0x2400000c
 8001558:	24000760 	.word	0x24000760

0800155c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  return uwTick;
 8001560:	4b03      	ldr	r3, [pc, #12]	@ (8001570 <HAL_GetTick+0x14>)
 8001562:	681b      	ldr	r3, [r3, #0]
}
 8001564:	4618      	mov	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	24000760 	.word	0x24000760

08001574 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001584:	4b0b      	ldr	r3, [pc, #44]	@ (80015b4 <__NVIC_SetPriorityGrouping+0x40>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800158a:	68ba      	ldr	r2, [r7, #8]
 800158c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001590:	4013      	ands	r3, r2
 8001592:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800159c:	4b06      	ldr	r3, [pc, #24]	@ (80015b8 <__NVIC_SetPriorityGrouping+0x44>)
 800159e:	4313      	orrs	r3, r2
 80015a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015a2:	4a04      	ldr	r2, [pc, #16]	@ (80015b4 <__NVIC_SetPriorityGrouping+0x40>)
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	60d3      	str	r3, [r2, #12]
}
 80015a8:	bf00      	nop
 80015aa:	3714      	adds	r7, #20
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	e000ed00 	.word	0xe000ed00
 80015b8:	05fa0000 	.word	0x05fa0000

080015bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015c0:	4b04      	ldr	r3, [pc, #16]	@ (80015d4 <__NVIC_GetPriorityGrouping+0x18>)
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	0a1b      	lsrs	r3, r3, #8
 80015c6:	f003 0307 	and.w	r3, r3, #7
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80015e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	db0b      	blt.n	8001602 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ea:	88fb      	ldrh	r3, [r7, #6]
 80015ec:	f003 021f 	and.w	r2, r3, #31
 80015f0:	4907      	ldr	r1, [pc, #28]	@ (8001610 <__NVIC_EnableIRQ+0x38>)
 80015f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015f6:	095b      	lsrs	r3, r3, #5
 80015f8:	2001      	movs	r0, #1
 80015fa:	fa00 f202 	lsl.w	r2, r0, r2
 80015fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001602:	bf00      	nop
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	e000e100 	.word	0xe000e100

08001614 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	6039      	str	r1, [r7, #0]
 800161e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001620:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001624:	2b00      	cmp	r3, #0
 8001626:	db0a      	blt.n	800163e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	b2da      	uxtb	r2, r3
 800162c:	490c      	ldr	r1, [pc, #48]	@ (8001660 <__NVIC_SetPriority+0x4c>)
 800162e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001632:	0112      	lsls	r2, r2, #4
 8001634:	b2d2      	uxtb	r2, r2
 8001636:	440b      	add	r3, r1
 8001638:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800163c:	e00a      	b.n	8001654 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	b2da      	uxtb	r2, r3
 8001642:	4908      	ldr	r1, [pc, #32]	@ (8001664 <__NVIC_SetPriority+0x50>)
 8001644:	88fb      	ldrh	r3, [r7, #6]
 8001646:	f003 030f 	and.w	r3, r3, #15
 800164a:	3b04      	subs	r3, #4
 800164c:	0112      	lsls	r2, r2, #4
 800164e:	b2d2      	uxtb	r2, r2
 8001650:	440b      	add	r3, r1
 8001652:	761a      	strb	r2, [r3, #24]
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	e000e100 	.word	0xe000e100
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001668:	b480      	push	{r7}
 800166a:	b089      	sub	sp, #36	@ 0x24
 800166c:	af00      	add	r7, sp, #0
 800166e:	60f8      	str	r0, [r7, #12]
 8001670:	60b9      	str	r1, [r7, #8]
 8001672:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	f003 0307 	and.w	r3, r3, #7
 800167a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	f1c3 0307 	rsb	r3, r3, #7
 8001682:	2b04      	cmp	r3, #4
 8001684:	bf28      	it	cs
 8001686:	2304      	movcs	r3, #4
 8001688:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	3304      	adds	r3, #4
 800168e:	2b06      	cmp	r3, #6
 8001690:	d902      	bls.n	8001698 <NVIC_EncodePriority+0x30>
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	3b03      	subs	r3, #3
 8001696:	e000      	b.n	800169a <NVIC_EncodePriority+0x32>
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800169c:	f04f 32ff 	mov.w	r2, #4294967295
 80016a0:	69bb      	ldr	r3, [r7, #24]
 80016a2:	fa02 f303 	lsl.w	r3, r2, r3
 80016a6:	43da      	mvns	r2, r3
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	401a      	ands	r2, r3
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016b0:	f04f 31ff 	mov.w	r1, #4294967295
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	fa01 f303 	lsl.w	r3, r1, r3
 80016ba:	43d9      	mvns	r1, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c0:	4313      	orrs	r3, r2
         );
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3724      	adds	r7, #36	@ 0x24
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
	...

080016d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	3b01      	subs	r3, #1
 80016dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016e0:	d301      	bcc.n	80016e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016e2:	2301      	movs	r3, #1
 80016e4:	e00f      	b.n	8001706 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001710 <SysTick_Config+0x40>)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3b01      	subs	r3, #1
 80016ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ee:	210f      	movs	r1, #15
 80016f0:	f04f 30ff 	mov.w	r0, #4294967295
 80016f4:	f7ff ff8e 	bl	8001614 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016f8:	4b05      	ldr	r3, [pc, #20]	@ (8001710 <SysTick_Config+0x40>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016fe:	4b04      	ldr	r3, [pc, #16]	@ (8001710 <SysTick_Config+0x40>)
 8001700:	2207      	movs	r2, #7
 8001702:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	e000e010 	.word	0xe000e010

08001714 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	f7ff ff29 	bl	8001574 <__NVIC_SetPriorityGrouping>
}
 8001722:	bf00      	nop
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}

0800172a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800172a:	b580      	push	{r7, lr}
 800172c:	b086      	sub	sp, #24
 800172e:	af00      	add	r7, sp, #0
 8001730:	4603      	mov	r3, r0
 8001732:	60b9      	str	r1, [r7, #8]
 8001734:	607a      	str	r2, [r7, #4]
 8001736:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001738:	f7ff ff40 	bl	80015bc <__NVIC_GetPriorityGrouping>
 800173c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	68b9      	ldr	r1, [r7, #8]
 8001742:	6978      	ldr	r0, [r7, #20]
 8001744:	f7ff ff90 	bl	8001668 <NVIC_EncodePriority>
 8001748:	4602      	mov	r2, r0
 800174a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800174e:	4611      	mov	r1, r2
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff ff5f 	bl	8001614 <__NVIC_SetPriority>
}
 8001756:	bf00      	nop
 8001758:	3718      	adds	r7, #24
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b082      	sub	sp, #8
 8001762:	af00      	add	r7, sp, #0
 8001764:	4603      	mov	r3, r0
 8001766:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001768:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800176c:	4618      	mov	r0, r3
 800176e:	f7ff ff33 	bl	80015d8 <__NVIC_EnableIRQ>
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b082      	sub	sp, #8
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f7ff ffa4 	bl	80016d0 <SysTick_Config>
 8001788:	4603      	mov	r3, r0
}
 800178a:	4618      	mov	r0, r3
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
	...

08001794 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001798:	f3bf 8f5f 	dmb	sy
}
 800179c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800179e:	4b07      	ldr	r3, [pc, #28]	@ (80017bc <HAL_MPU_Disable+0x28>)
 80017a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017a2:	4a06      	ldr	r2, [pc, #24]	@ (80017bc <HAL_MPU_Disable+0x28>)
 80017a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017a8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80017aa:	4b05      	ldr	r3, [pc, #20]	@ (80017c0 <HAL_MPU_Disable+0x2c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	605a      	str	r2, [r3, #4]
}
 80017b0:	bf00      	nop
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	e000ed00 	.word	0xe000ed00
 80017c0:	e000ed90 	.word	0xe000ed90

080017c4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80017cc:	4a0b      	ldr	r2, [pc, #44]	@ (80017fc <HAL_MPU_Enable+0x38>)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f043 0301 	orr.w	r3, r3, #1
 80017d4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80017d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001800 <HAL_MPU_Enable+0x3c>)
 80017d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017da:	4a09      	ldr	r2, [pc, #36]	@ (8001800 <HAL_MPU_Enable+0x3c>)
 80017dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017e0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80017e2:	f3bf 8f4f 	dsb	sy
}
 80017e6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017e8:	f3bf 8f6f 	isb	sy
}
 80017ec:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	e000ed90 	.word	0xe000ed90
 8001800:	e000ed00 	.word	0xe000ed00

08001804 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	785a      	ldrb	r2, [r3, #1]
 8001810:	4b1b      	ldr	r3, [pc, #108]	@ (8001880 <HAL_MPU_ConfigRegion+0x7c>)
 8001812:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001814:	4b1a      	ldr	r3, [pc, #104]	@ (8001880 <HAL_MPU_ConfigRegion+0x7c>)
 8001816:	691b      	ldr	r3, [r3, #16]
 8001818:	4a19      	ldr	r2, [pc, #100]	@ (8001880 <HAL_MPU_ConfigRegion+0x7c>)
 800181a:	f023 0301 	bic.w	r3, r3, #1
 800181e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001820:	4a17      	ldr	r2, [pc, #92]	@ (8001880 <HAL_MPU_ConfigRegion+0x7c>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	7b1b      	ldrb	r3, [r3, #12]
 800182c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	7adb      	ldrb	r3, [r3, #11]
 8001832:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001834:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	7a9b      	ldrb	r3, [r3, #10]
 800183a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800183c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	7b5b      	ldrb	r3, [r3, #13]
 8001842:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001844:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	7b9b      	ldrb	r3, [r3, #14]
 800184a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800184c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	7bdb      	ldrb	r3, [r3, #15]
 8001852:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001854:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	7a5b      	ldrb	r3, [r3, #9]
 800185a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800185c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	7a1b      	ldrb	r3, [r3, #8]
 8001862:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001864:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	7812      	ldrb	r2, [r2, #0]
 800186a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800186c:	4a04      	ldr	r2, [pc, #16]	@ (8001880 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800186e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001870:	6113      	str	r3, [r2, #16]
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	e000ed90 	.word	0xe000ed90

08001884 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800188c:	f7ff fe66 	bl	800155c <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d101      	bne.n	800189c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	e312      	b.n	8001ec2 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a66      	ldr	r2, [pc, #408]	@ (8001a3c <HAL_DMA_Init+0x1b8>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d04a      	beq.n	800193c <HAL_DMA_Init+0xb8>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a65      	ldr	r2, [pc, #404]	@ (8001a40 <HAL_DMA_Init+0x1bc>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d045      	beq.n	800193c <HAL_DMA_Init+0xb8>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a63      	ldr	r2, [pc, #396]	@ (8001a44 <HAL_DMA_Init+0x1c0>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d040      	beq.n	800193c <HAL_DMA_Init+0xb8>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a62      	ldr	r2, [pc, #392]	@ (8001a48 <HAL_DMA_Init+0x1c4>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d03b      	beq.n	800193c <HAL_DMA_Init+0xb8>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a60      	ldr	r2, [pc, #384]	@ (8001a4c <HAL_DMA_Init+0x1c8>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d036      	beq.n	800193c <HAL_DMA_Init+0xb8>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a5f      	ldr	r2, [pc, #380]	@ (8001a50 <HAL_DMA_Init+0x1cc>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d031      	beq.n	800193c <HAL_DMA_Init+0xb8>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a5d      	ldr	r2, [pc, #372]	@ (8001a54 <HAL_DMA_Init+0x1d0>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d02c      	beq.n	800193c <HAL_DMA_Init+0xb8>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a5c      	ldr	r2, [pc, #368]	@ (8001a58 <HAL_DMA_Init+0x1d4>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d027      	beq.n	800193c <HAL_DMA_Init+0xb8>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a5a      	ldr	r2, [pc, #360]	@ (8001a5c <HAL_DMA_Init+0x1d8>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d022      	beq.n	800193c <HAL_DMA_Init+0xb8>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a59      	ldr	r2, [pc, #356]	@ (8001a60 <HAL_DMA_Init+0x1dc>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d01d      	beq.n	800193c <HAL_DMA_Init+0xb8>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a57      	ldr	r2, [pc, #348]	@ (8001a64 <HAL_DMA_Init+0x1e0>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d018      	beq.n	800193c <HAL_DMA_Init+0xb8>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a56      	ldr	r2, [pc, #344]	@ (8001a68 <HAL_DMA_Init+0x1e4>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d013      	beq.n	800193c <HAL_DMA_Init+0xb8>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a54      	ldr	r2, [pc, #336]	@ (8001a6c <HAL_DMA_Init+0x1e8>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d00e      	beq.n	800193c <HAL_DMA_Init+0xb8>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a53      	ldr	r2, [pc, #332]	@ (8001a70 <HAL_DMA_Init+0x1ec>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d009      	beq.n	800193c <HAL_DMA_Init+0xb8>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a51      	ldr	r2, [pc, #324]	@ (8001a74 <HAL_DMA_Init+0x1f0>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d004      	beq.n	800193c <HAL_DMA_Init+0xb8>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a50      	ldr	r2, [pc, #320]	@ (8001a78 <HAL_DMA_Init+0x1f4>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d101      	bne.n	8001940 <HAL_DMA_Init+0xbc>
 800193c:	2301      	movs	r3, #1
 800193e:	e000      	b.n	8001942 <HAL_DMA_Init+0xbe>
 8001940:	2300      	movs	r3, #0
 8001942:	2b00      	cmp	r3, #0
 8001944:	f000 813c 	beq.w	8001bc0 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2202      	movs	r2, #2
 800194c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2200      	movs	r2, #0
 8001954:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a37      	ldr	r2, [pc, #220]	@ (8001a3c <HAL_DMA_Init+0x1b8>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d04a      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a36      	ldr	r2, [pc, #216]	@ (8001a40 <HAL_DMA_Init+0x1bc>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d045      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a34      	ldr	r2, [pc, #208]	@ (8001a44 <HAL_DMA_Init+0x1c0>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d040      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a33      	ldr	r2, [pc, #204]	@ (8001a48 <HAL_DMA_Init+0x1c4>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d03b      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a31      	ldr	r2, [pc, #196]	@ (8001a4c <HAL_DMA_Init+0x1c8>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d036      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a30      	ldr	r2, [pc, #192]	@ (8001a50 <HAL_DMA_Init+0x1cc>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d031      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a2e      	ldr	r2, [pc, #184]	@ (8001a54 <HAL_DMA_Init+0x1d0>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d02c      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a2d      	ldr	r2, [pc, #180]	@ (8001a58 <HAL_DMA_Init+0x1d4>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d027      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a2b      	ldr	r2, [pc, #172]	@ (8001a5c <HAL_DMA_Init+0x1d8>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d022      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a2a      	ldr	r2, [pc, #168]	@ (8001a60 <HAL_DMA_Init+0x1dc>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d01d      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a28      	ldr	r2, [pc, #160]	@ (8001a64 <HAL_DMA_Init+0x1e0>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d018      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a27      	ldr	r2, [pc, #156]	@ (8001a68 <HAL_DMA_Init+0x1e4>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d013      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a25      	ldr	r2, [pc, #148]	@ (8001a6c <HAL_DMA_Init+0x1e8>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d00e      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a24      	ldr	r2, [pc, #144]	@ (8001a70 <HAL_DMA_Init+0x1ec>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d009      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a22      	ldr	r2, [pc, #136]	@ (8001a74 <HAL_DMA_Init+0x1f0>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d004      	beq.n	80019f8 <HAL_DMA_Init+0x174>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a21      	ldr	r2, [pc, #132]	@ (8001a78 <HAL_DMA_Init+0x1f4>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d108      	bne.n	8001a0a <HAL_DMA_Init+0x186>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f022 0201 	bic.w	r2, r2, #1
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	e007      	b.n	8001a1a <HAL_DMA_Init+0x196>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f022 0201 	bic.w	r2, r2, #1
 8001a18:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001a1a:	e02f      	b.n	8001a7c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a1c:	f7ff fd9e 	bl	800155c <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b05      	cmp	r3, #5
 8001a28:	d928      	bls.n	8001a7c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2220      	movs	r2, #32
 8001a2e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2203      	movs	r2, #3
 8001a34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e242      	b.n	8001ec2 <HAL_DMA_Init+0x63e>
 8001a3c:	40020010 	.word	0x40020010
 8001a40:	40020028 	.word	0x40020028
 8001a44:	40020040 	.word	0x40020040
 8001a48:	40020058 	.word	0x40020058
 8001a4c:	40020070 	.word	0x40020070
 8001a50:	40020088 	.word	0x40020088
 8001a54:	400200a0 	.word	0x400200a0
 8001a58:	400200b8 	.word	0x400200b8
 8001a5c:	40020410 	.word	0x40020410
 8001a60:	40020428 	.word	0x40020428
 8001a64:	40020440 	.word	0x40020440
 8001a68:	40020458 	.word	0x40020458
 8001a6c:	40020470 	.word	0x40020470
 8001a70:	40020488 	.word	0x40020488
 8001a74:	400204a0 	.word	0x400204a0
 8001a78:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d1c8      	bne.n	8001a1c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a92:	697a      	ldr	r2, [r7, #20]
 8001a94:	4b83      	ldr	r3, [pc, #524]	@ (8001ca4 <HAL_DMA_Init+0x420>)
 8001a96:	4013      	ands	r3, r2
 8001a98:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001aa2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	691b      	ldr	r3, [r3, #16]
 8001aa8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aae:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aba:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a1b      	ldr	r3, [r3, #32]
 8001ac0:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001ac2:	697a      	ldr	r2, [r7, #20]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001acc:	2b04      	cmp	r3, #4
 8001ace:	d107      	bne.n	8001ae0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	697a      	ldr	r2, [r7, #20]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	2b28      	cmp	r3, #40	@ 0x28
 8001ae6:	d903      	bls.n	8001af0 <HAL_DMA_Init+0x26c>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	2b2e      	cmp	r3, #46	@ 0x2e
 8001aee:	d91f      	bls.n	8001b30 <HAL_DMA_Init+0x2ac>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2b3e      	cmp	r3, #62	@ 0x3e
 8001af6:	d903      	bls.n	8001b00 <HAL_DMA_Init+0x27c>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2b42      	cmp	r3, #66	@ 0x42
 8001afe:	d917      	bls.n	8001b30 <HAL_DMA_Init+0x2ac>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b46      	cmp	r3, #70	@ 0x46
 8001b06:	d903      	bls.n	8001b10 <HAL_DMA_Init+0x28c>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	2b48      	cmp	r3, #72	@ 0x48
 8001b0e:	d90f      	bls.n	8001b30 <HAL_DMA_Init+0x2ac>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	2b4e      	cmp	r3, #78	@ 0x4e
 8001b16:	d903      	bls.n	8001b20 <HAL_DMA_Init+0x29c>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	2b52      	cmp	r3, #82	@ 0x52
 8001b1e:	d907      	bls.n	8001b30 <HAL_DMA_Init+0x2ac>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	2b73      	cmp	r3, #115	@ 0x73
 8001b26:	d905      	bls.n	8001b34 <HAL_DMA_Init+0x2b0>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	2b77      	cmp	r3, #119	@ 0x77
 8001b2e:	d801      	bhi.n	8001b34 <HAL_DMA_Init+0x2b0>
 8001b30:	2301      	movs	r3, #1
 8001b32:	e000      	b.n	8001b36 <HAL_DMA_Init+0x2b2>
 8001b34:	2300      	movs	r3, #0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d003      	beq.n	8001b42 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001b40:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	697a      	ldr	r2, [r7, #20]
 8001b48:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	695b      	ldr	r3, [r3, #20]
 8001b50:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	f023 0307 	bic.w	r3, r3, #7
 8001b58:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b5e:	697a      	ldr	r2, [r7, #20]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b68:	2b04      	cmp	r3, #4
 8001b6a:	d117      	bne.n	8001b9c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b70:	697a      	ldr	r2, [r7, #20]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d00e      	beq.n	8001b9c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f001 fdca 	bl	8003718 <DMA_CheckFifoParam>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d008      	beq.n	8001b9c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2240      	movs	r2, #64	@ 0x40
 8001b8e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2201      	movs	r2, #1
 8001b94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e192      	b.n	8001ec2 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	697a      	ldr	r2, [r7, #20]
 8001ba2:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f001 fd05 	bl	80035b4 <DMA_CalcBaseAndBitshift>
 8001baa:	4603      	mov	r3, r0
 8001bac:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bb2:	f003 031f 	and.w	r3, r3, #31
 8001bb6:	223f      	movs	r2, #63	@ 0x3f
 8001bb8:	409a      	lsls	r2, r3
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	609a      	str	r2, [r3, #8]
 8001bbe:	e0c8      	b.n	8001d52 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a38      	ldr	r2, [pc, #224]	@ (8001ca8 <HAL_DMA_Init+0x424>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d022      	beq.n	8001c10 <HAL_DMA_Init+0x38c>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a37      	ldr	r2, [pc, #220]	@ (8001cac <HAL_DMA_Init+0x428>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d01d      	beq.n	8001c10 <HAL_DMA_Init+0x38c>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a35      	ldr	r2, [pc, #212]	@ (8001cb0 <HAL_DMA_Init+0x42c>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d018      	beq.n	8001c10 <HAL_DMA_Init+0x38c>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a34      	ldr	r2, [pc, #208]	@ (8001cb4 <HAL_DMA_Init+0x430>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d013      	beq.n	8001c10 <HAL_DMA_Init+0x38c>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a32      	ldr	r2, [pc, #200]	@ (8001cb8 <HAL_DMA_Init+0x434>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d00e      	beq.n	8001c10 <HAL_DMA_Init+0x38c>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a31      	ldr	r2, [pc, #196]	@ (8001cbc <HAL_DMA_Init+0x438>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d009      	beq.n	8001c10 <HAL_DMA_Init+0x38c>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a2f      	ldr	r2, [pc, #188]	@ (8001cc0 <HAL_DMA_Init+0x43c>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d004      	beq.n	8001c10 <HAL_DMA_Init+0x38c>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a2e      	ldr	r2, [pc, #184]	@ (8001cc4 <HAL_DMA_Init+0x440>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d101      	bne.n	8001c14 <HAL_DMA_Init+0x390>
 8001c10:	2301      	movs	r3, #1
 8001c12:	e000      	b.n	8001c16 <HAL_DMA_Init+0x392>
 8001c14:	2300      	movs	r3, #0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	f000 8092 	beq.w	8001d40 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a21      	ldr	r2, [pc, #132]	@ (8001ca8 <HAL_DMA_Init+0x424>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d021      	beq.n	8001c6a <HAL_DMA_Init+0x3e6>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a20      	ldr	r2, [pc, #128]	@ (8001cac <HAL_DMA_Init+0x428>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d01c      	beq.n	8001c6a <HAL_DMA_Init+0x3e6>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a1e      	ldr	r2, [pc, #120]	@ (8001cb0 <HAL_DMA_Init+0x42c>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d017      	beq.n	8001c6a <HAL_DMA_Init+0x3e6>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a1d      	ldr	r2, [pc, #116]	@ (8001cb4 <HAL_DMA_Init+0x430>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d012      	beq.n	8001c6a <HAL_DMA_Init+0x3e6>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a1b      	ldr	r2, [pc, #108]	@ (8001cb8 <HAL_DMA_Init+0x434>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d00d      	beq.n	8001c6a <HAL_DMA_Init+0x3e6>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a1a      	ldr	r2, [pc, #104]	@ (8001cbc <HAL_DMA_Init+0x438>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d008      	beq.n	8001c6a <HAL_DMA_Init+0x3e6>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a18      	ldr	r2, [pc, #96]	@ (8001cc0 <HAL_DMA_Init+0x43c>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d003      	beq.n	8001c6a <HAL_DMA_Init+0x3e6>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a17      	ldr	r2, [pc, #92]	@ (8001cc4 <HAL_DMA_Init+0x440>)
 8001c68:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2202      	movs	r2, #2
 8001c6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	4b10      	ldr	r3, [pc, #64]	@ (8001cc8 <HAL_DMA_Init+0x444>)
 8001c86:	4013      	ands	r3, r2
 8001c88:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	2b40      	cmp	r3, #64	@ 0x40
 8001c90:	d01c      	beq.n	8001ccc <HAL_DMA_Init+0x448>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	2b80      	cmp	r3, #128	@ 0x80
 8001c98:	d102      	bne.n	8001ca0 <HAL_DMA_Init+0x41c>
 8001c9a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c9e:	e016      	b.n	8001cce <HAL_DMA_Init+0x44a>
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	e014      	b.n	8001cce <HAL_DMA_Init+0x44a>
 8001ca4:	fe10803f 	.word	0xfe10803f
 8001ca8:	58025408 	.word	0x58025408
 8001cac:	5802541c 	.word	0x5802541c
 8001cb0:	58025430 	.word	0x58025430
 8001cb4:	58025444 	.word	0x58025444
 8001cb8:	58025458 	.word	0x58025458
 8001cbc:	5802546c 	.word	0x5802546c
 8001cc0:	58025480 	.word	0x58025480
 8001cc4:	58025494 	.word	0x58025494
 8001cc8:	fffe000f 	.word	0xfffe000f
 8001ccc:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	68d2      	ldr	r2, [r2, #12]
 8001cd2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001cd4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001cdc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	695b      	ldr	r3, [r3, #20]
 8001ce2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001ce4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001cec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	69db      	ldr	r3, [r3, #28]
 8001cf2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001cf4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6a1b      	ldr	r3, [r3, #32]
 8001cfa:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001cfc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001cfe:	697a      	ldr	r2, [r7, #20]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	697a      	ldr	r2, [r7, #20]
 8001d0a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	461a      	mov	r2, r3
 8001d12:	4b6e      	ldr	r3, [pc, #440]	@ (8001ecc <HAL_DMA_Init+0x648>)
 8001d14:	4413      	add	r3, r2
 8001d16:	4a6e      	ldr	r2, [pc, #440]	@ (8001ed0 <HAL_DMA_Init+0x64c>)
 8001d18:	fba2 2303 	umull	r2, r3, r2, r3
 8001d1c:	091b      	lsrs	r3, r3, #4
 8001d1e:	009a      	lsls	r2, r3, #2
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f001 fc45 	bl	80035b4 <DMA_CalcBaseAndBitshift>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d32:	f003 031f 	and.w	r3, r3, #31
 8001d36:	2201      	movs	r2, #1
 8001d38:	409a      	lsls	r2, r3
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	e008      	b.n	8001d52 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2240      	movs	r2, #64	@ 0x40
 8001d44:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2203      	movs	r2, #3
 8001d4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e0b7      	b.n	8001ec2 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a5f      	ldr	r2, [pc, #380]	@ (8001ed4 <HAL_DMA_Init+0x650>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d072      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a5d      	ldr	r2, [pc, #372]	@ (8001ed8 <HAL_DMA_Init+0x654>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d06d      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a5c      	ldr	r2, [pc, #368]	@ (8001edc <HAL_DMA_Init+0x658>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d068      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a5a      	ldr	r2, [pc, #360]	@ (8001ee0 <HAL_DMA_Init+0x65c>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d063      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a59      	ldr	r2, [pc, #356]	@ (8001ee4 <HAL_DMA_Init+0x660>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d05e      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a57      	ldr	r2, [pc, #348]	@ (8001ee8 <HAL_DMA_Init+0x664>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d059      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a56      	ldr	r2, [pc, #344]	@ (8001eec <HAL_DMA_Init+0x668>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d054      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a54      	ldr	r2, [pc, #336]	@ (8001ef0 <HAL_DMA_Init+0x66c>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d04f      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a53      	ldr	r2, [pc, #332]	@ (8001ef4 <HAL_DMA_Init+0x670>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d04a      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a51      	ldr	r2, [pc, #324]	@ (8001ef8 <HAL_DMA_Init+0x674>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d045      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a50      	ldr	r2, [pc, #320]	@ (8001efc <HAL_DMA_Init+0x678>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d040      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a4e      	ldr	r2, [pc, #312]	@ (8001f00 <HAL_DMA_Init+0x67c>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d03b      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a4d      	ldr	r2, [pc, #308]	@ (8001f04 <HAL_DMA_Init+0x680>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d036      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a4b      	ldr	r2, [pc, #300]	@ (8001f08 <HAL_DMA_Init+0x684>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d031      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a4a      	ldr	r2, [pc, #296]	@ (8001f0c <HAL_DMA_Init+0x688>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d02c      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a48      	ldr	r2, [pc, #288]	@ (8001f10 <HAL_DMA_Init+0x68c>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d027      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a47      	ldr	r2, [pc, #284]	@ (8001f14 <HAL_DMA_Init+0x690>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d022      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a45      	ldr	r2, [pc, #276]	@ (8001f18 <HAL_DMA_Init+0x694>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d01d      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a44      	ldr	r2, [pc, #272]	@ (8001f1c <HAL_DMA_Init+0x698>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d018      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a42      	ldr	r2, [pc, #264]	@ (8001f20 <HAL_DMA_Init+0x69c>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d013      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a41      	ldr	r2, [pc, #260]	@ (8001f24 <HAL_DMA_Init+0x6a0>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d00e      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a3f      	ldr	r2, [pc, #252]	@ (8001f28 <HAL_DMA_Init+0x6a4>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d009      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a3e      	ldr	r2, [pc, #248]	@ (8001f2c <HAL_DMA_Init+0x6a8>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d004      	beq.n	8001e42 <HAL_DMA_Init+0x5be>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a3c      	ldr	r2, [pc, #240]	@ (8001f30 <HAL_DMA_Init+0x6ac>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d101      	bne.n	8001e46 <HAL_DMA_Init+0x5c2>
 8001e42:	2301      	movs	r3, #1
 8001e44:	e000      	b.n	8001e48 <HAL_DMA_Init+0x5c4>
 8001e46:	2300      	movs	r3, #0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d032      	beq.n	8001eb2 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f001 fcdf 	bl	8003810 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	2b80      	cmp	r3, #128	@ 0x80
 8001e58:	d102      	bne.n	8001e60 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	685a      	ldr	r2, [r3, #4]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e68:	b2d2      	uxtb	r2, r2
 8001e6a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001e74:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d010      	beq.n	8001ea0 <HAL_DMA_Init+0x61c>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2b08      	cmp	r3, #8
 8001e84:	d80c      	bhi.n	8001ea0 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f001 fd5c 	bl	8003944 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001e9c:	605a      	str	r2, [r3, #4]
 8001e9e:	e008      	b.n	8001eb2 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3718      	adds	r7, #24
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	a7fdabf8 	.word	0xa7fdabf8
 8001ed0:	cccccccd 	.word	0xcccccccd
 8001ed4:	40020010 	.word	0x40020010
 8001ed8:	40020028 	.word	0x40020028
 8001edc:	40020040 	.word	0x40020040
 8001ee0:	40020058 	.word	0x40020058
 8001ee4:	40020070 	.word	0x40020070
 8001ee8:	40020088 	.word	0x40020088
 8001eec:	400200a0 	.word	0x400200a0
 8001ef0:	400200b8 	.word	0x400200b8
 8001ef4:	40020410 	.word	0x40020410
 8001ef8:	40020428 	.word	0x40020428
 8001efc:	40020440 	.word	0x40020440
 8001f00:	40020458 	.word	0x40020458
 8001f04:	40020470 	.word	0x40020470
 8001f08:	40020488 	.word	0x40020488
 8001f0c:	400204a0 	.word	0x400204a0
 8001f10:	400204b8 	.word	0x400204b8
 8001f14:	58025408 	.word	0x58025408
 8001f18:	5802541c 	.word	0x5802541c
 8001f1c:	58025430 	.word	0x58025430
 8001f20:	58025444 	.word	0x58025444
 8001f24:	58025458 	.word	0x58025458
 8001f28:	5802546c 	.word	0x5802546c
 8001f2c:	58025480 	.word	0x58025480
 8001f30:	58025494 	.word	0x58025494

08001f34 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b086      	sub	sp, #24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
 8001f40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f42:	2300      	movs	r3, #0
 8001f44:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d101      	bne.n	8001f50 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e226      	b.n	800239e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d101      	bne.n	8001f5e <HAL_DMA_Start_IT+0x2a>
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	e21f      	b.n	800239e <HAL_DMA_Start_IT+0x46a>
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2201      	movs	r2, #1
 8001f62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	f040 820a 	bne.w	8002388 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2202      	movs	r2, #2
 8001f78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a68      	ldr	r2, [pc, #416]	@ (8002128 <HAL_DMA_Start_IT+0x1f4>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d04a      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a66      	ldr	r2, [pc, #408]	@ (800212c <HAL_DMA_Start_IT+0x1f8>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d045      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a65      	ldr	r2, [pc, #404]	@ (8002130 <HAL_DMA_Start_IT+0x1fc>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d040      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a63      	ldr	r2, [pc, #396]	@ (8002134 <HAL_DMA_Start_IT+0x200>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d03b      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a62      	ldr	r2, [pc, #392]	@ (8002138 <HAL_DMA_Start_IT+0x204>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d036      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a60      	ldr	r2, [pc, #384]	@ (800213c <HAL_DMA_Start_IT+0x208>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d031      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a5f      	ldr	r2, [pc, #380]	@ (8002140 <HAL_DMA_Start_IT+0x20c>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d02c      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a5d      	ldr	r2, [pc, #372]	@ (8002144 <HAL_DMA_Start_IT+0x210>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d027      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a5c      	ldr	r2, [pc, #368]	@ (8002148 <HAL_DMA_Start_IT+0x214>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d022      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a5a      	ldr	r2, [pc, #360]	@ (800214c <HAL_DMA_Start_IT+0x218>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d01d      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a59      	ldr	r2, [pc, #356]	@ (8002150 <HAL_DMA_Start_IT+0x21c>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d018      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a57      	ldr	r2, [pc, #348]	@ (8002154 <HAL_DMA_Start_IT+0x220>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d013      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a56      	ldr	r2, [pc, #344]	@ (8002158 <HAL_DMA_Start_IT+0x224>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d00e      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a54      	ldr	r2, [pc, #336]	@ (800215c <HAL_DMA_Start_IT+0x228>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d009      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a53      	ldr	r2, [pc, #332]	@ (8002160 <HAL_DMA_Start_IT+0x22c>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d004      	beq.n	8002022 <HAL_DMA_Start_IT+0xee>
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a51      	ldr	r2, [pc, #324]	@ (8002164 <HAL_DMA_Start_IT+0x230>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d108      	bne.n	8002034 <HAL_DMA_Start_IT+0x100>
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f022 0201 	bic.w	r2, r2, #1
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	e007      	b.n	8002044 <HAL_DMA_Start_IT+0x110>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f022 0201 	bic.w	r2, r2, #1
 8002042:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	68b9      	ldr	r1, [r7, #8]
 800204a:	68f8      	ldr	r0, [r7, #12]
 800204c:	f001 f906 	bl	800325c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a34      	ldr	r2, [pc, #208]	@ (8002128 <HAL_DMA_Start_IT+0x1f4>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d04a      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a33      	ldr	r2, [pc, #204]	@ (800212c <HAL_DMA_Start_IT+0x1f8>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d045      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a31      	ldr	r2, [pc, #196]	@ (8002130 <HAL_DMA_Start_IT+0x1fc>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d040      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a30      	ldr	r2, [pc, #192]	@ (8002134 <HAL_DMA_Start_IT+0x200>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d03b      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a2e      	ldr	r2, [pc, #184]	@ (8002138 <HAL_DMA_Start_IT+0x204>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d036      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a2d      	ldr	r2, [pc, #180]	@ (800213c <HAL_DMA_Start_IT+0x208>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d031      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a2b      	ldr	r2, [pc, #172]	@ (8002140 <HAL_DMA_Start_IT+0x20c>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d02c      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a2a      	ldr	r2, [pc, #168]	@ (8002144 <HAL_DMA_Start_IT+0x210>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d027      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a28      	ldr	r2, [pc, #160]	@ (8002148 <HAL_DMA_Start_IT+0x214>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d022      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a27      	ldr	r2, [pc, #156]	@ (800214c <HAL_DMA_Start_IT+0x218>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d01d      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a25      	ldr	r2, [pc, #148]	@ (8002150 <HAL_DMA_Start_IT+0x21c>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d018      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a24      	ldr	r2, [pc, #144]	@ (8002154 <HAL_DMA_Start_IT+0x220>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d013      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a22      	ldr	r2, [pc, #136]	@ (8002158 <HAL_DMA_Start_IT+0x224>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d00e      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a21      	ldr	r2, [pc, #132]	@ (800215c <HAL_DMA_Start_IT+0x228>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d009      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a1f      	ldr	r2, [pc, #124]	@ (8002160 <HAL_DMA_Start_IT+0x22c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d004      	beq.n	80020f0 <HAL_DMA_Start_IT+0x1bc>
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a1e      	ldr	r2, [pc, #120]	@ (8002164 <HAL_DMA_Start_IT+0x230>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d101      	bne.n	80020f4 <HAL_DMA_Start_IT+0x1c0>
 80020f0:	2301      	movs	r3, #1
 80020f2:	e000      	b.n	80020f6 <HAL_DMA_Start_IT+0x1c2>
 80020f4:	2300      	movs	r3, #0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d036      	beq.n	8002168 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f023 021e 	bic.w	r2, r3, #30
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f042 0216 	orr.w	r2, r2, #22
 800210c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002112:	2b00      	cmp	r3, #0
 8002114:	d03e      	beq.n	8002194 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f042 0208 	orr.w	r2, r2, #8
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	e035      	b.n	8002194 <HAL_DMA_Start_IT+0x260>
 8002128:	40020010 	.word	0x40020010
 800212c:	40020028 	.word	0x40020028
 8002130:	40020040 	.word	0x40020040
 8002134:	40020058 	.word	0x40020058
 8002138:	40020070 	.word	0x40020070
 800213c:	40020088 	.word	0x40020088
 8002140:	400200a0 	.word	0x400200a0
 8002144:	400200b8 	.word	0x400200b8
 8002148:	40020410 	.word	0x40020410
 800214c:	40020428 	.word	0x40020428
 8002150:	40020440 	.word	0x40020440
 8002154:	40020458 	.word	0x40020458
 8002158:	40020470 	.word	0x40020470
 800215c:	40020488 	.word	0x40020488
 8002160:	400204a0 	.word	0x400204a0
 8002164:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f023 020e 	bic.w	r2, r3, #14
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f042 020a 	orr.w	r2, r2, #10
 800217a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002180:	2b00      	cmp	r3, #0
 8002182:	d007      	beq.n	8002194 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f042 0204 	orr.w	r2, r2, #4
 8002192:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a83      	ldr	r2, [pc, #524]	@ (80023a8 <HAL_DMA_Start_IT+0x474>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d072      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a82      	ldr	r2, [pc, #520]	@ (80023ac <HAL_DMA_Start_IT+0x478>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d06d      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a80      	ldr	r2, [pc, #512]	@ (80023b0 <HAL_DMA_Start_IT+0x47c>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d068      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a7f      	ldr	r2, [pc, #508]	@ (80023b4 <HAL_DMA_Start_IT+0x480>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d063      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a7d      	ldr	r2, [pc, #500]	@ (80023b8 <HAL_DMA_Start_IT+0x484>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d05e      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a7c      	ldr	r2, [pc, #496]	@ (80023bc <HAL_DMA_Start_IT+0x488>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d059      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a7a      	ldr	r2, [pc, #488]	@ (80023c0 <HAL_DMA_Start_IT+0x48c>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d054      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a79      	ldr	r2, [pc, #484]	@ (80023c4 <HAL_DMA_Start_IT+0x490>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d04f      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a77      	ldr	r2, [pc, #476]	@ (80023c8 <HAL_DMA_Start_IT+0x494>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d04a      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a76      	ldr	r2, [pc, #472]	@ (80023cc <HAL_DMA_Start_IT+0x498>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d045      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a74      	ldr	r2, [pc, #464]	@ (80023d0 <HAL_DMA_Start_IT+0x49c>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d040      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a73      	ldr	r2, [pc, #460]	@ (80023d4 <HAL_DMA_Start_IT+0x4a0>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d03b      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a71      	ldr	r2, [pc, #452]	@ (80023d8 <HAL_DMA_Start_IT+0x4a4>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d036      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a70      	ldr	r2, [pc, #448]	@ (80023dc <HAL_DMA_Start_IT+0x4a8>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d031      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a6e      	ldr	r2, [pc, #440]	@ (80023e0 <HAL_DMA_Start_IT+0x4ac>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d02c      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a6d      	ldr	r2, [pc, #436]	@ (80023e4 <HAL_DMA_Start_IT+0x4b0>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d027      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a6b      	ldr	r2, [pc, #428]	@ (80023e8 <HAL_DMA_Start_IT+0x4b4>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d022      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a6a      	ldr	r2, [pc, #424]	@ (80023ec <HAL_DMA_Start_IT+0x4b8>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d01d      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a68      	ldr	r2, [pc, #416]	@ (80023f0 <HAL_DMA_Start_IT+0x4bc>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d018      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a67      	ldr	r2, [pc, #412]	@ (80023f4 <HAL_DMA_Start_IT+0x4c0>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d013      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a65      	ldr	r2, [pc, #404]	@ (80023f8 <HAL_DMA_Start_IT+0x4c4>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d00e      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a64      	ldr	r2, [pc, #400]	@ (80023fc <HAL_DMA_Start_IT+0x4c8>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d009      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a62      	ldr	r2, [pc, #392]	@ (8002400 <HAL_DMA_Start_IT+0x4cc>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d004      	beq.n	8002284 <HAL_DMA_Start_IT+0x350>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a61      	ldr	r2, [pc, #388]	@ (8002404 <HAL_DMA_Start_IT+0x4d0>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d101      	bne.n	8002288 <HAL_DMA_Start_IT+0x354>
 8002284:	2301      	movs	r3, #1
 8002286:	e000      	b.n	800228a <HAL_DMA_Start_IT+0x356>
 8002288:	2300      	movs	r3, #0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d01a      	beq.n	80022c4 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d007      	beq.n	80022ac <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022aa:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d007      	beq.n	80022c4 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022c2:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a37      	ldr	r2, [pc, #220]	@ (80023a8 <HAL_DMA_Start_IT+0x474>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d04a      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a36      	ldr	r2, [pc, #216]	@ (80023ac <HAL_DMA_Start_IT+0x478>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d045      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a34      	ldr	r2, [pc, #208]	@ (80023b0 <HAL_DMA_Start_IT+0x47c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d040      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a33      	ldr	r2, [pc, #204]	@ (80023b4 <HAL_DMA_Start_IT+0x480>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d03b      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a31      	ldr	r2, [pc, #196]	@ (80023b8 <HAL_DMA_Start_IT+0x484>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d036      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a30      	ldr	r2, [pc, #192]	@ (80023bc <HAL_DMA_Start_IT+0x488>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d031      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a2e      	ldr	r2, [pc, #184]	@ (80023c0 <HAL_DMA_Start_IT+0x48c>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d02c      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a2d      	ldr	r2, [pc, #180]	@ (80023c4 <HAL_DMA_Start_IT+0x490>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d027      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a2b      	ldr	r2, [pc, #172]	@ (80023c8 <HAL_DMA_Start_IT+0x494>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d022      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a2a      	ldr	r2, [pc, #168]	@ (80023cc <HAL_DMA_Start_IT+0x498>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d01d      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a28      	ldr	r2, [pc, #160]	@ (80023d0 <HAL_DMA_Start_IT+0x49c>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d018      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a27      	ldr	r2, [pc, #156]	@ (80023d4 <HAL_DMA_Start_IT+0x4a0>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d013      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a25      	ldr	r2, [pc, #148]	@ (80023d8 <HAL_DMA_Start_IT+0x4a4>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d00e      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a24      	ldr	r2, [pc, #144]	@ (80023dc <HAL_DMA_Start_IT+0x4a8>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d009      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a22      	ldr	r2, [pc, #136]	@ (80023e0 <HAL_DMA_Start_IT+0x4ac>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d004      	beq.n	8002364 <HAL_DMA_Start_IT+0x430>
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a21      	ldr	r2, [pc, #132]	@ (80023e4 <HAL_DMA_Start_IT+0x4b0>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d108      	bne.n	8002376 <HAL_DMA_Start_IT+0x442>
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f042 0201 	orr.w	r2, r2, #1
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	e012      	b.n	800239c <HAL_DMA_Start_IT+0x468>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f042 0201 	orr.w	r2, r2, #1
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	e009      	b.n	800239c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800238e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800239c:	7dfb      	ldrb	r3, [r7, #23]
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3718      	adds	r7, #24
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40020010 	.word	0x40020010
 80023ac:	40020028 	.word	0x40020028
 80023b0:	40020040 	.word	0x40020040
 80023b4:	40020058 	.word	0x40020058
 80023b8:	40020070 	.word	0x40020070
 80023bc:	40020088 	.word	0x40020088
 80023c0:	400200a0 	.word	0x400200a0
 80023c4:	400200b8 	.word	0x400200b8
 80023c8:	40020410 	.word	0x40020410
 80023cc:	40020428 	.word	0x40020428
 80023d0:	40020440 	.word	0x40020440
 80023d4:	40020458 	.word	0x40020458
 80023d8:	40020470 	.word	0x40020470
 80023dc:	40020488 	.word	0x40020488
 80023e0:	400204a0 	.word	0x400204a0
 80023e4:	400204b8 	.word	0x400204b8
 80023e8:	58025408 	.word	0x58025408
 80023ec:	5802541c 	.word	0x5802541c
 80023f0:	58025430 	.word	0x58025430
 80023f4:	58025444 	.word	0x58025444
 80023f8:	58025458 	.word	0x58025458
 80023fc:	5802546c 	.word	0x5802546c
 8002400:	58025480 	.word	0x58025480
 8002404:	58025494 	.word	0x58025494

08002408 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b08a      	sub	sp, #40	@ 0x28
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002410:	2300      	movs	r3, #0
 8002412:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002414:	4b67      	ldr	r3, [pc, #412]	@ (80025b4 <HAL_DMA_IRQHandler+0x1ac>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a67      	ldr	r2, [pc, #412]	@ (80025b8 <HAL_DMA_IRQHandler+0x1b0>)
 800241a:	fba2 2303 	umull	r2, r3, r2, r3
 800241e:	0a9b      	lsrs	r3, r3, #10
 8002420:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002426:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800242c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800242e:	6a3b      	ldr	r3, [r7, #32]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a5f      	ldr	r2, [pc, #380]	@ (80025bc <HAL_DMA_IRQHandler+0x1b4>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d04a      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a5d      	ldr	r2, [pc, #372]	@ (80025c0 <HAL_DMA_IRQHandler+0x1b8>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d045      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a5c      	ldr	r2, [pc, #368]	@ (80025c4 <HAL_DMA_IRQHandler+0x1bc>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d040      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a5a      	ldr	r2, [pc, #360]	@ (80025c8 <HAL_DMA_IRQHandler+0x1c0>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d03b      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a59      	ldr	r2, [pc, #356]	@ (80025cc <HAL_DMA_IRQHandler+0x1c4>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d036      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a57      	ldr	r2, [pc, #348]	@ (80025d0 <HAL_DMA_IRQHandler+0x1c8>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d031      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a56      	ldr	r2, [pc, #344]	@ (80025d4 <HAL_DMA_IRQHandler+0x1cc>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d02c      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a54      	ldr	r2, [pc, #336]	@ (80025d8 <HAL_DMA_IRQHandler+0x1d0>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d027      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a53      	ldr	r2, [pc, #332]	@ (80025dc <HAL_DMA_IRQHandler+0x1d4>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d022      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a51      	ldr	r2, [pc, #324]	@ (80025e0 <HAL_DMA_IRQHandler+0x1d8>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d01d      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a50      	ldr	r2, [pc, #320]	@ (80025e4 <HAL_DMA_IRQHandler+0x1dc>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d018      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a4e      	ldr	r2, [pc, #312]	@ (80025e8 <HAL_DMA_IRQHandler+0x1e0>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d013      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a4d      	ldr	r2, [pc, #308]	@ (80025ec <HAL_DMA_IRQHandler+0x1e4>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d00e      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a4b      	ldr	r2, [pc, #300]	@ (80025f0 <HAL_DMA_IRQHandler+0x1e8>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d009      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a4a      	ldr	r2, [pc, #296]	@ (80025f4 <HAL_DMA_IRQHandler+0x1ec>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d004      	beq.n	80024da <HAL_DMA_IRQHandler+0xd2>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a48      	ldr	r2, [pc, #288]	@ (80025f8 <HAL_DMA_IRQHandler+0x1f0>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d101      	bne.n	80024de <HAL_DMA_IRQHandler+0xd6>
 80024da:	2301      	movs	r3, #1
 80024dc:	e000      	b.n	80024e0 <HAL_DMA_IRQHandler+0xd8>
 80024de:	2300      	movs	r3, #0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f000 842b 	beq.w	8002d3c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ea:	f003 031f 	and.w	r3, r3, #31
 80024ee:	2208      	movs	r2, #8
 80024f0:	409a      	lsls	r2, r3
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	4013      	ands	r3, r2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f000 80a2 	beq.w	8002640 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a2e      	ldr	r2, [pc, #184]	@ (80025bc <HAL_DMA_IRQHandler+0x1b4>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d04a      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a2d      	ldr	r2, [pc, #180]	@ (80025c0 <HAL_DMA_IRQHandler+0x1b8>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d045      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a2b      	ldr	r2, [pc, #172]	@ (80025c4 <HAL_DMA_IRQHandler+0x1bc>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d040      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a2a      	ldr	r2, [pc, #168]	@ (80025c8 <HAL_DMA_IRQHandler+0x1c0>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d03b      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a28      	ldr	r2, [pc, #160]	@ (80025cc <HAL_DMA_IRQHandler+0x1c4>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d036      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a27      	ldr	r2, [pc, #156]	@ (80025d0 <HAL_DMA_IRQHandler+0x1c8>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d031      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a25      	ldr	r2, [pc, #148]	@ (80025d4 <HAL_DMA_IRQHandler+0x1cc>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d02c      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a24      	ldr	r2, [pc, #144]	@ (80025d8 <HAL_DMA_IRQHandler+0x1d0>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d027      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a22      	ldr	r2, [pc, #136]	@ (80025dc <HAL_DMA_IRQHandler+0x1d4>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d022      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a21      	ldr	r2, [pc, #132]	@ (80025e0 <HAL_DMA_IRQHandler+0x1d8>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d01d      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a1f      	ldr	r2, [pc, #124]	@ (80025e4 <HAL_DMA_IRQHandler+0x1dc>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d018      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a1e      	ldr	r2, [pc, #120]	@ (80025e8 <HAL_DMA_IRQHandler+0x1e0>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d013      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a1c      	ldr	r2, [pc, #112]	@ (80025ec <HAL_DMA_IRQHandler+0x1e4>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d00e      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a1b      	ldr	r2, [pc, #108]	@ (80025f0 <HAL_DMA_IRQHandler+0x1e8>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d009      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a19      	ldr	r2, [pc, #100]	@ (80025f4 <HAL_DMA_IRQHandler+0x1ec>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d004      	beq.n	800259c <HAL_DMA_IRQHandler+0x194>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a18      	ldr	r2, [pc, #96]	@ (80025f8 <HAL_DMA_IRQHandler+0x1f0>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d12f      	bne.n	80025fc <HAL_DMA_IRQHandler+0x1f4>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f003 0304 	and.w	r3, r3, #4
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	bf14      	ite	ne
 80025aa:	2301      	movne	r3, #1
 80025ac:	2300      	moveq	r3, #0
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	e02e      	b.n	8002610 <HAL_DMA_IRQHandler+0x208>
 80025b2:	bf00      	nop
 80025b4:	24000000 	.word	0x24000000
 80025b8:	1b4e81b5 	.word	0x1b4e81b5
 80025bc:	40020010 	.word	0x40020010
 80025c0:	40020028 	.word	0x40020028
 80025c4:	40020040 	.word	0x40020040
 80025c8:	40020058 	.word	0x40020058
 80025cc:	40020070 	.word	0x40020070
 80025d0:	40020088 	.word	0x40020088
 80025d4:	400200a0 	.word	0x400200a0
 80025d8:	400200b8 	.word	0x400200b8
 80025dc:	40020410 	.word	0x40020410
 80025e0:	40020428 	.word	0x40020428
 80025e4:	40020440 	.word	0x40020440
 80025e8:	40020458 	.word	0x40020458
 80025ec:	40020470 	.word	0x40020470
 80025f0:	40020488 	.word	0x40020488
 80025f4:	400204a0 	.word	0x400204a0
 80025f8:	400204b8 	.word	0x400204b8
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0308 	and.w	r3, r3, #8
 8002606:	2b00      	cmp	r3, #0
 8002608:	bf14      	ite	ne
 800260a:	2301      	movne	r3, #1
 800260c:	2300      	moveq	r3, #0
 800260e:	b2db      	uxtb	r3, r3
 8002610:	2b00      	cmp	r3, #0
 8002612:	d015      	beq.n	8002640 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f022 0204 	bic.w	r2, r2, #4
 8002622:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002628:	f003 031f 	and.w	r3, r3, #31
 800262c:	2208      	movs	r2, #8
 800262e:	409a      	lsls	r2, r3
 8002630:	6a3b      	ldr	r3, [r7, #32]
 8002632:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002638:	f043 0201 	orr.w	r2, r3, #1
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002644:	f003 031f 	and.w	r3, r3, #31
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	fa22 f303 	lsr.w	r3, r2, r3
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	2b00      	cmp	r3, #0
 8002654:	d06e      	beq.n	8002734 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a69      	ldr	r2, [pc, #420]	@ (8002800 <HAL_DMA_IRQHandler+0x3f8>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d04a      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a67      	ldr	r2, [pc, #412]	@ (8002804 <HAL_DMA_IRQHandler+0x3fc>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d045      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a66      	ldr	r2, [pc, #408]	@ (8002808 <HAL_DMA_IRQHandler+0x400>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d040      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a64      	ldr	r2, [pc, #400]	@ (800280c <HAL_DMA_IRQHandler+0x404>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d03b      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a63      	ldr	r2, [pc, #396]	@ (8002810 <HAL_DMA_IRQHandler+0x408>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d036      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a61      	ldr	r2, [pc, #388]	@ (8002814 <HAL_DMA_IRQHandler+0x40c>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d031      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a60      	ldr	r2, [pc, #384]	@ (8002818 <HAL_DMA_IRQHandler+0x410>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d02c      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a5e      	ldr	r2, [pc, #376]	@ (800281c <HAL_DMA_IRQHandler+0x414>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d027      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a5d      	ldr	r2, [pc, #372]	@ (8002820 <HAL_DMA_IRQHandler+0x418>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d022      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a5b      	ldr	r2, [pc, #364]	@ (8002824 <HAL_DMA_IRQHandler+0x41c>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d01d      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a5a      	ldr	r2, [pc, #360]	@ (8002828 <HAL_DMA_IRQHandler+0x420>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d018      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a58      	ldr	r2, [pc, #352]	@ (800282c <HAL_DMA_IRQHandler+0x424>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d013      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a57      	ldr	r2, [pc, #348]	@ (8002830 <HAL_DMA_IRQHandler+0x428>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d00e      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a55      	ldr	r2, [pc, #340]	@ (8002834 <HAL_DMA_IRQHandler+0x42c>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d009      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a54      	ldr	r2, [pc, #336]	@ (8002838 <HAL_DMA_IRQHandler+0x430>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d004      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x2ee>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a52      	ldr	r2, [pc, #328]	@ (800283c <HAL_DMA_IRQHandler+0x434>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d10a      	bne.n	800270c <HAL_DMA_IRQHandler+0x304>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	695b      	ldr	r3, [r3, #20]
 80026fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002700:	2b00      	cmp	r3, #0
 8002702:	bf14      	ite	ne
 8002704:	2301      	movne	r3, #1
 8002706:	2300      	moveq	r3, #0
 8002708:	b2db      	uxtb	r3, r3
 800270a:	e003      	b.n	8002714 <HAL_DMA_IRQHandler+0x30c>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2300      	movs	r3, #0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d00d      	beq.n	8002734 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800271c:	f003 031f 	and.w	r3, r3, #31
 8002720:	2201      	movs	r2, #1
 8002722:	409a      	lsls	r2, r3
 8002724:	6a3b      	ldr	r3, [r7, #32]
 8002726:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800272c:	f043 0202 	orr.w	r2, r3, #2
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002738:	f003 031f 	and.w	r3, r3, #31
 800273c:	2204      	movs	r2, #4
 800273e:	409a      	lsls	r2, r3
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	4013      	ands	r3, r2
 8002744:	2b00      	cmp	r3, #0
 8002746:	f000 808f 	beq.w	8002868 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a2c      	ldr	r2, [pc, #176]	@ (8002800 <HAL_DMA_IRQHandler+0x3f8>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d04a      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a2a      	ldr	r2, [pc, #168]	@ (8002804 <HAL_DMA_IRQHandler+0x3fc>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d045      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a29      	ldr	r2, [pc, #164]	@ (8002808 <HAL_DMA_IRQHandler+0x400>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d040      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a27      	ldr	r2, [pc, #156]	@ (800280c <HAL_DMA_IRQHandler+0x404>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d03b      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a26      	ldr	r2, [pc, #152]	@ (8002810 <HAL_DMA_IRQHandler+0x408>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d036      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a24      	ldr	r2, [pc, #144]	@ (8002814 <HAL_DMA_IRQHandler+0x40c>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d031      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a23      	ldr	r2, [pc, #140]	@ (8002818 <HAL_DMA_IRQHandler+0x410>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d02c      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a21      	ldr	r2, [pc, #132]	@ (800281c <HAL_DMA_IRQHandler+0x414>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d027      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a20      	ldr	r2, [pc, #128]	@ (8002820 <HAL_DMA_IRQHandler+0x418>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d022      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a1e      	ldr	r2, [pc, #120]	@ (8002824 <HAL_DMA_IRQHandler+0x41c>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d01d      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a1d      	ldr	r2, [pc, #116]	@ (8002828 <HAL_DMA_IRQHandler+0x420>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d018      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a1b      	ldr	r2, [pc, #108]	@ (800282c <HAL_DMA_IRQHandler+0x424>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d013      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a1a      	ldr	r2, [pc, #104]	@ (8002830 <HAL_DMA_IRQHandler+0x428>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d00e      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a18      	ldr	r2, [pc, #96]	@ (8002834 <HAL_DMA_IRQHandler+0x42c>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d009      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a17      	ldr	r2, [pc, #92]	@ (8002838 <HAL_DMA_IRQHandler+0x430>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d004      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3e2>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a15      	ldr	r2, [pc, #84]	@ (800283c <HAL_DMA_IRQHandler+0x434>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d12a      	bne.n	8002840 <HAL_DMA_IRQHandler+0x438>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0302 	and.w	r3, r3, #2
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	bf14      	ite	ne
 80027f8:	2301      	movne	r3, #1
 80027fa:	2300      	moveq	r3, #0
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	e023      	b.n	8002848 <HAL_DMA_IRQHandler+0x440>
 8002800:	40020010 	.word	0x40020010
 8002804:	40020028 	.word	0x40020028
 8002808:	40020040 	.word	0x40020040
 800280c:	40020058 	.word	0x40020058
 8002810:	40020070 	.word	0x40020070
 8002814:	40020088 	.word	0x40020088
 8002818:	400200a0 	.word	0x400200a0
 800281c:	400200b8 	.word	0x400200b8
 8002820:	40020410 	.word	0x40020410
 8002824:	40020428 	.word	0x40020428
 8002828:	40020440 	.word	0x40020440
 800282c:	40020458 	.word	0x40020458
 8002830:	40020470 	.word	0x40020470
 8002834:	40020488 	.word	0x40020488
 8002838:	400204a0 	.word	0x400204a0
 800283c:	400204b8 	.word	0x400204b8
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2300      	movs	r3, #0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d00d      	beq.n	8002868 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002850:	f003 031f 	and.w	r3, r3, #31
 8002854:	2204      	movs	r2, #4
 8002856:	409a      	lsls	r2, r3
 8002858:	6a3b      	ldr	r3, [r7, #32]
 800285a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002860:	f043 0204 	orr.w	r2, r3, #4
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800286c:	f003 031f 	and.w	r3, r3, #31
 8002870:	2210      	movs	r2, #16
 8002872:	409a      	lsls	r2, r3
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	4013      	ands	r3, r2
 8002878:	2b00      	cmp	r3, #0
 800287a:	f000 80a6 	beq.w	80029ca <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a85      	ldr	r2, [pc, #532]	@ (8002a98 <HAL_DMA_IRQHandler+0x690>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d04a      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a83      	ldr	r2, [pc, #524]	@ (8002a9c <HAL_DMA_IRQHandler+0x694>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d045      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a82      	ldr	r2, [pc, #520]	@ (8002aa0 <HAL_DMA_IRQHandler+0x698>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d040      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a80      	ldr	r2, [pc, #512]	@ (8002aa4 <HAL_DMA_IRQHandler+0x69c>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d03b      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a7f      	ldr	r2, [pc, #508]	@ (8002aa8 <HAL_DMA_IRQHandler+0x6a0>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d036      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a7d      	ldr	r2, [pc, #500]	@ (8002aac <HAL_DMA_IRQHandler+0x6a4>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d031      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a7c      	ldr	r2, [pc, #496]	@ (8002ab0 <HAL_DMA_IRQHandler+0x6a8>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d02c      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a7a      	ldr	r2, [pc, #488]	@ (8002ab4 <HAL_DMA_IRQHandler+0x6ac>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d027      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a79      	ldr	r2, [pc, #484]	@ (8002ab8 <HAL_DMA_IRQHandler+0x6b0>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d022      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a77      	ldr	r2, [pc, #476]	@ (8002abc <HAL_DMA_IRQHandler+0x6b4>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d01d      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a76      	ldr	r2, [pc, #472]	@ (8002ac0 <HAL_DMA_IRQHandler+0x6b8>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d018      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a74      	ldr	r2, [pc, #464]	@ (8002ac4 <HAL_DMA_IRQHandler+0x6bc>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d013      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a73      	ldr	r2, [pc, #460]	@ (8002ac8 <HAL_DMA_IRQHandler+0x6c0>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d00e      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a71      	ldr	r2, [pc, #452]	@ (8002acc <HAL_DMA_IRQHandler+0x6c4>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d009      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a70      	ldr	r2, [pc, #448]	@ (8002ad0 <HAL_DMA_IRQHandler+0x6c8>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d004      	beq.n	800291e <HAL_DMA_IRQHandler+0x516>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a6e      	ldr	r2, [pc, #440]	@ (8002ad4 <HAL_DMA_IRQHandler+0x6cc>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d10a      	bne.n	8002934 <HAL_DMA_IRQHandler+0x52c>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0308 	and.w	r3, r3, #8
 8002928:	2b00      	cmp	r3, #0
 800292a:	bf14      	ite	ne
 800292c:	2301      	movne	r3, #1
 800292e:	2300      	moveq	r3, #0
 8002930:	b2db      	uxtb	r3, r3
 8002932:	e009      	b.n	8002948 <HAL_DMA_IRQHandler+0x540>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0304 	and.w	r3, r3, #4
 800293e:	2b00      	cmp	r3, #0
 8002940:	bf14      	ite	ne
 8002942:	2301      	movne	r3, #1
 8002944:	2300      	moveq	r3, #0
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b00      	cmp	r3, #0
 800294a:	d03e      	beq.n	80029ca <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002950:	f003 031f 	and.w	r3, r3, #31
 8002954:	2210      	movs	r2, #16
 8002956:	409a      	lsls	r2, r3
 8002958:	6a3b      	ldr	r3, [r7, #32]
 800295a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d018      	beq.n	800299c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d108      	bne.n	800298a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297c:	2b00      	cmp	r3, #0
 800297e:	d024      	beq.n	80029ca <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	4798      	blx	r3
 8002988:	e01f      	b.n	80029ca <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800298e:	2b00      	cmp	r3, #0
 8002990:	d01b      	beq.n	80029ca <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	4798      	blx	r3
 800299a:	e016      	b.n	80029ca <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d107      	bne.n	80029ba <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f022 0208 	bic.w	r2, r2, #8
 80029b8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d003      	beq.n	80029ca <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ce:	f003 031f 	and.w	r3, r3, #31
 80029d2:	2220      	movs	r2, #32
 80029d4:	409a      	lsls	r2, r3
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	4013      	ands	r3, r2
 80029da:	2b00      	cmp	r3, #0
 80029dc:	f000 8110 	beq.w	8002c00 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a2c      	ldr	r2, [pc, #176]	@ (8002a98 <HAL_DMA_IRQHandler+0x690>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d04a      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a2b      	ldr	r2, [pc, #172]	@ (8002a9c <HAL_DMA_IRQHandler+0x694>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d045      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a29      	ldr	r2, [pc, #164]	@ (8002aa0 <HAL_DMA_IRQHandler+0x698>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d040      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a28      	ldr	r2, [pc, #160]	@ (8002aa4 <HAL_DMA_IRQHandler+0x69c>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d03b      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a26      	ldr	r2, [pc, #152]	@ (8002aa8 <HAL_DMA_IRQHandler+0x6a0>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d036      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a25      	ldr	r2, [pc, #148]	@ (8002aac <HAL_DMA_IRQHandler+0x6a4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d031      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a23      	ldr	r2, [pc, #140]	@ (8002ab0 <HAL_DMA_IRQHandler+0x6a8>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d02c      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a22      	ldr	r2, [pc, #136]	@ (8002ab4 <HAL_DMA_IRQHandler+0x6ac>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d027      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a20      	ldr	r2, [pc, #128]	@ (8002ab8 <HAL_DMA_IRQHandler+0x6b0>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d022      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a1f      	ldr	r2, [pc, #124]	@ (8002abc <HAL_DMA_IRQHandler+0x6b4>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d01d      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a1d      	ldr	r2, [pc, #116]	@ (8002ac0 <HAL_DMA_IRQHandler+0x6b8>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d018      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a1c      	ldr	r2, [pc, #112]	@ (8002ac4 <HAL_DMA_IRQHandler+0x6bc>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d013      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a1a      	ldr	r2, [pc, #104]	@ (8002ac8 <HAL_DMA_IRQHandler+0x6c0>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d00e      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a19      	ldr	r2, [pc, #100]	@ (8002acc <HAL_DMA_IRQHandler+0x6c4>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d009      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a17      	ldr	r2, [pc, #92]	@ (8002ad0 <HAL_DMA_IRQHandler+0x6c8>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d004      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x678>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a16      	ldr	r2, [pc, #88]	@ (8002ad4 <HAL_DMA_IRQHandler+0x6cc>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d12b      	bne.n	8002ad8 <HAL_DMA_IRQHandler+0x6d0>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0310 	and.w	r3, r3, #16
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	bf14      	ite	ne
 8002a8e:	2301      	movne	r3, #1
 8002a90:	2300      	moveq	r3, #0
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	e02a      	b.n	8002aec <HAL_DMA_IRQHandler+0x6e4>
 8002a96:	bf00      	nop
 8002a98:	40020010 	.word	0x40020010
 8002a9c:	40020028 	.word	0x40020028
 8002aa0:	40020040 	.word	0x40020040
 8002aa4:	40020058 	.word	0x40020058
 8002aa8:	40020070 	.word	0x40020070
 8002aac:	40020088 	.word	0x40020088
 8002ab0:	400200a0 	.word	0x400200a0
 8002ab4:	400200b8 	.word	0x400200b8
 8002ab8:	40020410 	.word	0x40020410
 8002abc:	40020428 	.word	0x40020428
 8002ac0:	40020440 	.word	0x40020440
 8002ac4:	40020458 	.word	0x40020458
 8002ac8:	40020470 	.word	0x40020470
 8002acc:	40020488 	.word	0x40020488
 8002ad0:	400204a0 	.word	0x400204a0
 8002ad4:	400204b8 	.word	0x400204b8
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0302 	and.w	r3, r3, #2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	bf14      	ite	ne
 8002ae6:	2301      	movne	r3, #1
 8002ae8:	2300      	moveq	r3, #0
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	f000 8087 	beq.w	8002c00 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002af6:	f003 031f 	and.w	r3, r3, #31
 8002afa:	2220      	movs	r2, #32
 8002afc:	409a      	lsls	r2, r3
 8002afe:	6a3b      	ldr	r3, [r7, #32]
 8002b00:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b04      	cmp	r3, #4
 8002b0c:	d139      	bne.n	8002b82 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f022 0216 	bic.w	r2, r2, #22
 8002b1c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	695a      	ldr	r2, [r3, #20]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b2c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d103      	bne.n	8002b3e <HAL_DMA_IRQHandler+0x736>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d007      	beq.n	8002b4e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f022 0208 	bic.w	r2, r2, #8
 8002b4c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b52:	f003 031f 	and.w	r3, r3, #31
 8002b56:	223f      	movs	r2, #63	@ 0x3f
 8002b58:	409a      	lsls	r2, r3
 8002b5a:	6a3b      	ldr	r3, [r7, #32]
 8002b5c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2201      	movs	r2, #1
 8002b62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	f000 834a 	beq.w	800320c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	4798      	blx	r3
          }
          return;
 8002b80:	e344      	b.n	800320c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d018      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d108      	bne.n	8002bb0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d02c      	beq.n	8002c00 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	4798      	blx	r3
 8002bae:	e027      	b.n	8002c00 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d023      	beq.n	8002c00 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	4798      	blx	r3
 8002bc0:	e01e      	b.n	8002c00 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10f      	bne.n	8002bf0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f022 0210 	bic.w	r2, r2, #16
 8002bde:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d003      	beq.n	8002c00 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f000 8306 	beq.w	8003216 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c0e:	f003 0301 	and.w	r3, r3, #1
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 8088 	beq.w	8002d28 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2204      	movs	r2, #4
 8002c1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a7a      	ldr	r2, [pc, #488]	@ (8002e10 <HAL_DMA_IRQHandler+0xa08>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d04a      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a79      	ldr	r2, [pc, #484]	@ (8002e14 <HAL_DMA_IRQHandler+0xa0c>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d045      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a77      	ldr	r2, [pc, #476]	@ (8002e18 <HAL_DMA_IRQHandler+0xa10>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d040      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a76      	ldr	r2, [pc, #472]	@ (8002e1c <HAL_DMA_IRQHandler+0xa14>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d03b      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a74      	ldr	r2, [pc, #464]	@ (8002e20 <HAL_DMA_IRQHandler+0xa18>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d036      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a73      	ldr	r2, [pc, #460]	@ (8002e24 <HAL_DMA_IRQHandler+0xa1c>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d031      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a71      	ldr	r2, [pc, #452]	@ (8002e28 <HAL_DMA_IRQHandler+0xa20>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d02c      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a70      	ldr	r2, [pc, #448]	@ (8002e2c <HAL_DMA_IRQHandler+0xa24>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d027      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a6e      	ldr	r2, [pc, #440]	@ (8002e30 <HAL_DMA_IRQHandler+0xa28>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d022      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a6d      	ldr	r2, [pc, #436]	@ (8002e34 <HAL_DMA_IRQHandler+0xa2c>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d01d      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a6b      	ldr	r2, [pc, #428]	@ (8002e38 <HAL_DMA_IRQHandler+0xa30>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d018      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a6a      	ldr	r2, [pc, #424]	@ (8002e3c <HAL_DMA_IRQHandler+0xa34>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d013      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a68      	ldr	r2, [pc, #416]	@ (8002e40 <HAL_DMA_IRQHandler+0xa38>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d00e      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a67      	ldr	r2, [pc, #412]	@ (8002e44 <HAL_DMA_IRQHandler+0xa3c>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d009      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a65      	ldr	r2, [pc, #404]	@ (8002e48 <HAL_DMA_IRQHandler+0xa40>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d004      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x8b8>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a64      	ldr	r2, [pc, #400]	@ (8002e4c <HAL_DMA_IRQHandler+0xa44>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d108      	bne.n	8002cd2 <HAL_DMA_IRQHandler+0x8ca>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f022 0201 	bic.w	r2, r2, #1
 8002cce:	601a      	str	r2, [r3, #0]
 8002cd0:	e007      	b.n	8002ce2 <HAL_DMA_IRQHandler+0x8da>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f022 0201 	bic.w	r2, r2, #1
 8002ce0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d307      	bcc.n	8002cfe <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0301 	and.w	r3, r3, #1
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d1f2      	bne.n	8002ce2 <HAL_DMA_IRQHandler+0x8da>
 8002cfc:	e000      	b.n	8002d00 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002cfe:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d004      	beq.n	8002d18 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2203      	movs	r2, #3
 8002d12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8002d16:	e003      	b.n	8002d20 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	f000 8272 	beq.w	8003216 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	4798      	blx	r3
 8002d3a:	e26c      	b.n	8003216 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a43      	ldr	r2, [pc, #268]	@ (8002e50 <HAL_DMA_IRQHandler+0xa48>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d022      	beq.n	8002d8c <HAL_DMA_IRQHandler+0x984>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a42      	ldr	r2, [pc, #264]	@ (8002e54 <HAL_DMA_IRQHandler+0xa4c>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d01d      	beq.n	8002d8c <HAL_DMA_IRQHandler+0x984>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a40      	ldr	r2, [pc, #256]	@ (8002e58 <HAL_DMA_IRQHandler+0xa50>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d018      	beq.n	8002d8c <HAL_DMA_IRQHandler+0x984>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a3f      	ldr	r2, [pc, #252]	@ (8002e5c <HAL_DMA_IRQHandler+0xa54>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d013      	beq.n	8002d8c <HAL_DMA_IRQHandler+0x984>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a3d      	ldr	r2, [pc, #244]	@ (8002e60 <HAL_DMA_IRQHandler+0xa58>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d00e      	beq.n	8002d8c <HAL_DMA_IRQHandler+0x984>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a3c      	ldr	r2, [pc, #240]	@ (8002e64 <HAL_DMA_IRQHandler+0xa5c>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d009      	beq.n	8002d8c <HAL_DMA_IRQHandler+0x984>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a3a      	ldr	r2, [pc, #232]	@ (8002e68 <HAL_DMA_IRQHandler+0xa60>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d004      	beq.n	8002d8c <HAL_DMA_IRQHandler+0x984>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a39      	ldr	r2, [pc, #228]	@ (8002e6c <HAL_DMA_IRQHandler+0xa64>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d101      	bne.n	8002d90 <HAL_DMA_IRQHandler+0x988>
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e000      	b.n	8002d92 <HAL_DMA_IRQHandler+0x98a>
 8002d90:	2300      	movs	r3, #0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	f000 823f 	beq.w	8003216 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da4:	f003 031f 	and.w	r3, r3, #31
 8002da8:	2204      	movs	r2, #4
 8002daa:	409a      	lsls	r2, r3
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	4013      	ands	r3, r2
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	f000 80cd 	beq.w	8002f50 <HAL_DMA_IRQHandler+0xb48>
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	f003 0304 	and.w	r3, r3, #4
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	f000 80c7 	beq.w	8002f50 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc6:	f003 031f 	and.w	r3, r3, #31
 8002dca:	2204      	movs	r2, #4
 8002dcc:	409a      	lsls	r2, r3
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d049      	beq.n	8002e70 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d109      	bne.n	8002dfa <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 8210 	beq.w	8003210 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002df8:	e20a      	b.n	8003210 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	f000 8206 	beq.w	8003210 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002e0c:	e200      	b.n	8003210 <HAL_DMA_IRQHandler+0xe08>
 8002e0e:	bf00      	nop
 8002e10:	40020010 	.word	0x40020010
 8002e14:	40020028 	.word	0x40020028
 8002e18:	40020040 	.word	0x40020040
 8002e1c:	40020058 	.word	0x40020058
 8002e20:	40020070 	.word	0x40020070
 8002e24:	40020088 	.word	0x40020088
 8002e28:	400200a0 	.word	0x400200a0
 8002e2c:	400200b8 	.word	0x400200b8
 8002e30:	40020410 	.word	0x40020410
 8002e34:	40020428 	.word	0x40020428
 8002e38:	40020440 	.word	0x40020440
 8002e3c:	40020458 	.word	0x40020458
 8002e40:	40020470 	.word	0x40020470
 8002e44:	40020488 	.word	0x40020488
 8002e48:	400204a0 	.word	0x400204a0
 8002e4c:	400204b8 	.word	0x400204b8
 8002e50:	58025408 	.word	0x58025408
 8002e54:	5802541c 	.word	0x5802541c
 8002e58:	58025430 	.word	0x58025430
 8002e5c:	58025444 	.word	0x58025444
 8002e60:	58025458 	.word	0x58025458
 8002e64:	5802546c 	.word	0x5802546c
 8002e68:	58025480 	.word	0x58025480
 8002e6c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	f003 0320 	and.w	r3, r3, #32
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d160      	bne.n	8002f3c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a7f      	ldr	r2, [pc, #508]	@ (800307c <HAL_DMA_IRQHandler+0xc74>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d04a      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a7d      	ldr	r2, [pc, #500]	@ (8003080 <HAL_DMA_IRQHandler+0xc78>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d045      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a7c      	ldr	r2, [pc, #496]	@ (8003084 <HAL_DMA_IRQHandler+0xc7c>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d040      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a7a      	ldr	r2, [pc, #488]	@ (8003088 <HAL_DMA_IRQHandler+0xc80>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d03b      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a79      	ldr	r2, [pc, #484]	@ (800308c <HAL_DMA_IRQHandler+0xc84>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d036      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a77      	ldr	r2, [pc, #476]	@ (8003090 <HAL_DMA_IRQHandler+0xc88>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d031      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a76      	ldr	r2, [pc, #472]	@ (8003094 <HAL_DMA_IRQHandler+0xc8c>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d02c      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a74      	ldr	r2, [pc, #464]	@ (8003098 <HAL_DMA_IRQHandler+0xc90>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d027      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a73      	ldr	r2, [pc, #460]	@ (800309c <HAL_DMA_IRQHandler+0xc94>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d022      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a71      	ldr	r2, [pc, #452]	@ (80030a0 <HAL_DMA_IRQHandler+0xc98>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d01d      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a70      	ldr	r2, [pc, #448]	@ (80030a4 <HAL_DMA_IRQHandler+0xc9c>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d018      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a6e      	ldr	r2, [pc, #440]	@ (80030a8 <HAL_DMA_IRQHandler+0xca0>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d013      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a6d      	ldr	r2, [pc, #436]	@ (80030ac <HAL_DMA_IRQHandler+0xca4>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d00e      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a6b      	ldr	r2, [pc, #428]	@ (80030b0 <HAL_DMA_IRQHandler+0xca8>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d009      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a6a      	ldr	r2, [pc, #424]	@ (80030b4 <HAL_DMA_IRQHandler+0xcac>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d004      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xb12>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a68      	ldr	r2, [pc, #416]	@ (80030b8 <HAL_DMA_IRQHandler+0xcb0>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d108      	bne.n	8002f2c <HAL_DMA_IRQHandler+0xb24>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f022 0208 	bic.w	r2, r2, #8
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	e007      	b.n	8002f3c <HAL_DMA_IRQHandler+0xb34>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f022 0204 	bic.w	r2, r2, #4
 8002f3a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	f000 8165 	beq.w	8003210 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002f4e:	e15f      	b.n	8003210 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f54:	f003 031f 	and.w	r3, r3, #31
 8002f58:	2202      	movs	r2, #2
 8002f5a:	409a      	lsls	r2, r3
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	4013      	ands	r3, r2
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	f000 80c5 	beq.w	80030f0 <HAL_DMA_IRQHandler+0xce8>
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	f003 0302 	and.w	r3, r3, #2
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	f000 80bf 	beq.w	80030f0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f76:	f003 031f 	and.w	r3, r3, #31
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	409a      	lsls	r2, r3
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d018      	beq.n	8002fbe <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d109      	bne.n	8002faa <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	f000 813a 	beq.w	8003214 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002fa8:	e134      	b.n	8003214 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	f000 8130 	beq.w	8003214 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002fbc:	e12a      	b.n	8003214 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	f003 0320 	and.w	r3, r3, #32
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	f040 8089 	bne.w	80030dc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a2b      	ldr	r2, [pc, #172]	@ (800307c <HAL_DMA_IRQHandler+0xc74>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d04a      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a29      	ldr	r2, [pc, #164]	@ (8003080 <HAL_DMA_IRQHandler+0xc78>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d045      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a28      	ldr	r2, [pc, #160]	@ (8003084 <HAL_DMA_IRQHandler+0xc7c>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d040      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a26      	ldr	r2, [pc, #152]	@ (8003088 <HAL_DMA_IRQHandler+0xc80>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d03b      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a25      	ldr	r2, [pc, #148]	@ (800308c <HAL_DMA_IRQHandler+0xc84>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d036      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a23      	ldr	r2, [pc, #140]	@ (8003090 <HAL_DMA_IRQHandler+0xc88>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d031      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a22      	ldr	r2, [pc, #136]	@ (8003094 <HAL_DMA_IRQHandler+0xc8c>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d02c      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a20      	ldr	r2, [pc, #128]	@ (8003098 <HAL_DMA_IRQHandler+0xc90>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d027      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a1f      	ldr	r2, [pc, #124]	@ (800309c <HAL_DMA_IRQHandler+0xc94>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d022      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a1d      	ldr	r2, [pc, #116]	@ (80030a0 <HAL_DMA_IRQHandler+0xc98>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d01d      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a1c      	ldr	r2, [pc, #112]	@ (80030a4 <HAL_DMA_IRQHandler+0xc9c>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d018      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a1a      	ldr	r2, [pc, #104]	@ (80030a8 <HAL_DMA_IRQHandler+0xca0>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d013      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a19      	ldr	r2, [pc, #100]	@ (80030ac <HAL_DMA_IRQHandler+0xca4>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d00e      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a17      	ldr	r2, [pc, #92]	@ (80030b0 <HAL_DMA_IRQHandler+0xca8>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d009      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a16      	ldr	r2, [pc, #88]	@ (80030b4 <HAL_DMA_IRQHandler+0xcac>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d004      	beq.n	800306a <HAL_DMA_IRQHandler+0xc62>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a14      	ldr	r2, [pc, #80]	@ (80030b8 <HAL_DMA_IRQHandler+0xcb0>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d128      	bne.n	80030bc <HAL_DMA_IRQHandler+0xcb4>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f022 0214 	bic.w	r2, r2, #20
 8003078:	601a      	str	r2, [r3, #0]
 800307a:	e027      	b.n	80030cc <HAL_DMA_IRQHandler+0xcc4>
 800307c:	40020010 	.word	0x40020010
 8003080:	40020028 	.word	0x40020028
 8003084:	40020040 	.word	0x40020040
 8003088:	40020058 	.word	0x40020058
 800308c:	40020070 	.word	0x40020070
 8003090:	40020088 	.word	0x40020088
 8003094:	400200a0 	.word	0x400200a0
 8003098:	400200b8 	.word	0x400200b8
 800309c:	40020410 	.word	0x40020410
 80030a0:	40020428 	.word	0x40020428
 80030a4:	40020440 	.word	0x40020440
 80030a8:	40020458 	.word	0x40020458
 80030ac:	40020470 	.word	0x40020470
 80030b0:	40020488 	.word	0x40020488
 80030b4:	400204a0 	.word	0x400204a0
 80030b8:	400204b8 	.word	0x400204b8
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f022 020a 	bic.w	r2, r2, #10
 80030ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	f000 8097 	beq.w	8003214 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80030ee:	e091      	b.n	8003214 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f4:	f003 031f 	and.w	r3, r3, #31
 80030f8:	2208      	movs	r2, #8
 80030fa:	409a      	lsls	r2, r3
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	4013      	ands	r3, r2
 8003100:	2b00      	cmp	r3, #0
 8003102:	f000 8088 	beq.w	8003216 <HAL_DMA_IRQHandler+0xe0e>
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	f003 0308 	and.w	r3, r3, #8
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 8082 	beq.w	8003216 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a41      	ldr	r2, [pc, #260]	@ (800321c <HAL_DMA_IRQHandler+0xe14>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d04a      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a3f      	ldr	r2, [pc, #252]	@ (8003220 <HAL_DMA_IRQHandler+0xe18>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d045      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a3e      	ldr	r2, [pc, #248]	@ (8003224 <HAL_DMA_IRQHandler+0xe1c>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d040      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a3c      	ldr	r2, [pc, #240]	@ (8003228 <HAL_DMA_IRQHandler+0xe20>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d03b      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a3b      	ldr	r2, [pc, #236]	@ (800322c <HAL_DMA_IRQHandler+0xe24>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d036      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a39      	ldr	r2, [pc, #228]	@ (8003230 <HAL_DMA_IRQHandler+0xe28>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d031      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a38      	ldr	r2, [pc, #224]	@ (8003234 <HAL_DMA_IRQHandler+0xe2c>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d02c      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a36      	ldr	r2, [pc, #216]	@ (8003238 <HAL_DMA_IRQHandler+0xe30>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d027      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a35      	ldr	r2, [pc, #212]	@ (800323c <HAL_DMA_IRQHandler+0xe34>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d022      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a33      	ldr	r2, [pc, #204]	@ (8003240 <HAL_DMA_IRQHandler+0xe38>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d01d      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a32      	ldr	r2, [pc, #200]	@ (8003244 <HAL_DMA_IRQHandler+0xe3c>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d018      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a30      	ldr	r2, [pc, #192]	@ (8003248 <HAL_DMA_IRQHandler+0xe40>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d013      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a2f      	ldr	r2, [pc, #188]	@ (800324c <HAL_DMA_IRQHandler+0xe44>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d00e      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a2d      	ldr	r2, [pc, #180]	@ (8003250 <HAL_DMA_IRQHandler+0xe48>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d009      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a2c      	ldr	r2, [pc, #176]	@ (8003254 <HAL_DMA_IRQHandler+0xe4c>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d004      	beq.n	80031b2 <HAL_DMA_IRQHandler+0xdaa>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a2a      	ldr	r2, [pc, #168]	@ (8003258 <HAL_DMA_IRQHandler+0xe50>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d108      	bne.n	80031c4 <HAL_DMA_IRQHandler+0xdbc>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f022 021c 	bic.w	r2, r2, #28
 80031c0:	601a      	str	r2, [r3, #0]
 80031c2:	e007      	b.n	80031d4 <HAL_DMA_IRQHandler+0xdcc>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f022 020e 	bic.w	r2, r2, #14
 80031d2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d8:	f003 031f 	and.w	r3, r3, #31
 80031dc:	2201      	movs	r2, #1
 80031de:	409a      	lsls	r2, r3
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d009      	beq.n	8003216 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	4798      	blx	r3
 800320a:	e004      	b.n	8003216 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800320c:	bf00      	nop
 800320e:	e002      	b.n	8003216 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003210:	bf00      	nop
 8003212:	e000      	b.n	8003216 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003214:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003216:	3728      	adds	r7, #40	@ 0x28
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	40020010 	.word	0x40020010
 8003220:	40020028 	.word	0x40020028
 8003224:	40020040 	.word	0x40020040
 8003228:	40020058 	.word	0x40020058
 800322c:	40020070 	.word	0x40020070
 8003230:	40020088 	.word	0x40020088
 8003234:	400200a0 	.word	0x400200a0
 8003238:	400200b8 	.word	0x400200b8
 800323c:	40020410 	.word	0x40020410
 8003240:	40020428 	.word	0x40020428
 8003244:	40020440 	.word	0x40020440
 8003248:	40020458 	.word	0x40020458
 800324c:	40020470 	.word	0x40020470
 8003250:	40020488 	.word	0x40020488
 8003254:	400204a0 	.word	0x400204a0
 8003258:	400204b8 	.word	0x400204b8

0800325c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800325c:	b480      	push	{r7}
 800325e:	b087      	sub	sp, #28
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
 8003268:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800326e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003274:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a7f      	ldr	r2, [pc, #508]	@ (8003478 <DMA_SetConfig+0x21c>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d072      	beq.n	8003366 <DMA_SetConfig+0x10a>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a7d      	ldr	r2, [pc, #500]	@ (800347c <DMA_SetConfig+0x220>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d06d      	beq.n	8003366 <DMA_SetConfig+0x10a>
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a7c      	ldr	r2, [pc, #496]	@ (8003480 <DMA_SetConfig+0x224>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d068      	beq.n	8003366 <DMA_SetConfig+0x10a>
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a7a      	ldr	r2, [pc, #488]	@ (8003484 <DMA_SetConfig+0x228>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d063      	beq.n	8003366 <DMA_SetConfig+0x10a>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a79      	ldr	r2, [pc, #484]	@ (8003488 <DMA_SetConfig+0x22c>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d05e      	beq.n	8003366 <DMA_SetConfig+0x10a>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a77      	ldr	r2, [pc, #476]	@ (800348c <DMA_SetConfig+0x230>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d059      	beq.n	8003366 <DMA_SetConfig+0x10a>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a76      	ldr	r2, [pc, #472]	@ (8003490 <DMA_SetConfig+0x234>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d054      	beq.n	8003366 <DMA_SetConfig+0x10a>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a74      	ldr	r2, [pc, #464]	@ (8003494 <DMA_SetConfig+0x238>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d04f      	beq.n	8003366 <DMA_SetConfig+0x10a>
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a73      	ldr	r2, [pc, #460]	@ (8003498 <DMA_SetConfig+0x23c>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d04a      	beq.n	8003366 <DMA_SetConfig+0x10a>
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a71      	ldr	r2, [pc, #452]	@ (800349c <DMA_SetConfig+0x240>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d045      	beq.n	8003366 <DMA_SetConfig+0x10a>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a70      	ldr	r2, [pc, #448]	@ (80034a0 <DMA_SetConfig+0x244>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d040      	beq.n	8003366 <DMA_SetConfig+0x10a>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a6e      	ldr	r2, [pc, #440]	@ (80034a4 <DMA_SetConfig+0x248>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d03b      	beq.n	8003366 <DMA_SetConfig+0x10a>
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a6d      	ldr	r2, [pc, #436]	@ (80034a8 <DMA_SetConfig+0x24c>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d036      	beq.n	8003366 <DMA_SetConfig+0x10a>
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a6b      	ldr	r2, [pc, #428]	@ (80034ac <DMA_SetConfig+0x250>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d031      	beq.n	8003366 <DMA_SetConfig+0x10a>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a6a      	ldr	r2, [pc, #424]	@ (80034b0 <DMA_SetConfig+0x254>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d02c      	beq.n	8003366 <DMA_SetConfig+0x10a>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a68      	ldr	r2, [pc, #416]	@ (80034b4 <DMA_SetConfig+0x258>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d027      	beq.n	8003366 <DMA_SetConfig+0x10a>
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a67      	ldr	r2, [pc, #412]	@ (80034b8 <DMA_SetConfig+0x25c>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d022      	beq.n	8003366 <DMA_SetConfig+0x10a>
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a65      	ldr	r2, [pc, #404]	@ (80034bc <DMA_SetConfig+0x260>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d01d      	beq.n	8003366 <DMA_SetConfig+0x10a>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a64      	ldr	r2, [pc, #400]	@ (80034c0 <DMA_SetConfig+0x264>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d018      	beq.n	8003366 <DMA_SetConfig+0x10a>
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a62      	ldr	r2, [pc, #392]	@ (80034c4 <DMA_SetConfig+0x268>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d013      	beq.n	8003366 <DMA_SetConfig+0x10a>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a61      	ldr	r2, [pc, #388]	@ (80034c8 <DMA_SetConfig+0x26c>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d00e      	beq.n	8003366 <DMA_SetConfig+0x10a>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a5f      	ldr	r2, [pc, #380]	@ (80034cc <DMA_SetConfig+0x270>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d009      	beq.n	8003366 <DMA_SetConfig+0x10a>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a5e      	ldr	r2, [pc, #376]	@ (80034d0 <DMA_SetConfig+0x274>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d004      	beq.n	8003366 <DMA_SetConfig+0x10a>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a5c      	ldr	r2, [pc, #368]	@ (80034d4 <DMA_SetConfig+0x278>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d101      	bne.n	800336a <DMA_SetConfig+0x10e>
 8003366:	2301      	movs	r3, #1
 8003368:	e000      	b.n	800336c <DMA_SetConfig+0x110>
 800336a:	2300      	movs	r3, #0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d00d      	beq.n	800338c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003374:	68fa      	ldr	r2, [r7, #12]
 8003376:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003378:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800337e:	2b00      	cmp	r3, #0
 8003380:	d004      	beq.n	800338c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800338a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a39      	ldr	r2, [pc, #228]	@ (8003478 <DMA_SetConfig+0x21c>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d04a      	beq.n	800342c <DMA_SetConfig+0x1d0>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a38      	ldr	r2, [pc, #224]	@ (800347c <DMA_SetConfig+0x220>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d045      	beq.n	800342c <DMA_SetConfig+0x1d0>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a36      	ldr	r2, [pc, #216]	@ (8003480 <DMA_SetConfig+0x224>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d040      	beq.n	800342c <DMA_SetConfig+0x1d0>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a35      	ldr	r2, [pc, #212]	@ (8003484 <DMA_SetConfig+0x228>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d03b      	beq.n	800342c <DMA_SetConfig+0x1d0>
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a33      	ldr	r2, [pc, #204]	@ (8003488 <DMA_SetConfig+0x22c>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d036      	beq.n	800342c <DMA_SetConfig+0x1d0>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a32      	ldr	r2, [pc, #200]	@ (800348c <DMA_SetConfig+0x230>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d031      	beq.n	800342c <DMA_SetConfig+0x1d0>
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a30      	ldr	r2, [pc, #192]	@ (8003490 <DMA_SetConfig+0x234>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d02c      	beq.n	800342c <DMA_SetConfig+0x1d0>
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a2f      	ldr	r2, [pc, #188]	@ (8003494 <DMA_SetConfig+0x238>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d027      	beq.n	800342c <DMA_SetConfig+0x1d0>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a2d      	ldr	r2, [pc, #180]	@ (8003498 <DMA_SetConfig+0x23c>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d022      	beq.n	800342c <DMA_SetConfig+0x1d0>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a2c      	ldr	r2, [pc, #176]	@ (800349c <DMA_SetConfig+0x240>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d01d      	beq.n	800342c <DMA_SetConfig+0x1d0>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a2a      	ldr	r2, [pc, #168]	@ (80034a0 <DMA_SetConfig+0x244>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d018      	beq.n	800342c <DMA_SetConfig+0x1d0>
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a29      	ldr	r2, [pc, #164]	@ (80034a4 <DMA_SetConfig+0x248>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d013      	beq.n	800342c <DMA_SetConfig+0x1d0>
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a27      	ldr	r2, [pc, #156]	@ (80034a8 <DMA_SetConfig+0x24c>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d00e      	beq.n	800342c <DMA_SetConfig+0x1d0>
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a26      	ldr	r2, [pc, #152]	@ (80034ac <DMA_SetConfig+0x250>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d009      	beq.n	800342c <DMA_SetConfig+0x1d0>
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a24      	ldr	r2, [pc, #144]	@ (80034b0 <DMA_SetConfig+0x254>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d004      	beq.n	800342c <DMA_SetConfig+0x1d0>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a23      	ldr	r2, [pc, #140]	@ (80034b4 <DMA_SetConfig+0x258>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d101      	bne.n	8003430 <DMA_SetConfig+0x1d4>
 800342c:	2301      	movs	r3, #1
 800342e:	e000      	b.n	8003432 <DMA_SetConfig+0x1d6>
 8003430:	2300      	movs	r3, #0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d059      	beq.n	80034ea <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800343a:	f003 031f 	and.w	r3, r3, #31
 800343e:	223f      	movs	r2, #63	@ 0x3f
 8003440:	409a      	lsls	r2, r3
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003454:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	683a      	ldr	r2, [r7, #0]
 800345c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	2b40      	cmp	r3, #64	@ 0x40
 8003464:	d138      	bne.n	80034d8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68ba      	ldr	r2, [r7, #8]
 8003474:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003476:	e086      	b.n	8003586 <DMA_SetConfig+0x32a>
 8003478:	40020010 	.word	0x40020010
 800347c:	40020028 	.word	0x40020028
 8003480:	40020040 	.word	0x40020040
 8003484:	40020058 	.word	0x40020058
 8003488:	40020070 	.word	0x40020070
 800348c:	40020088 	.word	0x40020088
 8003490:	400200a0 	.word	0x400200a0
 8003494:	400200b8 	.word	0x400200b8
 8003498:	40020410 	.word	0x40020410
 800349c:	40020428 	.word	0x40020428
 80034a0:	40020440 	.word	0x40020440
 80034a4:	40020458 	.word	0x40020458
 80034a8:	40020470 	.word	0x40020470
 80034ac:	40020488 	.word	0x40020488
 80034b0:	400204a0 	.word	0x400204a0
 80034b4:	400204b8 	.word	0x400204b8
 80034b8:	58025408 	.word	0x58025408
 80034bc:	5802541c 	.word	0x5802541c
 80034c0:	58025430 	.word	0x58025430
 80034c4:	58025444 	.word	0x58025444
 80034c8:	58025458 	.word	0x58025458
 80034cc:	5802546c 	.word	0x5802546c
 80034d0:	58025480 	.word	0x58025480
 80034d4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68ba      	ldr	r2, [r7, #8]
 80034de:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	60da      	str	r2, [r3, #12]
}
 80034e8:	e04d      	b.n	8003586 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a29      	ldr	r2, [pc, #164]	@ (8003594 <DMA_SetConfig+0x338>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d022      	beq.n	800353a <DMA_SetConfig+0x2de>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a27      	ldr	r2, [pc, #156]	@ (8003598 <DMA_SetConfig+0x33c>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d01d      	beq.n	800353a <DMA_SetConfig+0x2de>
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a26      	ldr	r2, [pc, #152]	@ (800359c <DMA_SetConfig+0x340>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d018      	beq.n	800353a <DMA_SetConfig+0x2de>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a24      	ldr	r2, [pc, #144]	@ (80035a0 <DMA_SetConfig+0x344>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d013      	beq.n	800353a <DMA_SetConfig+0x2de>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a23      	ldr	r2, [pc, #140]	@ (80035a4 <DMA_SetConfig+0x348>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d00e      	beq.n	800353a <DMA_SetConfig+0x2de>
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a21      	ldr	r2, [pc, #132]	@ (80035a8 <DMA_SetConfig+0x34c>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d009      	beq.n	800353a <DMA_SetConfig+0x2de>
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a20      	ldr	r2, [pc, #128]	@ (80035ac <DMA_SetConfig+0x350>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d004      	beq.n	800353a <DMA_SetConfig+0x2de>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a1e      	ldr	r2, [pc, #120]	@ (80035b0 <DMA_SetConfig+0x354>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d101      	bne.n	800353e <DMA_SetConfig+0x2e2>
 800353a:	2301      	movs	r3, #1
 800353c:	e000      	b.n	8003540 <DMA_SetConfig+0x2e4>
 800353e:	2300      	movs	r3, #0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d020      	beq.n	8003586 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003548:	f003 031f 	and.w	r3, r3, #31
 800354c:	2201      	movs	r2, #1
 800354e:	409a      	lsls	r2, r3
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	683a      	ldr	r2, [r7, #0]
 800355a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	2b40      	cmp	r3, #64	@ 0x40
 8003562:	d108      	bne.n	8003576 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	68ba      	ldr	r2, [r7, #8]
 8003572:	60da      	str	r2, [r3, #12]
}
 8003574:	e007      	b.n	8003586 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	68ba      	ldr	r2, [r7, #8]
 800357c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	60da      	str	r2, [r3, #12]
}
 8003586:	bf00      	nop
 8003588:	371c      	adds	r7, #28
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	58025408 	.word	0x58025408
 8003598:	5802541c 	.word	0x5802541c
 800359c:	58025430 	.word	0x58025430
 80035a0:	58025444 	.word	0x58025444
 80035a4:	58025458 	.word	0x58025458
 80035a8:	5802546c 	.word	0x5802546c
 80035ac:	58025480 	.word	0x58025480
 80035b0:	58025494 	.word	0x58025494

080035b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b085      	sub	sp, #20
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a42      	ldr	r2, [pc, #264]	@ (80036cc <DMA_CalcBaseAndBitshift+0x118>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d04a      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a41      	ldr	r2, [pc, #260]	@ (80036d0 <DMA_CalcBaseAndBitshift+0x11c>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d045      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a3f      	ldr	r2, [pc, #252]	@ (80036d4 <DMA_CalcBaseAndBitshift+0x120>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d040      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a3e      	ldr	r2, [pc, #248]	@ (80036d8 <DMA_CalcBaseAndBitshift+0x124>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d03b      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a3c      	ldr	r2, [pc, #240]	@ (80036dc <DMA_CalcBaseAndBitshift+0x128>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d036      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a3b      	ldr	r2, [pc, #236]	@ (80036e0 <DMA_CalcBaseAndBitshift+0x12c>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d031      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a39      	ldr	r2, [pc, #228]	@ (80036e4 <DMA_CalcBaseAndBitshift+0x130>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d02c      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a38      	ldr	r2, [pc, #224]	@ (80036e8 <DMA_CalcBaseAndBitshift+0x134>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d027      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a36      	ldr	r2, [pc, #216]	@ (80036ec <DMA_CalcBaseAndBitshift+0x138>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d022      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a35      	ldr	r2, [pc, #212]	@ (80036f0 <DMA_CalcBaseAndBitshift+0x13c>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d01d      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a33      	ldr	r2, [pc, #204]	@ (80036f4 <DMA_CalcBaseAndBitshift+0x140>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d018      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a32      	ldr	r2, [pc, #200]	@ (80036f8 <DMA_CalcBaseAndBitshift+0x144>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d013      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a30      	ldr	r2, [pc, #192]	@ (80036fc <DMA_CalcBaseAndBitshift+0x148>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d00e      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a2f      	ldr	r2, [pc, #188]	@ (8003700 <DMA_CalcBaseAndBitshift+0x14c>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d009      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a2d      	ldr	r2, [pc, #180]	@ (8003704 <DMA_CalcBaseAndBitshift+0x150>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d004      	beq.n	800365c <DMA_CalcBaseAndBitshift+0xa8>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a2c      	ldr	r2, [pc, #176]	@ (8003708 <DMA_CalcBaseAndBitshift+0x154>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d101      	bne.n	8003660 <DMA_CalcBaseAndBitshift+0xac>
 800365c:	2301      	movs	r3, #1
 800365e:	e000      	b.n	8003662 <DMA_CalcBaseAndBitshift+0xae>
 8003660:	2300      	movs	r3, #0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d024      	beq.n	80036b0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	b2db      	uxtb	r3, r3
 800366c:	3b10      	subs	r3, #16
 800366e:	4a27      	ldr	r2, [pc, #156]	@ (800370c <DMA_CalcBaseAndBitshift+0x158>)
 8003670:	fba2 2303 	umull	r2, r3, r2, r3
 8003674:	091b      	lsrs	r3, r3, #4
 8003676:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f003 0307 	and.w	r3, r3, #7
 800367e:	4a24      	ldr	r2, [pc, #144]	@ (8003710 <DMA_CalcBaseAndBitshift+0x15c>)
 8003680:	5cd3      	ldrb	r3, [r2, r3]
 8003682:	461a      	mov	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2b03      	cmp	r3, #3
 800368c:	d908      	bls.n	80036a0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	461a      	mov	r2, r3
 8003694:	4b1f      	ldr	r3, [pc, #124]	@ (8003714 <DMA_CalcBaseAndBitshift+0x160>)
 8003696:	4013      	ands	r3, r2
 8003698:	1d1a      	adds	r2, r3, #4
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	659a      	str	r2, [r3, #88]	@ 0x58
 800369e:	e00d      	b.n	80036bc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	461a      	mov	r2, r3
 80036a6:	4b1b      	ldr	r3, [pc, #108]	@ (8003714 <DMA_CalcBaseAndBitshift+0x160>)
 80036a8:	4013      	ands	r3, r2
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80036ae:	e005      	b.n	80036bc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3714      	adds	r7, #20
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr
 80036cc:	40020010 	.word	0x40020010
 80036d0:	40020028 	.word	0x40020028
 80036d4:	40020040 	.word	0x40020040
 80036d8:	40020058 	.word	0x40020058
 80036dc:	40020070 	.word	0x40020070
 80036e0:	40020088 	.word	0x40020088
 80036e4:	400200a0 	.word	0x400200a0
 80036e8:	400200b8 	.word	0x400200b8
 80036ec:	40020410 	.word	0x40020410
 80036f0:	40020428 	.word	0x40020428
 80036f4:	40020440 	.word	0x40020440
 80036f8:	40020458 	.word	0x40020458
 80036fc:	40020470 	.word	0x40020470
 8003700:	40020488 	.word	0x40020488
 8003704:	400204a0 	.word	0x400204a0
 8003708:	400204b8 	.word	0x400204b8
 800370c:	aaaaaaab 	.word	0xaaaaaaab
 8003710:	0800a124 	.word	0x0800a124
 8003714:	fffffc00 	.word	0xfffffc00

08003718 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003720:	2300      	movs	r3, #0
 8003722:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	699b      	ldr	r3, [r3, #24]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d120      	bne.n	800376e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003730:	2b03      	cmp	r3, #3
 8003732:	d858      	bhi.n	80037e6 <DMA_CheckFifoParam+0xce>
 8003734:	a201      	add	r2, pc, #4	@ (adr r2, 800373c <DMA_CheckFifoParam+0x24>)
 8003736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800373a:	bf00      	nop
 800373c:	0800374d 	.word	0x0800374d
 8003740:	0800375f 	.word	0x0800375f
 8003744:	0800374d 	.word	0x0800374d
 8003748:	080037e7 	.word	0x080037e7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003750:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d048      	beq.n	80037ea <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800375c:	e045      	b.n	80037ea <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003762:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003766:	d142      	bne.n	80037ee <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800376c:	e03f      	b.n	80037ee <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	699b      	ldr	r3, [r3, #24]
 8003772:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003776:	d123      	bne.n	80037c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800377c:	2b03      	cmp	r3, #3
 800377e:	d838      	bhi.n	80037f2 <DMA_CheckFifoParam+0xda>
 8003780:	a201      	add	r2, pc, #4	@ (adr r2, 8003788 <DMA_CheckFifoParam+0x70>)
 8003782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003786:	bf00      	nop
 8003788:	08003799 	.word	0x08003799
 800378c:	0800379f 	.word	0x0800379f
 8003790:	08003799 	.word	0x08003799
 8003794:	080037b1 	.word	0x080037b1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	73fb      	strb	r3, [r7, #15]
        break;
 800379c:	e030      	b.n	8003800 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d025      	beq.n	80037f6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80037ae:	e022      	b.n	80037f6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80037b8:	d11f      	bne.n	80037fa <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80037be:	e01c      	b.n	80037fa <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d902      	bls.n	80037ce <DMA_CheckFifoParam+0xb6>
 80037c8:	2b03      	cmp	r3, #3
 80037ca:	d003      	beq.n	80037d4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80037cc:	e018      	b.n	8003800 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	73fb      	strb	r3, [r7, #15]
        break;
 80037d2:	e015      	b.n	8003800 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00e      	beq.n	80037fe <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	73fb      	strb	r3, [r7, #15]
    break;
 80037e4:	e00b      	b.n	80037fe <DMA_CheckFifoParam+0xe6>
        break;
 80037e6:	bf00      	nop
 80037e8:	e00a      	b.n	8003800 <DMA_CheckFifoParam+0xe8>
        break;
 80037ea:	bf00      	nop
 80037ec:	e008      	b.n	8003800 <DMA_CheckFifoParam+0xe8>
        break;
 80037ee:	bf00      	nop
 80037f0:	e006      	b.n	8003800 <DMA_CheckFifoParam+0xe8>
        break;
 80037f2:	bf00      	nop
 80037f4:	e004      	b.n	8003800 <DMA_CheckFifoParam+0xe8>
        break;
 80037f6:	bf00      	nop
 80037f8:	e002      	b.n	8003800 <DMA_CheckFifoParam+0xe8>
        break;
 80037fa:	bf00      	nop
 80037fc:	e000      	b.n	8003800 <DMA_CheckFifoParam+0xe8>
    break;
 80037fe:	bf00      	nop
    }
  }

  return status;
 8003800:	7bfb      	ldrb	r3, [r7, #15]
}
 8003802:	4618      	mov	r0, r3
 8003804:	3714      	adds	r7, #20
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop

08003810 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a38      	ldr	r2, [pc, #224]	@ (8003904 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d022      	beq.n	800386e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a36      	ldr	r2, [pc, #216]	@ (8003908 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d01d      	beq.n	800386e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a35      	ldr	r2, [pc, #212]	@ (800390c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d018      	beq.n	800386e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a33      	ldr	r2, [pc, #204]	@ (8003910 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d013      	beq.n	800386e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a32      	ldr	r2, [pc, #200]	@ (8003914 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d00e      	beq.n	800386e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a30      	ldr	r2, [pc, #192]	@ (8003918 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d009      	beq.n	800386e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a2f      	ldr	r2, [pc, #188]	@ (800391c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d004      	beq.n	800386e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a2d      	ldr	r2, [pc, #180]	@ (8003920 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d101      	bne.n	8003872 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800386e:	2301      	movs	r3, #1
 8003870:	e000      	b.n	8003874 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003872:	2300      	movs	r3, #0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d01a      	beq.n	80038ae <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	b2db      	uxtb	r3, r3
 800387e:	3b08      	subs	r3, #8
 8003880:	4a28      	ldr	r2, [pc, #160]	@ (8003924 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003882:	fba2 2303 	umull	r2, r3, r2, r3
 8003886:	091b      	lsrs	r3, r3, #4
 8003888:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	4b26      	ldr	r3, [pc, #152]	@ (8003928 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800388e:	4413      	add	r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	461a      	mov	r2, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	4a24      	ldr	r2, [pc, #144]	@ (800392c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800389c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f003 031f 	and.w	r3, r3, #31
 80038a4:	2201      	movs	r2, #1
 80038a6:	409a      	lsls	r2, r3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80038ac:	e024      	b.n	80038f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	3b10      	subs	r3, #16
 80038b6:	4a1e      	ldr	r2, [pc, #120]	@ (8003930 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80038b8:	fba2 2303 	umull	r2, r3, r2, r3
 80038bc:	091b      	lsrs	r3, r3, #4
 80038be:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	4a1c      	ldr	r2, [pc, #112]	@ (8003934 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d806      	bhi.n	80038d6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	4a1b      	ldr	r2, [pc, #108]	@ (8003938 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d902      	bls.n	80038d6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	3308      	adds	r3, #8
 80038d4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	4b18      	ldr	r3, [pc, #96]	@ (800393c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80038da:	4413      	add	r3, r2
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	461a      	mov	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	4a16      	ldr	r2, [pc, #88]	@ (8003940 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80038e8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	f003 031f 	and.w	r3, r3, #31
 80038f0:	2201      	movs	r2, #1
 80038f2:	409a      	lsls	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80038f8:	bf00      	nop
 80038fa:	3714      	adds	r7, #20
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr
 8003904:	58025408 	.word	0x58025408
 8003908:	5802541c 	.word	0x5802541c
 800390c:	58025430 	.word	0x58025430
 8003910:	58025444 	.word	0x58025444
 8003914:	58025458 	.word	0x58025458
 8003918:	5802546c 	.word	0x5802546c
 800391c:	58025480 	.word	0x58025480
 8003920:	58025494 	.word	0x58025494
 8003924:	cccccccd 	.word	0xcccccccd
 8003928:	16009600 	.word	0x16009600
 800392c:	58025880 	.word	0x58025880
 8003930:	aaaaaaab 	.word	0xaaaaaaab
 8003934:	400204b8 	.word	0x400204b8
 8003938:	4002040f 	.word	0x4002040f
 800393c:	10008200 	.word	0x10008200
 8003940:	40020880 	.word	0x40020880

08003944 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003944:	b480      	push	{r7}
 8003946:	b085      	sub	sp, #20
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	b2db      	uxtb	r3, r3
 8003952:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d04a      	beq.n	80039f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2b08      	cmp	r3, #8
 800395e:	d847      	bhi.n	80039f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a25      	ldr	r2, [pc, #148]	@ (80039fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d022      	beq.n	80039b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a24      	ldr	r2, [pc, #144]	@ (8003a00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d01d      	beq.n	80039b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a22      	ldr	r2, [pc, #136]	@ (8003a04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d018      	beq.n	80039b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a21      	ldr	r2, [pc, #132]	@ (8003a08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d013      	beq.n	80039b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a1f      	ldr	r2, [pc, #124]	@ (8003a0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d00e      	beq.n	80039b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a1e      	ldr	r2, [pc, #120]	@ (8003a10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d009      	beq.n	80039b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a1c      	ldr	r2, [pc, #112]	@ (8003a14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d004      	beq.n	80039b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a1b      	ldr	r2, [pc, #108]	@ (8003a18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d101      	bne.n	80039b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80039b0:	2301      	movs	r3, #1
 80039b2:	e000      	b.n	80039b6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80039b4:	2300      	movs	r3, #0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00a      	beq.n	80039d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	4b17      	ldr	r3, [pc, #92]	@ (8003a1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80039be:	4413      	add	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	461a      	mov	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a15      	ldr	r2, [pc, #84]	@ (8003a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80039cc:	671a      	str	r2, [r3, #112]	@ 0x70
 80039ce:	e009      	b.n	80039e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80039d0:	68fa      	ldr	r2, [r7, #12]
 80039d2:	4b14      	ldr	r3, [pc, #80]	@ (8003a24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80039d4:	4413      	add	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	461a      	mov	r2, r3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a11      	ldr	r2, [pc, #68]	@ (8003a28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80039e2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	3b01      	subs	r3, #1
 80039e8:	2201      	movs	r2, #1
 80039ea:	409a      	lsls	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80039f0:	bf00      	nop
 80039f2:	3714      	adds	r7, #20
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr
 80039fc:	58025408 	.word	0x58025408
 8003a00:	5802541c 	.word	0x5802541c
 8003a04:	58025430 	.word	0x58025430
 8003a08:	58025444 	.word	0x58025444
 8003a0c:	58025458 	.word	0x58025458
 8003a10:	5802546c 	.word	0x5802546c
 8003a14:	58025480 	.word	0x58025480
 8003a18:	58025494 	.word	0x58025494
 8003a1c:	1600963f 	.word	0x1600963f
 8003a20:	58025940 	.word	0x58025940
 8003a24:	1000823f 	.word	0x1000823f
 8003a28:	40020940 	.word	0x40020940

08003a2c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b089      	sub	sp, #36	@ 0x24
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003a36:	2300      	movs	r3, #0
 8003a38:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003a3a:	4b86      	ldr	r3, [pc, #536]	@ (8003c54 <HAL_GPIO_Init+0x228>)
 8003a3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003a3e:	e18c      	b.n	8003d5a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	2101      	movs	r1, #1
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	fa01 f303 	lsl.w	r3, r1, r3
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	f000 817e 	beq.w	8003d54 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f003 0303 	and.w	r3, r3, #3
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d005      	beq.n	8003a70 <HAL_GPIO_Init+0x44>
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f003 0303 	and.w	r3, r3, #3
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d130      	bne.n	8003ad2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	005b      	lsls	r3, r3, #1
 8003a7a:	2203      	movs	r2, #3
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	43db      	mvns	r3, r3
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	4013      	ands	r3, r2
 8003a86:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	68da      	ldr	r2, [r3, #12]
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	fa02 f303 	lsl.w	r3, r2, r3
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	43db      	mvns	r3, r3
 8003ab0:	69ba      	ldr	r2, [r7, #24]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	091b      	lsrs	r3, r3, #4
 8003abc:	f003 0201 	and.w	r2, r3, #1
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac6:	69ba      	ldr	r2, [r7, #24]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	69ba      	ldr	r2, [r7, #24]
 8003ad0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f003 0303 	and.w	r3, r3, #3
 8003ada:	2b03      	cmp	r3, #3
 8003adc:	d017      	beq.n	8003b0e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	005b      	lsls	r3, r3, #1
 8003ae8:	2203      	movs	r2, #3
 8003aea:	fa02 f303 	lsl.w	r3, r2, r3
 8003aee:	43db      	mvns	r3, r3
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	4013      	ands	r3, r2
 8003af4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	689a      	ldr	r2, [r3, #8]
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	fa02 f303 	lsl.w	r3, r2, r3
 8003b02:	69ba      	ldr	r2, [r7, #24]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	69ba      	ldr	r2, [r7, #24]
 8003b0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f003 0303 	and.w	r3, r3, #3
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d123      	bne.n	8003b62 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	08da      	lsrs	r2, r3, #3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	3208      	adds	r2, #8
 8003b22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	f003 0307 	and.w	r3, r3, #7
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	220f      	movs	r2, #15
 8003b32:	fa02 f303 	lsl.w	r3, r2, r3
 8003b36:	43db      	mvns	r3, r3
 8003b38:	69ba      	ldr	r2, [r7, #24]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	691a      	ldr	r2, [r3, #16]
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	f003 0307 	and.w	r3, r3, #7
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4e:	69ba      	ldr	r2, [r7, #24]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	08da      	lsrs	r2, r3, #3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	3208      	adds	r2, #8
 8003b5c:	69b9      	ldr	r1, [r7, #24]
 8003b5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	005b      	lsls	r3, r3, #1
 8003b6c:	2203      	movs	r2, #3
 8003b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b72:	43db      	mvns	r3, r3
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	4013      	ands	r3, r2
 8003b78:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f003 0203 	and.w	r2, r3, #3
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	005b      	lsls	r3, r3, #1
 8003b86:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8a:	69ba      	ldr	r2, [r7, #24]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	f000 80d8 	beq.w	8003d54 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ba4:	4b2c      	ldr	r3, [pc, #176]	@ (8003c58 <HAL_GPIO_Init+0x22c>)
 8003ba6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003baa:	4a2b      	ldr	r2, [pc, #172]	@ (8003c58 <HAL_GPIO_Init+0x22c>)
 8003bac:	f043 0302 	orr.w	r3, r3, #2
 8003bb0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003bb4:	4b28      	ldr	r3, [pc, #160]	@ (8003c58 <HAL_GPIO_Init+0x22c>)
 8003bb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003bba:	f003 0302 	and.w	r3, r3, #2
 8003bbe:	60fb      	str	r3, [r7, #12]
 8003bc0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003bc2:	4a26      	ldr	r2, [pc, #152]	@ (8003c5c <HAL_GPIO_Init+0x230>)
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	089b      	lsrs	r3, r3, #2
 8003bc8:	3302      	adds	r3, #2
 8003bca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	f003 0303 	and.w	r3, r3, #3
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	220f      	movs	r2, #15
 8003bda:	fa02 f303 	lsl.w	r3, r2, r3
 8003bde:	43db      	mvns	r3, r3
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	4013      	ands	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a1d      	ldr	r2, [pc, #116]	@ (8003c60 <HAL_GPIO_Init+0x234>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d04a      	beq.n	8003c84 <HAL_GPIO_Init+0x258>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a1c      	ldr	r2, [pc, #112]	@ (8003c64 <HAL_GPIO_Init+0x238>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d02b      	beq.n	8003c4e <HAL_GPIO_Init+0x222>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a1b      	ldr	r2, [pc, #108]	@ (8003c68 <HAL_GPIO_Init+0x23c>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d025      	beq.n	8003c4a <HAL_GPIO_Init+0x21e>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a1a      	ldr	r2, [pc, #104]	@ (8003c6c <HAL_GPIO_Init+0x240>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d01f      	beq.n	8003c46 <HAL_GPIO_Init+0x21a>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a19      	ldr	r2, [pc, #100]	@ (8003c70 <HAL_GPIO_Init+0x244>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d019      	beq.n	8003c42 <HAL_GPIO_Init+0x216>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a18      	ldr	r2, [pc, #96]	@ (8003c74 <HAL_GPIO_Init+0x248>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d013      	beq.n	8003c3e <HAL_GPIO_Init+0x212>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a17      	ldr	r2, [pc, #92]	@ (8003c78 <HAL_GPIO_Init+0x24c>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d00d      	beq.n	8003c3a <HAL_GPIO_Init+0x20e>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a16      	ldr	r2, [pc, #88]	@ (8003c7c <HAL_GPIO_Init+0x250>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d007      	beq.n	8003c36 <HAL_GPIO_Init+0x20a>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a15      	ldr	r2, [pc, #84]	@ (8003c80 <HAL_GPIO_Init+0x254>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d101      	bne.n	8003c32 <HAL_GPIO_Init+0x206>
 8003c2e:	2309      	movs	r3, #9
 8003c30:	e029      	b.n	8003c86 <HAL_GPIO_Init+0x25a>
 8003c32:	230a      	movs	r3, #10
 8003c34:	e027      	b.n	8003c86 <HAL_GPIO_Init+0x25a>
 8003c36:	2307      	movs	r3, #7
 8003c38:	e025      	b.n	8003c86 <HAL_GPIO_Init+0x25a>
 8003c3a:	2306      	movs	r3, #6
 8003c3c:	e023      	b.n	8003c86 <HAL_GPIO_Init+0x25a>
 8003c3e:	2305      	movs	r3, #5
 8003c40:	e021      	b.n	8003c86 <HAL_GPIO_Init+0x25a>
 8003c42:	2304      	movs	r3, #4
 8003c44:	e01f      	b.n	8003c86 <HAL_GPIO_Init+0x25a>
 8003c46:	2303      	movs	r3, #3
 8003c48:	e01d      	b.n	8003c86 <HAL_GPIO_Init+0x25a>
 8003c4a:	2302      	movs	r3, #2
 8003c4c:	e01b      	b.n	8003c86 <HAL_GPIO_Init+0x25a>
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e019      	b.n	8003c86 <HAL_GPIO_Init+0x25a>
 8003c52:	bf00      	nop
 8003c54:	58000080 	.word	0x58000080
 8003c58:	58024400 	.word	0x58024400
 8003c5c:	58000400 	.word	0x58000400
 8003c60:	58020000 	.word	0x58020000
 8003c64:	58020400 	.word	0x58020400
 8003c68:	58020800 	.word	0x58020800
 8003c6c:	58020c00 	.word	0x58020c00
 8003c70:	58021000 	.word	0x58021000
 8003c74:	58021400 	.word	0x58021400
 8003c78:	58021800 	.word	0x58021800
 8003c7c:	58021c00 	.word	0x58021c00
 8003c80:	58022400 	.word	0x58022400
 8003c84:	2300      	movs	r3, #0
 8003c86:	69fa      	ldr	r2, [r7, #28]
 8003c88:	f002 0203 	and.w	r2, r2, #3
 8003c8c:	0092      	lsls	r2, r2, #2
 8003c8e:	4093      	lsls	r3, r2
 8003c90:	69ba      	ldr	r2, [r7, #24]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c96:	4938      	ldr	r1, [pc, #224]	@ (8003d78 <HAL_GPIO_Init+0x34c>)
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	089b      	lsrs	r3, r3, #2
 8003c9c:	3302      	adds	r3, #2
 8003c9e:	69ba      	ldr	r2, [r7, #24]
 8003ca0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ca4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	43db      	mvns	r3, r3
 8003cb0:	69ba      	ldr	r2, [r7, #24]
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d003      	beq.n	8003cca <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8003cc2:	69ba      	ldr	r2, [r7, #24]
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003cca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003cd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d003      	beq.n	8003cf8 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003cf8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	69ba      	ldr	r2, [r7, #24]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d003      	beq.n	8003d24 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8003d1c:	69ba      	ldr	r2, [r7, #24]
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	69ba      	ldr	r2, [r7, #24]
 8003d28:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	43db      	mvns	r3, r3
 8003d34:	69ba      	ldr	r2, [r7, #24]
 8003d36:	4013      	ands	r3, r2
 8003d38:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d003      	beq.n	8003d4e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8003d46:	69ba      	ldr	r2, [r7, #24]
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	3301      	adds	r3, #1
 8003d58:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	fa22 f303 	lsr.w	r3, r2, r3
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f47f ae6b 	bne.w	8003a40 <HAL_GPIO_Init+0x14>
  }
}
 8003d6a:	bf00      	nop
 8003d6c:	bf00      	nop
 8003d6e:	3724      	adds	r7, #36	@ 0x24
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	58000400 	.word	0x58000400

08003d7c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003d84:	4b19      	ldr	r3, [pc, #100]	@ (8003dec <HAL_PWREx_ConfigSupply+0x70>)
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	f003 0304 	and.w	r3, r3, #4
 8003d8c:	2b04      	cmp	r3, #4
 8003d8e:	d00a      	beq.n	8003da6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003d90:	4b16      	ldr	r3, [pc, #88]	@ (8003dec <HAL_PWREx_ConfigSupply+0x70>)
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	f003 0307 	and.w	r3, r3, #7
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d001      	beq.n	8003da2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e01f      	b.n	8003de2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003da2:	2300      	movs	r3, #0
 8003da4:	e01d      	b.n	8003de2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003da6:	4b11      	ldr	r3, [pc, #68]	@ (8003dec <HAL_PWREx_ConfigSupply+0x70>)
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	f023 0207 	bic.w	r2, r3, #7
 8003dae:	490f      	ldr	r1, [pc, #60]	@ (8003dec <HAL_PWREx_ConfigSupply+0x70>)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003db6:	f7fd fbd1 	bl	800155c <HAL_GetTick>
 8003dba:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003dbc:	e009      	b.n	8003dd2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003dbe:	f7fd fbcd 	bl	800155c <HAL_GetTick>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003dcc:	d901      	bls.n	8003dd2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e007      	b.n	8003de2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003dd2:	4b06      	ldr	r3, [pc, #24]	@ (8003dec <HAL_PWREx_ConfigSupply+0x70>)
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003dda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003dde:	d1ee      	bne.n	8003dbe <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	bf00      	nop
 8003dec:	58024800 	.word	0x58024800

08003df0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b08c      	sub	sp, #48	@ 0x30
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d101      	bne.n	8003e02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e3c8      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0301 	and.w	r3, r3, #1
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	f000 8087 	beq.w	8003f1e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e10:	4b88      	ldr	r3, [pc, #544]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003e12:	691b      	ldr	r3, [r3, #16]
 8003e14:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003e1a:	4b86      	ldr	r3, [pc, #536]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e22:	2b10      	cmp	r3, #16
 8003e24:	d007      	beq.n	8003e36 <HAL_RCC_OscConfig+0x46>
 8003e26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e28:	2b18      	cmp	r3, #24
 8003e2a:	d110      	bne.n	8003e4e <HAL_RCC_OscConfig+0x5e>
 8003e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e2e:	f003 0303 	and.w	r3, r3, #3
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d10b      	bne.n	8003e4e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e36:	4b7f      	ldr	r3, [pc, #508]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d06c      	beq.n	8003f1c <HAL_RCC_OscConfig+0x12c>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d168      	bne.n	8003f1c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e3a2      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e56:	d106      	bne.n	8003e66 <HAL_RCC_OscConfig+0x76>
 8003e58:	4b76      	ldr	r3, [pc, #472]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a75      	ldr	r2, [pc, #468]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003e5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e62:	6013      	str	r3, [r2, #0]
 8003e64:	e02e      	b.n	8003ec4 <HAL_RCC_OscConfig+0xd4>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d10c      	bne.n	8003e88 <HAL_RCC_OscConfig+0x98>
 8003e6e:	4b71      	ldr	r3, [pc, #452]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a70      	ldr	r2, [pc, #448]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003e74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e78:	6013      	str	r3, [r2, #0]
 8003e7a:	4b6e      	ldr	r3, [pc, #440]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a6d      	ldr	r2, [pc, #436]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003e80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e84:	6013      	str	r3, [r2, #0]
 8003e86:	e01d      	b.n	8003ec4 <HAL_RCC_OscConfig+0xd4>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e90:	d10c      	bne.n	8003eac <HAL_RCC_OscConfig+0xbc>
 8003e92:	4b68      	ldr	r3, [pc, #416]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a67      	ldr	r2, [pc, #412]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003e98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e9c:	6013      	str	r3, [r2, #0]
 8003e9e:	4b65      	ldr	r3, [pc, #404]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a64      	ldr	r2, [pc, #400]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003ea4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ea8:	6013      	str	r3, [r2, #0]
 8003eaa:	e00b      	b.n	8003ec4 <HAL_RCC_OscConfig+0xd4>
 8003eac:	4b61      	ldr	r3, [pc, #388]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a60      	ldr	r2, [pc, #384]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003eb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eb6:	6013      	str	r3, [r2, #0]
 8003eb8:	4b5e      	ldr	r3, [pc, #376]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a5d      	ldr	r2, [pc, #372]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003ebe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ec2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d013      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ecc:	f7fd fb46 	bl	800155c <HAL_GetTick>
 8003ed0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003ed2:	e008      	b.n	8003ee6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ed4:	f7fd fb42 	bl	800155c <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b64      	cmp	r3, #100	@ 0x64
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e356      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003ee6:	4b53      	ldr	r3, [pc, #332]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d0f0      	beq.n	8003ed4 <HAL_RCC_OscConfig+0xe4>
 8003ef2:	e014      	b.n	8003f1e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef4:	f7fd fb32 	bl	800155c <HAL_GetTick>
 8003ef8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003efa:	e008      	b.n	8003f0e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003efc:	f7fd fb2e 	bl	800155c <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	2b64      	cmp	r3, #100	@ 0x64
 8003f08:	d901      	bls.n	8003f0e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	e342      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003f0e:	4b49      	ldr	r3, [pc, #292]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d1f0      	bne.n	8003efc <HAL_RCC_OscConfig+0x10c>
 8003f1a:	e000      	b.n	8003f1e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	f000 808c 	beq.w	8004044 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f2c:	4b41      	ldr	r3, [pc, #260]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003f2e:	691b      	ldr	r3, [r3, #16]
 8003f30:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f34:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003f36:	4b3f      	ldr	r3, [pc, #252]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f3a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003f3c:	6a3b      	ldr	r3, [r7, #32]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d007      	beq.n	8003f52 <HAL_RCC_OscConfig+0x162>
 8003f42:	6a3b      	ldr	r3, [r7, #32]
 8003f44:	2b18      	cmp	r3, #24
 8003f46:	d137      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x1c8>
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	f003 0303 	and.w	r3, r3, #3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d132      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f52:	4b38      	ldr	r3, [pc, #224]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0304 	and.w	r3, r3, #4
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d005      	beq.n	8003f6a <HAL_RCC_OscConfig+0x17a>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d101      	bne.n	8003f6a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e314      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003f6a:	4b32      	ldr	r3, [pc, #200]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f023 0219 	bic.w	r2, r3, #25
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	492f      	ldr	r1, [pc, #188]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f7c:	f7fd faee 	bl	800155c <HAL_GetTick>
 8003f80:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f82:	e008      	b.n	8003f96 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f84:	f7fd faea 	bl	800155c <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d901      	bls.n	8003f96 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e2fe      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f96:	4b27      	ldr	r3, [pc, #156]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0304 	and.w	r3, r3, #4
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d0f0      	beq.n	8003f84 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fa2:	4b24      	ldr	r3, [pc, #144]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	061b      	lsls	r3, r3, #24
 8003fb0:	4920      	ldr	r1, [pc, #128]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fb6:	e045      	b.n	8004044 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d026      	beq.n	800400e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f023 0219 	bic.w	r2, r3, #25
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	4919      	ldr	r1, [pc, #100]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd2:	f7fd fac3 	bl	800155c <HAL_GetTick>
 8003fd6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fd8:	e008      	b.n	8003fec <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fda:	f7fd fabf 	bl	800155c <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d901      	bls.n	8003fec <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e2d3      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fec:	4b11      	ldr	r3, [pc, #68]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d0f0      	beq.n	8003fda <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	691b      	ldr	r3, [r3, #16]
 8004004:	061b      	lsls	r3, r3, #24
 8004006:	490b      	ldr	r1, [pc, #44]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8004008:	4313      	orrs	r3, r2
 800400a:	604b      	str	r3, [r1, #4]
 800400c:	e01a      	b.n	8004044 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800400e:	4b09      	ldr	r3, [pc, #36]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a08      	ldr	r2, [pc, #32]	@ (8004034 <HAL_RCC_OscConfig+0x244>)
 8004014:	f023 0301 	bic.w	r3, r3, #1
 8004018:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401a:	f7fd fa9f 	bl	800155c <HAL_GetTick>
 800401e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004020:	e00a      	b.n	8004038 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004022:	f7fd fa9b 	bl	800155c <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	2b02      	cmp	r3, #2
 800402e:	d903      	bls.n	8004038 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e2af      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
 8004034:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004038:	4b96      	ldr	r3, [pc, #600]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0304 	and.w	r3, r3, #4
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1ee      	bne.n	8004022 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0310 	and.w	r3, r3, #16
 800404c:	2b00      	cmp	r3, #0
 800404e:	d06a      	beq.n	8004126 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004050:	4b90      	ldr	r3, [pc, #576]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004058:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800405a:	4b8e      	ldr	r3, [pc, #568]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 800405c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800405e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004060:	69bb      	ldr	r3, [r7, #24]
 8004062:	2b08      	cmp	r3, #8
 8004064:	d007      	beq.n	8004076 <HAL_RCC_OscConfig+0x286>
 8004066:	69bb      	ldr	r3, [r7, #24]
 8004068:	2b18      	cmp	r3, #24
 800406a:	d11b      	bne.n	80040a4 <HAL_RCC_OscConfig+0x2b4>
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	f003 0303 	and.w	r3, r3, #3
 8004072:	2b01      	cmp	r3, #1
 8004074:	d116      	bne.n	80040a4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004076:	4b87      	ldr	r3, [pc, #540]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800407e:	2b00      	cmp	r3, #0
 8004080:	d005      	beq.n	800408e <HAL_RCC_OscConfig+0x29e>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	69db      	ldr	r3, [r3, #28]
 8004086:	2b80      	cmp	r3, #128	@ 0x80
 8004088:	d001      	beq.n	800408e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e282      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800408e:	4b81      	ldr	r3, [pc, #516]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a1b      	ldr	r3, [r3, #32]
 800409a:	061b      	lsls	r3, r3, #24
 800409c:	497d      	ldr	r1, [pc, #500]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80040a2:	e040      	b.n	8004126 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	69db      	ldr	r3, [r3, #28]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d023      	beq.n	80040f4 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80040ac:	4b79      	ldr	r3, [pc, #484]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a78      	ldr	r2, [pc, #480]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 80040b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040b8:	f7fd fa50 	bl	800155c <HAL_GetTick>
 80040bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80040be:	e008      	b.n	80040d2 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80040c0:	f7fd fa4c 	bl	800155c <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d901      	bls.n	80040d2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e260      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80040d2:	4b70      	ldr	r3, [pc, #448]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d0f0      	beq.n	80040c0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80040de:	4b6d      	ldr	r3, [pc, #436]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a1b      	ldr	r3, [r3, #32]
 80040ea:	061b      	lsls	r3, r3, #24
 80040ec:	4969      	ldr	r1, [pc, #420]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	60cb      	str	r3, [r1, #12]
 80040f2:	e018      	b.n	8004126 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80040f4:	4b67      	ldr	r3, [pc, #412]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a66      	ldr	r2, [pc, #408]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 80040fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004100:	f7fd fa2c 	bl	800155c <HAL_GetTick>
 8004104:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004106:	e008      	b.n	800411a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004108:	f7fd fa28 	bl	800155c <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b02      	cmp	r3, #2
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e23c      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800411a:	4b5e      	ldr	r3, [pc, #376]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1f0      	bne.n	8004108 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0308 	and.w	r3, r3, #8
 800412e:	2b00      	cmp	r3, #0
 8004130:	d036      	beq.n	80041a0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d019      	beq.n	800416e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800413a:	4b56      	ldr	r3, [pc, #344]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 800413c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800413e:	4a55      	ldr	r2, [pc, #340]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 8004140:	f043 0301 	orr.w	r3, r3, #1
 8004144:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004146:	f7fd fa09 	bl	800155c <HAL_GetTick>
 800414a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800414c:	e008      	b.n	8004160 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800414e:	f7fd fa05 	bl	800155c <HAL_GetTick>
 8004152:	4602      	mov	r2, r0
 8004154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	2b02      	cmp	r3, #2
 800415a:	d901      	bls.n	8004160 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	e219      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004160:	4b4c      	ldr	r3, [pc, #304]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 8004162:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004164:	f003 0302 	and.w	r3, r3, #2
 8004168:	2b00      	cmp	r3, #0
 800416a:	d0f0      	beq.n	800414e <HAL_RCC_OscConfig+0x35e>
 800416c:	e018      	b.n	80041a0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800416e:	4b49      	ldr	r3, [pc, #292]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 8004170:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004172:	4a48      	ldr	r2, [pc, #288]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 8004174:	f023 0301 	bic.w	r3, r3, #1
 8004178:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800417a:	f7fd f9ef 	bl	800155c <HAL_GetTick>
 800417e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004180:	e008      	b.n	8004194 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004182:	f7fd f9eb 	bl	800155c <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d901      	bls.n	8004194 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e1ff      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004194:	4b3f      	ldr	r3, [pc, #252]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 8004196:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004198:	f003 0302 	and.w	r3, r3, #2
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1f0      	bne.n	8004182 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0320 	and.w	r3, r3, #32
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d036      	beq.n	800421a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d019      	beq.n	80041e8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80041b4:	4b37      	ldr	r3, [pc, #220]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a36      	ldr	r2, [pc, #216]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 80041ba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80041be:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80041c0:	f7fd f9cc 	bl	800155c <HAL_GetTick>
 80041c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80041c6:	e008      	b.n	80041da <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041c8:	f7fd f9c8 	bl	800155c <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d901      	bls.n	80041da <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e1dc      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80041da:	4b2e      	ldr	r3, [pc, #184]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d0f0      	beq.n	80041c8 <HAL_RCC_OscConfig+0x3d8>
 80041e6:	e018      	b.n	800421a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80041e8:	4b2a      	ldr	r3, [pc, #168]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a29      	ldr	r2, [pc, #164]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 80041ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80041f2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80041f4:	f7fd f9b2 	bl	800155c <HAL_GetTick>
 80041f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041fc:	f7fd f9ae 	bl	800155c <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e1c2      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800420e:	4b21      	ldr	r3, [pc, #132]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1f0      	bne.n	80041fc <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0304 	and.w	r3, r3, #4
 8004222:	2b00      	cmp	r3, #0
 8004224:	f000 8086 	beq.w	8004334 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004228:	4b1b      	ldr	r3, [pc, #108]	@ (8004298 <HAL_RCC_OscConfig+0x4a8>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a1a      	ldr	r2, [pc, #104]	@ (8004298 <HAL_RCC_OscConfig+0x4a8>)
 800422e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004232:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004234:	f7fd f992 	bl	800155c <HAL_GetTick>
 8004238:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800423a:	e008      	b.n	800424e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800423c:	f7fd f98e 	bl	800155c <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	2b64      	cmp	r3, #100	@ 0x64
 8004248:	d901      	bls.n	800424e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e1a2      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800424e:	4b12      	ldr	r3, [pc, #72]	@ (8004298 <HAL_RCC_OscConfig+0x4a8>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004256:	2b00      	cmp	r3, #0
 8004258:	d0f0      	beq.n	800423c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d106      	bne.n	8004270 <HAL_RCC_OscConfig+0x480>
 8004262:	4b0c      	ldr	r3, [pc, #48]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 8004264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004266:	4a0b      	ldr	r2, [pc, #44]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 8004268:	f043 0301 	orr.w	r3, r3, #1
 800426c:	6713      	str	r3, [r2, #112]	@ 0x70
 800426e:	e032      	b.n	80042d6 <HAL_RCC_OscConfig+0x4e6>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d111      	bne.n	800429c <HAL_RCC_OscConfig+0x4ac>
 8004278:	4b06      	ldr	r3, [pc, #24]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 800427a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800427c:	4a05      	ldr	r2, [pc, #20]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 800427e:	f023 0301 	bic.w	r3, r3, #1
 8004282:	6713      	str	r3, [r2, #112]	@ 0x70
 8004284:	4b03      	ldr	r3, [pc, #12]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 8004286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004288:	4a02      	ldr	r2, [pc, #8]	@ (8004294 <HAL_RCC_OscConfig+0x4a4>)
 800428a:	f023 0304 	bic.w	r3, r3, #4
 800428e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004290:	e021      	b.n	80042d6 <HAL_RCC_OscConfig+0x4e6>
 8004292:	bf00      	nop
 8004294:	58024400 	.word	0x58024400
 8004298:	58024800 	.word	0x58024800
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	2b05      	cmp	r3, #5
 80042a2:	d10c      	bne.n	80042be <HAL_RCC_OscConfig+0x4ce>
 80042a4:	4b83      	ldr	r3, [pc, #524]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80042a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042a8:	4a82      	ldr	r2, [pc, #520]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80042aa:	f043 0304 	orr.w	r3, r3, #4
 80042ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80042b0:	4b80      	ldr	r3, [pc, #512]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80042b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042b4:	4a7f      	ldr	r2, [pc, #508]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80042b6:	f043 0301 	orr.w	r3, r3, #1
 80042ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80042bc:	e00b      	b.n	80042d6 <HAL_RCC_OscConfig+0x4e6>
 80042be:	4b7d      	ldr	r3, [pc, #500]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80042c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042c2:	4a7c      	ldr	r2, [pc, #496]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80042c4:	f023 0301 	bic.w	r3, r3, #1
 80042c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80042ca:	4b7a      	ldr	r3, [pc, #488]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80042cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ce:	4a79      	ldr	r2, [pc, #484]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80042d0:	f023 0304 	bic.w	r3, r3, #4
 80042d4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d015      	beq.n	800430a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042de:	f7fd f93d 	bl	800155c <HAL_GetTick>
 80042e2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80042e4:	e00a      	b.n	80042fc <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042e6:	f7fd f939 	bl	800155c <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d901      	bls.n	80042fc <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80042f8:	2303      	movs	r3, #3
 80042fa:	e14b      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80042fc:	4b6d      	ldr	r3, [pc, #436]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80042fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004300:	f003 0302 	and.w	r3, r3, #2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d0ee      	beq.n	80042e6 <HAL_RCC_OscConfig+0x4f6>
 8004308:	e014      	b.n	8004334 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800430a:	f7fd f927 	bl	800155c <HAL_GetTick>
 800430e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004310:	e00a      	b.n	8004328 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004312:	f7fd f923 	bl	800155c <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004320:	4293      	cmp	r3, r2
 8004322:	d901      	bls.n	8004328 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8004324:	2303      	movs	r3, #3
 8004326:	e135      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004328:	4b62      	ldr	r3, [pc, #392]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 800432a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800432c:	f003 0302 	and.w	r3, r3, #2
 8004330:	2b00      	cmp	r3, #0
 8004332:	d1ee      	bne.n	8004312 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004338:	2b00      	cmp	r3, #0
 800433a:	f000 812a 	beq.w	8004592 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800433e:	4b5d      	ldr	r3, [pc, #372]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004346:	2b18      	cmp	r3, #24
 8004348:	f000 80ba 	beq.w	80044c0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004350:	2b02      	cmp	r3, #2
 8004352:	f040 8095 	bne.w	8004480 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004356:	4b57      	ldr	r3, [pc, #348]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a56      	ldr	r2, [pc, #344]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 800435c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004360:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004362:	f7fd f8fb 	bl	800155c <HAL_GetTick>
 8004366:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004368:	e008      	b.n	800437c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800436a:	f7fd f8f7 	bl	800155c <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	2b02      	cmp	r3, #2
 8004376:	d901      	bls.n	800437c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e10b      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800437c:	4b4d      	ldr	r3, [pc, #308]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d1f0      	bne.n	800436a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004388:	4b4a      	ldr	r3, [pc, #296]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 800438a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800438c:	4b4a      	ldr	r3, [pc, #296]	@ (80044b8 <HAL_RCC_OscConfig+0x6c8>)
 800438e:	4013      	ands	r3, r2
 8004390:	687a      	ldr	r2, [r7, #4]
 8004392:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004398:	0112      	lsls	r2, r2, #4
 800439a:	430a      	orrs	r2, r1
 800439c:	4945      	ldr	r1, [pc, #276]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	628b      	str	r3, [r1, #40]	@ 0x28
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a6:	3b01      	subs	r3, #1
 80043a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043b0:	3b01      	subs	r3, #1
 80043b2:	025b      	lsls	r3, r3, #9
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	431a      	orrs	r2, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043bc:	3b01      	subs	r3, #1
 80043be:	041b      	lsls	r3, r3, #16
 80043c0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80043c4:	431a      	orrs	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ca:	3b01      	subs	r3, #1
 80043cc:	061b      	lsls	r3, r3, #24
 80043ce:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80043d2:	4938      	ldr	r1, [pc, #224]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80043d4:	4313      	orrs	r3, r2
 80043d6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80043d8:	4b36      	ldr	r3, [pc, #216]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80043da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043dc:	4a35      	ldr	r2, [pc, #212]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80043de:	f023 0301 	bic.w	r3, r3, #1
 80043e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80043e4:	4b33      	ldr	r3, [pc, #204]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80043e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043e8:	4b34      	ldr	r3, [pc, #208]	@ (80044bc <HAL_RCC_OscConfig+0x6cc>)
 80043ea:	4013      	ands	r3, r2
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80043f0:	00d2      	lsls	r2, r2, #3
 80043f2:	4930      	ldr	r1, [pc, #192]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80043f8:	4b2e      	ldr	r3, [pc, #184]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80043fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043fc:	f023 020c 	bic.w	r2, r3, #12
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004404:	492b      	ldr	r1, [pc, #172]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 8004406:	4313      	orrs	r3, r2
 8004408:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800440a:	4b2a      	ldr	r3, [pc, #168]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 800440c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800440e:	f023 0202 	bic.w	r2, r3, #2
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004416:	4927      	ldr	r1, [pc, #156]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 8004418:	4313      	orrs	r3, r2
 800441a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800441c:	4b25      	ldr	r3, [pc, #148]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 800441e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004420:	4a24      	ldr	r2, [pc, #144]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 8004422:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004426:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004428:	4b22      	ldr	r3, [pc, #136]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 800442a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800442c:	4a21      	ldr	r2, [pc, #132]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 800442e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004432:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004434:	4b1f      	ldr	r3, [pc, #124]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 8004436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004438:	4a1e      	ldr	r2, [pc, #120]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 800443a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800443e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004440:	4b1c      	ldr	r3, [pc, #112]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 8004442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004444:	4a1b      	ldr	r2, [pc, #108]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 8004446:	f043 0301 	orr.w	r3, r3, #1
 800444a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800444c:	4b19      	ldr	r3, [pc, #100]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a18      	ldr	r2, [pc, #96]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 8004452:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004456:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004458:	f7fd f880 	bl	800155c <HAL_GetTick>
 800445c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800445e:	e008      	b.n	8004472 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004460:	f7fd f87c 	bl	800155c <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e090      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004472:	4b10      	ldr	r3, [pc, #64]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d0f0      	beq.n	8004460 <HAL_RCC_OscConfig+0x670>
 800447e:	e088      	b.n	8004592 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004480:	4b0c      	ldr	r3, [pc, #48]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a0b      	ldr	r2, [pc, #44]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 8004486:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800448a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800448c:	f7fd f866 	bl	800155c <HAL_GetTick>
 8004490:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004492:	e008      	b.n	80044a6 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004494:	f7fd f862 	bl	800155c <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b02      	cmp	r3, #2
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e076      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80044a6:	4b03      	ldr	r3, [pc, #12]	@ (80044b4 <HAL_RCC_OscConfig+0x6c4>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1f0      	bne.n	8004494 <HAL_RCC_OscConfig+0x6a4>
 80044b2:	e06e      	b.n	8004592 <HAL_RCC_OscConfig+0x7a2>
 80044b4:	58024400 	.word	0x58024400
 80044b8:	fffffc0c 	.word	0xfffffc0c
 80044bc:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80044c0:	4b36      	ldr	r3, [pc, #216]	@ (800459c <HAL_RCC_OscConfig+0x7ac>)
 80044c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044c4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80044c6:	4b35      	ldr	r3, [pc, #212]	@ (800459c <HAL_RCC_OscConfig+0x7ac>)
 80044c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ca:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d031      	beq.n	8004538 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	f003 0203 	and.w	r2, r3, #3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044de:	429a      	cmp	r2, r3
 80044e0:	d12a      	bne.n	8004538 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	091b      	lsrs	r3, r3, #4
 80044e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d122      	bne.n	8004538 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044fc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80044fe:	429a      	cmp	r2, r3
 8004500:	d11a      	bne.n	8004538 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	0a5b      	lsrs	r3, r3, #9
 8004506:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800450e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004510:	429a      	cmp	r2, r3
 8004512:	d111      	bne.n	8004538 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	0c1b      	lsrs	r3, r3, #16
 8004518:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004520:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004522:	429a      	cmp	r2, r3
 8004524:	d108      	bne.n	8004538 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	0e1b      	lsrs	r3, r3, #24
 800452a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004532:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004534:	429a      	cmp	r2, r3
 8004536:	d001      	beq.n	800453c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e02b      	b.n	8004594 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800453c:	4b17      	ldr	r3, [pc, #92]	@ (800459c <HAL_RCC_OscConfig+0x7ac>)
 800453e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004540:	08db      	lsrs	r3, r3, #3
 8004542:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004546:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800454c:	693a      	ldr	r2, [r7, #16]
 800454e:	429a      	cmp	r2, r3
 8004550:	d01f      	beq.n	8004592 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004552:	4b12      	ldr	r3, [pc, #72]	@ (800459c <HAL_RCC_OscConfig+0x7ac>)
 8004554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004556:	4a11      	ldr	r2, [pc, #68]	@ (800459c <HAL_RCC_OscConfig+0x7ac>)
 8004558:	f023 0301 	bic.w	r3, r3, #1
 800455c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800455e:	f7fc fffd 	bl	800155c <HAL_GetTick>
 8004562:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004564:	bf00      	nop
 8004566:	f7fc fff9 	bl	800155c <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456e:	4293      	cmp	r3, r2
 8004570:	d0f9      	beq.n	8004566 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004572:	4b0a      	ldr	r3, [pc, #40]	@ (800459c <HAL_RCC_OscConfig+0x7ac>)
 8004574:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004576:	4b0a      	ldr	r3, [pc, #40]	@ (80045a0 <HAL_RCC_OscConfig+0x7b0>)
 8004578:	4013      	ands	r3, r2
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800457e:	00d2      	lsls	r2, r2, #3
 8004580:	4906      	ldr	r1, [pc, #24]	@ (800459c <HAL_RCC_OscConfig+0x7ac>)
 8004582:	4313      	orrs	r3, r2
 8004584:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004586:	4b05      	ldr	r3, [pc, #20]	@ (800459c <HAL_RCC_OscConfig+0x7ac>)
 8004588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800458a:	4a04      	ldr	r2, [pc, #16]	@ (800459c <HAL_RCC_OscConfig+0x7ac>)
 800458c:	f043 0301 	orr.w	r3, r3, #1
 8004590:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3730      	adds	r7, #48	@ 0x30
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}
 800459c:	58024400 	.word	0x58024400
 80045a0:	ffff0007 	.word	0xffff0007

080045a4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b086      	sub	sp, #24
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d101      	bne.n	80045b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e19c      	b.n	80048f2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045b8:	4b8a      	ldr	r3, [pc, #552]	@ (80047e4 <HAL_RCC_ClockConfig+0x240>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 030f 	and.w	r3, r3, #15
 80045c0:	683a      	ldr	r2, [r7, #0]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d910      	bls.n	80045e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045c6:	4b87      	ldr	r3, [pc, #540]	@ (80047e4 <HAL_RCC_ClockConfig+0x240>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f023 020f 	bic.w	r2, r3, #15
 80045ce:	4985      	ldr	r1, [pc, #532]	@ (80047e4 <HAL_RCC_ClockConfig+0x240>)
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045d6:	4b83      	ldr	r3, [pc, #524]	@ (80047e4 <HAL_RCC_ClockConfig+0x240>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 030f 	and.w	r3, r3, #15
 80045de:	683a      	ldr	r2, [r7, #0]
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d001      	beq.n	80045e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e184      	b.n	80048f2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0304 	and.w	r3, r3, #4
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d010      	beq.n	8004616 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	691a      	ldr	r2, [r3, #16]
 80045f8:	4b7b      	ldr	r3, [pc, #492]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004600:	429a      	cmp	r2, r3
 8004602:	d908      	bls.n	8004616 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004604:	4b78      	ldr	r3, [pc, #480]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004606:	699b      	ldr	r3, [r3, #24]
 8004608:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	691b      	ldr	r3, [r3, #16]
 8004610:	4975      	ldr	r1, [pc, #468]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004612:	4313      	orrs	r3, r2
 8004614:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0308 	and.w	r3, r3, #8
 800461e:	2b00      	cmp	r3, #0
 8004620:	d010      	beq.n	8004644 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	695a      	ldr	r2, [r3, #20]
 8004626:	4b70      	ldr	r3, [pc, #448]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004628:	69db      	ldr	r3, [r3, #28]
 800462a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800462e:	429a      	cmp	r2, r3
 8004630:	d908      	bls.n	8004644 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004632:	4b6d      	ldr	r3, [pc, #436]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004634:	69db      	ldr	r3, [r3, #28]
 8004636:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	496a      	ldr	r1, [pc, #424]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004640:	4313      	orrs	r3, r2
 8004642:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 0310 	and.w	r3, r3, #16
 800464c:	2b00      	cmp	r3, #0
 800464e:	d010      	beq.n	8004672 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	699a      	ldr	r2, [r3, #24]
 8004654:	4b64      	ldr	r3, [pc, #400]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004656:	69db      	ldr	r3, [r3, #28]
 8004658:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800465c:	429a      	cmp	r2, r3
 800465e:	d908      	bls.n	8004672 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004660:	4b61      	ldr	r3, [pc, #388]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004662:	69db      	ldr	r3, [r3, #28]
 8004664:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	495e      	ldr	r1, [pc, #376]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 800466e:	4313      	orrs	r3, r2
 8004670:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0320 	and.w	r3, r3, #32
 800467a:	2b00      	cmp	r3, #0
 800467c:	d010      	beq.n	80046a0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	69da      	ldr	r2, [r3, #28]
 8004682:	4b59      	ldr	r3, [pc, #356]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004684:	6a1b      	ldr	r3, [r3, #32]
 8004686:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800468a:	429a      	cmp	r2, r3
 800468c:	d908      	bls.n	80046a0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800468e:	4b56      	ldr	r3, [pc, #344]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004690:	6a1b      	ldr	r3, [r3, #32]
 8004692:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	69db      	ldr	r3, [r3, #28]
 800469a:	4953      	ldr	r1, [pc, #332]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 800469c:	4313      	orrs	r3, r2
 800469e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0302 	and.w	r3, r3, #2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d010      	beq.n	80046ce <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	68da      	ldr	r2, [r3, #12]
 80046b0:	4b4d      	ldr	r3, [pc, #308]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	f003 030f 	and.w	r3, r3, #15
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d908      	bls.n	80046ce <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046bc:	4b4a      	ldr	r3, [pc, #296]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 80046be:	699b      	ldr	r3, [r3, #24]
 80046c0:	f023 020f 	bic.w	r2, r3, #15
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	4947      	ldr	r1, [pc, #284]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0301 	and.w	r3, r3, #1
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d055      	beq.n	8004786 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80046da:	4b43      	ldr	r3, [pc, #268]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 80046dc:	699b      	ldr	r3, [r3, #24]
 80046de:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	4940      	ldr	r1, [pc, #256]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 80046e8:	4313      	orrs	r3, r2
 80046ea:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d107      	bne.n	8004704 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80046f4:	4b3c      	ldr	r3, [pc, #240]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d121      	bne.n	8004744 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e0f6      	b.n	80048f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	2b03      	cmp	r3, #3
 800470a:	d107      	bne.n	800471c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800470c:	4b36      	ldr	r3, [pc, #216]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d115      	bne.n	8004744 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e0ea      	b.n	80048f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	2b01      	cmp	r3, #1
 8004722:	d107      	bne.n	8004734 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004724:	4b30      	ldr	r3, [pc, #192]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800472c:	2b00      	cmp	r3, #0
 800472e:	d109      	bne.n	8004744 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e0de      	b.n	80048f2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004734:	4b2c      	ldr	r3, [pc, #176]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0304 	and.w	r3, r3, #4
 800473c:	2b00      	cmp	r3, #0
 800473e:	d101      	bne.n	8004744 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e0d6      	b.n	80048f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004744:	4b28      	ldr	r3, [pc, #160]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004746:	691b      	ldr	r3, [r3, #16]
 8004748:	f023 0207 	bic.w	r2, r3, #7
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	4925      	ldr	r1, [pc, #148]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004752:	4313      	orrs	r3, r2
 8004754:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004756:	f7fc ff01 	bl	800155c <HAL_GetTick>
 800475a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800475c:	e00a      	b.n	8004774 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800475e:	f7fc fefd 	bl	800155c <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	f241 3288 	movw	r2, #5000	@ 0x1388
 800476c:	4293      	cmp	r3, r2
 800476e:	d901      	bls.n	8004774 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	e0be      	b.n	80048f2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004774:	4b1c      	ldr	r3, [pc, #112]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004776:	691b      	ldr	r3, [r3, #16]
 8004778:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	00db      	lsls	r3, r3, #3
 8004782:	429a      	cmp	r2, r3
 8004784:	d1eb      	bne.n	800475e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0302 	and.w	r3, r3, #2
 800478e:	2b00      	cmp	r3, #0
 8004790:	d010      	beq.n	80047b4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	68da      	ldr	r2, [r3, #12]
 8004796:	4b14      	ldr	r3, [pc, #80]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 8004798:	699b      	ldr	r3, [r3, #24]
 800479a:	f003 030f 	and.w	r3, r3, #15
 800479e:	429a      	cmp	r2, r3
 80047a0:	d208      	bcs.n	80047b4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047a2:	4b11      	ldr	r3, [pc, #68]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	f023 020f 	bic.w	r2, r3, #15
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	68db      	ldr	r3, [r3, #12]
 80047ae:	490e      	ldr	r1, [pc, #56]	@ (80047e8 <HAL_RCC_ClockConfig+0x244>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047b4:	4b0b      	ldr	r3, [pc, #44]	@ (80047e4 <HAL_RCC_ClockConfig+0x240>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 030f 	and.w	r3, r3, #15
 80047bc:	683a      	ldr	r2, [r7, #0]
 80047be:	429a      	cmp	r2, r3
 80047c0:	d214      	bcs.n	80047ec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047c2:	4b08      	ldr	r3, [pc, #32]	@ (80047e4 <HAL_RCC_ClockConfig+0x240>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f023 020f 	bic.w	r2, r3, #15
 80047ca:	4906      	ldr	r1, [pc, #24]	@ (80047e4 <HAL_RCC_ClockConfig+0x240>)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047d2:	4b04      	ldr	r3, [pc, #16]	@ (80047e4 <HAL_RCC_ClockConfig+0x240>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 030f 	and.w	r3, r3, #15
 80047da:	683a      	ldr	r2, [r7, #0]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d005      	beq.n	80047ec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e086      	b.n	80048f2 <HAL_RCC_ClockConfig+0x34e>
 80047e4:	52002000 	.word	0x52002000
 80047e8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0304 	and.w	r3, r3, #4
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d010      	beq.n	800481a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	691a      	ldr	r2, [r3, #16]
 80047fc:	4b3f      	ldr	r3, [pc, #252]	@ (80048fc <HAL_RCC_ClockConfig+0x358>)
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004804:	429a      	cmp	r2, r3
 8004806:	d208      	bcs.n	800481a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004808:	4b3c      	ldr	r3, [pc, #240]	@ (80048fc <HAL_RCC_ClockConfig+0x358>)
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	4939      	ldr	r1, [pc, #228]	@ (80048fc <HAL_RCC_ClockConfig+0x358>)
 8004816:	4313      	orrs	r3, r2
 8004818:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0308 	and.w	r3, r3, #8
 8004822:	2b00      	cmp	r3, #0
 8004824:	d010      	beq.n	8004848 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	695a      	ldr	r2, [r3, #20]
 800482a:	4b34      	ldr	r3, [pc, #208]	@ (80048fc <HAL_RCC_ClockConfig+0x358>)
 800482c:	69db      	ldr	r3, [r3, #28]
 800482e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004832:	429a      	cmp	r2, r3
 8004834:	d208      	bcs.n	8004848 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004836:	4b31      	ldr	r3, [pc, #196]	@ (80048fc <HAL_RCC_ClockConfig+0x358>)
 8004838:	69db      	ldr	r3, [r3, #28]
 800483a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	492e      	ldr	r1, [pc, #184]	@ (80048fc <HAL_RCC_ClockConfig+0x358>)
 8004844:	4313      	orrs	r3, r2
 8004846:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0310 	and.w	r3, r3, #16
 8004850:	2b00      	cmp	r3, #0
 8004852:	d010      	beq.n	8004876 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	699a      	ldr	r2, [r3, #24]
 8004858:	4b28      	ldr	r3, [pc, #160]	@ (80048fc <HAL_RCC_ClockConfig+0x358>)
 800485a:	69db      	ldr	r3, [r3, #28]
 800485c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004860:	429a      	cmp	r2, r3
 8004862:	d208      	bcs.n	8004876 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004864:	4b25      	ldr	r3, [pc, #148]	@ (80048fc <HAL_RCC_ClockConfig+0x358>)
 8004866:	69db      	ldr	r3, [r3, #28]
 8004868:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	4922      	ldr	r1, [pc, #136]	@ (80048fc <HAL_RCC_ClockConfig+0x358>)
 8004872:	4313      	orrs	r3, r2
 8004874:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0320 	and.w	r3, r3, #32
 800487e:	2b00      	cmp	r3, #0
 8004880:	d010      	beq.n	80048a4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	69da      	ldr	r2, [r3, #28]
 8004886:	4b1d      	ldr	r3, [pc, #116]	@ (80048fc <HAL_RCC_ClockConfig+0x358>)
 8004888:	6a1b      	ldr	r3, [r3, #32]
 800488a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800488e:	429a      	cmp	r2, r3
 8004890:	d208      	bcs.n	80048a4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004892:	4b1a      	ldr	r3, [pc, #104]	@ (80048fc <HAL_RCC_ClockConfig+0x358>)
 8004894:	6a1b      	ldr	r3, [r3, #32]
 8004896:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	69db      	ldr	r3, [r3, #28]
 800489e:	4917      	ldr	r1, [pc, #92]	@ (80048fc <HAL_RCC_ClockConfig+0x358>)
 80048a0:	4313      	orrs	r3, r2
 80048a2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80048a4:	f000 f834 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 80048a8:	4602      	mov	r2, r0
 80048aa:	4b14      	ldr	r3, [pc, #80]	@ (80048fc <HAL_RCC_ClockConfig+0x358>)
 80048ac:	699b      	ldr	r3, [r3, #24]
 80048ae:	0a1b      	lsrs	r3, r3, #8
 80048b0:	f003 030f 	and.w	r3, r3, #15
 80048b4:	4912      	ldr	r1, [pc, #72]	@ (8004900 <HAL_RCC_ClockConfig+0x35c>)
 80048b6:	5ccb      	ldrb	r3, [r1, r3]
 80048b8:	f003 031f 	and.w	r3, r3, #31
 80048bc:	fa22 f303 	lsr.w	r3, r2, r3
 80048c0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80048c2:	4b0e      	ldr	r3, [pc, #56]	@ (80048fc <HAL_RCC_ClockConfig+0x358>)
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	f003 030f 	and.w	r3, r3, #15
 80048ca:	4a0d      	ldr	r2, [pc, #52]	@ (8004900 <HAL_RCC_ClockConfig+0x35c>)
 80048cc:	5cd3      	ldrb	r3, [r2, r3]
 80048ce:	f003 031f 	and.w	r3, r3, #31
 80048d2:	693a      	ldr	r2, [r7, #16]
 80048d4:	fa22 f303 	lsr.w	r3, r2, r3
 80048d8:	4a0a      	ldr	r2, [pc, #40]	@ (8004904 <HAL_RCC_ClockConfig+0x360>)
 80048da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80048dc:	4a0a      	ldr	r2, [pc, #40]	@ (8004908 <HAL_RCC_ClockConfig+0x364>)
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80048e2:	4b0a      	ldr	r3, [pc, #40]	@ (800490c <HAL_RCC_ClockConfig+0x368>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4618      	mov	r0, r3
 80048e8:	f7fc fdee 	bl	80014c8 <HAL_InitTick>
 80048ec:	4603      	mov	r3, r0
 80048ee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80048f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3718      	adds	r7, #24
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	58024400 	.word	0x58024400
 8004900:	0800a114 	.word	0x0800a114
 8004904:	24000004 	.word	0x24000004
 8004908:	24000000 	.word	0x24000000
 800490c:	24000008 	.word	0x24000008

08004910 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004910:	b480      	push	{r7}
 8004912:	b089      	sub	sp, #36	@ 0x24
 8004914:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004916:	4bb3      	ldr	r3, [pc, #716]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004918:	691b      	ldr	r3, [r3, #16]
 800491a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800491e:	2b18      	cmp	r3, #24
 8004920:	f200 8155 	bhi.w	8004bce <HAL_RCC_GetSysClockFreq+0x2be>
 8004924:	a201      	add	r2, pc, #4	@ (adr r2, 800492c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800492a:	bf00      	nop
 800492c:	08004991 	.word	0x08004991
 8004930:	08004bcf 	.word	0x08004bcf
 8004934:	08004bcf 	.word	0x08004bcf
 8004938:	08004bcf 	.word	0x08004bcf
 800493c:	08004bcf 	.word	0x08004bcf
 8004940:	08004bcf 	.word	0x08004bcf
 8004944:	08004bcf 	.word	0x08004bcf
 8004948:	08004bcf 	.word	0x08004bcf
 800494c:	080049b7 	.word	0x080049b7
 8004950:	08004bcf 	.word	0x08004bcf
 8004954:	08004bcf 	.word	0x08004bcf
 8004958:	08004bcf 	.word	0x08004bcf
 800495c:	08004bcf 	.word	0x08004bcf
 8004960:	08004bcf 	.word	0x08004bcf
 8004964:	08004bcf 	.word	0x08004bcf
 8004968:	08004bcf 	.word	0x08004bcf
 800496c:	080049bd 	.word	0x080049bd
 8004970:	08004bcf 	.word	0x08004bcf
 8004974:	08004bcf 	.word	0x08004bcf
 8004978:	08004bcf 	.word	0x08004bcf
 800497c:	08004bcf 	.word	0x08004bcf
 8004980:	08004bcf 	.word	0x08004bcf
 8004984:	08004bcf 	.word	0x08004bcf
 8004988:	08004bcf 	.word	0x08004bcf
 800498c:	080049c3 	.word	0x080049c3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004990:	4b94      	ldr	r3, [pc, #592]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0320 	and.w	r3, r3, #32
 8004998:	2b00      	cmp	r3, #0
 800499a:	d009      	beq.n	80049b0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800499c:	4b91      	ldr	r3, [pc, #580]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	08db      	lsrs	r3, r3, #3
 80049a2:	f003 0303 	and.w	r3, r3, #3
 80049a6:	4a90      	ldr	r2, [pc, #576]	@ (8004be8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80049a8:	fa22 f303 	lsr.w	r3, r2, r3
 80049ac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80049ae:	e111      	b.n	8004bd4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80049b0:	4b8d      	ldr	r3, [pc, #564]	@ (8004be8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80049b2:	61bb      	str	r3, [r7, #24]
      break;
 80049b4:	e10e      	b.n	8004bd4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80049b6:	4b8d      	ldr	r3, [pc, #564]	@ (8004bec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80049b8:	61bb      	str	r3, [r7, #24]
      break;
 80049ba:	e10b      	b.n	8004bd4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80049bc:	4b8c      	ldr	r3, [pc, #560]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80049be:	61bb      	str	r3, [r7, #24]
      break;
 80049c0:	e108      	b.n	8004bd4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80049c2:	4b88      	ldr	r3, [pc, #544]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049c6:	f003 0303 	and.w	r3, r3, #3
 80049ca:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80049cc:	4b85      	ldr	r3, [pc, #532]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d0:	091b      	lsrs	r3, r3, #4
 80049d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049d6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80049d8:	4b82      	ldr	r3, [pc, #520]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049dc:	f003 0301 	and.w	r3, r3, #1
 80049e0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80049e2:	4b80      	ldr	r3, [pc, #512]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049e6:	08db      	lsrs	r3, r3, #3
 80049e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80049ec:	68fa      	ldr	r2, [r7, #12]
 80049ee:	fb02 f303 	mul.w	r3, r2, r3
 80049f2:	ee07 3a90 	vmov	s15, r3
 80049f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049fa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	f000 80e1 	beq.w	8004bc8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	f000 8083 	beq.w	8004b14 <HAL_RCC_GetSysClockFreq+0x204>
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	f200 80a1 	bhi.w	8004b58 <HAL_RCC_GetSysClockFreq+0x248>
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d003      	beq.n	8004a24 <HAL_RCC_GetSysClockFreq+0x114>
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d056      	beq.n	8004ad0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004a22:	e099      	b.n	8004b58 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a24:	4b6f      	ldr	r3, [pc, #444]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0320 	and.w	r3, r3, #32
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d02d      	beq.n	8004a8c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a30:	4b6c      	ldr	r3, [pc, #432]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	08db      	lsrs	r3, r3, #3
 8004a36:	f003 0303 	and.w	r3, r3, #3
 8004a3a:	4a6b      	ldr	r2, [pc, #428]	@ (8004be8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a40:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	ee07 3a90 	vmov	s15, r3
 8004a48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	ee07 3a90 	vmov	s15, r3
 8004a52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a5a:	4b62      	ldr	r3, [pc, #392]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a62:	ee07 3a90 	vmov	s15, r3
 8004a66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a6e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004bf4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004a72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a86:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004a8a:	e087      	b.n	8004b9c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	ee07 3a90 	vmov	s15, r3
 8004a92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a96:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004bf8 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004a9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a9e:	4b51      	ldr	r3, [pc, #324]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aa6:	ee07 3a90 	vmov	s15, r3
 8004aaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aae:	ed97 6a02 	vldr	s12, [r7, #8]
 8004ab2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004bf4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004ab6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004aba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004abe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ac2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004ace:	e065      	b.n	8004b9c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	ee07 3a90 	vmov	s15, r3
 8004ad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ada:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004bfc <HAL_RCC_GetSysClockFreq+0x2ec>
 8004ade:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ae2:	4b40      	ldr	r3, [pc, #256]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ae6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aea:	ee07 3a90 	vmov	s15, r3
 8004aee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004af2:	ed97 6a02 	vldr	s12, [r7, #8]
 8004af6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004bf4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004afa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004afe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b0e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004b12:	e043      	b.n	8004b9c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	ee07 3a90 	vmov	s15, r3
 8004b1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b1e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004c00 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004b22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b26:	4b2f      	ldr	r3, [pc, #188]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b2e:	ee07 3a90 	vmov	s15, r3
 8004b32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b36:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b3a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004bf4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b52:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004b56:	e021      	b.n	8004b9c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	ee07 3a90 	vmov	s15, r3
 8004b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b62:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004bfc <HAL_RCC_GetSysClockFreq+0x2ec>
 8004b66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b72:	ee07 3a90 	vmov	s15, r3
 8004b76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b7e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004bf4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b96:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004b9a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004b9c:	4b11      	ldr	r3, [pc, #68]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba0:	0a5b      	lsrs	r3, r3, #9
 8004ba2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	ee07 3a90 	vmov	s15, r3
 8004bb0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004bb4:	edd7 6a07 	vldr	s13, [r7, #28]
 8004bb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bc0:	ee17 3a90 	vmov	r3, s15
 8004bc4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004bc6:	e005      	b.n	8004bd4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	61bb      	str	r3, [r7, #24]
      break;
 8004bcc:	e002      	b.n	8004bd4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004bce:	4b07      	ldr	r3, [pc, #28]	@ (8004bec <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004bd0:	61bb      	str	r3, [r7, #24]
      break;
 8004bd2:	bf00      	nop
  }

  return sysclockfreq;
 8004bd4:	69bb      	ldr	r3, [r7, #24]
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3724      	adds	r7, #36	@ 0x24
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	58024400 	.word	0x58024400
 8004be8:	03d09000 	.word	0x03d09000
 8004bec:	003d0900 	.word	0x003d0900
 8004bf0:	007a1200 	.word	0x007a1200
 8004bf4:	46000000 	.word	0x46000000
 8004bf8:	4c742400 	.word	0x4c742400
 8004bfc:	4a742400 	.word	0x4a742400
 8004c00:	4af42400 	.word	0x4af42400

08004c04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b082      	sub	sp, #8
 8004c08:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004c0a:	f7ff fe81 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	4b10      	ldr	r3, [pc, #64]	@ (8004c54 <HAL_RCC_GetHCLKFreq+0x50>)
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	0a1b      	lsrs	r3, r3, #8
 8004c16:	f003 030f 	and.w	r3, r3, #15
 8004c1a:	490f      	ldr	r1, [pc, #60]	@ (8004c58 <HAL_RCC_GetHCLKFreq+0x54>)
 8004c1c:	5ccb      	ldrb	r3, [r1, r3]
 8004c1e:	f003 031f 	and.w	r3, r3, #31
 8004c22:	fa22 f303 	lsr.w	r3, r2, r3
 8004c26:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c28:	4b0a      	ldr	r3, [pc, #40]	@ (8004c54 <HAL_RCC_GetHCLKFreq+0x50>)
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	f003 030f 	and.w	r3, r3, #15
 8004c30:	4a09      	ldr	r2, [pc, #36]	@ (8004c58 <HAL_RCC_GetHCLKFreq+0x54>)
 8004c32:	5cd3      	ldrb	r3, [r2, r3]
 8004c34:	f003 031f 	and.w	r3, r3, #31
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c3e:	4a07      	ldr	r2, [pc, #28]	@ (8004c5c <HAL_RCC_GetHCLKFreq+0x58>)
 8004c40:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004c42:	4a07      	ldr	r2, [pc, #28]	@ (8004c60 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004c48:	4b04      	ldr	r3, [pc, #16]	@ (8004c5c <HAL_RCC_GetHCLKFreq+0x58>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3708      	adds	r7, #8
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	58024400 	.word	0x58024400
 8004c58:	0800a114 	.word	0x0800a114
 8004c5c:	24000004 	.word	0x24000004
 8004c60:	24000000 	.word	0x24000000

08004c64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004c68:	f7ff ffcc 	bl	8004c04 <HAL_RCC_GetHCLKFreq>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	4b06      	ldr	r3, [pc, #24]	@ (8004c88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c70:	69db      	ldr	r3, [r3, #28]
 8004c72:	091b      	lsrs	r3, r3, #4
 8004c74:	f003 0307 	and.w	r3, r3, #7
 8004c78:	4904      	ldr	r1, [pc, #16]	@ (8004c8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c7a:	5ccb      	ldrb	r3, [r1, r3]
 8004c7c:	f003 031f 	and.w	r3, r3, #31
 8004c80:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	bd80      	pop	{r7, pc}
 8004c88:	58024400 	.word	0x58024400
 8004c8c:	0800a114 	.word	0x0800a114

08004c90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004c94:	f7ff ffb6 	bl	8004c04 <HAL_RCC_GetHCLKFreq>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	4b06      	ldr	r3, [pc, #24]	@ (8004cb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c9c:	69db      	ldr	r3, [r3, #28]
 8004c9e:	0a1b      	lsrs	r3, r3, #8
 8004ca0:	f003 0307 	and.w	r3, r3, #7
 8004ca4:	4904      	ldr	r1, [pc, #16]	@ (8004cb8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004ca6:	5ccb      	ldrb	r3, [r1, r3]
 8004ca8:	f003 031f 	and.w	r3, r3, #31
 8004cac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	58024400 	.word	0x58024400
 8004cb8:	0800a114 	.word	0x0800a114

08004cbc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cc0:	b0c6      	sub	sp, #280	@ 0x118
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004cc8:	2300      	movs	r3, #0
 8004cca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004cce:	2300      	movs	r3, #0
 8004cd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004cd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cdc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004ce0:	2500      	movs	r5, #0
 8004ce2:	ea54 0305 	orrs.w	r3, r4, r5
 8004ce6:	d049      	beq.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004ce8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004cee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004cf2:	d02f      	beq.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004cf4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004cf8:	d828      	bhi.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004cfa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004cfe:	d01a      	beq.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004d00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d04:	d822      	bhi.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d003      	beq.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004d0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d0e:	d007      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004d10:	e01c      	b.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d12:	4bab      	ldr	r3, [pc, #684]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d16:	4aaa      	ldr	r2, [pc, #680]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004d18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004d1e:	e01a      	b.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004d20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d24:	3308      	adds	r3, #8
 8004d26:	2102      	movs	r1, #2
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f001 fc25 	bl	8006578 <RCCEx_PLL2_Config>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004d34:	e00f      	b.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004d36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d3a:	3328      	adds	r3, #40	@ 0x28
 8004d3c:	2102      	movs	r1, #2
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f001 fccc 	bl	80066dc <RCCEx_PLL3_Config>
 8004d44:	4603      	mov	r3, r0
 8004d46:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004d4a:	e004      	b.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d52:	e000      	b.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004d54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d10a      	bne.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004d5e:	4b98      	ldr	r3, [pc, #608]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004d60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d62:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004d66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d6c:	4a94      	ldr	r2, [pc, #592]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004d6e:	430b      	orrs	r3, r1
 8004d70:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d72:	e003      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004d7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d84:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004d88:	f04f 0900 	mov.w	r9, #0
 8004d8c:	ea58 0309 	orrs.w	r3, r8, r9
 8004d90:	d047      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004d92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d98:	2b04      	cmp	r3, #4
 8004d9a:	d82a      	bhi.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004d9c:	a201      	add	r2, pc, #4	@ (adr r2, 8004da4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da2:	bf00      	nop
 8004da4:	08004db9 	.word	0x08004db9
 8004da8:	08004dc7 	.word	0x08004dc7
 8004dac:	08004ddd 	.word	0x08004ddd
 8004db0:	08004dfb 	.word	0x08004dfb
 8004db4:	08004dfb 	.word	0x08004dfb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004db8:	4b81      	ldr	r3, [pc, #516]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dbc:	4a80      	ldr	r2, [pc, #512]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004dbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004dc4:	e01a      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004dc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dca:	3308      	adds	r3, #8
 8004dcc:	2100      	movs	r1, #0
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f001 fbd2 	bl	8006578 <RCCEx_PLL2_Config>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004dda:	e00f      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ddc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004de0:	3328      	adds	r3, #40	@ 0x28
 8004de2:	2100      	movs	r1, #0
 8004de4:	4618      	mov	r0, r3
 8004de6:	f001 fc79 	bl	80066dc <RCCEx_PLL3_Config>
 8004dea:	4603      	mov	r3, r0
 8004dec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004df0:	e004      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004df8:	e000      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004dfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dfc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d10a      	bne.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e04:	4b6e      	ldr	r3, [pc, #440]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e08:	f023 0107 	bic.w	r1, r3, #7
 8004e0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e12:	4a6b      	ldr	r2, [pc, #428]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e14:	430b      	orrs	r3, r1
 8004e16:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e18:	e003      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e1a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e1e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004e22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e2a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8004e2e:	f04f 0b00 	mov.w	fp, #0
 8004e32:	ea5a 030b 	orrs.w	r3, sl, fp
 8004e36:	d05b      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e3c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004e40:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004e44:	d03b      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x202>
 8004e46:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004e4a:	d834      	bhi.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004e4c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e50:	d037      	beq.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004e52:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e56:	d82e      	bhi.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004e58:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004e5c:	d033      	beq.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004e5e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004e62:	d828      	bhi.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004e64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e68:	d01a      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8004e6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e6e:	d822      	bhi.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d003      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8004e74:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e78:	d007      	beq.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8004e7a:	e01c      	b.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e7c:	4b50      	ldr	r3, [pc, #320]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e80:	4a4f      	ldr	r2, [pc, #316]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e88:	e01e      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e8e:	3308      	adds	r3, #8
 8004e90:	2100      	movs	r1, #0
 8004e92:	4618      	mov	r0, r3
 8004e94:	f001 fb70 	bl	8006578 <RCCEx_PLL2_Config>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004e9e:	e013      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ea0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ea4:	3328      	adds	r3, #40	@ 0x28
 8004ea6:	2100      	movs	r1, #0
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f001 fc17 	bl	80066dc <RCCEx_PLL3_Config>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004eb4:	e008      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004ebc:	e004      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004ebe:	bf00      	nop
 8004ec0:	e002      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004ec2:	bf00      	nop
 8004ec4:	e000      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004ec6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ec8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d10b      	bne.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004ed0:	4b3b      	ldr	r3, [pc, #236]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ed4:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004ed8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004edc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004ee0:	4a37      	ldr	r2, [pc, #220]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004ee2:	430b      	orrs	r3, r1
 8004ee4:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ee6:	e003      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ee8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004eec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004ef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004efc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004f00:	2300      	movs	r3, #0
 8004f02:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004f06:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	d05d      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004f10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f14:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004f18:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004f1c:	d03b      	beq.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8004f1e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004f22:	d834      	bhi.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004f24:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f28:	d037      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8004f2a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f2e:	d82e      	bhi.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004f30:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004f34:	d033      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8004f36:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004f3a:	d828      	bhi.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004f3c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f40:	d01a      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8004f42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f46:	d822      	bhi.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d003      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004f4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f50:	d007      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004f52:	e01c      	b.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f54:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f58:	4a19      	ldr	r2, [pc, #100]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004f5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f60:	e01e      	b.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f66:	3308      	adds	r3, #8
 8004f68:	2100      	movs	r1, #0
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f001 fb04 	bl	8006578 <RCCEx_PLL2_Config>
 8004f70:	4603      	mov	r3, r0
 8004f72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004f76:	e013      	b.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f7c:	3328      	adds	r3, #40	@ 0x28
 8004f7e:	2100      	movs	r1, #0
 8004f80:	4618      	mov	r0, r3
 8004f82:	f001 fbab 	bl	80066dc <RCCEx_PLL3_Config>
 8004f86:	4603      	mov	r3, r0
 8004f88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f8c:	e008      	b.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004f94:	e004      	b.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004f96:	bf00      	nop
 8004f98:	e002      	b.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004f9a:	bf00      	nop
 8004f9c:	e000      	b.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004f9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fa0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d10d      	bne.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004fa8:	4b05      	ldr	r3, [pc, #20]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fac:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004fb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fb4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004fb8:	4a01      	ldr	r2, [pc, #4]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004fba:	430b      	orrs	r3, r1
 8004fbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fbe:	e005      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004fc0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fc4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004fc8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004fcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fd4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004fd8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004fdc:	2300      	movs	r3, #0
 8004fde:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004fe2:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	d03a      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8004fec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ff2:	2b30      	cmp	r3, #48	@ 0x30
 8004ff4:	d01f      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8004ff6:	2b30      	cmp	r3, #48	@ 0x30
 8004ff8:	d819      	bhi.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004ffa:	2b20      	cmp	r3, #32
 8004ffc:	d00c      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004ffe:	2b20      	cmp	r3, #32
 8005000:	d815      	bhi.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8005002:	2b00      	cmp	r3, #0
 8005004:	d019      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005006:	2b10      	cmp	r3, #16
 8005008:	d111      	bne.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800500a:	4baa      	ldr	r3, [pc, #680]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800500c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500e:	4aa9      	ldr	r2, [pc, #676]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005010:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005014:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8005016:	e011      	b.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005018:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800501c:	3308      	adds	r3, #8
 800501e:	2102      	movs	r1, #2
 8005020:	4618      	mov	r0, r3
 8005022:	f001 faa9 	bl	8006578 <RCCEx_PLL2_Config>
 8005026:	4603      	mov	r3, r0
 8005028:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800502c:	e006      	b.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005034:	e002      	b.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8005036:	bf00      	nop
 8005038:	e000      	b.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800503a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800503c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10a      	bne.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005044:	4b9b      	ldr	r3, [pc, #620]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005048:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800504c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005052:	4a98      	ldr	r2, [pc, #608]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005054:	430b      	orrs	r3, r1
 8005056:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005058:	e003      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800505a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800505e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005062:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800506a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800506e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005072:	2300      	movs	r3, #0
 8005074:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005078:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800507c:	460b      	mov	r3, r1
 800507e:	4313      	orrs	r3, r2
 8005080:	d051      	beq.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005082:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005086:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005088:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800508c:	d035      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800508e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005092:	d82e      	bhi.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005094:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005098:	d031      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x442>
 800509a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800509e:	d828      	bhi.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80050a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050a4:	d01a      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x420>
 80050a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050aa:	d822      	bhi.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d003      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80050b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050b4:	d007      	beq.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80050b6:	e01c      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050b8:	4b7e      	ldr	r3, [pc, #504]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80050ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050bc:	4a7d      	ldr	r2, [pc, #500]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80050be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80050c4:	e01c      	b.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050ca:	3308      	adds	r3, #8
 80050cc:	2100      	movs	r1, #0
 80050ce:	4618      	mov	r0, r3
 80050d0:	f001 fa52 	bl	8006578 <RCCEx_PLL2_Config>
 80050d4:	4603      	mov	r3, r0
 80050d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80050da:	e011      	b.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050e0:	3328      	adds	r3, #40	@ 0x28
 80050e2:	2100      	movs	r1, #0
 80050e4:	4618      	mov	r0, r3
 80050e6:	f001 faf9 	bl	80066dc <RCCEx_PLL3_Config>
 80050ea:	4603      	mov	r3, r0
 80050ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80050f0:	e006      	b.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80050f8:	e002      	b.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80050fa:	bf00      	nop
 80050fc:	e000      	b.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80050fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005100:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005104:	2b00      	cmp	r3, #0
 8005106:	d10a      	bne.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005108:	4b6a      	ldr	r3, [pc, #424]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800510a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800510c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005110:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005114:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005116:	4a67      	ldr	r2, [pc, #412]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005118:	430b      	orrs	r3, r1
 800511a:	6513      	str	r3, [r2, #80]	@ 0x50
 800511c:	e003      	b.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800511e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005122:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005126:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800512a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800512e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005132:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005136:	2300      	movs	r3, #0
 8005138:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800513c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005140:	460b      	mov	r3, r1
 8005142:	4313      	orrs	r3, r2
 8005144:	d053      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005146:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800514a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800514c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005150:	d033      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8005152:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005156:	d82c      	bhi.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005158:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800515c:	d02f      	beq.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x502>
 800515e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005162:	d826      	bhi.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005164:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005168:	d02b      	beq.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800516a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800516e:	d820      	bhi.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005170:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005174:	d012      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8005176:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800517a:	d81a      	bhi.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800517c:	2b00      	cmp	r3, #0
 800517e:	d022      	beq.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8005180:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005184:	d115      	bne.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005186:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800518a:	3308      	adds	r3, #8
 800518c:	2101      	movs	r1, #1
 800518e:	4618      	mov	r0, r3
 8005190:	f001 f9f2 	bl	8006578 <RCCEx_PLL2_Config>
 8005194:	4603      	mov	r3, r0
 8005196:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800519a:	e015      	b.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800519c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051a0:	3328      	adds	r3, #40	@ 0x28
 80051a2:	2101      	movs	r1, #1
 80051a4:	4618      	mov	r0, r3
 80051a6:	f001 fa99 	bl	80066dc <RCCEx_PLL3_Config>
 80051aa:	4603      	mov	r3, r0
 80051ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80051b0:	e00a      	b.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80051b8:	e006      	b.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80051ba:	bf00      	nop
 80051bc:	e004      	b.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80051be:	bf00      	nop
 80051c0:	e002      	b.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80051c2:	bf00      	nop
 80051c4:	e000      	b.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80051c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d10a      	bne.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80051d0:	4b38      	ldr	r3, [pc, #224]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80051d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051d4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80051d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051de:	4a35      	ldr	r2, [pc, #212]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80051e0:	430b      	orrs	r3, r1
 80051e2:	6513      	str	r3, [r2, #80]	@ 0x50
 80051e4:	e003      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80051ea:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80051ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80051fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80051fe:	2300      	movs	r3, #0
 8005200:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005204:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005208:	460b      	mov	r3, r1
 800520a:	4313      	orrs	r3, r2
 800520c:	d058      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800520e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005212:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005216:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800521a:	d033      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800521c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005220:	d82c      	bhi.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005222:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005226:	d02f      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8005228:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800522c:	d826      	bhi.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800522e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005232:	d02b      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8005234:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005238:	d820      	bhi.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800523a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800523e:	d012      	beq.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8005240:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005244:	d81a      	bhi.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005246:	2b00      	cmp	r3, #0
 8005248:	d022      	beq.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800524a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800524e:	d115      	bne.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005250:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005254:	3308      	adds	r3, #8
 8005256:	2101      	movs	r1, #1
 8005258:	4618      	mov	r0, r3
 800525a:	f001 f98d 	bl	8006578 <RCCEx_PLL2_Config>
 800525e:	4603      	mov	r3, r0
 8005260:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005264:	e015      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005266:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800526a:	3328      	adds	r3, #40	@ 0x28
 800526c:	2101      	movs	r1, #1
 800526e:	4618      	mov	r0, r3
 8005270:	f001 fa34 	bl	80066dc <RCCEx_PLL3_Config>
 8005274:	4603      	mov	r3, r0
 8005276:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800527a:	e00a      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005282:	e006      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005284:	bf00      	nop
 8005286:	e004      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005288:	bf00      	nop
 800528a:	e002      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800528c:	bf00      	nop
 800528e:	e000      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005290:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005292:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005296:	2b00      	cmp	r3, #0
 8005298:	d10e      	bne.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800529a:	4b06      	ldr	r3, [pc, #24]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800529c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800529e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80052a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052a6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80052aa:	4a02      	ldr	r2, [pc, #8]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80052ac:	430b      	orrs	r3, r1
 80052ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80052b0:	e006      	b.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80052b2:	bf00      	nop
 80052b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80052c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80052cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052d0:	2300      	movs	r3, #0
 80052d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80052d6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80052da:	460b      	mov	r3, r1
 80052dc:	4313      	orrs	r3, r2
 80052de:	d037      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80052e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052ea:	d00e      	beq.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80052ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052f0:	d816      	bhi.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d018      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80052f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052fa:	d111      	bne.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052fc:	4bc4      	ldr	r3, [pc, #784]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80052fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005300:	4ac3      	ldr	r2, [pc, #780]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005302:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005306:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005308:	e00f      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800530a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800530e:	3308      	adds	r3, #8
 8005310:	2101      	movs	r1, #1
 8005312:	4618      	mov	r0, r3
 8005314:	f001 f930 	bl	8006578 <RCCEx_PLL2_Config>
 8005318:	4603      	mov	r3, r0
 800531a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800531e:	e004      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005326:	e000      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8005328:	bf00      	nop
    }

    if (ret == HAL_OK)
 800532a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800532e:	2b00      	cmp	r3, #0
 8005330:	d10a      	bne.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005332:	4bb7      	ldr	r3, [pc, #732]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005334:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005336:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800533a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800533e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005340:	4ab3      	ldr	r2, [pc, #716]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005342:	430b      	orrs	r3, r1
 8005344:	6513      	str	r3, [r2, #80]	@ 0x50
 8005346:	e003      	b.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005348:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800534c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005350:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005358:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800535c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005360:	2300      	movs	r3, #0
 8005362:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005366:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800536a:	460b      	mov	r3, r1
 800536c:	4313      	orrs	r3, r2
 800536e:	d039      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005370:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005374:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005376:	2b03      	cmp	r3, #3
 8005378:	d81c      	bhi.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800537a:	a201      	add	r2, pc, #4	@ (adr r2, 8005380 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800537c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005380:	080053bd 	.word	0x080053bd
 8005384:	08005391 	.word	0x08005391
 8005388:	0800539f 	.word	0x0800539f
 800538c:	080053bd 	.word	0x080053bd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005390:	4b9f      	ldr	r3, [pc, #636]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005394:	4a9e      	ldr	r2, [pc, #632]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005396:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800539a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800539c:	e00f      	b.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800539e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053a2:	3308      	adds	r3, #8
 80053a4:	2102      	movs	r1, #2
 80053a6:	4618      	mov	r0, r3
 80053a8:	f001 f8e6 	bl	8006578 <RCCEx_PLL2_Config>
 80053ac:	4603      	mov	r3, r0
 80053ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80053b2:	e004      	b.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80053ba:	e000      	b.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80053bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d10a      	bne.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80053c6:	4b92      	ldr	r3, [pc, #584]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80053c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053ca:	f023 0103 	bic.w	r1, r3, #3
 80053ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053d4:	4a8e      	ldr	r2, [pc, #568]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80053d6:	430b      	orrs	r3, r1
 80053d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80053da:	e003      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80053e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80053e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ec:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80053f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053f4:	2300      	movs	r3, #0
 80053f6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80053fa:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80053fe:	460b      	mov	r3, r1
 8005400:	4313      	orrs	r3, r2
 8005402:	f000 8099 	beq.w	8005538 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005406:	4b83      	ldr	r3, [pc, #524]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a82      	ldr	r2, [pc, #520]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800540c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005410:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005412:	f7fc f8a3 	bl	800155c <HAL_GetTick>
 8005416:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800541a:	e00b      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800541c:	f7fc f89e 	bl	800155c <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	2b64      	cmp	r3, #100	@ 0x64
 800542a:	d903      	bls.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005432:	e005      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005434:	4b77      	ldr	r3, [pc, #476]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800543c:	2b00      	cmp	r3, #0
 800543e:	d0ed      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8005440:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005444:	2b00      	cmp	r3, #0
 8005446:	d173      	bne.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005448:	4b71      	ldr	r3, [pc, #452]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800544a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800544c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005450:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005454:	4053      	eors	r3, r2
 8005456:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800545a:	2b00      	cmp	r3, #0
 800545c:	d015      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800545e:	4b6c      	ldr	r3, [pc, #432]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005460:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005462:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005466:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800546a:	4b69      	ldr	r3, [pc, #420]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800546c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800546e:	4a68      	ldr	r2, [pc, #416]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005470:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005474:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005476:	4b66      	ldr	r3, [pc, #408]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800547a:	4a65      	ldr	r2, [pc, #404]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800547c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005480:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005482:	4a63      	ldr	r2, [pc, #396]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005484:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005488:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800548a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800548e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005492:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005496:	d118      	bne.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005498:	f7fc f860 	bl	800155c <HAL_GetTick>
 800549c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80054a0:	e00d      	b.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054a2:	f7fc f85b 	bl	800155c <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80054ac:	1ad2      	subs	r2, r2, r3
 80054ae:	f241 3388 	movw	r3, #5000	@ 0x1388
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d903      	bls.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80054bc:	e005      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80054be:	4b54      	ldr	r3, [pc, #336]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80054c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054c2:	f003 0302 	and.w	r3, r3, #2
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d0eb      	beq.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80054ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d129      	bne.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80054da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054e2:	d10e      	bne.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x846>
 80054e4:	4b4a      	ldr	r3, [pc, #296]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80054e6:	691b      	ldr	r3, [r3, #16]
 80054e8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80054ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80054f4:	091a      	lsrs	r2, r3, #4
 80054f6:	4b48      	ldr	r3, [pc, #288]	@ (8005618 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80054f8:	4013      	ands	r3, r2
 80054fa:	4a45      	ldr	r2, [pc, #276]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80054fc:	430b      	orrs	r3, r1
 80054fe:	6113      	str	r3, [r2, #16]
 8005500:	e005      	b.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8005502:	4b43      	ldr	r3, [pc, #268]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	4a42      	ldr	r2, [pc, #264]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005508:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800550c:	6113      	str	r3, [r2, #16]
 800550e:	4b40      	ldr	r3, [pc, #256]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005510:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005512:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005516:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800551a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800551e:	4a3c      	ldr	r2, [pc, #240]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005520:	430b      	orrs	r3, r1
 8005522:	6713      	str	r3, [r2, #112]	@ 0x70
 8005524:	e008      	b.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005526:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800552a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800552e:	e003      	b.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005530:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005534:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005538:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800553c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005540:	f002 0301 	and.w	r3, r2, #1
 8005544:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005548:	2300      	movs	r3, #0
 800554a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800554e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005552:	460b      	mov	r3, r1
 8005554:	4313      	orrs	r3, r2
 8005556:	f000 808f 	beq.w	8005678 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800555a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800555e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005560:	2b28      	cmp	r3, #40	@ 0x28
 8005562:	d871      	bhi.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8005564:	a201      	add	r2, pc, #4	@ (adr r2, 800556c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8005566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800556a:	bf00      	nop
 800556c:	08005651 	.word	0x08005651
 8005570:	08005649 	.word	0x08005649
 8005574:	08005649 	.word	0x08005649
 8005578:	08005649 	.word	0x08005649
 800557c:	08005649 	.word	0x08005649
 8005580:	08005649 	.word	0x08005649
 8005584:	08005649 	.word	0x08005649
 8005588:	08005649 	.word	0x08005649
 800558c:	0800561d 	.word	0x0800561d
 8005590:	08005649 	.word	0x08005649
 8005594:	08005649 	.word	0x08005649
 8005598:	08005649 	.word	0x08005649
 800559c:	08005649 	.word	0x08005649
 80055a0:	08005649 	.word	0x08005649
 80055a4:	08005649 	.word	0x08005649
 80055a8:	08005649 	.word	0x08005649
 80055ac:	08005633 	.word	0x08005633
 80055b0:	08005649 	.word	0x08005649
 80055b4:	08005649 	.word	0x08005649
 80055b8:	08005649 	.word	0x08005649
 80055bc:	08005649 	.word	0x08005649
 80055c0:	08005649 	.word	0x08005649
 80055c4:	08005649 	.word	0x08005649
 80055c8:	08005649 	.word	0x08005649
 80055cc:	08005651 	.word	0x08005651
 80055d0:	08005649 	.word	0x08005649
 80055d4:	08005649 	.word	0x08005649
 80055d8:	08005649 	.word	0x08005649
 80055dc:	08005649 	.word	0x08005649
 80055e0:	08005649 	.word	0x08005649
 80055e4:	08005649 	.word	0x08005649
 80055e8:	08005649 	.word	0x08005649
 80055ec:	08005651 	.word	0x08005651
 80055f0:	08005649 	.word	0x08005649
 80055f4:	08005649 	.word	0x08005649
 80055f8:	08005649 	.word	0x08005649
 80055fc:	08005649 	.word	0x08005649
 8005600:	08005649 	.word	0x08005649
 8005604:	08005649 	.word	0x08005649
 8005608:	08005649 	.word	0x08005649
 800560c:	08005651 	.word	0x08005651
 8005610:	58024400 	.word	0x58024400
 8005614:	58024800 	.word	0x58024800
 8005618:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800561c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005620:	3308      	adds	r3, #8
 8005622:	2101      	movs	r1, #1
 8005624:	4618      	mov	r0, r3
 8005626:	f000 ffa7 	bl	8006578 <RCCEx_PLL2_Config>
 800562a:	4603      	mov	r3, r0
 800562c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005630:	e00f      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005632:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005636:	3328      	adds	r3, #40	@ 0x28
 8005638:	2101      	movs	r1, #1
 800563a:	4618      	mov	r0, r3
 800563c:	f001 f84e 	bl	80066dc <RCCEx_PLL3_Config>
 8005640:	4603      	mov	r3, r0
 8005642:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005646:	e004      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800564e:	e000      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8005650:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005652:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005656:	2b00      	cmp	r3, #0
 8005658:	d10a      	bne.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800565a:	4bbf      	ldr	r3, [pc, #764]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800565c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800565e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005662:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005666:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005668:	4abb      	ldr	r2, [pc, #748]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800566a:	430b      	orrs	r3, r1
 800566c:	6553      	str	r3, [r2, #84]	@ 0x54
 800566e:	e003      	b.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005670:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005674:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005678:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800567c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005680:	f002 0302 	and.w	r3, r2, #2
 8005684:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005688:	2300      	movs	r3, #0
 800568a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800568e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005692:	460b      	mov	r3, r1
 8005694:	4313      	orrs	r3, r2
 8005696:	d041      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005698:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800569c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800569e:	2b05      	cmp	r3, #5
 80056a0:	d824      	bhi.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80056a2:	a201      	add	r2, pc, #4	@ (adr r2, 80056a8 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80056a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056a8:	080056f5 	.word	0x080056f5
 80056ac:	080056c1 	.word	0x080056c1
 80056b0:	080056d7 	.word	0x080056d7
 80056b4:	080056f5 	.word	0x080056f5
 80056b8:	080056f5 	.word	0x080056f5
 80056bc:	080056f5 	.word	0x080056f5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80056c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056c4:	3308      	adds	r3, #8
 80056c6:	2101      	movs	r1, #1
 80056c8:	4618      	mov	r0, r3
 80056ca:	f000 ff55 	bl	8006578 <RCCEx_PLL2_Config>
 80056ce:	4603      	mov	r3, r0
 80056d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80056d4:	e00f      	b.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80056d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056da:	3328      	adds	r3, #40	@ 0x28
 80056dc:	2101      	movs	r1, #1
 80056de:	4618      	mov	r0, r3
 80056e0:	f000 fffc 	bl	80066dc <RCCEx_PLL3_Config>
 80056e4:	4603      	mov	r3, r0
 80056e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80056ea:	e004      	b.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80056f2:	e000      	b.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80056f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d10a      	bne.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80056fe:	4b96      	ldr	r3, [pc, #600]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005700:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005702:	f023 0107 	bic.w	r1, r3, #7
 8005706:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800570a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800570c:	4a92      	ldr	r2, [pc, #584]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800570e:	430b      	orrs	r3, r1
 8005710:	6553      	str	r3, [r2, #84]	@ 0x54
 8005712:	e003      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005714:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005718:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800571c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005724:	f002 0304 	and.w	r3, r2, #4
 8005728:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800572c:	2300      	movs	r3, #0
 800572e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005732:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005736:	460b      	mov	r3, r1
 8005738:	4313      	orrs	r3, r2
 800573a:	d044      	beq.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800573c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005744:	2b05      	cmp	r3, #5
 8005746:	d825      	bhi.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8005748:	a201      	add	r2, pc, #4	@ (adr r2, 8005750 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800574a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800574e:	bf00      	nop
 8005750:	0800579d 	.word	0x0800579d
 8005754:	08005769 	.word	0x08005769
 8005758:	0800577f 	.word	0x0800577f
 800575c:	0800579d 	.word	0x0800579d
 8005760:	0800579d 	.word	0x0800579d
 8005764:	0800579d 	.word	0x0800579d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005768:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800576c:	3308      	adds	r3, #8
 800576e:	2101      	movs	r1, #1
 8005770:	4618      	mov	r0, r3
 8005772:	f000 ff01 	bl	8006578 <RCCEx_PLL2_Config>
 8005776:	4603      	mov	r3, r0
 8005778:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800577c:	e00f      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800577e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005782:	3328      	adds	r3, #40	@ 0x28
 8005784:	2101      	movs	r1, #1
 8005786:	4618      	mov	r0, r3
 8005788:	f000 ffa8 	bl	80066dc <RCCEx_PLL3_Config>
 800578c:	4603      	mov	r3, r0
 800578e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005792:	e004      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800579a:	e000      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800579c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800579e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10b      	bne.n	80057be <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80057a6:	4b6c      	ldr	r3, [pc, #432]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80057a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057aa:	f023 0107 	bic.w	r1, r3, #7
 80057ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057b6:	4a68      	ldr	r2, [pc, #416]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80057b8:	430b      	orrs	r3, r1
 80057ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80057bc:	e003      	b.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80057c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80057c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ce:	f002 0320 	and.w	r3, r2, #32
 80057d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80057d6:	2300      	movs	r3, #0
 80057d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80057dc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80057e0:	460b      	mov	r3, r1
 80057e2:	4313      	orrs	r3, r2
 80057e4:	d055      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80057e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057f2:	d033      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80057f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057f8:	d82c      	bhi.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80057fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057fe:	d02f      	beq.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8005800:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005804:	d826      	bhi.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005806:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800580a:	d02b      	beq.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800580c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005810:	d820      	bhi.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005812:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005816:	d012      	beq.n	800583e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8005818:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800581c:	d81a      	bhi.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800581e:	2b00      	cmp	r3, #0
 8005820:	d022      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8005822:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005826:	d115      	bne.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800582c:	3308      	adds	r3, #8
 800582e:	2100      	movs	r1, #0
 8005830:	4618      	mov	r0, r3
 8005832:	f000 fea1 	bl	8006578 <RCCEx_PLL2_Config>
 8005836:	4603      	mov	r3, r0
 8005838:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800583c:	e015      	b.n	800586a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800583e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005842:	3328      	adds	r3, #40	@ 0x28
 8005844:	2102      	movs	r1, #2
 8005846:	4618      	mov	r0, r3
 8005848:	f000 ff48 	bl	80066dc <RCCEx_PLL3_Config>
 800584c:	4603      	mov	r3, r0
 800584e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005852:	e00a      	b.n	800586a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800585a:	e006      	b.n	800586a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800585c:	bf00      	nop
 800585e:	e004      	b.n	800586a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005860:	bf00      	nop
 8005862:	e002      	b.n	800586a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005864:	bf00      	nop
 8005866:	e000      	b.n	800586a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005868:	bf00      	nop
    }

    if (ret == HAL_OK)
 800586a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800586e:	2b00      	cmp	r3, #0
 8005870:	d10b      	bne.n	800588a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005872:	4b39      	ldr	r3, [pc, #228]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005876:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800587a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800587e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005882:	4a35      	ldr	r2, [pc, #212]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005884:	430b      	orrs	r3, r1
 8005886:	6553      	str	r3, [r2, #84]	@ 0x54
 8005888:	e003      	b.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800588a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800588e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005892:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800589e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80058a2:	2300      	movs	r3, #0
 80058a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80058a8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80058ac:	460b      	mov	r3, r1
 80058ae:	4313      	orrs	r3, r2
 80058b0:	d058      	beq.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80058b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80058ba:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80058be:	d033      	beq.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80058c0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80058c4:	d82c      	bhi.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80058c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058ca:	d02f      	beq.n	800592c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80058cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058d0:	d826      	bhi.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80058d2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80058d6:	d02b      	beq.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80058d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80058dc:	d820      	bhi.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80058de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058e2:	d012      	beq.n	800590a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80058e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058e8:	d81a      	bhi.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d022      	beq.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80058ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058f2:	d115      	bne.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80058f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058f8:	3308      	adds	r3, #8
 80058fa:	2100      	movs	r1, #0
 80058fc:	4618      	mov	r0, r3
 80058fe:	f000 fe3b 	bl	8006578 <RCCEx_PLL2_Config>
 8005902:	4603      	mov	r3, r0
 8005904:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005908:	e015      	b.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800590a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800590e:	3328      	adds	r3, #40	@ 0x28
 8005910:	2102      	movs	r1, #2
 8005912:	4618      	mov	r0, r3
 8005914:	f000 fee2 	bl	80066dc <RCCEx_PLL3_Config>
 8005918:	4603      	mov	r3, r0
 800591a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800591e:	e00a      	b.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005926:	e006      	b.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005928:	bf00      	nop
 800592a:	e004      	b.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800592c:	bf00      	nop
 800592e:	e002      	b.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005930:	bf00      	nop
 8005932:	e000      	b.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005934:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005936:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800593a:	2b00      	cmp	r3, #0
 800593c:	d10e      	bne.n	800595c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800593e:	4b06      	ldr	r3, [pc, #24]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005942:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005946:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800594a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800594e:	4a02      	ldr	r2, [pc, #8]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005950:	430b      	orrs	r3, r1
 8005952:	6593      	str	r3, [r2, #88]	@ 0x58
 8005954:	e006      	b.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8005956:	bf00      	nop
 8005958:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800595c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005960:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005964:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800596c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005970:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005974:	2300      	movs	r3, #0
 8005976:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800597a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800597e:	460b      	mov	r3, r1
 8005980:	4313      	orrs	r3, r2
 8005982:	d055      	beq.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005984:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005988:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800598c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005990:	d033      	beq.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8005992:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005996:	d82c      	bhi.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005998:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800599c:	d02f      	beq.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800599e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059a2:	d826      	bhi.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80059a4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80059a8:	d02b      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80059aa:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80059ae:	d820      	bhi.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80059b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059b4:	d012      	beq.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80059b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059ba:	d81a      	bhi.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d022      	beq.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80059c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059c4:	d115      	bne.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059ca:	3308      	adds	r3, #8
 80059cc:	2100      	movs	r1, #0
 80059ce:	4618      	mov	r0, r3
 80059d0:	f000 fdd2 	bl	8006578 <RCCEx_PLL2_Config>
 80059d4:	4603      	mov	r3, r0
 80059d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80059da:	e015      	b.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80059dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059e0:	3328      	adds	r3, #40	@ 0x28
 80059e2:	2102      	movs	r1, #2
 80059e4:	4618      	mov	r0, r3
 80059e6:	f000 fe79 	bl	80066dc <RCCEx_PLL3_Config>
 80059ea:	4603      	mov	r3, r0
 80059ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80059f0:	e00a      	b.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80059f8:	e006      	b.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80059fa:	bf00      	nop
 80059fc:	e004      	b.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80059fe:	bf00      	nop
 8005a00:	e002      	b.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005a02:	bf00      	nop
 8005a04:	e000      	b.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005a06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d10b      	bne.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005a10:	4ba0      	ldr	r3, [pc, #640]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a14:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005a18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a1c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a20:	4a9c      	ldr	r2, [pc, #624]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005a22:	430b      	orrs	r3, r1
 8005a24:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a26:	e003      	b.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8005a30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a38:	f002 0308 	and.w	r3, r2, #8
 8005a3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005a40:	2300      	movs	r3, #0
 8005a42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005a46:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005a4a:	460b      	mov	r3, r1
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	d01e      	beq.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8005a50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a5c:	d10c      	bne.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005a5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a62:	3328      	adds	r3, #40	@ 0x28
 8005a64:	2102      	movs	r1, #2
 8005a66:	4618      	mov	r0, r3
 8005a68:	f000 fe38 	bl	80066dc <RCCEx_PLL3_Config>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d002      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8005a78:	4b86      	ldr	r3, [pc, #536]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005a7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a7c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a88:	4a82      	ldr	r2, [pc, #520]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005a8a:	430b      	orrs	r3, r1
 8005a8c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005a8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a96:	f002 0310 	and.w	r3, r2, #16
 8005a9a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005aa4:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	d01e      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005aae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ab2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ab6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005aba:	d10c      	bne.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005abc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ac0:	3328      	adds	r3, #40	@ 0x28
 8005ac2:	2102      	movs	r1, #2
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f000 fe09 	bl	80066dc <RCCEx_PLL3_Config>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d002      	beq.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005ad6:	4b6f      	ldr	r3, [pc, #444]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ada:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005ade:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ae2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ae6:	4a6b      	ldr	r2, [pc, #428]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005ae8:	430b      	orrs	r3, r1
 8005aea:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005aec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005af4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005af8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005afa:	2300      	movs	r3, #0
 8005afc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005afe:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005b02:	460b      	mov	r3, r1
 8005b04:	4313      	orrs	r3, r2
 8005b06:	d03e      	beq.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005b08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b0c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b14:	d022      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8005b16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b1a:	d81b      	bhi.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d003      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8005b20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b24:	d00b      	beq.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8005b26:	e015      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b2c:	3308      	adds	r3, #8
 8005b2e:	2100      	movs	r1, #0
 8005b30:	4618      	mov	r0, r3
 8005b32:	f000 fd21 	bl	8006578 <RCCEx_PLL2_Config>
 8005b36:	4603      	mov	r3, r0
 8005b38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005b3c:	e00f      	b.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005b3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b42:	3328      	adds	r3, #40	@ 0x28
 8005b44:	2102      	movs	r1, #2
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 fdc8 	bl	80066dc <RCCEx_PLL3_Config>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005b52:	e004      	b.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005b5a:	e000      	b.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8005b5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10b      	bne.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b66:	4b4b      	ldr	r3, [pc, #300]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b6a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005b6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b72:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b76:	4a47      	ldr	r2, [pc, #284]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005b78:	430b      	orrs	r3, r1
 8005b7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b7c:	e003      	b.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b7e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005b82:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005b92:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b94:	2300      	movs	r3, #0
 8005b96:	677b      	str	r3, [r7, #116]	@ 0x74
 8005b98:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005b9c:	460b      	mov	r3, r1
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	d03b      	beq.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005ba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ba6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005baa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005bae:	d01f      	beq.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8005bb0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005bb4:	d818      	bhi.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8005bb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bba:	d003      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8005bbc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005bc0:	d007      	beq.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8005bc2:	e011      	b.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bc4:	4b33      	ldr	r3, [pc, #204]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc8:	4a32      	ldr	r2, [pc, #200]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005bca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005bd0:	e00f      	b.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005bd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bd6:	3328      	adds	r3, #40	@ 0x28
 8005bd8:	2101      	movs	r1, #1
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f000 fd7e 	bl	80066dc <RCCEx_PLL3_Config>
 8005be0:	4603      	mov	r3, r0
 8005be2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8005be6:	e004      	b.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005bee:	e000      	b.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8005bf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bf2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d10b      	bne.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005bfa:	4b26      	ldr	r3, [pc, #152]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bfe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005c02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c0a:	4a22      	ldr	r2, [pc, #136]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005c0c:	430b      	orrs	r3, r1
 8005c0e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c10:	e003      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c12:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c16:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005c1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c22:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005c26:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c28:	2300      	movs	r3, #0
 8005c2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005c2c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005c30:	460b      	mov	r3, r1
 8005c32:	4313      	orrs	r3, r2
 8005c34:	d034      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005c36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d003      	beq.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8005c40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c44:	d007      	beq.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8005c46:	e011      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c48:	4b12      	ldr	r3, [pc, #72]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c4c:	4a11      	ldr	r2, [pc, #68]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005c4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005c54:	e00e      	b.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005c56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c5a:	3308      	adds	r3, #8
 8005c5c:	2102      	movs	r1, #2
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f000 fc8a 	bl	8006578 <RCCEx_PLL2_Config>
 8005c64:	4603      	mov	r3, r0
 8005c66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005c6a:	e003      	b.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005c72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d10d      	bne.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005c7c:	4b05      	ldr	r3, [pc, #20]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005c7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c80:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c8a:	4a02      	ldr	r2, [pc, #8]	@ (8005c94 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005c8c:	430b      	orrs	r3, r1
 8005c8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005c90:	e006      	b.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8005c92:	bf00      	nop
 8005c94:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c98:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c9c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005ca0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005cac:	663b      	str	r3, [r7, #96]	@ 0x60
 8005cae:	2300      	movs	r3, #0
 8005cb0:	667b      	str	r3, [r7, #100]	@ 0x64
 8005cb2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005cb6:	460b      	mov	r3, r1
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	d00c      	beq.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005cbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cc0:	3328      	adds	r3, #40	@ 0x28
 8005cc2:	2102      	movs	r1, #2
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f000 fd09 	bl	80066dc <RCCEx_PLL3_Config>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d002      	beq.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005cd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cde:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005ce2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ce8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005cec:	460b      	mov	r3, r1
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	d036      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005cf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cf6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005cf8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cfc:	d018      	beq.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8005cfe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d02:	d811      	bhi.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005d04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d08:	d014      	beq.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8005d0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d0e:	d80b      	bhi.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d011      	beq.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8005d14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d18:	d106      	bne.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d1a:	4bb7      	ldr	r3, [pc, #732]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d1e:	4ab6      	ldr	r2, [pc, #728]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005d20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d24:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005d26:	e008      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005d2e:	e004      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005d30:	bf00      	nop
 8005d32:	e002      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005d34:	bf00      	nop
 8005d36:	e000      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005d38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d10a      	bne.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005d42:	4bad      	ldr	r3, [pc, #692]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d46:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005d4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d50:	4aa9      	ldr	r2, [pc, #676]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005d52:	430b      	orrs	r3, r1
 8005d54:	6553      	str	r3, [r2, #84]	@ 0x54
 8005d56:	e003      	b.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d5c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005d60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d68:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005d6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d6e:	2300      	movs	r3, #0
 8005d70:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d72:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005d76:	460b      	mov	r3, r1
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	d009      	beq.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005d7c:	4b9e      	ldr	r3, [pc, #632]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d80:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005d84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d8a:	4a9b      	ldr	r2, [pc, #620]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005d8c:	430b      	orrs	r3, r1
 8005d8e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005d90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d98:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005d9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d9e:	2300      	movs	r3, #0
 8005da0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005da2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005da6:	460b      	mov	r3, r1
 8005da8:	4313      	orrs	r3, r2
 8005daa:	d009      	beq.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005dac:	4b92      	ldr	r3, [pc, #584]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005dae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005db0:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005db4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005db8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005dba:	4a8f      	ldr	r2, [pc, #572]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005dbc:	430b      	orrs	r3, r1
 8005dbe:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005dc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc8:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005dcc:	643b      	str	r3, [r7, #64]	@ 0x40
 8005dce:	2300      	movs	r3, #0
 8005dd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dd2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005dd6:	460b      	mov	r3, r1
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	d00e      	beq.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005ddc:	4b86      	ldr	r3, [pc, #536]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005dde:	691b      	ldr	r3, [r3, #16]
 8005de0:	4a85      	ldr	r2, [pc, #532]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005de2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005de6:	6113      	str	r3, [r2, #16]
 8005de8:	4b83      	ldr	r3, [pc, #524]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005dea:	6919      	ldr	r1, [r3, #16]
 8005dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005df0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005df4:	4a80      	ldr	r2, [pc, #512]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005df6:	430b      	orrs	r3, r1
 8005df8:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005dfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e02:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005e06:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e08:	2300      	movs	r3, #0
 8005e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e0c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005e10:	460b      	mov	r3, r1
 8005e12:	4313      	orrs	r3, r2
 8005e14:	d009      	beq.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005e16:	4b78      	ldr	r3, [pc, #480]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e1a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005e1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e24:	4a74      	ldr	r2, [pc, #464]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005e26:	430b      	orrs	r3, r1
 8005e28:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005e2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e32:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005e36:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e38:	2300      	movs	r3, #0
 8005e3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e3c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005e40:	460b      	mov	r3, r1
 8005e42:	4313      	orrs	r3, r2
 8005e44:	d00a      	beq.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005e46:	4b6c      	ldr	r3, [pc, #432]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005e48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e4a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005e4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e56:	4a68      	ldr	r2, [pc, #416]	@ (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005e58:	430b      	orrs	r3, r1
 8005e5a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005e5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e64:	2100      	movs	r1, #0
 8005e66:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005e68:	f003 0301 	and.w	r3, r3, #1
 8005e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e6e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005e72:	460b      	mov	r3, r1
 8005e74:	4313      	orrs	r3, r2
 8005e76:	d011      	beq.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e7c:	3308      	adds	r3, #8
 8005e7e:	2100      	movs	r1, #0
 8005e80:	4618      	mov	r0, r3
 8005e82:	f000 fb79 	bl	8006578 <RCCEx_PLL2_Config>
 8005e86:	4603      	mov	r3, r0
 8005e88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005e8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d003      	beq.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005e9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea4:	2100      	movs	r1, #0
 8005ea6:	6239      	str	r1, [r7, #32]
 8005ea8:	f003 0302 	and.w	r3, r3, #2
 8005eac:	627b      	str	r3, [r7, #36]	@ 0x24
 8005eae:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	d011      	beq.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005eb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ebc:	3308      	adds	r3, #8
 8005ebe:	2101      	movs	r1, #1
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f000 fb59 	bl	8006578 <RCCEx_PLL2_Config>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005ecc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d003      	beq.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ed4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ed8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005edc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee4:	2100      	movs	r1, #0
 8005ee6:	61b9      	str	r1, [r7, #24]
 8005ee8:	f003 0304 	and.w	r3, r3, #4
 8005eec:	61fb      	str	r3, [r7, #28]
 8005eee:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005ef2:	460b      	mov	r3, r1
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	d011      	beq.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005ef8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005efc:	3308      	adds	r3, #8
 8005efe:	2102      	movs	r1, #2
 8005f00:	4618      	mov	r0, r3
 8005f02:	f000 fb39 	bl	8006578 <RCCEx_PLL2_Config>
 8005f06:	4603      	mov	r3, r0
 8005f08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005f0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d003      	beq.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005f1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f24:	2100      	movs	r1, #0
 8005f26:	6139      	str	r1, [r7, #16]
 8005f28:	f003 0308 	and.w	r3, r3, #8
 8005f2c:	617b      	str	r3, [r7, #20]
 8005f2e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005f32:	460b      	mov	r3, r1
 8005f34:	4313      	orrs	r3, r2
 8005f36:	d011      	beq.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005f38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f3c:	3328      	adds	r3, #40	@ 0x28
 8005f3e:	2100      	movs	r1, #0
 8005f40:	4618      	mov	r0, r3
 8005f42:	f000 fbcb 	bl	80066dc <RCCEx_PLL3_Config>
 8005f46:	4603      	mov	r3, r0
 8005f48:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8005f4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d003      	beq.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f58:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005f5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f64:	2100      	movs	r1, #0
 8005f66:	60b9      	str	r1, [r7, #8]
 8005f68:	f003 0310 	and.w	r3, r3, #16
 8005f6c:	60fb      	str	r3, [r7, #12]
 8005f6e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005f72:	460b      	mov	r3, r1
 8005f74:	4313      	orrs	r3, r2
 8005f76:	d011      	beq.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005f78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f7c:	3328      	adds	r3, #40	@ 0x28
 8005f7e:	2101      	movs	r1, #1
 8005f80:	4618      	mov	r0, r3
 8005f82:	f000 fbab 	bl	80066dc <RCCEx_PLL3_Config>
 8005f86:	4603      	mov	r3, r0
 8005f88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005f8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d003      	beq.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005f9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa4:	2100      	movs	r1, #0
 8005fa6:	6039      	str	r1, [r7, #0]
 8005fa8:	f003 0320 	and.w	r3, r3, #32
 8005fac:	607b      	str	r3, [r7, #4]
 8005fae:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005fb2:	460b      	mov	r3, r1
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	d011      	beq.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005fb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fbc:	3328      	adds	r3, #40	@ 0x28
 8005fbe:	2102      	movs	r1, #2
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f000 fb8b 	bl	80066dc <RCCEx_PLL3_Config>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005fcc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d003      	beq.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fd4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005fd8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8005fdc:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d101      	bne.n	8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	e000      	b.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ff6:	bf00      	nop
 8005ff8:	58024400 	.word	0x58024400

08005ffc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006000:	f7fe fe00 	bl	8004c04 <HAL_RCC_GetHCLKFreq>
 8006004:	4602      	mov	r2, r0
 8006006:	4b06      	ldr	r3, [pc, #24]	@ (8006020 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006008:	6a1b      	ldr	r3, [r3, #32]
 800600a:	091b      	lsrs	r3, r3, #4
 800600c:	f003 0307 	and.w	r3, r3, #7
 8006010:	4904      	ldr	r1, [pc, #16]	@ (8006024 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006012:	5ccb      	ldrb	r3, [r1, r3]
 8006014:	f003 031f 	and.w	r3, r3, #31
 8006018:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800601c:	4618      	mov	r0, r3
 800601e:	bd80      	pop	{r7, pc}
 8006020:	58024400 	.word	0x58024400
 8006024:	0800a114 	.word	0x0800a114

08006028 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006028:	b480      	push	{r7}
 800602a:	b089      	sub	sp, #36	@ 0x24
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006030:	4ba1      	ldr	r3, [pc, #644]	@ (80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006034:	f003 0303 	and.w	r3, r3, #3
 8006038:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800603a:	4b9f      	ldr	r3, [pc, #636]	@ (80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800603c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800603e:	0b1b      	lsrs	r3, r3, #12
 8006040:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006044:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006046:	4b9c      	ldr	r3, [pc, #624]	@ (80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800604a:	091b      	lsrs	r3, r3, #4
 800604c:	f003 0301 	and.w	r3, r3, #1
 8006050:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006052:	4b99      	ldr	r3, [pc, #612]	@ (80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006054:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006056:	08db      	lsrs	r3, r3, #3
 8006058:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800605c:	693a      	ldr	r2, [r7, #16]
 800605e:	fb02 f303 	mul.w	r3, r2, r3
 8006062:	ee07 3a90 	vmov	s15, r3
 8006066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800606a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	2b00      	cmp	r3, #0
 8006072:	f000 8111 	beq.w	8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006076:	69bb      	ldr	r3, [r7, #24]
 8006078:	2b02      	cmp	r3, #2
 800607a:	f000 8083 	beq.w	8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	2b02      	cmp	r3, #2
 8006082:	f200 80a1 	bhi.w	80061c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d003      	beq.n	8006094 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d056      	beq.n	8006140 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006092:	e099      	b.n	80061c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006094:	4b88      	ldr	r3, [pc, #544]	@ (80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 0320 	and.w	r3, r3, #32
 800609c:	2b00      	cmp	r3, #0
 800609e:	d02d      	beq.n	80060fc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80060a0:	4b85      	ldr	r3, [pc, #532]	@ (80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	08db      	lsrs	r3, r3, #3
 80060a6:	f003 0303 	and.w	r3, r3, #3
 80060aa:	4a84      	ldr	r2, [pc, #528]	@ (80062bc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80060ac:	fa22 f303 	lsr.w	r3, r2, r3
 80060b0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	ee07 3a90 	vmov	s15, r3
 80060b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	ee07 3a90 	vmov	s15, r3
 80060c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060ca:	4b7b      	ldr	r3, [pc, #492]	@ (80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060d2:	ee07 3a90 	vmov	s15, r3
 80060d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060da:	ed97 6a03 	vldr	s12, [r7, #12]
 80060de:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80062c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80060e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060f6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80060fa:	e087      	b.n	800620c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	ee07 3a90 	vmov	s15, r3
 8006102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006106:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800610a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800610e:	4b6a      	ldr	r3, [pc, #424]	@ (80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006110:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006112:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006116:	ee07 3a90 	vmov	s15, r3
 800611a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800611e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006122:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80062c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006126:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800612a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800612e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006132:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800613a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800613e:	e065      	b.n	800620c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	ee07 3a90 	vmov	s15, r3
 8006146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800614a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80062c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800614e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006152:	4b59      	ldr	r3, [pc, #356]	@ (80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006156:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800615a:	ee07 3a90 	vmov	s15, r3
 800615e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006162:	ed97 6a03 	vldr	s12, [r7, #12]
 8006166:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80062c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800616a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800616e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006172:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006176:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800617a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800617e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006182:	e043      	b.n	800620c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	ee07 3a90 	vmov	s15, r3
 800618a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800618e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80062cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006192:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006196:	4b48      	ldr	r3, [pc, #288]	@ (80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800619a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800619e:	ee07 3a90 	vmov	s15, r3
 80061a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80061aa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80062c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80061ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061c6:	e021      	b.n	800620c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	ee07 3a90 	vmov	s15, r3
 80061ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061d2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80062c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80061d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061da:	4b37      	ldr	r3, [pc, #220]	@ (80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061e2:	ee07 3a90 	vmov	s15, r3
 80061e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80061ee:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80062c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80061f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006202:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006206:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800620a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800620c:	4b2a      	ldr	r3, [pc, #168]	@ (80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800620e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006210:	0a5b      	lsrs	r3, r3, #9
 8006212:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006216:	ee07 3a90 	vmov	s15, r3
 800621a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800621e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006222:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006226:	edd7 6a07 	vldr	s13, [r7, #28]
 800622a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800622e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006232:	ee17 2a90 	vmov	r2, s15
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800623a:	4b1f      	ldr	r3, [pc, #124]	@ (80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800623c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800623e:	0c1b      	lsrs	r3, r3, #16
 8006240:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006244:	ee07 3a90 	vmov	s15, r3
 8006248:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800624c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006250:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006254:	edd7 6a07 	vldr	s13, [r7, #28]
 8006258:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800625c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006260:	ee17 2a90 	vmov	r2, s15
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006268:	4b13      	ldr	r3, [pc, #76]	@ (80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800626a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800626c:	0e1b      	lsrs	r3, r3, #24
 800626e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006272:	ee07 3a90 	vmov	s15, r3
 8006276:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800627a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800627e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006282:	edd7 6a07 	vldr	s13, [r7, #28]
 8006286:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800628a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800628e:	ee17 2a90 	vmov	r2, s15
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006296:	e008      	b.n	80062aa <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	609a      	str	r2, [r3, #8]
}
 80062aa:	bf00      	nop
 80062ac:	3724      	adds	r7, #36	@ 0x24
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop
 80062b8:	58024400 	.word	0x58024400
 80062bc:	03d09000 	.word	0x03d09000
 80062c0:	46000000 	.word	0x46000000
 80062c4:	4c742400 	.word	0x4c742400
 80062c8:	4a742400 	.word	0x4a742400
 80062cc:	4af42400 	.word	0x4af42400

080062d0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b089      	sub	sp, #36	@ 0x24
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80062d8:	4ba1      	ldr	r3, [pc, #644]	@ (8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062dc:	f003 0303 	and.w	r3, r3, #3
 80062e0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80062e2:	4b9f      	ldr	r3, [pc, #636]	@ (8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e6:	0d1b      	lsrs	r3, r3, #20
 80062e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062ec:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80062ee:	4b9c      	ldr	r3, [pc, #624]	@ (8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062f2:	0a1b      	lsrs	r3, r3, #8
 80062f4:	f003 0301 	and.w	r3, r3, #1
 80062f8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80062fa:	4b99      	ldr	r3, [pc, #612]	@ (8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062fe:	08db      	lsrs	r3, r3, #3
 8006300:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006304:	693a      	ldr	r2, [r7, #16]
 8006306:	fb02 f303 	mul.w	r3, r2, r3
 800630a:	ee07 3a90 	vmov	s15, r3
 800630e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006312:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	2b00      	cmp	r3, #0
 800631a:	f000 8111 	beq.w	8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	2b02      	cmp	r3, #2
 8006322:	f000 8083 	beq.w	800642c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006326:	69bb      	ldr	r3, [r7, #24]
 8006328:	2b02      	cmp	r3, #2
 800632a:	f200 80a1 	bhi.w	8006470 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800632e:	69bb      	ldr	r3, [r7, #24]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d003      	beq.n	800633c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	2b01      	cmp	r3, #1
 8006338:	d056      	beq.n	80063e8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800633a:	e099      	b.n	8006470 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800633c:	4b88      	ldr	r3, [pc, #544]	@ (8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0320 	and.w	r3, r3, #32
 8006344:	2b00      	cmp	r3, #0
 8006346:	d02d      	beq.n	80063a4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006348:	4b85      	ldr	r3, [pc, #532]	@ (8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	08db      	lsrs	r3, r3, #3
 800634e:	f003 0303 	and.w	r3, r3, #3
 8006352:	4a84      	ldr	r2, [pc, #528]	@ (8006564 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006354:	fa22 f303 	lsr.w	r3, r2, r3
 8006358:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	ee07 3a90 	vmov	s15, r3
 8006360:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	ee07 3a90 	vmov	s15, r3
 800636a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800636e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006372:	4b7b      	ldr	r3, [pc, #492]	@ (8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006376:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800637a:	ee07 3a90 	vmov	s15, r3
 800637e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006382:	ed97 6a03 	vldr	s12, [r7, #12]
 8006386:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006568 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800638a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800638e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006392:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006396:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800639a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800639e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80063a2:	e087      	b.n	80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	ee07 3a90 	vmov	s15, r3
 80063aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063ae:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800656c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80063b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063b6:	4b6a      	ldr	r3, [pc, #424]	@ (8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063be:	ee07 3a90 	vmov	s15, r3
 80063c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80063ca:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006568 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80063ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063e6:	e065      	b.n	80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	ee07 3a90 	vmov	s15, r3
 80063ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063f2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006570 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80063f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063fa:	4b59      	ldr	r3, [pc, #356]	@ (8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006402:	ee07 3a90 	vmov	s15, r3
 8006406:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800640a:	ed97 6a03 	vldr	s12, [r7, #12]
 800640e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006568 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006412:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006416:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800641a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800641e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006422:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006426:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800642a:	e043      	b.n	80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	ee07 3a90 	vmov	s15, r3
 8006432:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006436:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006574 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800643a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800643e:	4b48      	ldr	r3, [pc, #288]	@ (8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006446:	ee07 3a90 	vmov	s15, r3
 800644a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800644e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006452:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006568 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006456:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800645a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800645e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006462:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800646a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800646e:	e021      	b.n	80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	ee07 3a90 	vmov	s15, r3
 8006476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800647a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006570 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800647e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006482:	4b37      	ldr	r3, [pc, #220]	@ (8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800648a:	ee07 3a90 	vmov	s15, r3
 800648e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006492:	ed97 6a03 	vldr	s12, [r7, #12]
 8006496:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006568 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800649a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800649e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80064b2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80064b4:	4b2a      	ldr	r3, [pc, #168]	@ (8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064b8:	0a5b      	lsrs	r3, r3, #9
 80064ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064be:	ee07 3a90 	vmov	s15, r3
 80064c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80064d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064da:	ee17 2a90 	vmov	r2, s15
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80064e2:	4b1f      	ldr	r3, [pc, #124]	@ (8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064e6:	0c1b      	lsrs	r3, r3, #16
 80064e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064ec:	ee07 3a90 	vmov	s15, r3
 80064f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8006500:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006504:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006508:	ee17 2a90 	vmov	r2, s15
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006510:	4b13      	ldr	r3, [pc, #76]	@ (8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006514:	0e1b      	lsrs	r3, r3, #24
 8006516:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800651a:	ee07 3a90 	vmov	s15, r3
 800651e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006522:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006526:	ee37 7a87 	vadd.f32	s14, s15, s14
 800652a:	edd7 6a07 	vldr	s13, [r7, #28]
 800652e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006532:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006536:	ee17 2a90 	vmov	r2, s15
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800653e:	e008      	b.n	8006552 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	609a      	str	r2, [r3, #8]
}
 8006552:	bf00      	nop
 8006554:	3724      	adds	r7, #36	@ 0x24
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
 800655e:	bf00      	nop
 8006560:	58024400 	.word	0x58024400
 8006564:	03d09000 	.word	0x03d09000
 8006568:	46000000 	.word	0x46000000
 800656c:	4c742400 	.word	0x4c742400
 8006570:	4a742400 	.word	0x4a742400
 8006574:	4af42400 	.word	0x4af42400

08006578 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006582:	2300      	movs	r3, #0
 8006584:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006586:	4b53      	ldr	r3, [pc, #332]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 8006588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800658a:	f003 0303 	and.w	r3, r3, #3
 800658e:	2b03      	cmp	r3, #3
 8006590:	d101      	bne.n	8006596 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e099      	b.n	80066ca <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006596:	4b4f      	ldr	r3, [pc, #316]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a4e      	ldr	r2, [pc, #312]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 800659c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80065a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065a2:	f7fa ffdb 	bl	800155c <HAL_GetTick>
 80065a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80065a8:	e008      	b.n	80065bc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80065aa:	f7fa ffd7 	bl	800155c <HAL_GetTick>
 80065ae:	4602      	mov	r2, r0
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	1ad3      	subs	r3, r2, r3
 80065b4:	2b02      	cmp	r3, #2
 80065b6:	d901      	bls.n	80065bc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80065b8:	2303      	movs	r3, #3
 80065ba:	e086      	b.n	80066ca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80065bc:	4b45      	ldr	r3, [pc, #276]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d1f0      	bne.n	80065aa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80065c8:	4b42      	ldr	r3, [pc, #264]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 80065ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065cc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	031b      	lsls	r3, r3, #12
 80065d6:	493f      	ldr	r1, [pc, #252]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 80065d8:	4313      	orrs	r3, r2
 80065da:	628b      	str	r3, [r1, #40]	@ 0x28
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	3b01      	subs	r3, #1
 80065e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	3b01      	subs	r3, #1
 80065ec:	025b      	lsls	r3, r3, #9
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	431a      	orrs	r2, r3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	68db      	ldr	r3, [r3, #12]
 80065f6:	3b01      	subs	r3, #1
 80065f8:	041b      	lsls	r3, r3, #16
 80065fa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80065fe:	431a      	orrs	r2, r3
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	691b      	ldr	r3, [r3, #16]
 8006604:	3b01      	subs	r3, #1
 8006606:	061b      	lsls	r3, r3, #24
 8006608:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800660c:	4931      	ldr	r1, [pc, #196]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 800660e:	4313      	orrs	r3, r2
 8006610:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006612:	4b30      	ldr	r3, [pc, #192]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 8006614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006616:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	492d      	ldr	r1, [pc, #180]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 8006620:	4313      	orrs	r3, r2
 8006622:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006624:	4b2b      	ldr	r3, [pc, #172]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 8006626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006628:	f023 0220 	bic.w	r2, r3, #32
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	699b      	ldr	r3, [r3, #24]
 8006630:	4928      	ldr	r1, [pc, #160]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 8006632:	4313      	orrs	r3, r2
 8006634:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006636:	4b27      	ldr	r3, [pc, #156]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 8006638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800663a:	4a26      	ldr	r2, [pc, #152]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 800663c:	f023 0310 	bic.w	r3, r3, #16
 8006640:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006642:	4b24      	ldr	r3, [pc, #144]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 8006644:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006646:	4b24      	ldr	r3, [pc, #144]	@ (80066d8 <RCCEx_PLL2_Config+0x160>)
 8006648:	4013      	ands	r3, r2
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	69d2      	ldr	r2, [r2, #28]
 800664e:	00d2      	lsls	r2, r2, #3
 8006650:	4920      	ldr	r1, [pc, #128]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 8006652:	4313      	orrs	r3, r2
 8006654:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006656:	4b1f      	ldr	r3, [pc, #124]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 8006658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800665a:	4a1e      	ldr	r2, [pc, #120]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 800665c:	f043 0310 	orr.w	r3, r3, #16
 8006660:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d106      	bne.n	8006676 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006668:	4b1a      	ldr	r3, [pc, #104]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 800666a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800666c:	4a19      	ldr	r2, [pc, #100]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 800666e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006672:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006674:	e00f      	b.n	8006696 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	2b01      	cmp	r3, #1
 800667a:	d106      	bne.n	800668a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800667c:	4b15      	ldr	r3, [pc, #84]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 800667e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006680:	4a14      	ldr	r2, [pc, #80]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 8006682:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006686:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006688:	e005      	b.n	8006696 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800668a:	4b12      	ldr	r3, [pc, #72]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 800668c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800668e:	4a11      	ldr	r2, [pc, #68]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 8006690:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006694:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006696:	4b0f      	ldr	r3, [pc, #60]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a0e      	ldr	r2, [pc, #56]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 800669c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80066a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066a2:	f7fa ff5b 	bl	800155c <HAL_GetTick>
 80066a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80066a8:	e008      	b.n	80066bc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80066aa:	f7fa ff57 	bl	800155c <HAL_GetTick>
 80066ae:	4602      	mov	r2, r0
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	2b02      	cmp	r3, #2
 80066b6:	d901      	bls.n	80066bc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80066b8:	2303      	movs	r3, #3
 80066ba:	e006      	b.n	80066ca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80066bc:	4b05      	ldr	r3, [pc, #20]	@ (80066d4 <RCCEx_PLL2_Config+0x15c>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d0f0      	beq.n	80066aa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80066c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ca:	4618      	mov	r0, r3
 80066cc:	3710      	adds	r7, #16
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd80      	pop	{r7, pc}
 80066d2:	bf00      	nop
 80066d4:	58024400 	.word	0x58024400
 80066d8:	ffff0007 	.word	0xffff0007

080066dc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b084      	sub	sp, #16
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80066e6:	2300      	movs	r3, #0
 80066e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80066ea:	4b53      	ldr	r3, [pc, #332]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 80066ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ee:	f003 0303 	and.w	r3, r3, #3
 80066f2:	2b03      	cmp	r3, #3
 80066f4:	d101      	bne.n	80066fa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e099      	b.n	800682e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80066fa:	4b4f      	ldr	r3, [pc, #316]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a4e      	ldr	r2, [pc, #312]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 8006700:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006704:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006706:	f7fa ff29 	bl	800155c <HAL_GetTick>
 800670a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800670c:	e008      	b.n	8006720 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800670e:	f7fa ff25 	bl	800155c <HAL_GetTick>
 8006712:	4602      	mov	r2, r0
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	1ad3      	subs	r3, r2, r3
 8006718:	2b02      	cmp	r3, #2
 800671a:	d901      	bls.n	8006720 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800671c:	2303      	movs	r3, #3
 800671e:	e086      	b.n	800682e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006720:	4b45      	ldr	r3, [pc, #276]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1f0      	bne.n	800670e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800672c:	4b42      	ldr	r3, [pc, #264]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 800672e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006730:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	051b      	lsls	r3, r3, #20
 800673a:	493f      	ldr	r1, [pc, #252]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 800673c:	4313      	orrs	r3, r2
 800673e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	3b01      	subs	r3, #1
 8006746:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	3b01      	subs	r3, #1
 8006750:	025b      	lsls	r3, r3, #9
 8006752:	b29b      	uxth	r3, r3
 8006754:	431a      	orrs	r2, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	3b01      	subs	r3, #1
 800675c:	041b      	lsls	r3, r3, #16
 800675e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006762:	431a      	orrs	r2, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	691b      	ldr	r3, [r3, #16]
 8006768:	3b01      	subs	r3, #1
 800676a:	061b      	lsls	r3, r3, #24
 800676c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006770:	4931      	ldr	r1, [pc, #196]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 8006772:	4313      	orrs	r3, r2
 8006774:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006776:	4b30      	ldr	r3, [pc, #192]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 8006778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800677a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	492d      	ldr	r1, [pc, #180]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 8006784:	4313      	orrs	r3, r2
 8006786:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006788:	4b2b      	ldr	r3, [pc, #172]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 800678a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800678c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	699b      	ldr	r3, [r3, #24]
 8006794:	4928      	ldr	r1, [pc, #160]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 8006796:	4313      	orrs	r3, r2
 8006798:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800679a:	4b27      	ldr	r3, [pc, #156]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 800679c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800679e:	4a26      	ldr	r2, [pc, #152]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 80067a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80067a6:	4b24      	ldr	r3, [pc, #144]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 80067a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80067aa:	4b24      	ldr	r3, [pc, #144]	@ (800683c <RCCEx_PLL3_Config+0x160>)
 80067ac:	4013      	ands	r3, r2
 80067ae:	687a      	ldr	r2, [r7, #4]
 80067b0:	69d2      	ldr	r2, [r2, #28]
 80067b2:	00d2      	lsls	r2, r2, #3
 80067b4:	4920      	ldr	r1, [pc, #128]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 80067b6:	4313      	orrs	r3, r2
 80067b8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80067ba:	4b1f      	ldr	r3, [pc, #124]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 80067bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067be:	4a1e      	ldr	r2, [pc, #120]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 80067c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d106      	bne.n	80067da <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80067cc:	4b1a      	ldr	r3, [pc, #104]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 80067ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d0:	4a19      	ldr	r2, [pc, #100]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 80067d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80067d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80067d8:	e00f      	b.n	80067fa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	2b01      	cmp	r3, #1
 80067de:	d106      	bne.n	80067ee <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80067e0:	4b15      	ldr	r3, [pc, #84]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 80067e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e4:	4a14      	ldr	r2, [pc, #80]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 80067e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80067ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80067ec:	e005      	b.n	80067fa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80067ee:	4b12      	ldr	r3, [pc, #72]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 80067f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f2:	4a11      	ldr	r2, [pc, #68]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 80067f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80067f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80067fa:	4b0f      	ldr	r3, [pc, #60]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a0e      	ldr	r2, [pc, #56]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 8006800:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006804:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006806:	f7fa fea9 	bl	800155c <HAL_GetTick>
 800680a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800680c:	e008      	b.n	8006820 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800680e:	f7fa fea5 	bl	800155c <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	2b02      	cmp	r3, #2
 800681a:	d901      	bls.n	8006820 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800681c:	2303      	movs	r3, #3
 800681e:	e006      	b.n	800682e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006820:	4b05      	ldr	r3, [pc, #20]	@ (8006838 <RCCEx_PLL3_Config+0x15c>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006828:	2b00      	cmp	r3, #0
 800682a:	d0f0      	beq.n	800680e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800682c:	7bfb      	ldrb	r3, [r7, #15]
}
 800682e:	4618      	mov	r0, r3
 8006830:	3710      	adds	r7, #16
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}
 8006836:	bf00      	nop
 8006838:	58024400 	.word	0x58024400
 800683c:	ffff0007 	.word	0xffff0007

08006840 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b082      	sub	sp, #8
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d101      	bne.n	8006852 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	e049      	b.n	80068e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006858:	b2db      	uxtb	r3, r3
 800685a:	2b00      	cmp	r3, #0
 800685c:	d106      	bne.n	800686c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f7fa fa92 	bl	8000d90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2202      	movs	r2, #2
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	3304      	adds	r3, #4
 800687c:	4619      	mov	r1, r3
 800687e:	4610      	mov	r0, r2
 8006880:	f000 feb0 	bl	80075e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3708      	adds	r7, #8
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
	...

080068f0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	2b01      	cmp	r3, #1
 8006902:	d001      	beq.n	8006908 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e056      	b.n	80069b6 <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2202      	movs	r2, #2
 800690c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a2b      	ldr	r2, [pc, #172]	@ (80069c4 <HAL_TIM_Base_Start+0xd4>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d02c      	beq.n	8006974 <HAL_TIM_Base_Start+0x84>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006922:	d027      	beq.n	8006974 <HAL_TIM_Base_Start+0x84>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a27      	ldr	r2, [pc, #156]	@ (80069c8 <HAL_TIM_Base_Start+0xd8>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d022      	beq.n	8006974 <HAL_TIM_Base_Start+0x84>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a26      	ldr	r2, [pc, #152]	@ (80069cc <HAL_TIM_Base_Start+0xdc>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d01d      	beq.n	8006974 <HAL_TIM_Base_Start+0x84>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a24      	ldr	r2, [pc, #144]	@ (80069d0 <HAL_TIM_Base_Start+0xe0>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d018      	beq.n	8006974 <HAL_TIM_Base_Start+0x84>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a23      	ldr	r2, [pc, #140]	@ (80069d4 <HAL_TIM_Base_Start+0xe4>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d013      	beq.n	8006974 <HAL_TIM_Base_Start+0x84>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a21      	ldr	r2, [pc, #132]	@ (80069d8 <HAL_TIM_Base_Start+0xe8>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d00e      	beq.n	8006974 <HAL_TIM_Base_Start+0x84>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a20      	ldr	r2, [pc, #128]	@ (80069dc <HAL_TIM_Base_Start+0xec>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d009      	beq.n	8006974 <HAL_TIM_Base_Start+0x84>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a1e      	ldr	r2, [pc, #120]	@ (80069e0 <HAL_TIM_Base_Start+0xf0>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d004      	beq.n	8006974 <HAL_TIM_Base_Start+0x84>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a1d      	ldr	r2, [pc, #116]	@ (80069e4 <HAL_TIM_Base_Start+0xf4>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d115      	bne.n	80069a0 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	689a      	ldr	r2, [r3, #8]
 800697a:	4b1b      	ldr	r3, [pc, #108]	@ (80069e8 <HAL_TIM_Base_Start+0xf8>)
 800697c:	4013      	ands	r3, r2
 800697e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2b06      	cmp	r3, #6
 8006984:	d015      	beq.n	80069b2 <HAL_TIM_Base_Start+0xc2>
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800698c:	d011      	beq.n	80069b2 <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f042 0201 	orr.w	r2, r2, #1
 800699c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800699e:	e008      	b.n	80069b2 <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f042 0201 	orr.w	r2, r2, #1
 80069ae:	601a      	str	r2, [r3, #0]
 80069b0:	e000      	b.n	80069b4 <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80069b4:	2300      	movs	r3, #0
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3714      	adds	r7, #20
 80069ba:	46bd      	mov	sp, r7
 80069bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c0:	4770      	bx	lr
 80069c2:	bf00      	nop
 80069c4:	40010000 	.word	0x40010000
 80069c8:	40000400 	.word	0x40000400
 80069cc:	40000800 	.word	0x40000800
 80069d0:	40000c00 	.word	0x40000c00
 80069d4:	40010400 	.word	0x40010400
 80069d8:	40001800 	.word	0x40001800
 80069dc:	40014000 	.word	0x40014000
 80069e0:	4000e000 	.word	0x4000e000
 80069e4:	4000e400 	.word	0x4000e400
 80069e8:	00010007 	.word	0x00010007

080069ec <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b082      	sub	sp, #8
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d101      	bne.n	80069fe <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	e049      	b.n	8006a92 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d106      	bne.n	8006a18 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 f841 	bl	8006a9a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2202      	movs	r2, #2
 8006a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	3304      	adds	r3, #4
 8006a28:	4619      	mov	r1, r3
 8006a2a:	4610      	mov	r0, r2
 8006a2c:	f000 fdda 	bl	80075e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a90:	2300      	movs	r3, #0
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3708      	adds	r7, #8
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}

08006a9a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006a9a:	b480      	push	{r7}
 8006a9c:	b083      	sub	sp, #12
 8006a9e:	af00      	add	r7, sp, #0
 8006aa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006aa2:	bf00      	nop
 8006aa4:	370c      	adds	r7, #12
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr
	...

08006ab0 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b086      	sub	sp, #24
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	607a      	str	r2, [r7, #4]
 8006abc:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d104      	bne.n	8006ad2 <HAL_TIM_IC_Start_DMA+0x22>
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006ace:	b2db      	uxtb	r3, r3
 8006ad0:	e023      	b.n	8006b1a <HAL_TIM_IC_Start_DMA+0x6a>
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	2b04      	cmp	r3, #4
 8006ad6:	d104      	bne.n	8006ae2 <HAL_TIM_IC_Start_DMA+0x32>
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	e01b      	b.n	8006b1a <HAL_TIM_IC_Start_DMA+0x6a>
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	2b08      	cmp	r3, #8
 8006ae6:	d104      	bne.n	8006af2 <HAL_TIM_IC_Start_DMA+0x42>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	e013      	b.n	8006b1a <HAL_TIM_IC_Start_DMA+0x6a>
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	2b0c      	cmp	r3, #12
 8006af6:	d104      	bne.n	8006b02 <HAL_TIM_IC_Start_DMA+0x52>
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006afe:	b2db      	uxtb	r3, r3
 8006b00:	e00b      	b.n	8006b1a <HAL_TIM_IC_Start_DMA+0x6a>
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	2b10      	cmp	r3, #16
 8006b06:	d104      	bne.n	8006b12 <HAL_TIM_IC_Start_DMA+0x62>
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b0e:	b2db      	uxtb	r3, r3
 8006b10:	e003      	b.n	8006b1a <HAL_TIM_IC_Start_DMA+0x6a>
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006b18:	b2db      	uxtb	r3, r3
 8006b1a:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d104      	bne.n	8006b2c <HAL_TIM_IC_Start_DMA+0x7c>
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b28:	b2db      	uxtb	r3, r3
 8006b2a:	e013      	b.n	8006b54 <HAL_TIM_IC_Start_DMA+0xa4>
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	2b04      	cmp	r3, #4
 8006b30:	d104      	bne.n	8006b3c <HAL_TIM_IC_Start_DMA+0x8c>
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	e00b      	b.n	8006b54 <HAL_TIM_IC_Start_DMA+0xa4>
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	2b08      	cmp	r3, #8
 8006b40:	d104      	bne.n	8006b4c <HAL_TIM_IC_Start_DMA+0x9c>
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	e003      	b.n	8006b54 <HAL_TIM_IC_Start_DMA+0xa4>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8006b56:	7dbb      	ldrb	r3, [r7, #22]
 8006b58:	2b02      	cmp	r3, #2
 8006b5a:	d002      	beq.n	8006b62 <HAL_TIM_IC_Start_DMA+0xb2>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8006b5c:	7d7b      	ldrb	r3, [r7, #21]
 8006b5e:	2b02      	cmp	r3, #2
 8006b60:	d101      	bne.n	8006b66 <HAL_TIM_IC_Start_DMA+0xb6>
  {
    return HAL_BUSY;
 8006b62:	2302      	movs	r3, #2
 8006b64:	e166      	b.n	8006e34 <HAL_TIM_IC_Start_DMA+0x384>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 8006b66:	7dbb      	ldrb	r3, [r7, #22]
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d153      	bne.n	8006c14 <HAL_TIM_IC_Start_DMA+0x164>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8006b6c:	7d7b      	ldrb	r3, [r7, #21]
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d150      	bne.n	8006c14 <HAL_TIM_IC_Start_DMA+0x164>
  {
    if ((pData == NULL) || (Length == 0U))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d002      	beq.n	8006b7e <HAL_TIM_IC_Start_DMA+0xce>
 8006b78:	887b      	ldrh	r3, [r7, #2]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d101      	bne.n	8006b82 <HAL_TIM_IC_Start_DMA+0xd2>
    {
      return HAL_ERROR;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e158      	b.n	8006e34 <HAL_TIM_IC_Start_DMA+0x384>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d104      	bne.n	8006b92 <HAL_TIM_IC_Start_DMA+0xe2>
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2202      	movs	r2, #2
 8006b8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b90:	e023      	b.n	8006bda <HAL_TIM_IC_Start_DMA+0x12a>
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	2b04      	cmp	r3, #4
 8006b96:	d104      	bne.n	8006ba2 <HAL_TIM_IC_Start_DMA+0xf2>
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2202      	movs	r2, #2
 8006b9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ba0:	e01b      	b.n	8006bda <HAL_TIM_IC_Start_DMA+0x12a>
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	2b08      	cmp	r3, #8
 8006ba6:	d104      	bne.n	8006bb2 <HAL_TIM_IC_Start_DMA+0x102>
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2202      	movs	r2, #2
 8006bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006bb0:	e013      	b.n	8006bda <HAL_TIM_IC_Start_DMA+0x12a>
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	2b0c      	cmp	r3, #12
 8006bb6:	d104      	bne.n	8006bc2 <HAL_TIM_IC_Start_DMA+0x112>
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2202      	movs	r2, #2
 8006bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006bc0:	e00b      	b.n	8006bda <HAL_TIM_IC_Start_DMA+0x12a>
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	2b10      	cmp	r3, #16
 8006bc6:	d104      	bne.n	8006bd2 <HAL_TIM_IC_Start_DMA+0x122>
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2202      	movs	r2, #2
 8006bcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006bd0:	e003      	b.n	8006bda <HAL_TIM_IC_Start_DMA+0x12a>
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2202      	movs	r2, #2
 8006bd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d104      	bne.n	8006bea <HAL_TIM_IC_Start_DMA+0x13a>
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2202      	movs	r2, #2
 8006be4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if ((pData == NULL) || (Length == 0U))
 8006be8:	e016      	b.n	8006c18 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	2b04      	cmp	r3, #4
 8006bee:	d104      	bne.n	8006bfa <HAL_TIM_IC_Start_DMA+0x14a>
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2202      	movs	r2, #2
 8006bf4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ((pData == NULL) || (Length == 0U))
 8006bf8:	e00e      	b.n	8006c18 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	2b08      	cmp	r3, #8
 8006bfe:	d104      	bne.n	8006c0a <HAL_TIM_IC_Start_DMA+0x15a>
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2202      	movs	r2, #2
 8006c04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    if ((pData == NULL) || (Length == 0U))
 8006c08:	e006      	b.n	8006c18 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2202      	movs	r2, #2
 8006c0e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    if ((pData == NULL) || (Length == 0U))
 8006c12:	e001      	b.n	8006c18 <HAL_TIM_IC_Start_DMA+0x168>
    }
  }
  else
  {
    return HAL_ERROR;
 8006c14:	2301      	movs	r3, #1
 8006c16:	e10d      	b.n	8006e34 <HAL_TIM_IC_Start_DMA+0x384>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	68b9      	ldr	r1, [r7, #8]
 8006c20:	4618      	mov	r0, r3
 8006c22:	f000 ff5f 	bl	8007ae4 <TIM_CCxChannelCmd>

  switch (Channel)
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	2b0c      	cmp	r3, #12
 8006c2a:	f200 80ad 	bhi.w	8006d88 <HAL_TIM_IC_Start_DMA+0x2d8>
 8006c2e:	a201      	add	r2, pc, #4	@ (adr r2, 8006c34 <HAL_TIM_IC_Start_DMA+0x184>)
 8006c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c34:	08006c69 	.word	0x08006c69
 8006c38:	08006d89 	.word	0x08006d89
 8006c3c:	08006d89 	.word	0x08006d89
 8006c40:	08006d89 	.word	0x08006d89
 8006c44:	08006cb1 	.word	0x08006cb1
 8006c48:	08006d89 	.word	0x08006d89
 8006c4c:	08006d89 	.word	0x08006d89
 8006c50:	08006d89 	.word	0x08006d89
 8006c54:	08006cf9 	.word	0x08006cf9
 8006c58:	08006d89 	.word	0x08006d89
 8006c5c:	08006d89 	.word	0x08006d89
 8006c60:	08006d89 	.word	0x08006d89
 8006c64:	08006d41 	.word	0x08006d41
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c6c:	4a73      	ldr	r2, [pc, #460]	@ (8006e3c <HAL_TIM_IC_Start_DMA+0x38c>)
 8006c6e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c74:	4a72      	ldr	r2, [pc, #456]	@ (8006e40 <HAL_TIM_IC_Start_DMA+0x390>)
 8006c76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c7c:	4a71      	ldr	r2, [pc, #452]	@ (8006e44 <HAL_TIM_IC_Start_DMA+0x394>)
 8006c7e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	3334      	adds	r3, #52	@ 0x34
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	887b      	ldrh	r3, [r7, #2]
 8006c90:	f7fb f950 	bl	8001f34 <HAL_DMA_Start_IT>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d001      	beq.n	8006c9e <HAL_TIM_IC_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e0ca      	b.n	8006e34 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	68da      	ldr	r2, [r3, #12]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cac:	60da      	str	r2, [r3, #12]
      break;
 8006cae:	e06e      	b.n	8006d8e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cb4:	4a61      	ldr	r2, [pc, #388]	@ (8006e3c <HAL_TIM_IC_Start_DMA+0x38c>)
 8006cb6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cbc:	4a60      	ldr	r2, [pc, #384]	@ (8006e40 <HAL_TIM_IC_Start_DMA+0x390>)
 8006cbe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cc4:	4a5f      	ldr	r2, [pc, #380]	@ (8006e44 <HAL_TIM_IC_Start_DMA+0x394>)
 8006cc6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	3338      	adds	r3, #56	@ 0x38
 8006cd2:	4619      	mov	r1, r3
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	887b      	ldrh	r3, [r7, #2]
 8006cd8:	f7fb f92c 	bl	8001f34 <HAL_DMA_Start_IT>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d001      	beq.n	8006ce6 <HAL_TIM_IC_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e0a6      	b.n	8006e34 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68da      	ldr	r2, [r3, #12]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006cf4:	60da      	str	r2, [r3, #12]
      break;
 8006cf6:	e04a      	b.n	8006d8e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cfc:	4a4f      	ldr	r2, [pc, #316]	@ (8006e3c <HAL_TIM_IC_Start_DMA+0x38c>)
 8006cfe:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d04:	4a4e      	ldr	r2, [pc, #312]	@ (8006e40 <HAL_TIM_IC_Start_DMA+0x390>)
 8006d06:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d0c:	4a4d      	ldr	r2, [pc, #308]	@ (8006e44 <HAL_TIM_IC_Start_DMA+0x394>)
 8006d0e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	333c      	adds	r3, #60	@ 0x3c
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	887b      	ldrh	r3, [r7, #2]
 8006d20:	f7fb f908 	bl	8001f34 <HAL_DMA_Start_IT>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d001      	beq.n	8006d2e <HAL_TIM_IC_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e082      	b.n	8006e34 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	68da      	ldr	r2, [r3, #12]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d3c:	60da      	str	r2, [r3, #12]
      break;
 8006d3e:	e026      	b.n	8006d8e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d44:	4a3d      	ldr	r2, [pc, #244]	@ (8006e3c <HAL_TIM_IC_Start_DMA+0x38c>)
 8006d46:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d4c:	4a3c      	ldr	r2, [pc, #240]	@ (8006e40 <HAL_TIM_IC_Start_DMA+0x390>)
 8006d4e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d54:	4a3b      	ldr	r2, [pc, #236]	@ (8006e44 <HAL_TIM_IC_Start_DMA+0x394>)
 8006d56:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	3340      	adds	r3, #64	@ 0x40
 8006d62:	4619      	mov	r1, r3
 8006d64:	687a      	ldr	r2, [r7, #4]
 8006d66:	887b      	ldrh	r3, [r7, #2]
 8006d68:	f7fb f8e4 	bl	8001f34 <HAL_DMA_Start_IT>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d001      	beq.n	8006d76 <HAL_TIM_IC_Start_DMA+0x2c6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e05e      	b.n	8006e34 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	68da      	ldr	r2, [r3, #12]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006d84:	60da      	str	r2, [r3, #12]
      break;
 8006d86:	e002      	b.n	8006d8e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    default:
      status = HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	75fb      	strb	r3, [r7, #23]
      break;
 8006d8c:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a2d      	ldr	r2, [pc, #180]	@ (8006e48 <HAL_TIM_IC_Start_DMA+0x398>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d02c      	beq.n	8006df2 <HAL_TIM_IC_Start_DMA+0x342>
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006da0:	d027      	beq.n	8006df2 <HAL_TIM_IC_Start_DMA+0x342>
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a29      	ldr	r2, [pc, #164]	@ (8006e4c <HAL_TIM_IC_Start_DMA+0x39c>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d022      	beq.n	8006df2 <HAL_TIM_IC_Start_DMA+0x342>
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a27      	ldr	r2, [pc, #156]	@ (8006e50 <HAL_TIM_IC_Start_DMA+0x3a0>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d01d      	beq.n	8006df2 <HAL_TIM_IC_Start_DMA+0x342>
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a26      	ldr	r2, [pc, #152]	@ (8006e54 <HAL_TIM_IC_Start_DMA+0x3a4>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d018      	beq.n	8006df2 <HAL_TIM_IC_Start_DMA+0x342>
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a24      	ldr	r2, [pc, #144]	@ (8006e58 <HAL_TIM_IC_Start_DMA+0x3a8>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d013      	beq.n	8006df2 <HAL_TIM_IC_Start_DMA+0x342>
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a23      	ldr	r2, [pc, #140]	@ (8006e5c <HAL_TIM_IC_Start_DMA+0x3ac>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d00e      	beq.n	8006df2 <HAL_TIM_IC_Start_DMA+0x342>
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a21      	ldr	r2, [pc, #132]	@ (8006e60 <HAL_TIM_IC_Start_DMA+0x3b0>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d009      	beq.n	8006df2 <HAL_TIM_IC_Start_DMA+0x342>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a20      	ldr	r2, [pc, #128]	@ (8006e64 <HAL_TIM_IC_Start_DMA+0x3b4>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d004      	beq.n	8006df2 <HAL_TIM_IC_Start_DMA+0x342>
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4a1e      	ldr	r2, [pc, #120]	@ (8006e68 <HAL_TIM_IC_Start_DMA+0x3b8>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d115      	bne.n	8006e1e <HAL_TIM_IC_Start_DMA+0x36e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	689a      	ldr	r2, [r3, #8]
 8006df8:	4b1c      	ldr	r3, [pc, #112]	@ (8006e6c <HAL_TIM_IC_Start_DMA+0x3bc>)
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	2b06      	cmp	r3, #6
 8006e02:	d015      	beq.n	8006e30 <HAL_TIM_IC_Start_DMA+0x380>
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e0a:	d011      	beq.n	8006e30 <HAL_TIM_IC_Start_DMA+0x380>
    {
      __HAL_TIM_ENABLE(htim);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f042 0201 	orr.w	r2, r2, #1
 8006e1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e1c:	e008      	b.n	8006e30 <HAL_TIM_IC_Start_DMA+0x380>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f042 0201 	orr.w	r2, r2, #1
 8006e2c:	601a      	str	r2, [r3, #0]
 8006e2e:	e000      	b.n	8006e32 <HAL_TIM_IC_Start_DMA+0x382>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e30:	bf00      	nop
  }

  /* Return function status */
  return status;
 8006e32:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3718      	adds	r7, #24
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}
 8006e3c:	080074b3 	.word	0x080074b3
 8006e40:	0800757b 	.word	0x0800757b
 8006e44:	08007421 	.word	0x08007421
 8006e48:	40010000 	.word	0x40010000
 8006e4c:	40000400 	.word	0x40000400
 8006e50:	40000800 	.word	0x40000800
 8006e54:	40000c00 	.word	0x40000c00
 8006e58:	40010400 	.word	0x40010400
 8006e5c:	40001800 	.word	0x40001800
 8006e60:	40014000 	.word	0x40014000
 8006e64:	4000e000 	.word	0x4000e000
 8006e68:	4000e400 	.word	0x4000e400
 8006e6c:	00010007 	.word	0x00010007

08006e70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b084      	sub	sp, #16
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	68db      	ldr	r3, [r3, #12]
 8006e7e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	691b      	ldr	r3, [r3, #16]
 8006e86:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	f003 0302 	and.w	r3, r3, #2
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d020      	beq.n	8006ed4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f003 0302 	and.w	r3, r3, #2
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d01b      	beq.n	8006ed4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f06f 0202 	mvn.w	r2, #2
 8006ea4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	699b      	ldr	r3, [r3, #24]
 8006eb2:	f003 0303 	and.w	r3, r3, #3
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d003      	beq.n	8006ec2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 fa7e 	bl	80073bc <HAL_TIM_IC_CaptureCallback>
 8006ec0:	e005      	b.n	8006ece <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 fa70 	bl	80073a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f000 fa8b 	bl	80073e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	f003 0304 	and.w	r3, r3, #4
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d020      	beq.n	8006f20 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	f003 0304 	and.w	r3, r3, #4
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d01b      	beq.n	8006f20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f06f 0204 	mvn.w	r2, #4
 8006ef0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2202      	movs	r2, #2
 8006ef6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	699b      	ldr	r3, [r3, #24]
 8006efe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d003      	beq.n	8006f0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 fa58 	bl	80073bc <HAL_TIM_IC_CaptureCallback>
 8006f0c:	e005      	b.n	8006f1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 fa4a 	bl	80073a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f000 fa65 	bl	80073e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	f003 0308 	and.w	r3, r3, #8
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d020      	beq.n	8006f6c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f003 0308 	and.w	r3, r3, #8
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d01b      	beq.n	8006f6c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f06f 0208 	mvn.w	r2, #8
 8006f3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2204      	movs	r2, #4
 8006f42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	69db      	ldr	r3, [r3, #28]
 8006f4a:	f003 0303 	and.w	r3, r3, #3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d003      	beq.n	8006f5a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 fa32 	bl	80073bc <HAL_TIM_IC_CaptureCallback>
 8006f58:	e005      	b.n	8006f66 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 fa24 	bl	80073a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f000 fa3f 	bl	80073e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	f003 0310 	and.w	r3, r3, #16
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d020      	beq.n	8006fb8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	f003 0310 	and.w	r3, r3, #16
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d01b      	beq.n	8006fb8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f06f 0210 	mvn.w	r2, #16
 8006f88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2208      	movs	r2, #8
 8006f8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	69db      	ldr	r3, [r3, #28]
 8006f96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d003      	beq.n	8006fa6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 fa0c 	bl	80073bc <HAL_TIM_IC_CaptureCallback>
 8006fa4:	e005      	b.n	8006fb2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 f9fe 	bl	80073a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 fa19 	bl	80073e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	f003 0301 	and.w	r3, r3, #1
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d00c      	beq.n	8006fdc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	f003 0301 	and.w	r3, r3, #1
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d007      	beq.n	8006fdc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f06f 0201 	mvn.w	r2, #1
 8006fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f7f9 fe66 	bl	8000ca8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d104      	bne.n	8006ff0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d00c      	beq.n	800700a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d007      	beq.n	800700a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007002:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f000 fe39 	bl	8007c7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007010:	2b00      	cmp	r3, #0
 8007012:	d00c      	beq.n	800702e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800701a:	2b00      	cmp	r3, #0
 800701c:	d007      	beq.n	800702e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007026:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f000 fe31 	bl	8007c90 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007034:	2b00      	cmp	r3, #0
 8007036:	d00c      	beq.n	8007052 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800703e:	2b00      	cmp	r3, #0
 8007040:	d007      	beq.n	8007052 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800704a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 f9d3 	bl	80073f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	f003 0320 	and.w	r3, r3, #32
 8007058:	2b00      	cmp	r3, #0
 800705a:	d00c      	beq.n	8007076 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f003 0320 	and.w	r3, r3, #32
 8007062:	2b00      	cmp	r3, #0
 8007064:	d007      	beq.n	8007076 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f06f 0220 	mvn.w	r2, #32
 800706e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	f000 fdf9 	bl	8007c68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007076:	bf00      	nop
 8007078:	3710      	adds	r7, #16
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}

0800707e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800707e:	b580      	push	{r7, lr}
 8007080:	b086      	sub	sp, #24
 8007082:	af00      	add	r7, sp, #0
 8007084:	60f8      	str	r0, [r7, #12]
 8007086:	60b9      	str	r1, [r7, #8]
 8007088:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800708a:	2300      	movs	r3, #0
 800708c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007094:	2b01      	cmp	r3, #1
 8007096:	d101      	bne.n	800709c <HAL_TIM_IC_ConfigChannel+0x1e>
 8007098:	2302      	movs	r3, #2
 800709a:	e088      	b.n	80071ae <HAL_TIM_IC_ConfigChannel+0x130>
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2201      	movs	r2, #1
 80070a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d11b      	bne.n	80070e2 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80070ba:	f000 fb3f 	bl	800773c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	699a      	ldr	r2, [r3, #24]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f022 020c 	bic.w	r2, r2, #12
 80070cc:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	6999      	ldr	r1, [r3, #24]
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	689a      	ldr	r2, [r3, #8]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	430a      	orrs	r2, r1
 80070de:	619a      	str	r2, [r3, #24]
 80070e0:	e060      	b.n	80071a4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2b04      	cmp	r3, #4
 80070e6:	d11c      	bne.n	8007122 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80070f8:	f000 fbcf 	bl	800789a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	699a      	ldr	r2, [r3, #24]
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800710a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	6999      	ldr	r1, [r3, #24]
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	021a      	lsls	r2, r3, #8
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	430a      	orrs	r2, r1
 800711e:	619a      	str	r2, [r3, #24]
 8007120:	e040      	b.n	80071a4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2b08      	cmp	r3, #8
 8007126:	d11b      	bne.n	8007160 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007138:	f000 fc1c 	bl	8007974 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	69da      	ldr	r2, [r3, #28]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f022 020c 	bic.w	r2, r2, #12
 800714a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	69d9      	ldr	r1, [r3, #28]
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	689a      	ldr	r2, [r3, #8]
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	430a      	orrs	r2, r1
 800715c:	61da      	str	r2, [r3, #28]
 800715e:	e021      	b.n	80071a4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2b0c      	cmp	r3, #12
 8007164:	d11c      	bne.n	80071a0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007176:	f000 fc39 	bl	80079ec <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	69da      	ldr	r2, [r3, #28]
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007188:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	69d9      	ldr	r1, [r3, #28]
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	021a      	lsls	r2, r3, #8
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	430a      	orrs	r2, r1
 800719c:	61da      	str	r2, [r3, #28]
 800719e:	e001      	b.n	80071a4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2200      	movs	r2, #0
 80071a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80071ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3718      	adds	r7, #24
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
	...

080071b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b084      	sub	sp, #16
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071c2:	2300      	movs	r3, #0
 80071c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	d101      	bne.n	80071d4 <HAL_TIM_ConfigClockSource+0x1c>
 80071d0:	2302      	movs	r3, #2
 80071d2:	e0dc      	b.n	800738e <HAL_TIM_ConfigClockSource+0x1d6>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2202      	movs	r2, #2
 80071e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80071ec:	68ba      	ldr	r2, [r7, #8]
 80071ee:	4b6a      	ldr	r3, [pc, #424]	@ (8007398 <HAL_TIM_ConfigClockSource+0x1e0>)
 80071f0:	4013      	ands	r3, r2
 80071f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80071fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68ba      	ldr	r2, [r7, #8]
 8007202:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a64      	ldr	r2, [pc, #400]	@ (800739c <HAL_TIM_ConfigClockSource+0x1e4>)
 800720a:	4293      	cmp	r3, r2
 800720c:	f000 80a9 	beq.w	8007362 <HAL_TIM_ConfigClockSource+0x1aa>
 8007210:	4a62      	ldr	r2, [pc, #392]	@ (800739c <HAL_TIM_ConfigClockSource+0x1e4>)
 8007212:	4293      	cmp	r3, r2
 8007214:	f200 80ae 	bhi.w	8007374 <HAL_TIM_ConfigClockSource+0x1bc>
 8007218:	4a61      	ldr	r2, [pc, #388]	@ (80073a0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800721a:	4293      	cmp	r3, r2
 800721c:	f000 80a1 	beq.w	8007362 <HAL_TIM_ConfigClockSource+0x1aa>
 8007220:	4a5f      	ldr	r2, [pc, #380]	@ (80073a0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8007222:	4293      	cmp	r3, r2
 8007224:	f200 80a6 	bhi.w	8007374 <HAL_TIM_ConfigClockSource+0x1bc>
 8007228:	4a5e      	ldr	r2, [pc, #376]	@ (80073a4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800722a:	4293      	cmp	r3, r2
 800722c:	f000 8099 	beq.w	8007362 <HAL_TIM_ConfigClockSource+0x1aa>
 8007230:	4a5c      	ldr	r2, [pc, #368]	@ (80073a4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007232:	4293      	cmp	r3, r2
 8007234:	f200 809e 	bhi.w	8007374 <HAL_TIM_ConfigClockSource+0x1bc>
 8007238:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800723c:	f000 8091 	beq.w	8007362 <HAL_TIM_ConfigClockSource+0x1aa>
 8007240:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007244:	f200 8096 	bhi.w	8007374 <HAL_TIM_ConfigClockSource+0x1bc>
 8007248:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800724c:	f000 8089 	beq.w	8007362 <HAL_TIM_ConfigClockSource+0x1aa>
 8007250:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007254:	f200 808e 	bhi.w	8007374 <HAL_TIM_ConfigClockSource+0x1bc>
 8007258:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800725c:	d03e      	beq.n	80072dc <HAL_TIM_ConfigClockSource+0x124>
 800725e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007262:	f200 8087 	bhi.w	8007374 <HAL_TIM_ConfigClockSource+0x1bc>
 8007266:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800726a:	f000 8086 	beq.w	800737a <HAL_TIM_ConfigClockSource+0x1c2>
 800726e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007272:	d87f      	bhi.n	8007374 <HAL_TIM_ConfigClockSource+0x1bc>
 8007274:	2b70      	cmp	r3, #112	@ 0x70
 8007276:	d01a      	beq.n	80072ae <HAL_TIM_ConfigClockSource+0xf6>
 8007278:	2b70      	cmp	r3, #112	@ 0x70
 800727a:	d87b      	bhi.n	8007374 <HAL_TIM_ConfigClockSource+0x1bc>
 800727c:	2b60      	cmp	r3, #96	@ 0x60
 800727e:	d050      	beq.n	8007322 <HAL_TIM_ConfigClockSource+0x16a>
 8007280:	2b60      	cmp	r3, #96	@ 0x60
 8007282:	d877      	bhi.n	8007374 <HAL_TIM_ConfigClockSource+0x1bc>
 8007284:	2b50      	cmp	r3, #80	@ 0x50
 8007286:	d03c      	beq.n	8007302 <HAL_TIM_ConfigClockSource+0x14a>
 8007288:	2b50      	cmp	r3, #80	@ 0x50
 800728a:	d873      	bhi.n	8007374 <HAL_TIM_ConfigClockSource+0x1bc>
 800728c:	2b40      	cmp	r3, #64	@ 0x40
 800728e:	d058      	beq.n	8007342 <HAL_TIM_ConfigClockSource+0x18a>
 8007290:	2b40      	cmp	r3, #64	@ 0x40
 8007292:	d86f      	bhi.n	8007374 <HAL_TIM_ConfigClockSource+0x1bc>
 8007294:	2b30      	cmp	r3, #48	@ 0x30
 8007296:	d064      	beq.n	8007362 <HAL_TIM_ConfigClockSource+0x1aa>
 8007298:	2b30      	cmp	r3, #48	@ 0x30
 800729a:	d86b      	bhi.n	8007374 <HAL_TIM_ConfigClockSource+0x1bc>
 800729c:	2b20      	cmp	r3, #32
 800729e:	d060      	beq.n	8007362 <HAL_TIM_ConfigClockSource+0x1aa>
 80072a0:	2b20      	cmp	r3, #32
 80072a2:	d867      	bhi.n	8007374 <HAL_TIM_ConfigClockSource+0x1bc>
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d05c      	beq.n	8007362 <HAL_TIM_ConfigClockSource+0x1aa>
 80072a8:	2b10      	cmp	r3, #16
 80072aa:	d05a      	beq.n	8007362 <HAL_TIM_ConfigClockSource+0x1aa>
 80072ac:	e062      	b.n	8007374 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80072be:	f000 fbf1 	bl	8007aa4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80072d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	68ba      	ldr	r2, [r7, #8]
 80072d8:	609a      	str	r2, [r3, #8]
      break;
 80072da:	e04f      	b.n	800737c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80072ec:	f000 fbda 	bl	8007aa4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	689a      	ldr	r2, [r3, #8]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80072fe:	609a      	str	r2, [r3, #8]
      break;
 8007300:	e03c      	b.n	800737c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800730e:	461a      	mov	r2, r3
 8007310:	f000 fa94 	bl	800783c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	2150      	movs	r1, #80	@ 0x50
 800731a:	4618      	mov	r0, r3
 800731c:	f000 fba4 	bl	8007a68 <TIM_ITRx_SetConfig>
      break;
 8007320:	e02c      	b.n	800737c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800732e:	461a      	mov	r2, r3
 8007330:	f000 faf0 	bl	8007914 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	2160      	movs	r1, #96	@ 0x60
 800733a:	4618      	mov	r0, r3
 800733c:	f000 fb94 	bl	8007a68 <TIM_ITRx_SetConfig>
      break;
 8007340:	e01c      	b.n	800737c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800734e:	461a      	mov	r2, r3
 8007350:	f000 fa74 	bl	800783c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	2140      	movs	r1, #64	@ 0x40
 800735a:	4618      	mov	r0, r3
 800735c:	f000 fb84 	bl	8007a68 <TIM_ITRx_SetConfig>
      break;
 8007360:	e00c      	b.n	800737c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4619      	mov	r1, r3
 800736c:	4610      	mov	r0, r2
 800736e:	f000 fb7b 	bl	8007a68 <TIM_ITRx_SetConfig>
      break;
 8007372:	e003      	b.n	800737c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8007374:	2301      	movs	r3, #1
 8007376:	73fb      	strb	r3, [r7, #15]
      break;
 8007378:	e000      	b.n	800737c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800737a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2200      	movs	r2, #0
 8007388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800738c:	7bfb      	ldrb	r3, [r7, #15]
}
 800738e:	4618      	mov	r0, r3
 8007390:	3710      	adds	r7, #16
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}
 8007396:	bf00      	nop
 8007398:	ffceff88 	.word	0xffceff88
 800739c:	00100040 	.word	0x00100040
 80073a0:	00100030 	.word	0x00100030
 80073a4:	00100020 	.word	0x00100020

080073a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80073b0:	bf00      	nop
 80073b2:	370c      	adds	r7, #12
 80073b4:	46bd      	mov	sp, r7
 80073b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ba:	4770      	bx	lr

080073bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80073bc:	b480      	push	{r7}
 80073be:	b083      	sub	sp, #12
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80073c4:	bf00      	nop
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b083      	sub	sp, #12
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80073d8:	bf00      	nop
 80073da:	370c      	adds	r7, #12
 80073dc:	46bd      	mov	sp, r7
 80073de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e2:	4770      	bx	lr

080073e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80073e4:	b480      	push	{r7}
 80073e6:	b083      	sub	sp, #12
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80073ec:	bf00      	nop
 80073ee:	370c      	adds	r7, #12
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr

080073f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b083      	sub	sp, #12
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007400:	bf00      	nop
 8007402:	370c      	adds	r7, #12
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr

0800740c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800740c:	b480      	push	{r7}
 800740e:	b083      	sub	sp, #12
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007414:	bf00      	nop
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800742c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007432:	687a      	ldr	r2, [r7, #4]
 8007434:	429a      	cmp	r2, r3
 8007436:	d107      	bne.n	8007448 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2201      	movs	r2, #1
 800743c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2201      	movs	r2, #1
 8007442:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007446:	e02a      	b.n	800749e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800744c:	687a      	ldr	r2, [r7, #4]
 800744e:	429a      	cmp	r2, r3
 8007450:	d107      	bne.n	8007462 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2202      	movs	r2, #2
 8007456:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007460:	e01d      	b.n	800749e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007466:	687a      	ldr	r2, [r7, #4]
 8007468:	429a      	cmp	r2, r3
 800746a:	d107      	bne.n	800747c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2204      	movs	r2, #4
 8007470:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2201      	movs	r2, #1
 8007476:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800747a:	e010      	b.n	800749e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007480:	687a      	ldr	r2, [r7, #4]
 8007482:	429a      	cmp	r2, r3
 8007484:	d107      	bne.n	8007496 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2208      	movs	r2, #8
 800748a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2201      	movs	r2, #1
 8007490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007494:	e003      	b.n	800749e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2201      	movs	r2, #1
 800749a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800749e:	68f8      	ldr	r0, [r7, #12]
 80074a0:	f7ff ffb4 	bl	800740c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2200      	movs	r2, #0
 80074a8:	771a      	strb	r2, [r3, #28]
}
 80074aa:	bf00      	nop
 80074ac:	3710      	adds	r7, #16
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}

080074b2 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 80074b2:	b580      	push	{r7, lr}
 80074b4:	b084      	sub	sp, #16
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074be:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d10f      	bne.n	80074ea <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2201      	movs	r2, #1
 80074ce:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	69db      	ldr	r3, [r3, #28]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d146      	bne.n	8007566 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074e8:	e03d      	b.n	8007566 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d10f      	bne.n	8007514 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2202      	movs	r2, #2
 80074f8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	69db      	ldr	r3, [r3, #28]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d131      	bne.n	8007566 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2201      	movs	r2, #1
 8007506:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2201      	movs	r2, #1
 800750e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007512:	e028      	b.n	8007566 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007518:	687a      	ldr	r2, [r7, #4]
 800751a:	429a      	cmp	r2, r3
 800751c:	d10f      	bne.n	800753e <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	2204      	movs	r2, #4
 8007522:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	69db      	ldr	r3, [r3, #28]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d11c      	bne.n	8007566 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2201      	movs	r2, #1
 8007530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2201      	movs	r2, #1
 8007538:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800753c:	e013      	b.n	8007566 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	429a      	cmp	r2, r3
 8007546:	d10e      	bne.n	8007566 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2208      	movs	r2, #8
 800754c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	69db      	ldr	r3, [r3, #28]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d107      	bne.n	8007566 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2201      	movs	r2, #1
 8007562:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8007566:	68f8      	ldr	r0, [r7, #12]
 8007568:	f7ff ff28 	bl	80073bc <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2200      	movs	r2, #0
 8007570:	771a      	strb	r2, [r3, #28]
}
 8007572:	bf00      	nop
 8007574:	3710      	adds	r7, #16
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}

0800757a <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 800757a:	b580      	push	{r7, lr}
 800757c:	b084      	sub	sp, #16
 800757e:	af00      	add	r7, sp, #0
 8007580:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007586:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800758c:	687a      	ldr	r2, [r7, #4]
 800758e:	429a      	cmp	r2, r3
 8007590:	d103      	bne.n	800759a <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2201      	movs	r2, #1
 8007596:	771a      	strb	r2, [r3, #28]
 8007598:	e019      	b.n	80075ce <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800759e:	687a      	ldr	r2, [r7, #4]
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d103      	bne.n	80075ac <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2202      	movs	r2, #2
 80075a8:	771a      	strb	r2, [r3, #28]
 80075aa:	e010      	b.n	80075ce <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075b0:	687a      	ldr	r2, [r7, #4]
 80075b2:	429a      	cmp	r2, r3
 80075b4:	d103      	bne.n	80075be <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2204      	movs	r2, #4
 80075ba:	771a      	strb	r2, [r3, #28]
 80075bc:	e007      	b.n	80075ce <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075c2:	687a      	ldr	r2, [r7, #4]
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d102      	bne.n	80075ce <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2208      	movs	r2, #8
 80075cc:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 80075ce:	68f8      	ldr	r0, [r7, #12]
 80075d0:	f7ff fefe 	bl	80073d0 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2200      	movs	r2, #0
 80075d8:	771a      	strb	r2, [r3, #28]
}
 80075da:	bf00      	nop
 80075dc:	3710      	adds	r7, #16
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}
	...

080075e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b085      	sub	sp, #20
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a47      	ldr	r2, [pc, #284]	@ (8007714 <TIM_Base_SetConfig+0x130>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d013      	beq.n	8007624 <TIM_Base_SetConfig+0x40>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007602:	d00f      	beq.n	8007624 <TIM_Base_SetConfig+0x40>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	4a44      	ldr	r2, [pc, #272]	@ (8007718 <TIM_Base_SetConfig+0x134>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d00b      	beq.n	8007624 <TIM_Base_SetConfig+0x40>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	4a43      	ldr	r2, [pc, #268]	@ (800771c <TIM_Base_SetConfig+0x138>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d007      	beq.n	8007624 <TIM_Base_SetConfig+0x40>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	4a42      	ldr	r2, [pc, #264]	@ (8007720 <TIM_Base_SetConfig+0x13c>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d003      	beq.n	8007624 <TIM_Base_SetConfig+0x40>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	4a41      	ldr	r2, [pc, #260]	@ (8007724 <TIM_Base_SetConfig+0x140>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d108      	bne.n	8007636 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800762a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	4313      	orrs	r3, r2
 8007634:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a36      	ldr	r2, [pc, #216]	@ (8007714 <TIM_Base_SetConfig+0x130>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d027      	beq.n	800768e <TIM_Base_SetConfig+0xaa>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007644:	d023      	beq.n	800768e <TIM_Base_SetConfig+0xaa>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a33      	ldr	r2, [pc, #204]	@ (8007718 <TIM_Base_SetConfig+0x134>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d01f      	beq.n	800768e <TIM_Base_SetConfig+0xaa>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	4a32      	ldr	r2, [pc, #200]	@ (800771c <TIM_Base_SetConfig+0x138>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d01b      	beq.n	800768e <TIM_Base_SetConfig+0xaa>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a31      	ldr	r2, [pc, #196]	@ (8007720 <TIM_Base_SetConfig+0x13c>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d017      	beq.n	800768e <TIM_Base_SetConfig+0xaa>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a30      	ldr	r2, [pc, #192]	@ (8007724 <TIM_Base_SetConfig+0x140>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d013      	beq.n	800768e <TIM_Base_SetConfig+0xaa>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a2f      	ldr	r2, [pc, #188]	@ (8007728 <TIM_Base_SetConfig+0x144>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d00f      	beq.n	800768e <TIM_Base_SetConfig+0xaa>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	4a2e      	ldr	r2, [pc, #184]	@ (800772c <TIM_Base_SetConfig+0x148>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d00b      	beq.n	800768e <TIM_Base_SetConfig+0xaa>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	4a2d      	ldr	r2, [pc, #180]	@ (8007730 <TIM_Base_SetConfig+0x14c>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d007      	beq.n	800768e <TIM_Base_SetConfig+0xaa>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	4a2c      	ldr	r2, [pc, #176]	@ (8007734 <TIM_Base_SetConfig+0x150>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d003      	beq.n	800768e <TIM_Base_SetConfig+0xaa>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4a2b      	ldr	r2, [pc, #172]	@ (8007738 <TIM_Base_SetConfig+0x154>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d108      	bne.n	80076a0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007694:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	68fa      	ldr	r2, [r7, #12]
 800769c:	4313      	orrs	r3, r2
 800769e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	695b      	ldr	r3, [r3, #20]
 80076aa:	4313      	orrs	r3, r2
 80076ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	689a      	ldr	r2, [r3, #8]
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	681a      	ldr	r2, [r3, #0]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	4a14      	ldr	r2, [pc, #80]	@ (8007714 <TIM_Base_SetConfig+0x130>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d00f      	beq.n	80076e6 <TIM_Base_SetConfig+0x102>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	4a16      	ldr	r2, [pc, #88]	@ (8007724 <TIM_Base_SetConfig+0x140>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d00b      	beq.n	80076e6 <TIM_Base_SetConfig+0x102>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	4a15      	ldr	r2, [pc, #84]	@ (8007728 <TIM_Base_SetConfig+0x144>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d007      	beq.n	80076e6 <TIM_Base_SetConfig+0x102>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	4a14      	ldr	r2, [pc, #80]	@ (800772c <TIM_Base_SetConfig+0x148>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d003      	beq.n	80076e6 <TIM_Base_SetConfig+0x102>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4a13      	ldr	r2, [pc, #76]	@ (8007730 <TIM_Base_SetConfig+0x14c>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d103      	bne.n	80076ee <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	691a      	ldr	r2, [r3, #16]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f043 0204 	orr.w	r2, r3, #4
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2201      	movs	r2, #1
 80076fe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	68fa      	ldr	r2, [r7, #12]
 8007704:	601a      	str	r2, [r3, #0]
}
 8007706:	bf00      	nop
 8007708:	3714      	adds	r7, #20
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr
 8007712:	bf00      	nop
 8007714:	40010000 	.word	0x40010000
 8007718:	40000400 	.word	0x40000400
 800771c:	40000800 	.word	0x40000800
 8007720:	40000c00 	.word	0x40000c00
 8007724:	40010400 	.word	0x40010400
 8007728:	40014000 	.word	0x40014000
 800772c:	40014400 	.word	0x40014400
 8007730:	40014800 	.word	0x40014800
 8007734:	4000e000 	.word	0x4000e000
 8007738:	4000e400 	.word	0x4000e400

0800773c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800773c:	b480      	push	{r7}
 800773e:	b087      	sub	sp, #28
 8007740:	af00      	add	r7, sp, #0
 8007742:	60f8      	str	r0, [r7, #12]
 8007744:	60b9      	str	r1, [r7, #8]
 8007746:	607a      	str	r2, [r7, #4]
 8007748:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	6a1b      	ldr	r3, [r3, #32]
 800774e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6a1b      	ldr	r3, [r3, #32]
 8007754:	f023 0201 	bic.w	r2, r3, #1
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	699b      	ldr	r3, [r3, #24]
 8007760:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	4a2c      	ldr	r2, [pc, #176]	@ (8007818 <TIM_TI1_SetConfig+0xdc>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d023      	beq.n	80077b2 <TIM_TI1_SetConfig+0x76>
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007770:	d01f      	beq.n	80077b2 <TIM_TI1_SetConfig+0x76>
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	4a29      	ldr	r2, [pc, #164]	@ (800781c <TIM_TI1_SetConfig+0xe0>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d01b      	beq.n	80077b2 <TIM_TI1_SetConfig+0x76>
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	4a28      	ldr	r2, [pc, #160]	@ (8007820 <TIM_TI1_SetConfig+0xe4>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d017      	beq.n	80077b2 <TIM_TI1_SetConfig+0x76>
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	4a27      	ldr	r2, [pc, #156]	@ (8007824 <TIM_TI1_SetConfig+0xe8>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d013      	beq.n	80077b2 <TIM_TI1_SetConfig+0x76>
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	4a26      	ldr	r2, [pc, #152]	@ (8007828 <TIM_TI1_SetConfig+0xec>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d00f      	beq.n	80077b2 <TIM_TI1_SetConfig+0x76>
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	4a25      	ldr	r2, [pc, #148]	@ (800782c <TIM_TI1_SetConfig+0xf0>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d00b      	beq.n	80077b2 <TIM_TI1_SetConfig+0x76>
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	4a24      	ldr	r2, [pc, #144]	@ (8007830 <TIM_TI1_SetConfig+0xf4>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d007      	beq.n	80077b2 <TIM_TI1_SetConfig+0x76>
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	4a23      	ldr	r2, [pc, #140]	@ (8007834 <TIM_TI1_SetConfig+0xf8>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d003      	beq.n	80077b2 <TIM_TI1_SetConfig+0x76>
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	4a22      	ldr	r2, [pc, #136]	@ (8007838 <TIM_TI1_SetConfig+0xfc>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d101      	bne.n	80077b6 <TIM_TI1_SetConfig+0x7a>
 80077b2:	2301      	movs	r3, #1
 80077b4:	e000      	b.n	80077b8 <TIM_TI1_SetConfig+0x7c>
 80077b6:	2300      	movs	r3, #0
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d008      	beq.n	80077ce <TIM_TI1_SetConfig+0x92>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	f023 0303 	bic.w	r3, r3, #3
 80077c2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80077c4:	697a      	ldr	r2, [r7, #20]
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	4313      	orrs	r3, r2
 80077ca:	617b      	str	r3, [r7, #20]
 80077cc:	e003      	b.n	80077d6 <TIM_TI1_SetConfig+0x9a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	f043 0301 	orr.w	r3, r3, #1
 80077d4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80077dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	011b      	lsls	r3, r3, #4
 80077e2:	b2db      	uxtb	r3, r3
 80077e4:	697a      	ldr	r2, [r7, #20]
 80077e6:	4313      	orrs	r3, r2
 80077e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	f023 030a 	bic.w	r3, r3, #10
 80077f0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	f003 030a 	and.w	r3, r3, #10
 80077f8:	693a      	ldr	r2, [r7, #16]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	697a      	ldr	r2, [r7, #20]
 8007802:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	693a      	ldr	r2, [r7, #16]
 8007808:	621a      	str	r2, [r3, #32]
}
 800780a:	bf00      	nop
 800780c:	371c      	adds	r7, #28
 800780e:	46bd      	mov	sp, r7
 8007810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007814:	4770      	bx	lr
 8007816:	bf00      	nop
 8007818:	40010000 	.word	0x40010000
 800781c:	40000400 	.word	0x40000400
 8007820:	40000800 	.word	0x40000800
 8007824:	40000c00 	.word	0x40000c00
 8007828:	40010400 	.word	0x40010400
 800782c:	40001800 	.word	0x40001800
 8007830:	40014000 	.word	0x40014000
 8007834:	4000e000 	.word	0x4000e000
 8007838:	4000e400 	.word	0x4000e400

0800783c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800783c:	b480      	push	{r7}
 800783e:	b087      	sub	sp, #28
 8007840:	af00      	add	r7, sp, #0
 8007842:	60f8      	str	r0, [r7, #12]
 8007844:	60b9      	str	r1, [r7, #8]
 8007846:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	6a1b      	ldr	r3, [r3, #32]
 800784c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6a1b      	ldr	r3, [r3, #32]
 8007852:	f023 0201 	bic.w	r2, r3, #1
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	699b      	ldr	r3, [r3, #24]
 800785e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007866:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	011b      	lsls	r3, r3, #4
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	4313      	orrs	r3, r2
 8007870:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	f023 030a 	bic.w	r3, r3, #10
 8007878:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800787a:	697a      	ldr	r2, [r7, #20]
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	4313      	orrs	r3, r2
 8007880:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	693a      	ldr	r2, [r7, #16]
 8007886:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	697a      	ldr	r2, [r7, #20]
 800788c:	621a      	str	r2, [r3, #32]
}
 800788e:	bf00      	nop
 8007890:	371c      	adds	r7, #28
 8007892:	46bd      	mov	sp, r7
 8007894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007898:	4770      	bx	lr

0800789a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800789a:	b480      	push	{r7}
 800789c:	b087      	sub	sp, #28
 800789e:	af00      	add	r7, sp, #0
 80078a0:	60f8      	str	r0, [r7, #12]
 80078a2:	60b9      	str	r1, [r7, #8]
 80078a4:	607a      	str	r2, [r7, #4]
 80078a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6a1b      	ldr	r3, [r3, #32]
 80078ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6a1b      	ldr	r3, [r3, #32]
 80078b2:	f023 0210 	bic.w	r2, r3, #16
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	699b      	ldr	r3, [r3, #24]
 80078be:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	021b      	lsls	r3, r3, #8
 80078cc:	693a      	ldr	r2, [r7, #16]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80078d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	031b      	lsls	r3, r3, #12
 80078de:	b29b      	uxth	r3, r3
 80078e0:	693a      	ldr	r2, [r7, #16]
 80078e2:	4313      	orrs	r3, r2
 80078e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80078ec:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	011b      	lsls	r3, r3, #4
 80078f2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80078f6:	697a      	ldr	r2, [r7, #20]
 80078f8:	4313      	orrs	r3, r2
 80078fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	693a      	ldr	r2, [r7, #16]
 8007900:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	697a      	ldr	r2, [r7, #20]
 8007906:	621a      	str	r2, [r3, #32]
}
 8007908:	bf00      	nop
 800790a:	371c      	adds	r7, #28
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007914:	b480      	push	{r7}
 8007916:	b087      	sub	sp, #28
 8007918:	af00      	add	r7, sp, #0
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	6a1b      	ldr	r3, [r3, #32]
 8007924:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	6a1b      	ldr	r3, [r3, #32]
 800792a:	f023 0210 	bic.w	r2, r3, #16
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	699b      	ldr	r3, [r3, #24]
 8007936:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800793e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	031b      	lsls	r3, r3, #12
 8007944:	693a      	ldr	r2, [r7, #16]
 8007946:	4313      	orrs	r3, r2
 8007948:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007950:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	011b      	lsls	r3, r3, #4
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	4313      	orrs	r3, r2
 800795a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	693a      	ldr	r2, [r7, #16]
 8007960:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	697a      	ldr	r2, [r7, #20]
 8007966:	621a      	str	r2, [r3, #32]
}
 8007968:	bf00      	nop
 800796a:	371c      	adds	r7, #28
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr

08007974 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007974:	b480      	push	{r7}
 8007976:	b087      	sub	sp, #28
 8007978:	af00      	add	r7, sp, #0
 800797a:	60f8      	str	r0, [r7, #12]
 800797c:	60b9      	str	r1, [r7, #8]
 800797e:	607a      	str	r2, [r7, #4]
 8007980:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	6a1b      	ldr	r3, [r3, #32]
 8007986:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	6a1b      	ldr	r3, [r3, #32]
 800798c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	69db      	ldr	r3, [r3, #28]
 8007998:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	f023 0303 	bic.w	r3, r3, #3
 80079a0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80079a2:	693a      	ldr	r2, [r7, #16]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80079b0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	011b      	lsls	r3, r3, #4
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	693a      	ldr	r2, [r7, #16]
 80079ba:	4313      	orrs	r3, r2
 80079bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80079c4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	021b      	lsls	r3, r3, #8
 80079ca:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80079ce:	697a      	ldr	r2, [r7, #20]
 80079d0:	4313      	orrs	r3, r2
 80079d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	693a      	ldr	r2, [r7, #16]
 80079d8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	697a      	ldr	r2, [r7, #20]
 80079de:	621a      	str	r2, [r3, #32]
}
 80079e0:	bf00      	nop
 80079e2:	371c      	adds	r7, #28
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b087      	sub	sp, #28
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	60f8      	str	r0, [r7, #12]
 80079f4:	60b9      	str	r1, [r7, #8]
 80079f6:	607a      	str	r2, [r7, #4]
 80079f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	6a1b      	ldr	r3, [r3, #32]
 80079fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	6a1b      	ldr	r3, [r3, #32]
 8007a04:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	69db      	ldr	r3, [r3, #28]
 8007a10:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a18:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	021b      	lsls	r3, r3, #8
 8007a1e:	693a      	ldr	r2, [r7, #16]
 8007a20:	4313      	orrs	r3, r2
 8007a22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007a2a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	031b      	lsls	r3, r3, #12
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	693a      	ldr	r2, [r7, #16]
 8007a34:	4313      	orrs	r3, r2
 8007a36:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007a3e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	031b      	lsls	r3, r3, #12
 8007a44:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007a48:	697a      	ldr	r2, [r7, #20]
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	693a      	ldr	r2, [r7, #16]
 8007a52:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	697a      	ldr	r2, [r7, #20]
 8007a58:	621a      	str	r2, [r3, #32]
}
 8007a5a:	bf00      	nop
 8007a5c:	371c      	adds	r7, #28
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr
	...

08007a68 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b085      	sub	sp, #20
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
 8007a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	689b      	ldr	r3, [r3, #8]
 8007a76:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a78:	68fa      	ldr	r2, [r7, #12]
 8007a7a:	4b09      	ldr	r3, [pc, #36]	@ (8007aa0 <TIM_ITRx_SetConfig+0x38>)
 8007a7c:	4013      	ands	r3, r2
 8007a7e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a80:	683a      	ldr	r2, [r7, #0]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	4313      	orrs	r3, r2
 8007a86:	f043 0307 	orr.w	r3, r3, #7
 8007a8a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	68fa      	ldr	r2, [r7, #12]
 8007a90:	609a      	str	r2, [r3, #8]
}
 8007a92:	bf00      	nop
 8007a94:	3714      	adds	r7, #20
 8007a96:	46bd      	mov	sp, r7
 8007a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9c:	4770      	bx	lr
 8007a9e:	bf00      	nop
 8007aa0:	ffcfff8f 	.word	0xffcfff8f

08007aa4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b087      	sub	sp, #28
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	60f8      	str	r0, [r7, #12]
 8007aac:	60b9      	str	r1, [r7, #8]
 8007aae:	607a      	str	r2, [r7, #4]
 8007ab0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007abe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	021a      	lsls	r2, r3, #8
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	431a      	orrs	r2, r3
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	4313      	orrs	r3, r2
 8007acc:	697a      	ldr	r2, [r7, #20]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	697a      	ldr	r2, [r7, #20]
 8007ad6:	609a      	str	r2, [r3, #8]
}
 8007ad8:	bf00      	nop
 8007ada:	371c      	adds	r7, #28
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr

08007ae4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b087      	sub	sp, #28
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	60f8      	str	r0, [r7, #12]
 8007aec:	60b9      	str	r1, [r7, #8]
 8007aee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	f003 031f 	and.w	r3, r3, #31
 8007af6:	2201      	movs	r2, #1
 8007af8:	fa02 f303 	lsl.w	r3, r2, r3
 8007afc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	6a1a      	ldr	r2, [r3, #32]
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	43db      	mvns	r3, r3
 8007b06:	401a      	ands	r2, r3
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6a1a      	ldr	r2, [r3, #32]
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	f003 031f 	and.w	r3, r3, #31
 8007b16:	6879      	ldr	r1, [r7, #4]
 8007b18:	fa01 f303 	lsl.w	r3, r1, r3
 8007b1c:	431a      	orrs	r2, r3
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	621a      	str	r2, [r3, #32]
}
 8007b22:	bf00      	nop
 8007b24:	371c      	adds	r7, #28
 8007b26:	46bd      	mov	sp, r7
 8007b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2c:	4770      	bx	lr
	...

08007b30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b085      	sub	sp, #20
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d101      	bne.n	8007b48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b44:	2302      	movs	r3, #2
 8007b46:	e077      	b.n	8007c38 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2202      	movs	r2, #2
 8007b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4a35      	ldr	r2, [pc, #212]	@ (8007c44 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d004      	beq.n	8007b7c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4a34      	ldr	r2, [pc, #208]	@ (8007c48 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d108      	bne.n	8007b8e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007b82:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	68fa      	ldr	r2, [r7, #12]
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b94:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	68fa      	ldr	r2, [r7, #12]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	68fa      	ldr	r2, [r7, #12]
 8007ba6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a25      	ldr	r2, [pc, #148]	@ (8007c44 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d02c      	beq.n	8007c0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bba:	d027      	beq.n	8007c0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a22      	ldr	r2, [pc, #136]	@ (8007c4c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d022      	beq.n	8007c0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a21      	ldr	r2, [pc, #132]	@ (8007c50 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d01d      	beq.n	8007c0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a1f      	ldr	r2, [pc, #124]	@ (8007c54 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d018      	beq.n	8007c0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a1a      	ldr	r2, [pc, #104]	@ (8007c48 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d013      	beq.n	8007c0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a1b      	ldr	r2, [pc, #108]	@ (8007c58 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d00e      	beq.n	8007c0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a1a      	ldr	r2, [pc, #104]	@ (8007c5c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d009      	beq.n	8007c0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a18      	ldr	r2, [pc, #96]	@ (8007c60 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d004      	beq.n	8007c0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a17      	ldr	r2, [pc, #92]	@ (8007c64 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d10c      	bne.n	8007c26 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c12:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	68ba      	ldr	r2, [r7, #8]
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	68ba      	ldr	r2, [r7, #8]
 8007c24:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2201      	movs	r2, #1
 8007c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2200      	movs	r2, #0
 8007c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007c36:	2300      	movs	r3, #0
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3714      	adds	r7, #20
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr
 8007c44:	40010000 	.word	0x40010000
 8007c48:	40010400 	.word	0x40010400
 8007c4c:	40000400 	.word	0x40000400
 8007c50:	40000800 	.word	0x40000800
 8007c54:	40000c00 	.word	0x40000c00
 8007c58:	40001800 	.word	0x40001800
 8007c5c:	40014000 	.word	0x40014000
 8007c60:	4000e000 	.word	0x4000e000
 8007c64:	4000e400 	.word	0x4000e400

08007c68 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b083      	sub	sp, #12
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c70:	bf00      	nop
 8007c72:	370c      	adds	r7, #12
 8007c74:	46bd      	mov	sp, r7
 8007c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7a:	4770      	bx	lr

08007c7c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c84:	bf00      	nop
 8007c86:	370c      	adds	r7, #12
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8e:	4770      	bx	lr

08007c90 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b083      	sub	sp, #12
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007c98:	bf00      	nop
 8007c9a:	370c      	adds	r7, #12
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr

08007ca4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d101      	bne.n	8007cb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	e042      	b.n	8007d3c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d106      	bne.n	8007cce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f7f9 f97d 	bl	8000fc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2224      	movs	r2, #36	@ 0x24
 8007cd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	681a      	ldr	r2, [r3, #0]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f022 0201 	bic.w	r2, r2, #1
 8007ce4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d002      	beq.n	8007cf4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f000 ff22 	bl	8008b38 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 f8b3 	bl	8007e60 <UART_SetConfig>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d101      	bne.n	8007d04 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007d00:	2301      	movs	r3, #1
 8007d02:	e01b      	b.n	8007d3c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	685a      	ldr	r2, [r3, #4]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	689a      	ldr	r2, [r3, #8]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	681a      	ldr	r2, [r3, #0]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f042 0201 	orr.w	r2, r2, #1
 8007d32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 ffa1 	bl	8008c7c <UART_CheckIdleState>
 8007d3a:	4603      	mov	r3, r0
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3708      	adds	r7, #8
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}

08007d44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b08a      	sub	sp, #40	@ 0x28
 8007d48:	af02      	add	r7, sp, #8
 8007d4a:	60f8      	str	r0, [r7, #12]
 8007d4c:	60b9      	str	r1, [r7, #8]
 8007d4e:	603b      	str	r3, [r7, #0]
 8007d50:	4613      	mov	r3, r2
 8007d52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d5a:	2b20      	cmp	r3, #32
 8007d5c:	d17b      	bne.n	8007e56 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d002      	beq.n	8007d6a <HAL_UART_Transmit+0x26>
 8007d64:	88fb      	ldrh	r3, [r7, #6]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d101      	bne.n	8007d6e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	e074      	b.n	8007e58 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2200      	movs	r2, #0
 8007d72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2221      	movs	r2, #33	@ 0x21
 8007d7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d7e:	f7f9 fbed 	bl	800155c <HAL_GetTick>
 8007d82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	88fa      	ldrh	r2, [r7, #6]
 8007d88:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	88fa      	ldrh	r2, [r7, #6]
 8007d90:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d9c:	d108      	bne.n	8007db0 <HAL_UART_Transmit+0x6c>
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	691b      	ldr	r3, [r3, #16]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d104      	bne.n	8007db0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007da6:	2300      	movs	r3, #0
 8007da8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	61bb      	str	r3, [r7, #24]
 8007dae:	e003      	b.n	8007db8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007db4:	2300      	movs	r3, #0
 8007db6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007db8:	e030      	b.n	8007e1c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	9300      	str	r3, [sp, #0]
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	2180      	movs	r1, #128	@ 0x80
 8007dc4:	68f8      	ldr	r0, [r7, #12]
 8007dc6:	f001 f803 	bl	8008dd0 <UART_WaitOnFlagUntilTimeout>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d005      	beq.n	8007ddc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2220      	movs	r2, #32
 8007dd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007dd8:	2303      	movs	r3, #3
 8007dda:	e03d      	b.n	8007e58 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007ddc:	69fb      	ldr	r3, [r7, #28]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d10b      	bne.n	8007dfa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007de2:	69bb      	ldr	r3, [r7, #24]
 8007de4:	881b      	ldrh	r3, [r3, #0]
 8007de6:	461a      	mov	r2, r3
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007df0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007df2:	69bb      	ldr	r3, [r7, #24]
 8007df4:	3302      	adds	r3, #2
 8007df6:	61bb      	str	r3, [r7, #24]
 8007df8:	e007      	b.n	8007e0a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007dfa:	69fb      	ldr	r3, [r7, #28]
 8007dfc:	781a      	ldrb	r2, [r3, #0]
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007e04:	69fb      	ldr	r3, [r7, #28]
 8007e06:	3301      	adds	r3, #1
 8007e08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007e10:	b29b      	uxth	r3, r3
 8007e12:	3b01      	subs	r3, #1
 8007e14:	b29a      	uxth	r2, r3
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007e22:	b29b      	uxth	r3, r3
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d1c8      	bne.n	8007dba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	9300      	str	r3, [sp, #0]
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	2140      	movs	r1, #64	@ 0x40
 8007e32:	68f8      	ldr	r0, [r7, #12]
 8007e34:	f000 ffcc 	bl	8008dd0 <UART_WaitOnFlagUntilTimeout>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d005      	beq.n	8007e4a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2220      	movs	r2, #32
 8007e42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007e46:	2303      	movs	r3, #3
 8007e48:	e006      	b.n	8007e58 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2220      	movs	r2, #32
 8007e4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007e52:	2300      	movs	r3, #0
 8007e54:	e000      	b.n	8007e58 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007e56:	2302      	movs	r3, #2
  }
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	3720      	adds	r7, #32
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e64:	b092      	sub	sp, #72	@ 0x48
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	689a      	ldr	r2, [r3, #8]
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	691b      	ldr	r3, [r3, #16]
 8007e78:	431a      	orrs	r2, r3
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	695b      	ldr	r3, [r3, #20]
 8007e7e:	431a      	orrs	r2, r3
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	69db      	ldr	r3, [r3, #28]
 8007e84:	4313      	orrs	r3, r2
 8007e86:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	681a      	ldr	r2, [r3, #0]
 8007e8e:	4bbe      	ldr	r3, [pc, #760]	@ (8008188 <UART_SetConfig+0x328>)
 8007e90:	4013      	ands	r3, r2
 8007e92:	697a      	ldr	r2, [r7, #20]
 8007e94:	6812      	ldr	r2, [r2, #0]
 8007e96:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007e98:	430b      	orrs	r3, r1
 8007e9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	68da      	ldr	r2, [r3, #12]
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	430a      	orrs	r2, r1
 8007eb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	699b      	ldr	r3, [r3, #24]
 8007eb6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4ab3      	ldr	r2, [pc, #716]	@ (800818c <UART_SetConfig+0x32c>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d004      	beq.n	8007ecc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	6a1b      	ldr	r3, [r3, #32]
 8007ec6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	689a      	ldr	r2, [r3, #8]
 8007ed2:	4baf      	ldr	r3, [pc, #700]	@ (8008190 <UART_SetConfig+0x330>)
 8007ed4:	4013      	ands	r3, r2
 8007ed6:	697a      	ldr	r2, [r7, #20]
 8007ed8:	6812      	ldr	r2, [r2, #0]
 8007eda:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007edc:	430b      	orrs	r3, r1
 8007ede:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ee6:	f023 010f 	bic.w	r1, r3, #15
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	430a      	orrs	r2, r1
 8007ef4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4aa6      	ldr	r2, [pc, #664]	@ (8008194 <UART_SetConfig+0x334>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d177      	bne.n	8007ff0 <UART_SetConfig+0x190>
 8007f00:	4ba5      	ldr	r3, [pc, #660]	@ (8008198 <UART_SetConfig+0x338>)
 8007f02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f04:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f08:	2b28      	cmp	r3, #40	@ 0x28
 8007f0a:	d86d      	bhi.n	8007fe8 <UART_SetConfig+0x188>
 8007f0c:	a201      	add	r2, pc, #4	@ (adr r2, 8007f14 <UART_SetConfig+0xb4>)
 8007f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f12:	bf00      	nop
 8007f14:	08007fb9 	.word	0x08007fb9
 8007f18:	08007fe9 	.word	0x08007fe9
 8007f1c:	08007fe9 	.word	0x08007fe9
 8007f20:	08007fe9 	.word	0x08007fe9
 8007f24:	08007fe9 	.word	0x08007fe9
 8007f28:	08007fe9 	.word	0x08007fe9
 8007f2c:	08007fe9 	.word	0x08007fe9
 8007f30:	08007fe9 	.word	0x08007fe9
 8007f34:	08007fc1 	.word	0x08007fc1
 8007f38:	08007fe9 	.word	0x08007fe9
 8007f3c:	08007fe9 	.word	0x08007fe9
 8007f40:	08007fe9 	.word	0x08007fe9
 8007f44:	08007fe9 	.word	0x08007fe9
 8007f48:	08007fe9 	.word	0x08007fe9
 8007f4c:	08007fe9 	.word	0x08007fe9
 8007f50:	08007fe9 	.word	0x08007fe9
 8007f54:	08007fc9 	.word	0x08007fc9
 8007f58:	08007fe9 	.word	0x08007fe9
 8007f5c:	08007fe9 	.word	0x08007fe9
 8007f60:	08007fe9 	.word	0x08007fe9
 8007f64:	08007fe9 	.word	0x08007fe9
 8007f68:	08007fe9 	.word	0x08007fe9
 8007f6c:	08007fe9 	.word	0x08007fe9
 8007f70:	08007fe9 	.word	0x08007fe9
 8007f74:	08007fd1 	.word	0x08007fd1
 8007f78:	08007fe9 	.word	0x08007fe9
 8007f7c:	08007fe9 	.word	0x08007fe9
 8007f80:	08007fe9 	.word	0x08007fe9
 8007f84:	08007fe9 	.word	0x08007fe9
 8007f88:	08007fe9 	.word	0x08007fe9
 8007f8c:	08007fe9 	.word	0x08007fe9
 8007f90:	08007fe9 	.word	0x08007fe9
 8007f94:	08007fd9 	.word	0x08007fd9
 8007f98:	08007fe9 	.word	0x08007fe9
 8007f9c:	08007fe9 	.word	0x08007fe9
 8007fa0:	08007fe9 	.word	0x08007fe9
 8007fa4:	08007fe9 	.word	0x08007fe9
 8007fa8:	08007fe9 	.word	0x08007fe9
 8007fac:	08007fe9 	.word	0x08007fe9
 8007fb0:	08007fe9 	.word	0x08007fe9
 8007fb4:	08007fe1 	.word	0x08007fe1
 8007fb8:	2301      	movs	r3, #1
 8007fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fbe:	e326      	b.n	800860e <UART_SetConfig+0x7ae>
 8007fc0:	2304      	movs	r3, #4
 8007fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fc6:	e322      	b.n	800860e <UART_SetConfig+0x7ae>
 8007fc8:	2308      	movs	r3, #8
 8007fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fce:	e31e      	b.n	800860e <UART_SetConfig+0x7ae>
 8007fd0:	2310      	movs	r3, #16
 8007fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fd6:	e31a      	b.n	800860e <UART_SetConfig+0x7ae>
 8007fd8:	2320      	movs	r3, #32
 8007fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fde:	e316      	b.n	800860e <UART_SetConfig+0x7ae>
 8007fe0:	2340      	movs	r3, #64	@ 0x40
 8007fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fe6:	e312      	b.n	800860e <UART_SetConfig+0x7ae>
 8007fe8:	2380      	movs	r3, #128	@ 0x80
 8007fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fee:	e30e      	b.n	800860e <UART_SetConfig+0x7ae>
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a69      	ldr	r2, [pc, #420]	@ (800819c <UART_SetConfig+0x33c>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d130      	bne.n	800805c <UART_SetConfig+0x1fc>
 8007ffa:	4b67      	ldr	r3, [pc, #412]	@ (8008198 <UART_SetConfig+0x338>)
 8007ffc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ffe:	f003 0307 	and.w	r3, r3, #7
 8008002:	2b05      	cmp	r3, #5
 8008004:	d826      	bhi.n	8008054 <UART_SetConfig+0x1f4>
 8008006:	a201      	add	r2, pc, #4	@ (adr r2, 800800c <UART_SetConfig+0x1ac>)
 8008008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800800c:	08008025 	.word	0x08008025
 8008010:	0800802d 	.word	0x0800802d
 8008014:	08008035 	.word	0x08008035
 8008018:	0800803d 	.word	0x0800803d
 800801c:	08008045 	.word	0x08008045
 8008020:	0800804d 	.word	0x0800804d
 8008024:	2300      	movs	r3, #0
 8008026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800802a:	e2f0      	b.n	800860e <UART_SetConfig+0x7ae>
 800802c:	2304      	movs	r3, #4
 800802e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008032:	e2ec      	b.n	800860e <UART_SetConfig+0x7ae>
 8008034:	2308      	movs	r3, #8
 8008036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800803a:	e2e8      	b.n	800860e <UART_SetConfig+0x7ae>
 800803c:	2310      	movs	r3, #16
 800803e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008042:	e2e4      	b.n	800860e <UART_SetConfig+0x7ae>
 8008044:	2320      	movs	r3, #32
 8008046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800804a:	e2e0      	b.n	800860e <UART_SetConfig+0x7ae>
 800804c:	2340      	movs	r3, #64	@ 0x40
 800804e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008052:	e2dc      	b.n	800860e <UART_SetConfig+0x7ae>
 8008054:	2380      	movs	r3, #128	@ 0x80
 8008056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800805a:	e2d8      	b.n	800860e <UART_SetConfig+0x7ae>
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a4f      	ldr	r2, [pc, #316]	@ (80081a0 <UART_SetConfig+0x340>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d130      	bne.n	80080c8 <UART_SetConfig+0x268>
 8008066:	4b4c      	ldr	r3, [pc, #304]	@ (8008198 <UART_SetConfig+0x338>)
 8008068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800806a:	f003 0307 	and.w	r3, r3, #7
 800806e:	2b05      	cmp	r3, #5
 8008070:	d826      	bhi.n	80080c0 <UART_SetConfig+0x260>
 8008072:	a201      	add	r2, pc, #4	@ (adr r2, 8008078 <UART_SetConfig+0x218>)
 8008074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008078:	08008091 	.word	0x08008091
 800807c:	08008099 	.word	0x08008099
 8008080:	080080a1 	.word	0x080080a1
 8008084:	080080a9 	.word	0x080080a9
 8008088:	080080b1 	.word	0x080080b1
 800808c:	080080b9 	.word	0x080080b9
 8008090:	2300      	movs	r3, #0
 8008092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008096:	e2ba      	b.n	800860e <UART_SetConfig+0x7ae>
 8008098:	2304      	movs	r3, #4
 800809a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800809e:	e2b6      	b.n	800860e <UART_SetConfig+0x7ae>
 80080a0:	2308      	movs	r3, #8
 80080a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080a6:	e2b2      	b.n	800860e <UART_SetConfig+0x7ae>
 80080a8:	2310      	movs	r3, #16
 80080aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ae:	e2ae      	b.n	800860e <UART_SetConfig+0x7ae>
 80080b0:	2320      	movs	r3, #32
 80080b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080b6:	e2aa      	b.n	800860e <UART_SetConfig+0x7ae>
 80080b8:	2340      	movs	r3, #64	@ 0x40
 80080ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080be:	e2a6      	b.n	800860e <UART_SetConfig+0x7ae>
 80080c0:	2380      	movs	r3, #128	@ 0x80
 80080c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080c6:	e2a2      	b.n	800860e <UART_SetConfig+0x7ae>
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4a35      	ldr	r2, [pc, #212]	@ (80081a4 <UART_SetConfig+0x344>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d130      	bne.n	8008134 <UART_SetConfig+0x2d4>
 80080d2:	4b31      	ldr	r3, [pc, #196]	@ (8008198 <UART_SetConfig+0x338>)
 80080d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080d6:	f003 0307 	and.w	r3, r3, #7
 80080da:	2b05      	cmp	r3, #5
 80080dc:	d826      	bhi.n	800812c <UART_SetConfig+0x2cc>
 80080de:	a201      	add	r2, pc, #4	@ (adr r2, 80080e4 <UART_SetConfig+0x284>)
 80080e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080e4:	080080fd 	.word	0x080080fd
 80080e8:	08008105 	.word	0x08008105
 80080ec:	0800810d 	.word	0x0800810d
 80080f0:	08008115 	.word	0x08008115
 80080f4:	0800811d 	.word	0x0800811d
 80080f8:	08008125 	.word	0x08008125
 80080fc:	2300      	movs	r3, #0
 80080fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008102:	e284      	b.n	800860e <UART_SetConfig+0x7ae>
 8008104:	2304      	movs	r3, #4
 8008106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800810a:	e280      	b.n	800860e <UART_SetConfig+0x7ae>
 800810c:	2308      	movs	r3, #8
 800810e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008112:	e27c      	b.n	800860e <UART_SetConfig+0x7ae>
 8008114:	2310      	movs	r3, #16
 8008116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800811a:	e278      	b.n	800860e <UART_SetConfig+0x7ae>
 800811c:	2320      	movs	r3, #32
 800811e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008122:	e274      	b.n	800860e <UART_SetConfig+0x7ae>
 8008124:	2340      	movs	r3, #64	@ 0x40
 8008126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800812a:	e270      	b.n	800860e <UART_SetConfig+0x7ae>
 800812c:	2380      	movs	r3, #128	@ 0x80
 800812e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008132:	e26c      	b.n	800860e <UART_SetConfig+0x7ae>
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a1b      	ldr	r2, [pc, #108]	@ (80081a8 <UART_SetConfig+0x348>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d142      	bne.n	80081c4 <UART_SetConfig+0x364>
 800813e:	4b16      	ldr	r3, [pc, #88]	@ (8008198 <UART_SetConfig+0x338>)
 8008140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008142:	f003 0307 	and.w	r3, r3, #7
 8008146:	2b05      	cmp	r3, #5
 8008148:	d838      	bhi.n	80081bc <UART_SetConfig+0x35c>
 800814a:	a201      	add	r2, pc, #4	@ (adr r2, 8008150 <UART_SetConfig+0x2f0>)
 800814c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008150:	08008169 	.word	0x08008169
 8008154:	08008171 	.word	0x08008171
 8008158:	08008179 	.word	0x08008179
 800815c:	08008181 	.word	0x08008181
 8008160:	080081ad 	.word	0x080081ad
 8008164:	080081b5 	.word	0x080081b5
 8008168:	2300      	movs	r3, #0
 800816a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800816e:	e24e      	b.n	800860e <UART_SetConfig+0x7ae>
 8008170:	2304      	movs	r3, #4
 8008172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008176:	e24a      	b.n	800860e <UART_SetConfig+0x7ae>
 8008178:	2308      	movs	r3, #8
 800817a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800817e:	e246      	b.n	800860e <UART_SetConfig+0x7ae>
 8008180:	2310      	movs	r3, #16
 8008182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008186:	e242      	b.n	800860e <UART_SetConfig+0x7ae>
 8008188:	cfff69f3 	.word	0xcfff69f3
 800818c:	58000c00 	.word	0x58000c00
 8008190:	11fff4ff 	.word	0x11fff4ff
 8008194:	40011000 	.word	0x40011000
 8008198:	58024400 	.word	0x58024400
 800819c:	40004400 	.word	0x40004400
 80081a0:	40004800 	.word	0x40004800
 80081a4:	40004c00 	.word	0x40004c00
 80081a8:	40005000 	.word	0x40005000
 80081ac:	2320      	movs	r3, #32
 80081ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081b2:	e22c      	b.n	800860e <UART_SetConfig+0x7ae>
 80081b4:	2340      	movs	r3, #64	@ 0x40
 80081b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ba:	e228      	b.n	800860e <UART_SetConfig+0x7ae>
 80081bc:	2380      	movs	r3, #128	@ 0x80
 80081be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081c2:	e224      	b.n	800860e <UART_SetConfig+0x7ae>
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4ab1      	ldr	r2, [pc, #708]	@ (8008490 <UART_SetConfig+0x630>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d176      	bne.n	80082bc <UART_SetConfig+0x45c>
 80081ce:	4bb1      	ldr	r3, [pc, #708]	@ (8008494 <UART_SetConfig+0x634>)
 80081d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80081d6:	2b28      	cmp	r3, #40	@ 0x28
 80081d8:	d86c      	bhi.n	80082b4 <UART_SetConfig+0x454>
 80081da:	a201      	add	r2, pc, #4	@ (adr r2, 80081e0 <UART_SetConfig+0x380>)
 80081dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081e0:	08008285 	.word	0x08008285
 80081e4:	080082b5 	.word	0x080082b5
 80081e8:	080082b5 	.word	0x080082b5
 80081ec:	080082b5 	.word	0x080082b5
 80081f0:	080082b5 	.word	0x080082b5
 80081f4:	080082b5 	.word	0x080082b5
 80081f8:	080082b5 	.word	0x080082b5
 80081fc:	080082b5 	.word	0x080082b5
 8008200:	0800828d 	.word	0x0800828d
 8008204:	080082b5 	.word	0x080082b5
 8008208:	080082b5 	.word	0x080082b5
 800820c:	080082b5 	.word	0x080082b5
 8008210:	080082b5 	.word	0x080082b5
 8008214:	080082b5 	.word	0x080082b5
 8008218:	080082b5 	.word	0x080082b5
 800821c:	080082b5 	.word	0x080082b5
 8008220:	08008295 	.word	0x08008295
 8008224:	080082b5 	.word	0x080082b5
 8008228:	080082b5 	.word	0x080082b5
 800822c:	080082b5 	.word	0x080082b5
 8008230:	080082b5 	.word	0x080082b5
 8008234:	080082b5 	.word	0x080082b5
 8008238:	080082b5 	.word	0x080082b5
 800823c:	080082b5 	.word	0x080082b5
 8008240:	0800829d 	.word	0x0800829d
 8008244:	080082b5 	.word	0x080082b5
 8008248:	080082b5 	.word	0x080082b5
 800824c:	080082b5 	.word	0x080082b5
 8008250:	080082b5 	.word	0x080082b5
 8008254:	080082b5 	.word	0x080082b5
 8008258:	080082b5 	.word	0x080082b5
 800825c:	080082b5 	.word	0x080082b5
 8008260:	080082a5 	.word	0x080082a5
 8008264:	080082b5 	.word	0x080082b5
 8008268:	080082b5 	.word	0x080082b5
 800826c:	080082b5 	.word	0x080082b5
 8008270:	080082b5 	.word	0x080082b5
 8008274:	080082b5 	.word	0x080082b5
 8008278:	080082b5 	.word	0x080082b5
 800827c:	080082b5 	.word	0x080082b5
 8008280:	080082ad 	.word	0x080082ad
 8008284:	2301      	movs	r3, #1
 8008286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800828a:	e1c0      	b.n	800860e <UART_SetConfig+0x7ae>
 800828c:	2304      	movs	r3, #4
 800828e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008292:	e1bc      	b.n	800860e <UART_SetConfig+0x7ae>
 8008294:	2308      	movs	r3, #8
 8008296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800829a:	e1b8      	b.n	800860e <UART_SetConfig+0x7ae>
 800829c:	2310      	movs	r3, #16
 800829e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082a2:	e1b4      	b.n	800860e <UART_SetConfig+0x7ae>
 80082a4:	2320      	movs	r3, #32
 80082a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082aa:	e1b0      	b.n	800860e <UART_SetConfig+0x7ae>
 80082ac:	2340      	movs	r3, #64	@ 0x40
 80082ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082b2:	e1ac      	b.n	800860e <UART_SetConfig+0x7ae>
 80082b4:	2380      	movs	r3, #128	@ 0x80
 80082b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082ba:	e1a8      	b.n	800860e <UART_SetConfig+0x7ae>
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a75      	ldr	r2, [pc, #468]	@ (8008498 <UART_SetConfig+0x638>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d130      	bne.n	8008328 <UART_SetConfig+0x4c8>
 80082c6:	4b73      	ldr	r3, [pc, #460]	@ (8008494 <UART_SetConfig+0x634>)
 80082c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082ca:	f003 0307 	and.w	r3, r3, #7
 80082ce:	2b05      	cmp	r3, #5
 80082d0:	d826      	bhi.n	8008320 <UART_SetConfig+0x4c0>
 80082d2:	a201      	add	r2, pc, #4	@ (adr r2, 80082d8 <UART_SetConfig+0x478>)
 80082d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082d8:	080082f1 	.word	0x080082f1
 80082dc:	080082f9 	.word	0x080082f9
 80082e0:	08008301 	.word	0x08008301
 80082e4:	08008309 	.word	0x08008309
 80082e8:	08008311 	.word	0x08008311
 80082ec:	08008319 	.word	0x08008319
 80082f0:	2300      	movs	r3, #0
 80082f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082f6:	e18a      	b.n	800860e <UART_SetConfig+0x7ae>
 80082f8:	2304      	movs	r3, #4
 80082fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082fe:	e186      	b.n	800860e <UART_SetConfig+0x7ae>
 8008300:	2308      	movs	r3, #8
 8008302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008306:	e182      	b.n	800860e <UART_SetConfig+0x7ae>
 8008308:	2310      	movs	r3, #16
 800830a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800830e:	e17e      	b.n	800860e <UART_SetConfig+0x7ae>
 8008310:	2320      	movs	r3, #32
 8008312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008316:	e17a      	b.n	800860e <UART_SetConfig+0x7ae>
 8008318:	2340      	movs	r3, #64	@ 0x40
 800831a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800831e:	e176      	b.n	800860e <UART_SetConfig+0x7ae>
 8008320:	2380      	movs	r3, #128	@ 0x80
 8008322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008326:	e172      	b.n	800860e <UART_SetConfig+0x7ae>
 8008328:	697b      	ldr	r3, [r7, #20]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a5b      	ldr	r2, [pc, #364]	@ (800849c <UART_SetConfig+0x63c>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d130      	bne.n	8008394 <UART_SetConfig+0x534>
 8008332:	4b58      	ldr	r3, [pc, #352]	@ (8008494 <UART_SetConfig+0x634>)
 8008334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008336:	f003 0307 	and.w	r3, r3, #7
 800833a:	2b05      	cmp	r3, #5
 800833c:	d826      	bhi.n	800838c <UART_SetConfig+0x52c>
 800833e:	a201      	add	r2, pc, #4	@ (adr r2, 8008344 <UART_SetConfig+0x4e4>)
 8008340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008344:	0800835d 	.word	0x0800835d
 8008348:	08008365 	.word	0x08008365
 800834c:	0800836d 	.word	0x0800836d
 8008350:	08008375 	.word	0x08008375
 8008354:	0800837d 	.word	0x0800837d
 8008358:	08008385 	.word	0x08008385
 800835c:	2300      	movs	r3, #0
 800835e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008362:	e154      	b.n	800860e <UART_SetConfig+0x7ae>
 8008364:	2304      	movs	r3, #4
 8008366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800836a:	e150      	b.n	800860e <UART_SetConfig+0x7ae>
 800836c:	2308      	movs	r3, #8
 800836e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008372:	e14c      	b.n	800860e <UART_SetConfig+0x7ae>
 8008374:	2310      	movs	r3, #16
 8008376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800837a:	e148      	b.n	800860e <UART_SetConfig+0x7ae>
 800837c:	2320      	movs	r3, #32
 800837e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008382:	e144      	b.n	800860e <UART_SetConfig+0x7ae>
 8008384:	2340      	movs	r3, #64	@ 0x40
 8008386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800838a:	e140      	b.n	800860e <UART_SetConfig+0x7ae>
 800838c:	2380      	movs	r3, #128	@ 0x80
 800838e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008392:	e13c      	b.n	800860e <UART_SetConfig+0x7ae>
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4a41      	ldr	r2, [pc, #260]	@ (80084a0 <UART_SetConfig+0x640>)
 800839a:	4293      	cmp	r3, r2
 800839c:	f040 8082 	bne.w	80084a4 <UART_SetConfig+0x644>
 80083a0:	4b3c      	ldr	r3, [pc, #240]	@ (8008494 <UART_SetConfig+0x634>)
 80083a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80083a8:	2b28      	cmp	r3, #40	@ 0x28
 80083aa:	d86d      	bhi.n	8008488 <UART_SetConfig+0x628>
 80083ac:	a201      	add	r2, pc, #4	@ (adr r2, 80083b4 <UART_SetConfig+0x554>)
 80083ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083b2:	bf00      	nop
 80083b4:	08008459 	.word	0x08008459
 80083b8:	08008489 	.word	0x08008489
 80083bc:	08008489 	.word	0x08008489
 80083c0:	08008489 	.word	0x08008489
 80083c4:	08008489 	.word	0x08008489
 80083c8:	08008489 	.word	0x08008489
 80083cc:	08008489 	.word	0x08008489
 80083d0:	08008489 	.word	0x08008489
 80083d4:	08008461 	.word	0x08008461
 80083d8:	08008489 	.word	0x08008489
 80083dc:	08008489 	.word	0x08008489
 80083e0:	08008489 	.word	0x08008489
 80083e4:	08008489 	.word	0x08008489
 80083e8:	08008489 	.word	0x08008489
 80083ec:	08008489 	.word	0x08008489
 80083f0:	08008489 	.word	0x08008489
 80083f4:	08008469 	.word	0x08008469
 80083f8:	08008489 	.word	0x08008489
 80083fc:	08008489 	.word	0x08008489
 8008400:	08008489 	.word	0x08008489
 8008404:	08008489 	.word	0x08008489
 8008408:	08008489 	.word	0x08008489
 800840c:	08008489 	.word	0x08008489
 8008410:	08008489 	.word	0x08008489
 8008414:	08008471 	.word	0x08008471
 8008418:	08008489 	.word	0x08008489
 800841c:	08008489 	.word	0x08008489
 8008420:	08008489 	.word	0x08008489
 8008424:	08008489 	.word	0x08008489
 8008428:	08008489 	.word	0x08008489
 800842c:	08008489 	.word	0x08008489
 8008430:	08008489 	.word	0x08008489
 8008434:	08008479 	.word	0x08008479
 8008438:	08008489 	.word	0x08008489
 800843c:	08008489 	.word	0x08008489
 8008440:	08008489 	.word	0x08008489
 8008444:	08008489 	.word	0x08008489
 8008448:	08008489 	.word	0x08008489
 800844c:	08008489 	.word	0x08008489
 8008450:	08008489 	.word	0x08008489
 8008454:	08008481 	.word	0x08008481
 8008458:	2301      	movs	r3, #1
 800845a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800845e:	e0d6      	b.n	800860e <UART_SetConfig+0x7ae>
 8008460:	2304      	movs	r3, #4
 8008462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008466:	e0d2      	b.n	800860e <UART_SetConfig+0x7ae>
 8008468:	2308      	movs	r3, #8
 800846a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800846e:	e0ce      	b.n	800860e <UART_SetConfig+0x7ae>
 8008470:	2310      	movs	r3, #16
 8008472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008476:	e0ca      	b.n	800860e <UART_SetConfig+0x7ae>
 8008478:	2320      	movs	r3, #32
 800847a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800847e:	e0c6      	b.n	800860e <UART_SetConfig+0x7ae>
 8008480:	2340      	movs	r3, #64	@ 0x40
 8008482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008486:	e0c2      	b.n	800860e <UART_SetConfig+0x7ae>
 8008488:	2380      	movs	r3, #128	@ 0x80
 800848a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800848e:	e0be      	b.n	800860e <UART_SetConfig+0x7ae>
 8008490:	40011400 	.word	0x40011400
 8008494:	58024400 	.word	0x58024400
 8008498:	40007800 	.word	0x40007800
 800849c:	40007c00 	.word	0x40007c00
 80084a0:	40011800 	.word	0x40011800
 80084a4:	697b      	ldr	r3, [r7, #20]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4aad      	ldr	r2, [pc, #692]	@ (8008760 <UART_SetConfig+0x900>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d176      	bne.n	800859c <UART_SetConfig+0x73c>
 80084ae:	4bad      	ldr	r3, [pc, #692]	@ (8008764 <UART_SetConfig+0x904>)
 80084b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80084b6:	2b28      	cmp	r3, #40	@ 0x28
 80084b8:	d86c      	bhi.n	8008594 <UART_SetConfig+0x734>
 80084ba:	a201      	add	r2, pc, #4	@ (adr r2, 80084c0 <UART_SetConfig+0x660>)
 80084bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084c0:	08008565 	.word	0x08008565
 80084c4:	08008595 	.word	0x08008595
 80084c8:	08008595 	.word	0x08008595
 80084cc:	08008595 	.word	0x08008595
 80084d0:	08008595 	.word	0x08008595
 80084d4:	08008595 	.word	0x08008595
 80084d8:	08008595 	.word	0x08008595
 80084dc:	08008595 	.word	0x08008595
 80084e0:	0800856d 	.word	0x0800856d
 80084e4:	08008595 	.word	0x08008595
 80084e8:	08008595 	.word	0x08008595
 80084ec:	08008595 	.word	0x08008595
 80084f0:	08008595 	.word	0x08008595
 80084f4:	08008595 	.word	0x08008595
 80084f8:	08008595 	.word	0x08008595
 80084fc:	08008595 	.word	0x08008595
 8008500:	08008575 	.word	0x08008575
 8008504:	08008595 	.word	0x08008595
 8008508:	08008595 	.word	0x08008595
 800850c:	08008595 	.word	0x08008595
 8008510:	08008595 	.word	0x08008595
 8008514:	08008595 	.word	0x08008595
 8008518:	08008595 	.word	0x08008595
 800851c:	08008595 	.word	0x08008595
 8008520:	0800857d 	.word	0x0800857d
 8008524:	08008595 	.word	0x08008595
 8008528:	08008595 	.word	0x08008595
 800852c:	08008595 	.word	0x08008595
 8008530:	08008595 	.word	0x08008595
 8008534:	08008595 	.word	0x08008595
 8008538:	08008595 	.word	0x08008595
 800853c:	08008595 	.word	0x08008595
 8008540:	08008585 	.word	0x08008585
 8008544:	08008595 	.word	0x08008595
 8008548:	08008595 	.word	0x08008595
 800854c:	08008595 	.word	0x08008595
 8008550:	08008595 	.word	0x08008595
 8008554:	08008595 	.word	0x08008595
 8008558:	08008595 	.word	0x08008595
 800855c:	08008595 	.word	0x08008595
 8008560:	0800858d 	.word	0x0800858d
 8008564:	2301      	movs	r3, #1
 8008566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800856a:	e050      	b.n	800860e <UART_SetConfig+0x7ae>
 800856c:	2304      	movs	r3, #4
 800856e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008572:	e04c      	b.n	800860e <UART_SetConfig+0x7ae>
 8008574:	2308      	movs	r3, #8
 8008576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800857a:	e048      	b.n	800860e <UART_SetConfig+0x7ae>
 800857c:	2310      	movs	r3, #16
 800857e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008582:	e044      	b.n	800860e <UART_SetConfig+0x7ae>
 8008584:	2320      	movs	r3, #32
 8008586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800858a:	e040      	b.n	800860e <UART_SetConfig+0x7ae>
 800858c:	2340      	movs	r3, #64	@ 0x40
 800858e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008592:	e03c      	b.n	800860e <UART_SetConfig+0x7ae>
 8008594:	2380      	movs	r3, #128	@ 0x80
 8008596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800859a:	e038      	b.n	800860e <UART_SetConfig+0x7ae>
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a71      	ldr	r2, [pc, #452]	@ (8008768 <UART_SetConfig+0x908>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d130      	bne.n	8008608 <UART_SetConfig+0x7a8>
 80085a6:	4b6f      	ldr	r3, [pc, #444]	@ (8008764 <UART_SetConfig+0x904>)
 80085a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085aa:	f003 0307 	and.w	r3, r3, #7
 80085ae:	2b05      	cmp	r3, #5
 80085b0:	d826      	bhi.n	8008600 <UART_SetConfig+0x7a0>
 80085b2:	a201      	add	r2, pc, #4	@ (adr r2, 80085b8 <UART_SetConfig+0x758>)
 80085b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085b8:	080085d1 	.word	0x080085d1
 80085bc:	080085d9 	.word	0x080085d9
 80085c0:	080085e1 	.word	0x080085e1
 80085c4:	080085e9 	.word	0x080085e9
 80085c8:	080085f1 	.word	0x080085f1
 80085cc:	080085f9 	.word	0x080085f9
 80085d0:	2302      	movs	r3, #2
 80085d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085d6:	e01a      	b.n	800860e <UART_SetConfig+0x7ae>
 80085d8:	2304      	movs	r3, #4
 80085da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085de:	e016      	b.n	800860e <UART_SetConfig+0x7ae>
 80085e0:	2308      	movs	r3, #8
 80085e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085e6:	e012      	b.n	800860e <UART_SetConfig+0x7ae>
 80085e8:	2310      	movs	r3, #16
 80085ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ee:	e00e      	b.n	800860e <UART_SetConfig+0x7ae>
 80085f0:	2320      	movs	r3, #32
 80085f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085f6:	e00a      	b.n	800860e <UART_SetConfig+0x7ae>
 80085f8:	2340      	movs	r3, #64	@ 0x40
 80085fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085fe:	e006      	b.n	800860e <UART_SetConfig+0x7ae>
 8008600:	2380      	movs	r3, #128	@ 0x80
 8008602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008606:	e002      	b.n	800860e <UART_SetConfig+0x7ae>
 8008608:	2380      	movs	r3, #128	@ 0x80
 800860a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a55      	ldr	r2, [pc, #340]	@ (8008768 <UART_SetConfig+0x908>)
 8008614:	4293      	cmp	r3, r2
 8008616:	f040 80f8 	bne.w	800880a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800861a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800861e:	2b20      	cmp	r3, #32
 8008620:	dc46      	bgt.n	80086b0 <UART_SetConfig+0x850>
 8008622:	2b02      	cmp	r3, #2
 8008624:	db75      	blt.n	8008712 <UART_SetConfig+0x8b2>
 8008626:	3b02      	subs	r3, #2
 8008628:	2b1e      	cmp	r3, #30
 800862a:	d872      	bhi.n	8008712 <UART_SetConfig+0x8b2>
 800862c:	a201      	add	r2, pc, #4	@ (adr r2, 8008634 <UART_SetConfig+0x7d4>)
 800862e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008632:	bf00      	nop
 8008634:	080086b7 	.word	0x080086b7
 8008638:	08008713 	.word	0x08008713
 800863c:	080086bf 	.word	0x080086bf
 8008640:	08008713 	.word	0x08008713
 8008644:	08008713 	.word	0x08008713
 8008648:	08008713 	.word	0x08008713
 800864c:	080086cf 	.word	0x080086cf
 8008650:	08008713 	.word	0x08008713
 8008654:	08008713 	.word	0x08008713
 8008658:	08008713 	.word	0x08008713
 800865c:	08008713 	.word	0x08008713
 8008660:	08008713 	.word	0x08008713
 8008664:	08008713 	.word	0x08008713
 8008668:	08008713 	.word	0x08008713
 800866c:	080086df 	.word	0x080086df
 8008670:	08008713 	.word	0x08008713
 8008674:	08008713 	.word	0x08008713
 8008678:	08008713 	.word	0x08008713
 800867c:	08008713 	.word	0x08008713
 8008680:	08008713 	.word	0x08008713
 8008684:	08008713 	.word	0x08008713
 8008688:	08008713 	.word	0x08008713
 800868c:	08008713 	.word	0x08008713
 8008690:	08008713 	.word	0x08008713
 8008694:	08008713 	.word	0x08008713
 8008698:	08008713 	.word	0x08008713
 800869c:	08008713 	.word	0x08008713
 80086a0:	08008713 	.word	0x08008713
 80086a4:	08008713 	.word	0x08008713
 80086a8:	08008713 	.word	0x08008713
 80086ac:	08008705 	.word	0x08008705
 80086b0:	2b40      	cmp	r3, #64	@ 0x40
 80086b2:	d02a      	beq.n	800870a <UART_SetConfig+0x8aa>
 80086b4:	e02d      	b.n	8008712 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80086b6:	f7fd fca1 	bl	8005ffc <HAL_RCCEx_GetD3PCLK1Freq>
 80086ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80086bc:	e02f      	b.n	800871e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80086c2:	4618      	mov	r0, r3
 80086c4:	f7fd fcb0 	bl	8006028 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80086c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086cc:	e027      	b.n	800871e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086ce:	f107 0318 	add.w	r3, r7, #24
 80086d2:	4618      	mov	r0, r3
 80086d4:	f7fd fdfc 	bl	80062d0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80086d8:	69fb      	ldr	r3, [r7, #28]
 80086da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086dc:	e01f      	b.n	800871e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086de:	4b21      	ldr	r3, [pc, #132]	@ (8008764 <UART_SetConfig+0x904>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f003 0320 	and.w	r3, r3, #32
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d009      	beq.n	80086fe <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80086ea:	4b1e      	ldr	r3, [pc, #120]	@ (8008764 <UART_SetConfig+0x904>)
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	08db      	lsrs	r3, r3, #3
 80086f0:	f003 0303 	and.w	r3, r3, #3
 80086f4:	4a1d      	ldr	r2, [pc, #116]	@ (800876c <UART_SetConfig+0x90c>)
 80086f6:	fa22 f303 	lsr.w	r3, r2, r3
 80086fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80086fc:	e00f      	b.n	800871e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80086fe:	4b1b      	ldr	r3, [pc, #108]	@ (800876c <UART_SetConfig+0x90c>)
 8008700:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008702:	e00c      	b.n	800871e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008704:	4b1a      	ldr	r3, [pc, #104]	@ (8008770 <UART_SetConfig+0x910>)
 8008706:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008708:	e009      	b.n	800871e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800870a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800870e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008710:	e005      	b.n	800871e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008712:	2300      	movs	r3, #0
 8008714:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008716:	2301      	movs	r3, #1
 8008718:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800871c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800871e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008720:	2b00      	cmp	r3, #0
 8008722:	f000 81ee 	beq.w	8008b02 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800872a:	4a12      	ldr	r2, [pc, #72]	@ (8008774 <UART_SetConfig+0x914>)
 800872c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008730:	461a      	mov	r2, r3
 8008732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008734:	fbb3 f3f2 	udiv	r3, r3, r2
 8008738:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	685a      	ldr	r2, [r3, #4]
 800873e:	4613      	mov	r3, r2
 8008740:	005b      	lsls	r3, r3, #1
 8008742:	4413      	add	r3, r2
 8008744:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008746:	429a      	cmp	r2, r3
 8008748:	d305      	bcc.n	8008756 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008750:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008752:	429a      	cmp	r2, r3
 8008754:	d910      	bls.n	8008778 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8008756:	2301      	movs	r3, #1
 8008758:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800875c:	e1d1      	b.n	8008b02 <UART_SetConfig+0xca2>
 800875e:	bf00      	nop
 8008760:	40011c00 	.word	0x40011c00
 8008764:	58024400 	.word	0x58024400
 8008768:	58000c00 	.word	0x58000c00
 800876c:	03d09000 	.word	0x03d09000
 8008770:	003d0900 	.word	0x003d0900
 8008774:	0800a12c 	.word	0x0800a12c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008778:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800877a:	2200      	movs	r2, #0
 800877c:	60bb      	str	r3, [r7, #8]
 800877e:	60fa      	str	r2, [r7, #12]
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008784:	4ac0      	ldr	r2, [pc, #768]	@ (8008a88 <UART_SetConfig+0xc28>)
 8008786:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800878a:	b29b      	uxth	r3, r3
 800878c:	2200      	movs	r2, #0
 800878e:	603b      	str	r3, [r7, #0]
 8008790:	607a      	str	r2, [r7, #4]
 8008792:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008796:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800879a:	f7f7 fe09 	bl	80003b0 <__aeabi_uldivmod>
 800879e:	4602      	mov	r2, r0
 80087a0:	460b      	mov	r3, r1
 80087a2:	4610      	mov	r0, r2
 80087a4:	4619      	mov	r1, r3
 80087a6:	f04f 0200 	mov.w	r2, #0
 80087aa:	f04f 0300 	mov.w	r3, #0
 80087ae:	020b      	lsls	r3, r1, #8
 80087b0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80087b4:	0202      	lsls	r2, r0, #8
 80087b6:	6979      	ldr	r1, [r7, #20]
 80087b8:	6849      	ldr	r1, [r1, #4]
 80087ba:	0849      	lsrs	r1, r1, #1
 80087bc:	2000      	movs	r0, #0
 80087be:	460c      	mov	r4, r1
 80087c0:	4605      	mov	r5, r0
 80087c2:	eb12 0804 	adds.w	r8, r2, r4
 80087c6:	eb43 0905 	adc.w	r9, r3, r5
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	685b      	ldr	r3, [r3, #4]
 80087ce:	2200      	movs	r2, #0
 80087d0:	469a      	mov	sl, r3
 80087d2:	4693      	mov	fp, r2
 80087d4:	4652      	mov	r2, sl
 80087d6:	465b      	mov	r3, fp
 80087d8:	4640      	mov	r0, r8
 80087da:	4649      	mov	r1, r9
 80087dc:	f7f7 fde8 	bl	80003b0 <__aeabi_uldivmod>
 80087e0:	4602      	mov	r2, r0
 80087e2:	460b      	mov	r3, r1
 80087e4:	4613      	mov	r3, r2
 80087e6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80087e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80087ee:	d308      	bcc.n	8008802 <UART_SetConfig+0x9a2>
 80087f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80087f6:	d204      	bcs.n	8008802 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80087fe:	60da      	str	r2, [r3, #12]
 8008800:	e17f      	b.n	8008b02 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8008802:	2301      	movs	r3, #1
 8008804:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008808:	e17b      	b.n	8008b02 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	69db      	ldr	r3, [r3, #28]
 800880e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008812:	f040 80bd 	bne.w	8008990 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8008816:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800881a:	2b20      	cmp	r3, #32
 800881c:	dc48      	bgt.n	80088b0 <UART_SetConfig+0xa50>
 800881e:	2b00      	cmp	r3, #0
 8008820:	db7b      	blt.n	800891a <UART_SetConfig+0xaba>
 8008822:	2b20      	cmp	r3, #32
 8008824:	d879      	bhi.n	800891a <UART_SetConfig+0xaba>
 8008826:	a201      	add	r2, pc, #4	@ (adr r2, 800882c <UART_SetConfig+0x9cc>)
 8008828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800882c:	080088b7 	.word	0x080088b7
 8008830:	080088bf 	.word	0x080088bf
 8008834:	0800891b 	.word	0x0800891b
 8008838:	0800891b 	.word	0x0800891b
 800883c:	080088c7 	.word	0x080088c7
 8008840:	0800891b 	.word	0x0800891b
 8008844:	0800891b 	.word	0x0800891b
 8008848:	0800891b 	.word	0x0800891b
 800884c:	080088d7 	.word	0x080088d7
 8008850:	0800891b 	.word	0x0800891b
 8008854:	0800891b 	.word	0x0800891b
 8008858:	0800891b 	.word	0x0800891b
 800885c:	0800891b 	.word	0x0800891b
 8008860:	0800891b 	.word	0x0800891b
 8008864:	0800891b 	.word	0x0800891b
 8008868:	0800891b 	.word	0x0800891b
 800886c:	080088e7 	.word	0x080088e7
 8008870:	0800891b 	.word	0x0800891b
 8008874:	0800891b 	.word	0x0800891b
 8008878:	0800891b 	.word	0x0800891b
 800887c:	0800891b 	.word	0x0800891b
 8008880:	0800891b 	.word	0x0800891b
 8008884:	0800891b 	.word	0x0800891b
 8008888:	0800891b 	.word	0x0800891b
 800888c:	0800891b 	.word	0x0800891b
 8008890:	0800891b 	.word	0x0800891b
 8008894:	0800891b 	.word	0x0800891b
 8008898:	0800891b 	.word	0x0800891b
 800889c:	0800891b 	.word	0x0800891b
 80088a0:	0800891b 	.word	0x0800891b
 80088a4:	0800891b 	.word	0x0800891b
 80088a8:	0800891b 	.word	0x0800891b
 80088ac:	0800890d 	.word	0x0800890d
 80088b0:	2b40      	cmp	r3, #64	@ 0x40
 80088b2:	d02e      	beq.n	8008912 <UART_SetConfig+0xab2>
 80088b4:	e031      	b.n	800891a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088b6:	f7fc f9d5 	bl	8004c64 <HAL_RCC_GetPCLK1Freq>
 80088ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80088bc:	e033      	b.n	8008926 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80088be:	f7fc f9e7 	bl	8004c90 <HAL_RCC_GetPCLK2Freq>
 80088c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80088c4:	e02f      	b.n	8008926 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80088ca:	4618      	mov	r0, r3
 80088cc:	f7fd fbac 	bl	8006028 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80088d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088d4:	e027      	b.n	8008926 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088d6:	f107 0318 	add.w	r3, r7, #24
 80088da:	4618      	mov	r0, r3
 80088dc:	f7fd fcf8 	bl	80062d0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80088e0:	69fb      	ldr	r3, [r7, #28]
 80088e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088e4:	e01f      	b.n	8008926 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80088e6:	4b69      	ldr	r3, [pc, #420]	@ (8008a8c <UART_SetConfig+0xc2c>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f003 0320 	and.w	r3, r3, #32
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d009      	beq.n	8008906 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80088f2:	4b66      	ldr	r3, [pc, #408]	@ (8008a8c <UART_SetConfig+0xc2c>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	08db      	lsrs	r3, r3, #3
 80088f8:	f003 0303 	and.w	r3, r3, #3
 80088fc:	4a64      	ldr	r2, [pc, #400]	@ (8008a90 <UART_SetConfig+0xc30>)
 80088fe:	fa22 f303 	lsr.w	r3, r2, r3
 8008902:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008904:	e00f      	b.n	8008926 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8008906:	4b62      	ldr	r3, [pc, #392]	@ (8008a90 <UART_SetConfig+0xc30>)
 8008908:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800890a:	e00c      	b.n	8008926 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800890c:	4b61      	ldr	r3, [pc, #388]	@ (8008a94 <UART_SetConfig+0xc34>)
 800890e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008910:	e009      	b.n	8008926 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008912:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008916:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008918:	e005      	b.n	8008926 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800891a:	2300      	movs	r3, #0
 800891c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800891e:	2301      	movs	r3, #1
 8008920:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008924:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008928:	2b00      	cmp	r3, #0
 800892a:	f000 80ea 	beq.w	8008b02 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008932:	4a55      	ldr	r2, [pc, #340]	@ (8008a88 <UART_SetConfig+0xc28>)
 8008934:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008938:	461a      	mov	r2, r3
 800893a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800893c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008940:	005a      	lsls	r2, r3, #1
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	085b      	lsrs	r3, r3, #1
 8008948:	441a      	add	r2, r3
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008952:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008956:	2b0f      	cmp	r3, #15
 8008958:	d916      	bls.n	8008988 <UART_SetConfig+0xb28>
 800895a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800895c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008960:	d212      	bcs.n	8008988 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008964:	b29b      	uxth	r3, r3
 8008966:	f023 030f 	bic.w	r3, r3, #15
 800896a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800896c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800896e:	085b      	lsrs	r3, r3, #1
 8008970:	b29b      	uxth	r3, r3
 8008972:	f003 0307 	and.w	r3, r3, #7
 8008976:	b29a      	uxth	r2, r3
 8008978:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800897a:	4313      	orrs	r3, r2
 800897c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008984:	60da      	str	r2, [r3, #12]
 8008986:	e0bc      	b.n	8008b02 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8008988:	2301      	movs	r3, #1
 800898a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800898e:	e0b8      	b.n	8008b02 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008990:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008994:	2b20      	cmp	r3, #32
 8008996:	dc4b      	bgt.n	8008a30 <UART_SetConfig+0xbd0>
 8008998:	2b00      	cmp	r3, #0
 800899a:	f2c0 8087 	blt.w	8008aac <UART_SetConfig+0xc4c>
 800899e:	2b20      	cmp	r3, #32
 80089a0:	f200 8084 	bhi.w	8008aac <UART_SetConfig+0xc4c>
 80089a4:	a201      	add	r2, pc, #4	@ (adr r2, 80089ac <UART_SetConfig+0xb4c>)
 80089a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089aa:	bf00      	nop
 80089ac:	08008a37 	.word	0x08008a37
 80089b0:	08008a3f 	.word	0x08008a3f
 80089b4:	08008aad 	.word	0x08008aad
 80089b8:	08008aad 	.word	0x08008aad
 80089bc:	08008a47 	.word	0x08008a47
 80089c0:	08008aad 	.word	0x08008aad
 80089c4:	08008aad 	.word	0x08008aad
 80089c8:	08008aad 	.word	0x08008aad
 80089cc:	08008a57 	.word	0x08008a57
 80089d0:	08008aad 	.word	0x08008aad
 80089d4:	08008aad 	.word	0x08008aad
 80089d8:	08008aad 	.word	0x08008aad
 80089dc:	08008aad 	.word	0x08008aad
 80089e0:	08008aad 	.word	0x08008aad
 80089e4:	08008aad 	.word	0x08008aad
 80089e8:	08008aad 	.word	0x08008aad
 80089ec:	08008a67 	.word	0x08008a67
 80089f0:	08008aad 	.word	0x08008aad
 80089f4:	08008aad 	.word	0x08008aad
 80089f8:	08008aad 	.word	0x08008aad
 80089fc:	08008aad 	.word	0x08008aad
 8008a00:	08008aad 	.word	0x08008aad
 8008a04:	08008aad 	.word	0x08008aad
 8008a08:	08008aad 	.word	0x08008aad
 8008a0c:	08008aad 	.word	0x08008aad
 8008a10:	08008aad 	.word	0x08008aad
 8008a14:	08008aad 	.word	0x08008aad
 8008a18:	08008aad 	.word	0x08008aad
 8008a1c:	08008aad 	.word	0x08008aad
 8008a20:	08008aad 	.word	0x08008aad
 8008a24:	08008aad 	.word	0x08008aad
 8008a28:	08008aad 	.word	0x08008aad
 8008a2c:	08008a9f 	.word	0x08008a9f
 8008a30:	2b40      	cmp	r3, #64	@ 0x40
 8008a32:	d037      	beq.n	8008aa4 <UART_SetConfig+0xc44>
 8008a34:	e03a      	b.n	8008aac <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a36:	f7fc f915 	bl	8004c64 <HAL_RCC_GetPCLK1Freq>
 8008a3a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008a3c:	e03c      	b.n	8008ab8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a3e:	f7fc f927 	bl	8004c90 <HAL_RCC_GetPCLK2Freq>
 8008a42:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008a44:	e038      	b.n	8008ab8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f7fd faec 	bl	8006028 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a54:	e030      	b.n	8008ab8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a56:	f107 0318 	add.w	r3, r7, #24
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f7fd fc38 	bl	80062d0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008a60:	69fb      	ldr	r3, [r7, #28]
 8008a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a64:	e028      	b.n	8008ab8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a66:	4b09      	ldr	r3, [pc, #36]	@ (8008a8c <UART_SetConfig+0xc2c>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f003 0320 	and.w	r3, r3, #32
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d012      	beq.n	8008a98 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008a72:	4b06      	ldr	r3, [pc, #24]	@ (8008a8c <UART_SetConfig+0xc2c>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	08db      	lsrs	r3, r3, #3
 8008a78:	f003 0303 	and.w	r3, r3, #3
 8008a7c:	4a04      	ldr	r2, [pc, #16]	@ (8008a90 <UART_SetConfig+0xc30>)
 8008a7e:	fa22 f303 	lsr.w	r3, r2, r3
 8008a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008a84:	e018      	b.n	8008ab8 <UART_SetConfig+0xc58>
 8008a86:	bf00      	nop
 8008a88:	0800a12c 	.word	0x0800a12c
 8008a8c:	58024400 	.word	0x58024400
 8008a90:	03d09000 	.word	0x03d09000
 8008a94:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8008a98:	4b24      	ldr	r3, [pc, #144]	@ (8008b2c <UART_SetConfig+0xccc>)
 8008a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a9c:	e00c      	b.n	8008ab8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008a9e:	4b24      	ldr	r3, [pc, #144]	@ (8008b30 <UART_SetConfig+0xcd0>)
 8008aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aa2:	e009      	b.n	8008ab8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008aa4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aaa:	e005      	b.n	8008ab8 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8008aac:	2300      	movs	r3, #0
 8008aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008ab6:	bf00      	nop
    }

    if (pclk != 0U)
 8008ab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d021      	beq.n	8008b02 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ac2:	4a1c      	ldr	r2, [pc, #112]	@ (8008b34 <UART_SetConfig+0xcd4>)
 8008ac4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ac8:	461a      	mov	r2, r3
 8008aca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008acc:	fbb3 f2f2 	udiv	r2, r3, r2
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	085b      	lsrs	r3, r3, #1
 8008ad6:	441a      	add	r2, r3
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ae0:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae4:	2b0f      	cmp	r3, #15
 8008ae6:	d909      	bls.n	8008afc <UART_SetConfig+0xc9c>
 8008ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008aee:	d205      	bcs.n	8008afc <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008af2:	b29a      	uxth	r2, r3
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	60da      	str	r2, [r3, #12]
 8008afa:	e002      	b.n	8008b02 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8008afc:	2301      	movs	r3, #1
 8008afe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	2201      	movs	r2, #1
 8008b06:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	2201      	movs	r2, #1
 8008b0e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	2200      	movs	r2, #0
 8008b16:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008b1e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008b22:	4618      	mov	r0, r3
 8008b24:	3748      	adds	r7, #72	@ 0x48
 8008b26:	46bd      	mov	sp, r7
 8008b28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b2c:	03d09000 	.word	0x03d09000
 8008b30:	003d0900 	.word	0x003d0900
 8008b34:	0800a12c 	.word	0x0800a12c

08008b38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b083      	sub	sp, #12
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b44:	f003 0308 	and.w	r3, r3, #8
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d00a      	beq.n	8008b62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	430a      	orrs	r2, r1
 8008b60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b66:	f003 0301 	and.w	r3, r3, #1
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d00a      	beq.n	8008b84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	685b      	ldr	r3, [r3, #4]
 8008b74:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	430a      	orrs	r2, r1
 8008b82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b88:	f003 0302 	and.w	r3, r3, #2
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00a      	beq.n	8008ba6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	685b      	ldr	r3, [r3, #4]
 8008b96:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	430a      	orrs	r2, r1
 8008ba4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008baa:	f003 0304 	and.w	r3, r3, #4
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d00a      	beq.n	8008bc8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	430a      	orrs	r2, r1
 8008bc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bcc:	f003 0310 	and.w	r3, r3, #16
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d00a      	beq.n	8008bea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	689b      	ldr	r3, [r3, #8]
 8008bda:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	430a      	orrs	r2, r1
 8008be8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bee:	f003 0320 	and.w	r3, r3, #32
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d00a      	beq.n	8008c0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	689b      	ldr	r3, [r3, #8]
 8008bfc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	430a      	orrs	r2, r1
 8008c0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d01a      	beq.n	8008c4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	685b      	ldr	r3, [r3, #4]
 8008c1e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	430a      	orrs	r2, r1
 8008c2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c36:	d10a      	bne.n	8008c4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	430a      	orrs	r2, r1
 8008c4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d00a      	beq.n	8008c70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	430a      	orrs	r2, r1
 8008c6e:	605a      	str	r2, [r3, #4]
  }
}
 8008c70:	bf00      	nop
 8008c72:	370c      	adds	r7, #12
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr

08008c7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b098      	sub	sp, #96	@ 0x60
 8008c80:	af02      	add	r7, sp, #8
 8008c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2200      	movs	r2, #0
 8008c88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008c8c:	f7f8 fc66 	bl	800155c <HAL_GetTick>
 8008c90:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f003 0308 	and.w	r3, r3, #8
 8008c9c:	2b08      	cmp	r3, #8
 8008c9e:	d12f      	bne.n	8008d00 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ca0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008ca4:	9300      	str	r3, [sp, #0]
 8008ca6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f000 f88e 	bl	8008dd0 <UART_WaitOnFlagUntilTimeout>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d022      	beq.n	8008d00 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc2:	e853 3f00 	ldrex	r3, [r3]
 8008cc6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008cce:	653b      	str	r3, [r7, #80]	@ 0x50
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	461a      	mov	r2, r3
 8008cd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008cd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008cda:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cdc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008cde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ce0:	e841 2300 	strex	r3, r2, [r1]
 8008ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008ce6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d1e6      	bne.n	8008cba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2220      	movs	r2, #32
 8008cf0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cfc:	2303      	movs	r3, #3
 8008cfe:	e063      	b.n	8008dc8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f003 0304 	and.w	r3, r3, #4
 8008d0a:	2b04      	cmp	r3, #4
 8008d0c:	d149      	bne.n	8008da2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d0e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008d12:	9300      	str	r3, [sp, #0]
 8008d14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d16:	2200      	movs	r2, #0
 8008d18:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f000 f857 	bl	8008dd0 <UART_WaitOnFlagUntilTimeout>
 8008d22:	4603      	mov	r3, r0
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d03c      	beq.n	8008da2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d30:	e853 3f00 	ldrex	r3, [r3]
 8008d34:	623b      	str	r3, [r7, #32]
   return(result);
 8008d36:	6a3b      	ldr	r3, [r7, #32]
 8008d38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	461a      	mov	r2, r3
 8008d44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d46:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d48:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d4e:	e841 2300 	strex	r3, r2, [r1]
 8008d52:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d1e6      	bne.n	8008d28 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	3308      	adds	r3, #8
 8008d60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	e853 3f00 	ldrex	r3, [r3]
 8008d68:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f023 0301 	bic.w	r3, r3, #1
 8008d70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	3308      	adds	r3, #8
 8008d78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d7a:	61fa      	str	r2, [r7, #28]
 8008d7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d7e:	69b9      	ldr	r1, [r7, #24]
 8008d80:	69fa      	ldr	r2, [r7, #28]
 8008d82:	e841 2300 	strex	r3, r2, [r1]
 8008d86:	617b      	str	r3, [r7, #20]
   return(result);
 8008d88:	697b      	ldr	r3, [r7, #20]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d1e5      	bne.n	8008d5a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2220      	movs	r2, #32
 8008d92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d9e:	2303      	movs	r3, #3
 8008da0:	e012      	b.n	8008dc8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2220      	movs	r2, #32
 8008da6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2220      	movs	r2, #32
 8008dae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2200      	movs	r2, #0
 8008db6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008dc6:	2300      	movs	r3, #0
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	3758      	adds	r7, #88	@ 0x58
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	603b      	str	r3, [r7, #0]
 8008ddc:	4613      	mov	r3, r2
 8008dde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008de0:	e04f      	b.n	8008e82 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008de2:	69bb      	ldr	r3, [r7, #24]
 8008de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008de8:	d04b      	beq.n	8008e82 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008dea:	f7f8 fbb7 	bl	800155c <HAL_GetTick>
 8008dee:	4602      	mov	r2, r0
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	1ad3      	subs	r3, r2, r3
 8008df4:	69ba      	ldr	r2, [r7, #24]
 8008df6:	429a      	cmp	r2, r3
 8008df8:	d302      	bcc.n	8008e00 <UART_WaitOnFlagUntilTimeout+0x30>
 8008dfa:	69bb      	ldr	r3, [r7, #24]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d101      	bne.n	8008e04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008e00:	2303      	movs	r3, #3
 8008e02:	e04e      	b.n	8008ea2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f003 0304 	and.w	r3, r3, #4
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d037      	beq.n	8008e82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	2b80      	cmp	r3, #128	@ 0x80
 8008e16:	d034      	beq.n	8008e82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	2b40      	cmp	r3, #64	@ 0x40
 8008e1c:	d031      	beq.n	8008e82 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	69db      	ldr	r3, [r3, #28]
 8008e24:	f003 0308 	and.w	r3, r3, #8
 8008e28:	2b08      	cmp	r3, #8
 8008e2a:	d110      	bne.n	8008e4e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	2208      	movs	r2, #8
 8008e32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e34:	68f8      	ldr	r0, [r7, #12]
 8008e36:	f000 f839 	bl	8008eac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	2208      	movs	r2, #8
 8008e3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	2200      	movs	r2, #0
 8008e46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	e029      	b.n	8008ea2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	69db      	ldr	r3, [r3, #28]
 8008e54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008e58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008e5c:	d111      	bne.n	8008e82 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008e66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e68:	68f8      	ldr	r0, [r7, #12]
 8008e6a:	f000 f81f 	bl	8008eac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	2220      	movs	r2, #32
 8008e72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008e7e:	2303      	movs	r3, #3
 8008e80:	e00f      	b.n	8008ea2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	69da      	ldr	r2, [r3, #28]
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	4013      	ands	r3, r2
 8008e8c:	68ba      	ldr	r2, [r7, #8]
 8008e8e:	429a      	cmp	r2, r3
 8008e90:	bf0c      	ite	eq
 8008e92:	2301      	moveq	r3, #1
 8008e94:	2300      	movne	r3, #0
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	461a      	mov	r2, r3
 8008e9a:	79fb      	ldrb	r3, [r7, #7]
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	d0a0      	beq.n	8008de2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ea0:	2300      	movs	r3, #0
}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	3710      	adds	r7, #16
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}
	...

08008eac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b095      	sub	sp, #84	@ 0x54
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ebc:	e853 3f00 	ldrex	r3, [r3]
 8008ec0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ec8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	461a      	mov	r2, r3
 8008ed0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ed2:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ed4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ed8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008eda:	e841 2300 	strex	r3, r2, [r1]
 8008ede:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d1e6      	bne.n	8008eb4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	3308      	adds	r3, #8
 8008eec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eee:	6a3b      	ldr	r3, [r7, #32]
 8008ef0:	e853 3f00 	ldrex	r3, [r3]
 8008ef4:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ef6:	69fa      	ldr	r2, [r7, #28]
 8008ef8:	4b1e      	ldr	r3, [pc, #120]	@ (8008f74 <UART_EndRxTransfer+0xc8>)
 8008efa:	4013      	ands	r3, r2
 8008efc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	3308      	adds	r3, #8
 8008f04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f0e:	e841 2300 	strex	r3, r2, [r1]
 8008f12:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d1e5      	bne.n	8008ee6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d118      	bne.n	8008f54 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	e853 3f00 	ldrex	r3, [r3]
 8008f2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	f023 0310 	bic.w	r3, r3, #16
 8008f36:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	461a      	mov	r2, r3
 8008f3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f40:	61bb      	str	r3, [r7, #24]
 8008f42:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f44:	6979      	ldr	r1, [r7, #20]
 8008f46:	69ba      	ldr	r2, [r7, #24]
 8008f48:	e841 2300 	strex	r3, r2, [r1]
 8008f4c:	613b      	str	r3, [r7, #16]
   return(result);
 8008f4e:	693b      	ldr	r3, [r7, #16]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d1e6      	bne.n	8008f22 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2220      	movs	r2, #32
 8008f58:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008f68:	bf00      	nop
 8008f6a:	3754      	adds	r7, #84	@ 0x54
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f72:	4770      	bx	lr
 8008f74:	effffffe 	.word	0xeffffffe

08008f78 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b085      	sub	sp, #20
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f86:	2b01      	cmp	r3, #1
 8008f88:	d101      	bne.n	8008f8e <HAL_UARTEx_DisableFifoMode+0x16>
 8008f8a:	2302      	movs	r3, #2
 8008f8c:	e027      	b.n	8008fde <HAL_UARTEx_DisableFifoMode+0x66>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2201      	movs	r2, #1
 8008f92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2224      	movs	r2, #36	@ 0x24
 8008f9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	681a      	ldr	r2, [r3, #0]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f022 0201 	bic.w	r2, r2, #1
 8008fb4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008fbc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	68fa      	ldr	r2, [r7, #12]
 8008fca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2220      	movs	r2, #32
 8008fd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008fdc:	2300      	movs	r3, #0
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3714      	adds	r7, #20
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe8:	4770      	bx	lr

08008fea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008fea:	b580      	push	{r7, lr}
 8008fec:	b084      	sub	sp, #16
 8008fee:	af00      	add	r7, sp, #0
 8008ff0:	6078      	str	r0, [r7, #4]
 8008ff2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008ffa:	2b01      	cmp	r3, #1
 8008ffc:	d101      	bne.n	8009002 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008ffe:	2302      	movs	r3, #2
 8009000:	e02d      	b.n	800905e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2201      	movs	r2, #1
 8009006:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2224      	movs	r2, #36	@ 0x24
 800900e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f022 0201 	bic.w	r2, r2, #1
 8009028:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	689b      	ldr	r3, [r3, #8]
 8009030:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	683a      	ldr	r2, [r7, #0]
 800903a:	430a      	orrs	r2, r1
 800903c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	f000 f850 	bl	80090e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	68fa      	ldr	r2, [r7, #12]
 800904a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2220      	movs	r2, #32
 8009050:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2200      	movs	r2, #0
 8009058:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800905c:	2300      	movs	r3, #0
}
 800905e:	4618      	mov	r0, r3
 8009060:	3710      	adds	r7, #16
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}

08009066 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009066:	b580      	push	{r7, lr}
 8009068:	b084      	sub	sp, #16
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
 800906e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009076:	2b01      	cmp	r3, #1
 8009078:	d101      	bne.n	800907e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800907a:	2302      	movs	r3, #2
 800907c:	e02d      	b.n	80090da <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2201      	movs	r2, #1
 8009082:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2224      	movs	r2, #36	@ 0x24
 800908a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f022 0201 	bic.w	r2, r2, #1
 80090a4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	689b      	ldr	r3, [r3, #8]
 80090ac:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	683a      	ldr	r2, [r7, #0]
 80090b6:	430a      	orrs	r2, r1
 80090b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f000 f812 	bl	80090e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	68fa      	ldr	r2, [r7, #12]
 80090c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2220      	movs	r2, #32
 80090cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80090d8:	2300      	movs	r3, #0
}
 80090da:	4618      	mov	r0, r3
 80090dc:	3710      	adds	r7, #16
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}
	...

080090e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80090e4:	b480      	push	{r7}
 80090e6:	b085      	sub	sp, #20
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d108      	bne.n	8009106 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2201      	movs	r2, #1
 80090f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2201      	movs	r2, #1
 8009100:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009104:	e031      	b.n	800916a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009106:	2310      	movs	r3, #16
 8009108:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800910a:	2310      	movs	r3, #16
 800910c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	689b      	ldr	r3, [r3, #8]
 8009114:	0e5b      	lsrs	r3, r3, #25
 8009116:	b2db      	uxtb	r3, r3
 8009118:	f003 0307 	and.w	r3, r3, #7
 800911c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	689b      	ldr	r3, [r3, #8]
 8009124:	0f5b      	lsrs	r3, r3, #29
 8009126:	b2db      	uxtb	r3, r3
 8009128:	f003 0307 	and.w	r3, r3, #7
 800912c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800912e:	7bbb      	ldrb	r3, [r7, #14]
 8009130:	7b3a      	ldrb	r2, [r7, #12]
 8009132:	4911      	ldr	r1, [pc, #68]	@ (8009178 <UARTEx_SetNbDataToProcess+0x94>)
 8009134:	5c8a      	ldrb	r2, [r1, r2]
 8009136:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800913a:	7b3a      	ldrb	r2, [r7, #12]
 800913c:	490f      	ldr	r1, [pc, #60]	@ (800917c <UARTEx_SetNbDataToProcess+0x98>)
 800913e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009140:	fb93 f3f2 	sdiv	r3, r3, r2
 8009144:	b29a      	uxth	r2, r3
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800914c:	7bfb      	ldrb	r3, [r7, #15]
 800914e:	7b7a      	ldrb	r2, [r7, #13]
 8009150:	4909      	ldr	r1, [pc, #36]	@ (8009178 <UARTEx_SetNbDataToProcess+0x94>)
 8009152:	5c8a      	ldrb	r2, [r1, r2]
 8009154:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009158:	7b7a      	ldrb	r2, [r7, #13]
 800915a:	4908      	ldr	r1, [pc, #32]	@ (800917c <UARTEx_SetNbDataToProcess+0x98>)
 800915c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800915e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009162:	b29a      	uxth	r2, r3
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800916a:	bf00      	nop
 800916c:	3714      	adds	r7, #20
 800916e:	46bd      	mov	sp, r7
 8009170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009174:	4770      	bx	lr
 8009176:	bf00      	nop
 8009178:	0800a144 	.word	0x0800a144
 800917c:	0800a14c 	.word	0x0800a14c

08009180 <std>:
 8009180:	2300      	movs	r3, #0
 8009182:	b510      	push	{r4, lr}
 8009184:	4604      	mov	r4, r0
 8009186:	e9c0 3300 	strd	r3, r3, [r0]
 800918a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800918e:	6083      	str	r3, [r0, #8]
 8009190:	8181      	strh	r1, [r0, #12]
 8009192:	6643      	str	r3, [r0, #100]	@ 0x64
 8009194:	81c2      	strh	r2, [r0, #14]
 8009196:	6183      	str	r3, [r0, #24]
 8009198:	4619      	mov	r1, r3
 800919a:	2208      	movs	r2, #8
 800919c:	305c      	adds	r0, #92	@ 0x5c
 800919e:	f000 f9f9 	bl	8009594 <memset>
 80091a2:	4b0d      	ldr	r3, [pc, #52]	@ (80091d8 <std+0x58>)
 80091a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80091a6:	4b0d      	ldr	r3, [pc, #52]	@ (80091dc <std+0x5c>)
 80091a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80091aa:	4b0d      	ldr	r3, [pc, #52]	@ (80091e0 <std+0x60>)
 80091ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80091ae:	4b0d      	ldr	r3, [pc, #52]	@ (80091e4 <std+0x64>)
 80091b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80091b2:	4b0d      	ldr	r3, [pc, #52]	@ (80091e8 <std+0x68>)
 80091b4:	6224      	str	r4, [r4, #32]
 80091b6:	429c      	cmp	r4, r3
 80091b8:	d006      	beq.n	80091c8 <std+0x48>
 80091ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80091be:	4294      	cmp	r4, r2
 80091c0:	d002      	beq.n	80091c8 <std+0x48>
 80091c2:	33d0      	adds	r3, #208	@ 0xd0
 80091c4:	429c      	cmp	r4, r3
 80091c6:	d105      	bne.n	80091d4 <std+0x54>
 80091c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80091cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091d0:	f000 ba58 	b.w	8009684 <__retarget_lock_init_recursive>
 80091d4:	bd10      	pop	{r4, pc}
 80091d6:	bf00      	nop
 80091d8:	080093e5 	.word	0x080093e5
 80091dc:	08009407 	.word	0x08009407
 80091e0:	0800943f 	.word	0x0800943f
 80091e4:	08009463 	.word	0x08009463
 80091e8:	24000764 	.word	0x24000764

080091ec <stdio_exit_handler>:
 80091ec:	4a02      	ldr	r2, [pc, #8]	@ (80091f8 <stdio_exit_handler+0xc>)
 80091ee:	4903      	ldr	r1, [pc, #12]	@ (80091fc <stdio_exit_handler+0x10>)
 80091f0:	4803      	ldr	r0, [pc, #12]	@ (8009200 <stdio_exit_handler+0x14>)
 80091f2:	f000 b869 	b.w	80092c8 <_fwalk_sglue>
 80091f6:	bf00      	nop
 80091f8:	24000010 	.word	0x24000010
 80091fc:	08009f21 	.word	0x08009f21
 8009200:	24000020 	.word	0x24000020

08009204 <cleanup_stdio>:
 8009204:	6841      	ldr	r1, [r0, #4]
 8009206:	4b0c      	ldr	r3, [pc, #48]	@ (8009238 <cleanup_stdio+0x34>)
 8009208:	4299      	cmp	r1, r3
 800920a:	b510      	push	{r4, lr}
 800920c:	4604      	mov	r4, r0
 800920e:	d001      	beq.n	8009214 <cleanup_stdio+0x10>
 8009210:	f000 fe86 	bl	8009f20 <_fflush_r>
 8009214:	68a1      	ldr	r1, [r4, #8]
 8009216:	4b09      	ldr	r3, [pc, #36]	@ (800923c <cleanup_stdio+0x38>)
 8009218:	4299      	cmp	r1, r3
 800921a:	d002      	beq.n	8009222 <cleanup_stdio+0x1e>
 800921c:	4620      	mov	r0, r4
 800921e:	f000 fe7f 	bl	8009f20 <_fflush_r>
 8009222:	68e1      	ldr	r1, [r4, #12]
 8009224:	4b06      	ldr	r3, [pc, #24]	@ (8009240 <cleanup_stdio+0x3c>)
 8009226:	4299      	cmp	r1, r3
 8009228:	d004      	beq.n	8009234 <cleanup_stdio+0x30>
 800922a:	4620      	mov	r0, r4
 800922c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009230:	f000 be76 	b.w	8009f20 <_fflush_r>
 8009234:	bd10      	pop	{r4, pc}
 8009236:	bf00      	nop
 8009238:	24000764 	.word	0x24000764
 800923c:	240007cc 	.word	0x240007cc
 8009240:	24000834 	.word	0x24000834

08009244 <global_stdio_init.part.0>:
 8009244:	b510      	push	{r4, lr}
 8009246:	4b0b      	ldr	r3, [pc, #44]	@ (8009274 <global_stdio_init.part.0+0x30>)
 8009248:	4c0b      	ldr	r4, [pc, #44]	@ (8009278 <global_stdio_init.part.0+0x34>)
 800924a:	4a0c      	ldr	r2, [pc, #48]	@ (800927c <global_stdio_init.part.0+0x38>)
 800924c:	601a      	str	r2, [r3, #0]
 800924e:	4620      	mov	r0, r4
 8009250:	2200      	movs	r2, #0
 8009252:	2104      	movs	r1, #4
 8009254:	f7ff ff94 	bl	8009180 <std>
 8009258:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800925c:	2201      	movs	r2, #1
 800925e:	2109      	movs	r1, #9
 8009260:	f7ff ff8e 	bl	8009180 <std>
 8009264:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009268:	2202      	movs	r2, #2
 800926a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800926e:	2112      	movs	r1, #18
 8009270:	f7ff bf86 	b.w	8009180 <std>
 8009274:	2400089c 	.word	0x2400089c
 8009278:	24000764 	.word	0x24000764
 800927c:	080091ed 	.word	0x080091ed

08009280 <__sfp_lock_acquire>:
 8009280:	4801      	ldr	r0, [pc, #4]	@ (8009288 <__sfp_lock_acquire+0x8>)
 8009282:	f000 ba00 	b.w	8009686 <__retarget_lock_acquire_recursive>
 8009286:	bf00      	nop
 8009288:	240008a5 	.word	0x240008a5

0800928c <__sfp_lock_release>:
 800928c:	4801      	ldr	r0, [pc, #4]	@ (8009294 <__sfp_lock_release+0x8>)
 800928e:	f000 b9fb 	b.w	8009688 <__retarget_lock_release_recursive>
 8009292:	bf00      	nop
 8009294:	240008a5 	.word	0x240008a5

08009298 <__sinit>:
 8009298:	b510      	push	{r4, lr}
 800929a:	4604      	mov	r4, r0
 800929c:	f7ff fff0 	bl	8009280 <__sfp_lock_acquire>
 80092a0:	6a23      	ldr	r3, [r4, #32]
 80092a2:	b11b      	cbz	r3, 80092ac <__sinit+0x14>
 80092a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092a8:	f7ff bff0 	b.w	800928c <__sfp_lock_release>
 80092ac:	4b04      	ldr	r3, [pc, #16]	@ (80092c0 <__sinit+0x28>)
 80092ae:	6223      	str	r3, [r4, #32]
 80092b0:	4b04      	ldr	r3, [pc, #16]	@ (80092c4 <__sinit+0x2c>)
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d1f5      	bne.n	80092a4 <__sinit+0xc>
 80092b8:	f7ff ffc4 	bl	8009244 <global_stdio_init.part.0>
 80092bc:	e7f2      	b.n	80092a4 <__sinit+0xc>
 80092be:	bf00      	nop
 80092c0:	08009205 	.word	0x08009205
 80092c4:	2400089c 	.word	0x2400089c

080092c8 <_fwalk_sglue>:
 80092c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092cc:	4607      	mov	r7, r0
 80092ce:	4688      	mov	r8, r1
 80092d0:	4614      	mov	r4, r2
 80092d2:	2600      	movs	r6, #0
 80092d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80092d8:	f1b9 0901 	subs.w	r9, r9, #1
 80092dc:	d505      	bpl.n	80092ea <_fwalk_sglue+0x22>
 80092de:	6824      	ldr	r4, [r4, #0]
 80092e0:	2c00      	cmp	r4, #0
 80092e2:	d1f7      	bne.n	80092d4 <_fwalk_sglue+0xc>
 80092e4:	4630      	mov	r0, r6
 80092e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092ea:	89ab      	ldrh	r3, [r5, #12]
 80092ec:	2b01      	cmp	r3, #1
 80092ee:	d907      	bls.n	8009300 <_fwalk_sglue+0x38>
 80092f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80092f4:	3301      	adds	r3, #1
 80092f6:	d003      	beq.n	8009300 <_fwalk_sglue+0x38>
 80092f8:	4629      	mov	r1, r5
 80092fa:	4638      	mov	r0, r7
 80092fc:	47c0      	blx	r8
 80092fe:	4306      	orrs	r6, r0
 8009300:	3568      	adds	r5, #104	@ 0x68
 8009302:	e7e9      	b.n	80092d8 <_fwalk_sglue+0x10>

08009304 <iprintf>:
 8009304:	b40f      	push	{r0, r1, r2, r3}
 8009306:	b507      	push	{r0, r1, r2, lr}
 8009308:	4906      	ldr	r1, [pc, #24]	@ (8009324 <iprintf+0x20>)
 800930a:	ab04      	add	r3, sp, #16
 800930c:	6808      	ldr	r0, [r1, #0]
 800930e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009312:	6881      	ldr	r1, [r0, #8]
 8009314:	9301      	str	r3, [sp, #4]
 8009316:	f000 fadb 	bl	80098d0 <_vfiprintf_r>
 800931a:	b003      	add	sp, #12
 800931c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009320:	b004      	add	sp, #16
 8009322:	4770      	bx	lr
 8009324:	2400001c 	.word	0x2400001c

08009328 <_puts_r>:
 8009328:	6a03      	ldr	r3, [r0, #32]
 800932a:	b570      	push	{r4, r5, r6, lr}
 800932c:	6884      	ldr	r4, [r0, #8]
 800932e:	4605      	mov	r5, r0
 8009330:	460e      	mov	r6, r1
 8009332:	b90b      	cbnz	r3, 8009338 <_puts_r+0x10>
 8009334:	f7ff ffb0 	bl	8009298 <__sinit>
 8009338:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800933a:	07db      	lsls	r3, r3, #31
 800933c:	d405      	bmi.n	800934a <_puts_r+0x22>
 800933e:	89a3      	ldrh	r3, [r4, #12]
 8009340:	0598      	lsls	r0, r3, #22
 8009342:	d402      	bmi.n	800934a <_puts_r+0x22>
 8009344:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009346:	f000 f99e 	bl	8009686 <__retarget_lock_acquire_recursive>
 800934a:	89a3      	ldrh	r3, [r4, #12]
 800934c:	0719      	lsls	r1, r3, #28
 800934e:	d502      	bpl.n	8009356 <_puts_r+0x2e>
 8009350:	6923      	ldr	r3, [r4, #16]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d135      	bne.n	80093c2 <_puts_r+0x9a>
 8009356:	4621      	mov	r1, r4
 8009358:	4628      	mov	r0, r5
 800935a:	f000 f8c5 	bl	80094e8 <__swsetup_r>
 800935e:	b380      	cbz	r0, 80093c2 <_puts_r+0x9a>
 8009360:	f04f 35ff 	mov.w	r5, #4294967295
 8009364:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009366:	07da      	lsls	r2, r3, #31
 8009368:	d405      	bmi.n	8009376 <_puts_r+0x4e>
 800936a:	89a3      	ldrh	r3, [r4, #12]
 800936c:	059b      	lsls	r3, r3, #22
 800936e:	d402      	bmi.n	8009376 <_puts_r+0x4e>
 8009370:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009372:	f000 f989 	bl	8009688 <__retarget_lock_release_recursive>
 8009376:	4628      	mov	r0, r5
 8009378:	bd70      	pop	{r4, r5, r6, pc}
 800937a:	2b00      	cmp	r3, #0
 800937c:	da04      	bge.n	8009388 <_puts_r+0x60>
 800937e:	69a2      	ldr	r2, [r4, #24]
 8009380:	429a      	cmp	r2, r3
 8009382:	dc17      	bgt.n	80093b4 <_puts_r+0x8c>
 8009384:	290a      	cmp	r1, #10
 8009386:	d015      	beq.n	80093b4 <_puts_r+0x8c>
 8009388:	6823      	ldr	r3, [r4, #0]
 800938a:	1c5a      	adds	r2, r3, #1
 800938c:	6022      	str	r2, [r4, #0]
 800938e:	7019      	strb	r1, [r3, #0]
 8009390:	68a3      	ldr	r3, [r4, #8]
 8009392:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009396:	3b01      	subs	r3, #1
 8009398:	60a3      	str	r3, [r4, #8]
 800939a:	2900      	cmp	r1, #0
 800939c:	d1ed      	bne.n	800937a <_puts_r+0x52>
 800939e:	2b00      	cmp	r3, #0
 80093a0:	da11      	bge.n	80093c6 <_puts_r+0x9e>
 80093a2:	4622      	mov	r2, r4
 80093a4:	210a      	movs	r1, #10
 80093a6:	4628      	mov	r0, r5
 80093a8:	f000 f85f 	bl	800946a <__swbuf_r>
 80093ac:	3001      	adds	r0, #1
 80093ae:	d0d7      	beq.n	8009360 <_puts_r+0x38>
 80093b0:	250a      	movs	r5, #10
 80093b2:	e7d7      	b.n	8009364 <_puts_r+0x3c>
 80093b4:	4622      	mov	r2, r4
 80093b6:	4628      	mov	r0, r5
 80093b8:	f000 f857 	bl	800946a <__swbuf_r>
 80093bc:	3001      	adds	r0, #1
 80093be:	d1e7      	bne.n	8009390 <_puts_r+0x68>
 80093c0:	e7ce      	b.n	8009360 <_puts_r+0x38>
 80093c2:	3e01      	subs	r6, #1
 80093c4:	e7e4      	b.n	8009390 <_puts_r+0x68>
 80093c6:	6823      	ldr	r3, [r4, #0]
 80093c8:	1c5a      	adds	r2, r3, #1
 80093ca:	6022      	str	r2, [r4, #0]
 80093cc:	220a      	movs	r2, #10
 80093ce:	701a      	strb	r2, [r3, #0]
 80093d0:	e7ee      	b.n	80093b0 <_puts_r+0x88>
	...

080093d4 <puts>:
 80093d4:	4b02      	ldr	r3, [pc, #8]	@ (80093e0 <puts+0xc>)
 80093d6:	4601      	mov	r1, r0
 80093d8:	6818      	ldr	r0, [r3, #0]
 80093da:	f7ff bfa5 	b.w	8009328 <_puts_r>
 80093de:	bf00      	nop
 80093e0:	2400001c 	.word	0x2400001c

080093e4 <__sread>:
 80093e4:	b510      	push	{r4, lr}
 80093e6:	460c      	mov	r4, r1
 80093e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093ec:	f000 f8fc 	bl	80095e8 <_read_r>
 80093f0:	2800      	cmp	r0, #0
 80093f2:	bfab      	itete	ge
 80093f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80093f6:	89a3      	ldrhlt	r3, [r4, #12]
 80093f8:	181b      	addge	r3, r3, r0
 80093fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80093fe:	bfac      	ite	ge
 8009400:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009402:	81a3      	strhlt	r3, [r4, #12]
 8009404:	bd10      	pop	{r4, pc}

08009406 <__swrite>:
 8009406:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800940a:	461f      	mov	r7, r3
 800940c:	898b      	ldrh	r3, [r1, #12]
 800940e:	05db      	lsls	r3, r3, #23
 8009410:	4605      	mov	r5, r0
 8009412:	460c      	mov	r4, r1
 8009414:	4616      	mov	r6, r2
 8009416:	d505      	bpl.n	8009424 <__swrite+0x1e>
 8009418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800941c:	2302      	movs	r3, #2
 800941e:	2200      	movs	r2, #0
 8009420:	f000 f8d0 	bl	80095c4 <_lseek_r>
 8009424:	89a3      	ldrh	r3, [r4, #12]
 8009426:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800942a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800942e:	81a3      	strh	r3, [r4, #12]
 8009430:	4632      	mov	r2, r6
 8009432:	463b      	mov	r3, r7
 8009434:	4628      	mov	r0, r5
 8009436:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800943a:	f000 b8e7 	b.w	800960c <_write_r>

0800943e <__sseek>:
 800943e:	b510      	push	{r4, lr}
 8009440:	460c      	mov	r4, r1
 8009442:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009446:	f000 f8bd 	bl	80095c4 <_lseek_r>
 800944a:	1c43      	adds	r3, r0, #1
 800944c:	89a3      	ldrh	r3, [r4, #12]
 800944e:	bf15      	itete	ne
 8009450:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009452:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009456:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800945a:	81a3      	strheq	r3, [r4, #12]
 800945c:	bf18      	it	ne
 800945e:	81a3      	strhne	r3, [r4, #12]
 8009460:	bd10      	pop	{r4, pc}

08009462 <__sclose>:
 8009462:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009466:	f000 b89d 	b.w	80095a4 <_close_r>

0800946a <__swbuf_r>:
 800946a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800946c:	460e      	mov	r6, r1
 800946e:	4614      	mov	r4, r2
 8009470:	4605      	mov	r5, r0
 8009472:	b118      	cbz	r0, 800947c <__swbuf_r+0x12>
 8009474:	6a03      	ldr	r3, [r0, #32]
 8009476:	b90b      	cbnz	r3, 800947c <__swbuf_r+0x12>
 8009478:	f7ff ff0e 	bl	8009298 <__sinit>
 800947c:	69a3      	ldr	r3, [r4, #24]
 800947e:	60a3      	str	r3, [r4, #8]
 8009480:	89a3      	ldrh	r3, [r4, #12]
 8009482:	071a      	lsls	r2, r3, #28
 8009484:	d501      	bpl.n	800948a <__swbuf_r+0x20>
 8009486:	6923      	ldr	r3, [r4, #16]
 8009488:	b943      	cbnz	r3, 800949c <__swbuf_r+0x32>
 800948a:	4621      	mov	r1, r4
 800948c:	4628      	mov	r0, r5
 800948e:	f000 f82b 	bl	80094e8 <__swsetup_r>
 8009492:	b118      	cbz	r0, 800949c <__swbuf_r+0x32>
 8009494:	f04f 37ff 	mov.w	r7, #4294967295
 8009498:	4638      	mov	r0, r7
 800949a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800949c:	6823      	ldr	r3, [r4, #0]
 800949e:	6922      	ldr	r2, [r4, #16]
 80094a0:	1a98      	subs	r0, r3, r2
 80094a2:	6963      	ldr	r3, [r4, #20]
 80094a4:	b2f6      	uxtb	r6, r6
 80094a6:	4283      	cmp	r3, r0
 80094a8:	4637      	mov	r7, r6
 80094aa:	dc05      	bgt.n	80094b8 <__swbuf_r+0x4e>
 80094ac:	4621      	mov	r1, r4
 80094ae:	4628      	mov	r0, r5
 80094b0:	f000 fd36 	bl	8009f20 <_fflush_r>
 80094b4:	2800      	cmp	r0, #0
 80094b6:	d1ed      	bne.n	8009494 <__swbuf_r+0x2a>
 80094b8:	68a3      	ldr	r3, [r4, #8]
 80094ba:	3b01      	subs	r3, #1
 80094bc:	60a3      	str	r3, [r4, #8]
 80094be:	6823      	ldr	r3, [r4, #0]
 80094c0:	1c5a      	adds	r2, r3, #1
 80094c2:	6022      	str	r2, [r4, #0]
 80094c4:	701e      	strb	r6, [r3, #0]
 80094c6:	6962      	ldr	r2, [r4, #20]
 80094c8:	1c43      	adds	r3, r0, #1
 80094ca:	429a      	cmp	r2, r3
 80094cc:	d004      	beq.n	80094d8 <__swbuf_r+0x6e>
 80094ce:	89a3      	ldrh	r3, [r4, #12]
 80094d0:	07db      	lsls	r3, r3, #31
 80094d2:	d5e1      	bpl.n	8009498 <__swbuf_r+0x2e>
 80094d4:	2e0a      	cmp	r6, #10
 80094d6:	d1df      	bne.n	8009498 <__swbuf_r+0x2e>
 80094d8:	4621      	mov	r1, r4
 80094da:	4628      	mov	r0, r5
 80094dc:	f000 fd20 	bl	8009f20 <_fflush_r>
 80094e0:	2800      	cmp	r0, #0
 80094e2:	d0d9      	beq.n	8009498 <__swbuf_r+0x2e>
 80094e4:	e7d6      	b.n	8009494 <__swbuf_r+0x2a>
	...

080094e8 <__swsetup_r>:
 80094e8:	b538      	push	{r3, r4, r5, lr}
 80094ea:	4b29      	ldr	r3, [pc, #164]	@ (8009590 <__swsetup_r+0xa8>)
 80094ec:	4605      	mov	r5, r0
 80094ee:	6818      	ldr	r0, [r3, #0]
 80094f0:	460c      	mov	r4, r1
 80094f2:	b118      	cbz	r0, 80094fc <__swsetup_r+0x14>
 80094f4:	6a03      	ldr	r3, [r0, #32]
 80094f6:	b90b      	cbnz	r3, 80094fc <__swsetup_r+0x14>
 80094f8:	f7ff fece 	bl	8009298 <__sinit>
 80094fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009500:	0719      	lsls	r1, r3, #28
 8009502:	d422      	bmi.n	800954a <__swsetup_r+0x62>
 8009504:	06da      	lsls	r2, r3, #27
 8009506:	d407      	bmi.n	8009518 <__swsetup_r+0x30>
 8009508:	2209      	movs	r2, #9
 800950a:	602a      	str	r2, [r5, #0]
 800950c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009510:	81a3      	strh	r3, [r4, #12]
 8009512:	f04f 30ff 	mov.w	r0, #4294967295
 8009516:	e033      	b.n	8009580 <__swsetup_r+0x98>
 8009518:	0758      	lsls	r0, r3, #29
 800951a:	d512      	bpl.n	8009542 <__swsetup_r+0x5a>
 800951c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800951e:	b141      	cbz	r1, 8009532 <__swsetup_r+0x4a>
 8009520:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009524:	4299      	cmp	r1, r3
 8009526:	d002      	beq.n	800952e <__swsetup_r+0x46>
 8009528:	4628      	mov	r0, r5
 800952a:	f000 f8af 	bl	800968c <_free_r>
 800952e:	2300      	movs	r3, #0
 8009530:	6363      	str	r3, [r4, #52]	@ 0x34
 8009532:	89a3      	ldrh	r3, [r4, #12]
 8009534:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009538:	81a3      	strh	r3, [r4, #12]
 800953a:	2300      	movs	r3, #0
 800953c:	6063      	str	r3, [r4, #4]
 800953e:	6923      	ldr	r3, [r4, #16]
 8009540:	6023      	str	r3, [r4, #0]
 8009542:	89a3      	ldrh	r3, [r4, #12]
 8009544:	f043 0308 	orr.w	r3, r3, #8
 8009548:	81a3      	strh	r3, [r4, #12]
 800954a:	6923      	ldr	r3, [r4, #16]
 800954c:	b94b      	cbnz	r3, 8009562 <__swsetup_r+0x7a>
 800954e:	89a3      	ldrh	r3, [r4, #12]
 8009550:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009554:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009558:	d003      	beq.n	8009562 <__swsetup_r+0x7a>
 800955a:	4621      	mov	r1, r4
 800955c:	4628      	mov	r0, r5
 800955e:	f000 fd2d 	bl	8009fbc <__smakebuf_r>
 8009562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009566:	f013 0201 	ands.w	r2, r3, #1
 800956a:	d00a      	beq.n	8009582 <__swsetup_r+0x9a>
 800956c:	2200      	movs	r2, #0
 800956e:	60a2      	str	r2, [r4, #8]
 8009570:	6962      	ldr	r2, [r4, #20]
 8009572:	4252      	negs	r2, r2
 8009574:	61a2      	str	r2, [r4, #24]
 8009576:	6922      	ldr	r2, [r4, #16]
 8009578:	b942      	cbnz	r2, 800958c <__swsetup_r+0xa4>
 800957a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800957e:	d1c5      	bne.n	800950c <__swsetup_r+0x24>
 8009580:	bd38      	pop	{r3, r4, r5, pc}
 8009582:	0799      	lsls	r1, r3, #30
 8009584:	bf58      	it	pl
 8009586:	6962      	ldrpl	r2, [r4, #20]
 8009588:	60a2      	str	r2, [r4, #8]
 800958a:	e7f4      	b.n	8009576 <__swsetup_r+0x8e>
 800958c:	2000      	movs	r0, #0
 800958e:	e7f7      	b.n	8009580 <__swsetup_r+0x98>
 8009590:	2400001c 	.word	0x2400001c

08009594 <memset>:
 8009594:	4402      	add	r2, r0
 8009596:	4603      	mov	r3, r0
 8009598:	4293      	cmp	r3, r2
 800959a:	d100      	bne.n	800959e <memset+0xa>
 800959c:	4770      	bx	lr
 800959e:	f803 1b01 	strb.w	r1, [r3], #1
 80095a2:	e7f9      	b.n	8009598 <memset+0x4>

080095a4 <_close_r>:
 80095a4:	b538      	push	{r3, r4, r5, lr}
 80095a6:	4d06      	ldr	r5, [pc, #24]	@ (80095c0 <_close_r+0x1c>)
 80095a8:	2300      	movs	r3, #0
 80095aa:	4604      	mov	r4, r0
 80095ac:	4608      	mov	r0, r1
 80095ae:	602b      	str	r3, [r5, #0]
 80095b0:	f7f7 fe0f 	bl	80011d2 <_close>
 80095b4:	1c43      	adds	r3, r0, #1
 80095b6:	d102      	bne.n	80095be <_close_r+0x1a>
 80095b8:	682b      	ldr	r3, [r5, #0]
 80095ba:	b103      	cbz	r3, 80095be <_close_r+0x1a>
 80095bc:	6023      	str	r3, [r4, #0]
 80095be:	bd38      	pop	{r3, r4, r5, pc}
 80095c0:	240008a0 	.word	0x240008a0

080095c4 <_lseek_r>:
 80095c4:	b538      	push	{r3, r4, r5, lr}
 80095c6:	4d07      	ldr	r5, [pc, #28]	@ (80095e4 <_lseek_r+0x20>)
 80095c8:	4604      	mov	r4, r0
 80095ca:	4608      	mov	r0, r1
 80095cc:	4611      	mov	r1, r2
 80095ce:	2200      	movs	r2, #0
 80095d0:	602a      	str	r2, [r5, #0]
 80095d2:	461a      	mov	r2, r3
 80095d4:	f7f7 fe24 	bl	8001220 <_lseek>
 80095d8:	1c43      	adds	r3, r0, #1
 80095da:	d102      	bne.n	80095e2 <_lseek_r+0x1e>
 80095dc:	682b      	ldr	r3, [r5, #0]
 80095de:	b103      	cbz	r3, 80095e2 <_lseek_r+0x1e>
 80095e0:	6023      	str	r3, [r4, #0]
 80095e2:	bd38      	pop	{r3, r4, r5, pc}
 80095e4:	240008a0 	.word	0x240008a0

080095e8 <_read_r>:
 80095e8:	b538      	push	{r3, r4, r5, lr}
 80095ea:	4d07      	ldr	r5, [pc, #28]	@ (8009608 <_read_r+0x20>)
 80095ec:	4604      	mov	r4, r0
 80095ee:	4608      	mov	r0, r1
 80095f0:	4611      	mov	r1, r2
 80095f2:	2200      	movs	r2, #0
 80095f4:	602a      	str	r2, [r5, #0]
 80095f6:	461a      	mov	r2, r3
 80095f8:	f7f7 fdb2 	bl	8001160 <_read>
 80095fc:	1c43      	adds	r3, r0, #1
 80095fe:	d102      	bne.n	8009606 <_read_r+0x1e>
 8009600:	682b      	ldr	r3, [r5, #0]
 8009602:	b103      	cbz	r3, 8009606 <_read_r+0x1e>
 8009604:	6023      	str	r3, [r4, #0]
 8009606:	bd38      	pop	{r3, r4, r5, pc}
 8009608:	240008a0 	.word	0x240008a0

0800960c <_write_r>:
 800960c:	b538      	push	{r3, r4, r5, lr}
 800960e:	4d07      	ldr	r5, [pc, #28]	@ (800962c <_write_r+0x20>)
 8009610:	4604      	mov	r4, r0
 8009612:	4608      	mov	r0, r1
 8009614:	4611      	mov	r1, r2
 8009616:	2200      	movs	r2, #0
 8009618:	602a      	str	r2, [r5, #0]
 800961a:	461a      	mov	r2, r3
 800961c:	f7f7 fdbd 	bl	800119a <_write>
 8009620:	1c43      	adds	r3, r0, #1
 8009622:	d102      	bne.n	800962a <_write_r+0x1e>
 8009624:	682b      	ldr	r3, [r5, #0]
 8009626:	b103      	cbz	r3, 800962a <_write_r+0x1e>
 8009628:	6023      	str	r3, [r4, #0]
 800962a:	bd38      	pop	{r3, r4, r5, pc}
 800962c:	240008a0 	.word	0x240008a0

08009630 <__errno>:
 8009630:	4b01      	ldr	r3, [pc, #4]	@ (8009638 <__errno+0x8>)
 8009632:	6818      	ldr	r0, [r3, #0]
 8009634:	4770      	bx	lr
 8009636:	bf00      	nop
 8009638:	2400001c 	.word	0x2400001c

0800963c <__libc_init_array>:
 800963c:	b570      	push	{r4, r5, r6, lr}
 800963e:	4d0d      	ldr	r5, [pc, #52]	@ (8009674 <__libc_init_array+0x38>)
 8009640:	4c0d      	ldr	r4, [pc, #52]	@ (8009678 <__libc_init_array+0x3c>)
 8009642:	1b64      	subs	r4, r4, r5
 8009644:	10a4      	asrs	r4, r4, #2
 8009646:	2600      	movs	r6, #0
 8009648:	42a6      	cmp	r6, r4
 800964a:	d109      	bne.n	8009660 <__libc_init_array+0x24>
 800964c:	4d0b      	ldr	r5, [pc, #44]	@ (800967c <__libc_init_array+0x40>)
 800964e:	4c0c      	ldr	r4, [pc, #48]	@ (8009680 <__libc_init_array+0x44>)
 8009650:	f000 fd22 	bl	800a098 <_init>
 8009654:	1b64      	subs	r4, r4, r5
 8009656:	10a4      	asrs	r4, r4, #2
 8009658:	2600      	movs	r6, #0
 800965a:	42a6      	cmp	r6, r4
 800965c:	d105      	bne.n	800966a <__libc_init_array+0x2e>
 800965e:	bd70      	pop	{r4, r5, r6, pc}
 8009660:	f855 3b04 	ldr.w	r3, [r5], #4
 8009664:	4798      	blx	r3
 8009666:	3601      	adds	r6, #1
 8009668:	e7ee      	b.n	8009648 <__libc_init_array+0xc>
 800966a:	f855 3b04 	ldr.w	r3, [r5], #4
 800966e:	4798      	blx	r3
 8009670:	3601      	adds	r6, #1
 8009672:	e7f2      	b.n	800965a <__libc_init_array+0x1e>
 8009674:	0800a190 	.word	0x0800a190
 8009678:	0800a190 	.word	0x0800a190
 800967c:	0800a190 	.word	0x0800a190
 8009680:	0800a194 	.word	0x0800a194

08009684 <__retarget_lock_init_recursive>:
 8009684:	4770      	bx	lr

08009686 <__retarget_lock_acquire_recursive>:
 8009686:	4770      	bx	lr

08009688 <__retarget_lock_release_recursive>:
 8009688:	4770      	bx	lr
	...

0800968c <_free_r>:
 800968c:	b538      	push	{r3, r4, r5, lr}
 800968e:	4605      	mov	r5, r0
 8009690:	2900      	cmp	r1, #0
 8009692:	d041      	beq.n	8009718 <_free_r+0x8c>
 8009694:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009698:	1f0c      	subs	r4, r1, #4
 800969a:	2b00      	cmp	r3, #0
 800969c:	bfb8      	it	lt
 800969e:	18e4      	addlt	r4, r4, r3
 80096a0:	f000 f8e0 	bl	8009864 <__malloc_lock>
 80096a4:	4a1d      	ldr	r2, [pc, #116]	@ (800971c <_free_r+0x90>)
 80096a6:	6813      	ldr	r3, [r2, #0]
 80096a8:	b933      	cbnz	r3, 80096b8 <_free_r+0x2c>
 80096aa:	6063      	str	r3, [r4, #4]
 80096ac:	6014      	str	r4, [r2, #0]
 80096ae:	4628      	mov	r0, r5
 80096b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096b4:	f000 b8dc 	b.w	8009870 <__malloc_unlock>
 80096b8:	42a3      	cmp	r3, r4
 80096ba:	d908      	bls.n	80096ce <_free_r+0x42>
 80096bc:	6820      	ldr	r0, [r4, #0]
 80096be:	1821      	adds	r1, r4, r0
 80096c0:	428b      	cmp	r3, r1
 80096c2:	bf01      	itttt	eq
 80096c4:	6819      	ldreq	r1, [r3, #0]
 80096c6:	685b      	ldreq	r3, [r3, #4]
 80096c8:	1809      	addeq	r1, r1, r0
 80096ca:	6021      	streq	r1, [r4, #0]
 80096cc:	e7ed      	b.n	80096aa <_free_r+0x1e>
 80096ce:	461a      	mov	r2, r3
 80096d0:	685b      	ldr	r3, [r3, #4]
 80096d2:	b10b      	cbz	r3, 80096d8 <_free_r+0x4c>
 80096d4:	42a3      	cmp	r3, r4
 80096d6:	d9fa      	bls.n	80096ce <_free_r+0x42>
 80096d8:	6811      	ldr	r1, [r2, #0]
 80096da:	1850      	adds	r0, r2, r1
 80096dc:	42a0      	cmp	r0, r4
 80096de:	d10b      	bne.n	80096f8 <_free_r+0x6c>
 80096e0:	6820      	ldr	r0, [r4, #0]
 80096e2:	4401      	add	r1, r0
 80096e4:	1850      	adds	r0, r2, r1
 80096e6:	4283      	cmp	r3, r0
 80096e8:	6011      	str	r1, [r2, #0]
 80096ea:	d1e0      	bne.n	80096ae <_free_r+0x22>
 80096ec:	6818      	ldr	r0, [r3, #0]
 80096ee:	685b      	ldr	r3, [r3, #4]
 80096f0:	6053      	str	r3, [r2, #4]
 80096f2:	4408      	add	r0, r1
 80096f4:	6010      	str	r0, [r2, #0]
 80096f6:	e7da      	b.n	80096ae <_free_r+0x22>
 80096f8:	d902      	bls.n	8009700 <_free_r+0x74>
 80096fa:	230c      	movs	r3, #12
 80096fc:	602b      	str	r3, [r5, #0]
 80096fe:	e7d6      	b.n	80096ae <_free_r+0x22>
 8009700:	6820      	ldr	r0, [r4, #0]
 8009702:	1821      	adds	r1, r4, r0
 8009704:	428b      	cmp	r3, r1
 8009706:	bf04      	itt	eq
 8009708:	6819      	ldreq	r1, [r3, #0]
 800970a:	685b      	ldreq	r3, [r3, #4]
 800970c:	6063      	str	r3, [r4, #4]
 800970e:	bf04      	itt	eq
 8009710:	1809      	addeq	r1, r1, r0
 8009712:	6021      	streq	r1, [r4, #0]
 8009714:	6054      	str	r4, [r2, #4]
 8009716:	e7ca      	b.n	80096ae <_free_r+0x22>
 8009718:	bd38      	pop	{r3, r4, r5, pc}
 800971a:	bf00      	nop
 800971c:	240008ac 	.word	0x240008ac

08009720 <sbrk_aligned>:
 8009720:	b570      	push	{r4, r5, r6, lr}
 8009722:	4e0f      	ldr	r6, [pc, #60]	@ (8009760 <sbrk_aligned+0x40>)
 8009724:	460c      	mov	r4, r1
 8009726:	6831      	ldr	r1, [r6, #0]
 8009728:	4605      	mov	r5, r0
 800972a:	b911      	cbnz	r1, 8009732 <sbrk_aligned+0x12>
 800972c:	f000 fca4 	bl	800a078 <_sbrk_r>
 8009730:	6030      	str	r0, [r6, #0]
 8009732:	4621      	mov	r1, r4
 8009734:	4628      	mov	r0, r5
 8009736:	f000 fc9f 	bl	800a078 <_sbrk_r>
 800973a:	1c43      	adds	r3, r0, #1
 800973c:	d103      	bne.n	8009746 <sbrk_aligned+0x26>
 800973e:	f04f 34ff 	mov.w	r4, #4294967295
 8009742:	4620      	mov	r0, r4
 8009744:	bd70      	pop	{r4, r5, r6, pc}
 8009746:	1cc4      	adds	r4, r0, #3
 8009748:	f024 0403 	bic.w	r4, r4, #3
 800974c:	42a0      	cmp	r0, r4
 800974e:	d0f8      	beq.n	8009742 <sbrk_aligned+0x22>
 8009750:	1a21      	subs	r1, r4, r0
 8009752:	4628      	mov	r0, r5
 8009754:	f000 fc90 	bl	800a078 <_sbrk_r>
 8009758:	3001      	adds	r0, #1
 800975a:	d1f2      	bne.n	8009742 <sbrk_aligned+0x22>
 800975c:	e7ef      	b.n	800973e <sbrk_aligned+0x1e>
 800975e:	bf00      	nop
 8009760:	240008a8 	.word	0x240008a8

08009764 <_malloc_r>:
 8009764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009768:	1ccd      	adds	r5, r1, #3
 800976a:	f025 0503 	bic.w	r5, r5, #3
 800976e:	3508      	adds	r5, #8
 8009770:	2d0c      	cmp	r5, #12
 8009772:	bf38      	it	cc
 8009774:	250c      	movcc	r5, #12
 8009776:	2d00      	cmp	r5, #0
 8009778:	4606      	mov	r6, r0
 800977a:	db01      	blt.n	8009780 <_malloc_r+0x1c>
 800977c:	42a9      	cmp	r1, r5
 800977e:	d904      	bls.n	800978a <_malloc_r+0x26>
 8009780:	230c      	movs	r3, #12
 8009782:	6033      	str	r3, [r6, #0]
 8009784:	2000      	movs	r0, #0
 8009786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800978a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009860 <_malloc_r+0xfc>
 800978e:	f000 f869 	bl	8009864 <__malloc_lock>
 8009792:	f8d8 3000 	ldr.w	r3, [r8]
 8009796:	461c      	mov	r4, r3
 8009798:	bb44      	cbnz	r4, 80097ec <_malloc_r+0x88>
 800979a:	4629      	mov	r1, r5
 800979c:	4630      	mov	r0, r6
 800979e:	f7ff ffbf 	bl	8009720 <sbrk_aligned>
 80097a2:	1c43      	adds	r3, r0, #1
 80097a4:	4604      	mov	r4, r0
 80097a6:	d158      	bne.n	800985a <_malloc_r+0xf6>
 80097a8:	f8d8 4000 	ldr.w	r4, [r8]
 80097ac:	4627      	mov	r7, r4
 80097ae:	2f00      	cmp	r7, #0
 80097b0:	d143      	bne.n	800983a <_malloc_r+0xd6>
 80097b2:	2c00      	cmp	r4, #0
 80097b4:	d04b      	beq.n	800984e <_malloc_r+0xea>
 80097b6:	6823      	ldr	r3, [r4, #0]
 80097b8:	4639      	mov	r1, r7
 80097ba:	4630      	mov	r0, r6
 80097bc:	eb04 0903 	add.w	r9, r4, r3
 80097c0:	f000 fc5a 	bl	800a078 <_sbrk_r>
 80097c4:	4581      	cmp	r9, r0
 80097c6:	d142      	bne.n	800984e <_malloc_r+0xea>
 80097c8:	6821      	ldr	r1, [r4, #0]
 80097ca:	1a6d      	subs	r5, r5, r1
 80097cc:	4629      	mov	r1, r5
 80097ce:	4630      	mov	r0, r6
 80097d0:	f7ff ffa6 	bl	8009720 <sbrk_aligned>
 80097d4:	3001      	adds	r0, #1
 80097d6:	d03a      	beq.n	800984e <_malloc_r+0xea>
 80097d8:	6823      	ldr	r3, [r4, #0]
 80097da:	442b      	add	r3, r5
 80097dc:	6023      	str	r3, [r4, #0]
 80097de:	f8d8 3000 	ldr.w	r3, [r8]
 80097e2:	685a      	ldr	r2, [r3, #4]
 80097e4:	bb62      	cbnz	r2, 8009840 <_malloc_r+0xdc>
 80097e6:	f8c8 7000 	str.w	r7, [r8]
 80097ea:	e00f      	b.n	800980c <_malloc_r+0xa8>
 80097ec:	6822      	ldr	r2, [r4, #0]
 80097ee:	1b52      	subs	r2, r2, r5
 80097f0:	d420      	bmi.n	8009834 <_malloc_r+0xd0>
 80097f2:	2a0b      	cmp	r2, #11
 80097f4:	d917      	bls.n	8009826 <_malloc_r+0xc2>
 80097f6:	1961      	adds	r1, r4, r5
 80097f8:	42a3      	cmp	r3, r4
 80097fa:	6025      	str	r5, [r4, #0]
 80097fc:	bf18      	it	ne
 80097fe:	6059      	strne	r1, [r3, #4]
 8009800:	6863      	ldr	r3, [r4, #4]
 8009802:	bf08      	it	eq
 8009804:	f8c8 1000 	streq.w	r1, [r8]
 8009808:	5162      	str	r2, [r4, r5]
 800980a:	604b      	str	r3, [r1, #4]
 800980c:	4630      	mov	r0, r6
 800980e:	f000 f82f 	bl	8009870 <__malloc_unlock>
 8009812:	f104 000b 	add.w	r0, r4, #11
 8009816:	1d23      	adds	r3, r4, #4
 8009818:	f020 0007 	bic.w	r0, r0, #7
 800981c:	1ac2      	subs	r2, r0, r3
 800981e:	bf1c      	itt	ne
 8009820:	1a1b      	subne	r3, r3, r0
 8009822:	50a3      	strne	r3, [r4, r2]
 8009824:	e7af      	b.n	8009786 <_malloc_r+0x22>
 8009826:	6862      	ldr	r2, [r4, #4]
 8009828:	42a3      	cmp	r3, r4
 800982a:	bf0c      	ite	eq
 800982c:	f8c8 2000 	streq.w	r2, [r8]
 8009830:	605a      	strne	r2, [r3, #4]
 8009832:	e7eb      	b.n	800980c <_malloc_r+0xa8>
 8009834:	4623      	mov	r3, r4
 8009836:	6864      	ldr	r4, [r4, #4]
 8009838:	e7ae      	b.n	8009798 <_malloc_r+0x34>
 800983a:	463c      	mov	r4, r7
 800983c:	687f      	ldr	r7, [r7, #4]
 800983e:	e7b6      	b.n	80097ae <_malloc_r+0x4a>
 8009840:	461a      	mov	r2, r3
 8009842:	685b      	ldr	r3, [r3, #4]
 8009844:	42a3      	cmp	r3, r4
 8009846:	d1fb      	bne.n	8009840 <_malloc_r+0xdc>
 8009848:	2300      	movs	r3, #0
 800984a:	6053      	str	r3, [r2, #4]
 800984c:	e7de      	b.n	800980c <_malloc_r+0xa8>
 800984e:	230c      	movs	r3, #12
 8009850:	6033      	str	r3, [r6, #0]
 8009852:	4630      	mov	r0, r6
 8009854:	f000 f80c 	bl	8009870 <__malloc_unlock>
 8009858:	e794      	b.n	8009784 <_malloc_r+0x20>
 800985a:	6005      	str	r5, [r0, #0]
 800985c:	e7d6      	b.n	800980c <_malloc_r+0xa8>
 800985e:	bf00      	nop
 8009860:	240008ac 	.word	0x240008ac

08009864 <__malloc_lock>:
 8009864:	4801      	ldr	r0, [pc, #4]	@ (800986c <__malloc_lock+0x8>)
 8009866:	f7ff bf0e 	b.w	8009686 <__retarget_lock_acquire_recursive>
 800986a:	bf00      	nop
 800986c:	240008a4 	.word	0x240008a4

08009870 <__malloc_unlock>:
 8009870:	4801      	ldr	r0, [pc, #4]	@ (8009878 <__malloc_unlock+0x8>)
 8009872:	f7ff bf09 	b.w	8009688 <__retarget_lock_release_recursive>
 8009876:	bf00      	nop
 8009878:	240008a4 	.word	0x240008a4

0800987c <__sfputc_r>:
 800987c:	6893      	ldr	r3, [r2, #8]
 800987e:	3b01      	subs	r3, #1
 8009880:	2b00      	cmp	r3, #0
 8009882:	b410      	push	{r4}
 8009884:	6093      	str	r3, [r2, #8]
 8009886:	da08      	bge.n	800989a <__sfputc_r+0x1e>
 8009888:	6994      	ldr	r4, [r2, #24]
 800988a:	42a3      	cmp	r3, r4
 800988c:	db01      	blt.n	8009892 <__sfputc_r+0x16>
 800988e:	290a      	cmp	r1, #10
 8009890:	d103      	bne.n	800989a <__sfputc_r+0x1e>
 8009892:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009896:	f7ff bde8 	b.w	800946a <__swbuf_r>
 800989a:	6813      	ldr	r3, [r2, #0]
 800989c:	1c58      	adds	r0, r3, #1
 800989e:	6010      	str	r0, [r2, #0]
 80098a0:	7019      	strb	r1, [r3, #0]
 80098a2:	4608      	mov	r0, r1
 80098a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098a8:	4770      	bx	lr

080098aa <__sfputs_r>:
 80098aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098ac:	4606      	mov	r6, r0
 80098ae:	460f      	mov	r7, r1
 80098b0:	4614      	mov	r4, r2
 80098b2:	18d5      	adds	r5, r2, r3
 80098b4:	42ac      	cmp	r4, r5
 80098b6:	d101      	bne.n	80098bc <__sfputs_r+0x12>
 80098b8:	2000      	movs	r0, #0
 80098ba:	e007      	b.n	80098cc <__sfputs_r+0x22>
 80098bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098c0:	463a      	mov	r2, r7
 80098c2:	4630      	mov	r0, r6
 80098c4:	f7ff ffda 	bl	800987c <__sfputc_r>
 80098c8:	1c43      	adds	r3, r0, #1
 80098ca:	d1f3      	bne.n	80098b4 <__sfputs_r+0xa>
 80098cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080098d0 <_vfiprintf_r>:
 80098d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098d4:	460d      	mov	r5, r1
 80098d6:	b09d      	sub	sp, #116	@ 0x74
 80098d8:	4614      	mov	r4, r2
 80098da:	4698      	mov	r8, r3
 80098dc:	4606      	mov	r6, r0
 80098de:	b118      	cbz	r0, 80098e8 <_vfiprintf_r+0x18>
 80098e0:	6a03      	ldr	r3, [r0, #32]
 80098e2:	b90b      	cbnz	r3, 80098e8 <_vfiprintf_r+0x18>
 80098e4:	f7ff fcd8 	bl	8009298 <__sinit>
 80098e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098ea:	07d9      	lsls	r1, r3, #31
 80098ec:	d405      	bmi.n	80098fa <_vfiprintf_r+0x2a>
 80098ee:	89ab      	ldrh	r3, [r5, #12]
 80098f0:	059a      	lsls	r2, r3, #22
 80098f2:	d402      	bmi.n	80098fa <_vfiprintf_r+0x2a>
 80098f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098f6:	f7ff fec6 	bl	8009686 <__retarget_lock_acquire_recursive>
 80098fa:	89ab      	ldrh	r3, [r5, #12]
 80098fc:	071b      	lsls	r3, r3, #28
 80098fe:	d501      	bpl.n	8009904 <_vfiprintf_r+0x34>
 8009900:	692b      	ldr	r3, [r5, #16]
 8009902:	b99b      	cbnz	r3, 800992c <_vfiprintf_r+0x5c>
 8009904:	4629      	mov	r1, r5
 8009906:	4630      	mov	r0, r6
 8009908:	f7ff fdee 	bl	80094e8 <__swsetup_r>
 800990c:	b170      	cbz	r0, 800992c <_vfiprintf_r+0x5c>
 800990e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009910:	07dc      	lsls	r4, r3, #31
 8009912:	d504      	bpl.n	800991e <_vfiprintf_r+0x4e>
 8009914:	f04f 30ff 	mov.w	r0, #4294967295
 8009918:	b01d      	add	sp, #116	@ 0x74
 800991a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800991e:	89ab      	ldrh	r3, [r5, #12]
 8009920:	0598      	lsls	r0, r3, #22
 8009922:	d4f7      	bmi.n	8009914 <_vfiprintf_r+0x44>
 8009924:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009926:	f7ff feaf 	bl	8009688 <__retarget_lock_release_recursive>
 800992a:	e7f3      	b.n	8009914 <_vfiprintf_r+0x44>
 800992c:	2300      	movs	r3, #0
 800992e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009930:	2320      	movs	r3, #32
 8009932:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009936:	f8cd 800c 	str.w	r8, [sp, #12]
 800993a:	2330      	movs	r3, #48	@ 0x30
 800993c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009aec <_vfiprintf_r+0x21c>
 8009940:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009944:	f04f 0901 	mov.w	r9, #1
 8009948:	4623      	mov	r3, r4
 800994a:	469a      	mov	sl, r3
 800994c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009950:	b10a      	cbz	r2, 8009956 <_vfiprintf_r+0x86>
 8009952:	2a25      	cmp	r2, #37	@ 0x25
 8009954:	d1f9      	bne.n	800994a <_vfiprintf_r+0x7a>
 8009956:	ebba 0b04 	subs.w	fp, sl, r4
 800995a:	d00b      	beq.n	8009974 <_vfiprintf_r+0xa4>
 800995c:	465b      	mov	r3, fp
 800995e:	4622      	mov	r2, r4
 8009960:	4629      	mov	r1, r5
 8009962:	4630      	mov	r0, r6
 8009964:	f7ff ffa1 	bl	80098aa <__sfputs_r>
 8009968:	3001      	adds	r0, #1
 800996a:	f000 80a7 	beq.w	8009abc <_vfiprintf_r+0x1ec>
 800996e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009970:	445a      	add	r2, fp
 8009972:	9209      	str	r2, [sp, #36]	@ 0x24
 8009974:	f89a 3000 	ldrb.w	r3, [sl]
 8009978:	2b00      	cmp	r3, #0
 800997a:	f000 809f 	beq.w	8009abc <_vfiprintf_r+0x1ec>
 800997e:	2300      	movs	r3, #0
 8009980:	f04f 32ff 	mov.w	r2, #4294967295
 8009984:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009988:	f10a 0a01 	add.w	sl, sl, #1
 800998c:	9304      	str	r3, [sp, #16]
 800998e:	9307      	str	r3, [sp, #28]
 8009990:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009994:	931a      	str	r3, [sp, #104]	@ 0x68
 8009996:	4654      	mov	r4, sl
 8009998:	2205      	movs	r2, #5
 800999a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800999e:	4853      	ldr	r0, [pc, #332]	@ (8009aec <_vfiprintf_r+0x21c>)
 80099a0:	f7f6 fcb6 	bl	8000310 <memchr>
 80099a4:	9a04      	ldr	r2, [sp, #16]
 80099a6:	b9d8      	cbnz	r0, 80099e0 <_vfiprintf_r+0x110>
 80099a8:	06d1      	lsls	r1, r2, #27
 80099aa:	bf44      	itt	mi
 80099ac:	2320      	movmi	r3, #32
 80099ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099b2:	0713      	lsls	r3, r2, #28
 80099b4:	bf44      	itt	mi
 80099b6:	232b      	movmi	r3, #43	@ 0x2b
 80099b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099bc:	f89a 3000 	ldrb.w	r3, [sl]
 80099c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80099c2:	d015      	beq.n	80099f0 <_vfiprintf_r+0x120>
 80099c4:	9a07      	ldr	r2, [sp, #28]
 80099c6:	4654      	mov	r4, sl
 80099c8:	2000      	movs	r0, #0
 80099ca:	f04f 0c0a 	mov.w	ip, #10
 80099ce:	4621      	mov	r1, r4
 80099d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099d4:	3b30      	subs	r3, #48	@ 0x30
 80099d6:	2b09      	cmp	r3, #9
 80099d8:	d94b      	bls.n	8009a72 <_vfiprintf_r+0x1a2>
 80099da:	b1b0      	cbz	r0, 8009a0a <_vfiprintf_r+0x13a>
 80099dc:	9207      	str	r2, [sp, #28]
 80099de:	e014      	b.n	8009a0a <_vfiprintf_r+0x13a>
 80099e0:	eba0 0308 	sub.w	r3, r0, r8
 80099e4:	fa09 f303 	lsl.w	r3, r9, r3
 80099e8:	4313      	orrs	r3, r2
 80099ea:	9304      	str	r3, [sp, #16]
 80099ec:	46a2      	mov	sl, r4
 80099ee:	e7d2      	b.n	8009996 <_vfiprintf_r+0xc6>
 80099f0:	9b03      	ldr	r3, [sp, #12]
 80099f2:	1d19      	adds	r1, r3, #4
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	9103      	str	r1, [sp, #12]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	bfbb      	ittet	lt
 80099fc:	425b      	neglt	r3, r3
 80099fe:	f042 0202 	orrlt.w	r2, r2, #2
 8009a02:	9307      	strge	r3, [sp, #28]
 8009a04:	9307      	strlt	r3, [sp, #28]
 8009a06:	bfb8      	it	lt
 8009a08:	9204      	strlt	r2, [sp, #16]
 8009a0a:	7823      	ldrb	r3, [r4, #0]
 8009a0c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a0e:	d10a      	bne.n	8009a26 <_vfiprintf_r+0x156>
 8009a10:	7863      	ldrb	r3, [r4, #1]
 8009a12:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a14:	d132      	bne.n	8009a7c <_vfiprintf_r+0x1ac>
 8009a16:	9b03      	ldr	r3, [sp, #12]
 8009a18:	1d1a      	adds	r2, r3, #4
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	9203      	str	r2, [sp, #12]
 8009a1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a22:	3402      	adds	r4, #2
 8009a24:	9305      	str	r3, [sp, #20]
 8009a26:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009afc <_vfiprintf_r+0x22c>
 8009a2a:	7821      	ldrb	r1, [r4, #0]
 8009a2c:	2203      	movs	r2, #3
 8009a2e:	4650      	mov	r0, sl
 8009a30:	f7f6 fc6e 	bl	8000310 <memchr>
 8009a34:	b138      	cbz	r0, 8009a46 <_vfiprintf_r+0x176>
 8009a36:	9b04      	ldr	r3, [sp, #16]
 8009a38:	eba0 000a 	sub.w	r0, r0, sl
 8009a3c:	2240      	movs	r2, #64	@ 0x40
 8009a3e:	4082      	lsls	r2, r0
 8009a40:	4313      	orrs	r3, r2
 8009a42:	3401      	adds	r4, #1
 8009a44:	9304      	str	r3, [sp, #16]
 8009a46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a4a:	4829      	ldr	r0, [pc, #164]	@ (8009af0 <_vfiprintf_r+0x220>)
 8009a4c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009a50:	2206      	movs	r2, #6
 8009a52:	f7f6 fc5d 	bl	8000310 <memchr>
 8009a56:	2800      	cmp	r0, #0
 8009a58:	d03f      	beq.n	8009ada <_vfiprintf_r+0x20a>
 8009a5a:	4b26      	ldr	r3, [pc, #152]	@ (8009af4 <_vfiprintf_r+0x224>)
 8009a5c:	bb1b      	cbnz	r3, 8009aa6 <_vfiprintf_r+0x1d6>
 8009a5e:	9b03      	ldr	r3, [sp, #12]
 8009a60:	3307      	adds	r3, #7
 8009a62:	f023 0307 	bic.w	r3, r3, #7
 8009a66:	3308      	adds	r3, #8
 8009a68:	9303      	str	r3, [sp, #12]
 8009a6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a6c:	443b      	add	r3, r7
 8009a6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a70:	e76a      	b.n	8009948 <_vfiprintf_r+0x78>
 8009a72:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a76:	460c      	mov	r4, r1
 8009a78:	2001      	movs	r0, #1
 8009a7a:	e7a8      	b.n	80099ce <_vfiprintf_r+0xfe>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	3401      	adds	r4, #1
 8009a80:	9305      	str	r3, [sp, #20]
 8009a82:	4619      	mov	r1, r3
 8009a84:	f04f 0c0a 	mov.w	ip, #10
 8009a88:	4620      	mov	r0, r4
 8009a8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a8e:	3a30      	subs	r2, #48	@ 0x30
 8009a90:	2a09      	cmp	r2, #9
 8009a92:	d903      	bls.n	8009a9c <_vfiprintf_r+0x1cc>
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d0c6      	beq.n	8009a26 <_vfiprintf_r+0x156>
 8009a98:	9105      	str	r1, [sp, #20]
 8009a9a:	e7c4      	b.n	8009a26 <_vfiprintf_r+0x156>
 8009a9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009aa0:	4604      	mov	r4, r0
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	e7f0      	b.n	8009a88 <_vfiprintf_r+0x1b8>
 8009aa6:	ab03      	add	r3, sp, #12
 8009aa8:	9300      	str	r3, [sp, #0]
 8009aaa:	462a      	mov	r2, r5
 8009aac:	4b12      	ldr	r3, [pc, #72]	@ (8009af8 <_vfiprintf_r+0x228>)
 8009aae:	a904      	add	r1, sp, #16
 8009ab0:	4630      	mov	r0, r6
 8009ab2:	f3af 8000 	nop.w
 8009ab6:	4607      	mov	r7, r0
 8009ab8:	1c78      	adds	r0, r7, #1
 8009aba:	d1d6      	bne.n	8009a6a <_vfiprintf_r+0x19a>
 8009abc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009abe:	07d9      	lsls	r1, r3, #31
 8009ac0:	d405      	bmi.n	8009ace <_vfiprintf_r+0x1fe>
 8009ac2:	89ab      	ldrh	r3, [r5, #12]
 8009ac4:	059a      	lsls	r2, r3, #22
 8009ac6:	d402      	bmi.n	8009ace <_vfiprintf_r+0x1fe>
 8009ac8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009aca:	f7ff fddd 	bl	8009688 <__retarget_lock_release_recursive>
 8009ace:	89ab      	ldrh	r3, [r5, #12]
 8009ad0:	065b      	lsls	r3, r3, #25
 8009ad2:	f53f af1f 	bmi.w	8009914 <_vfiprintf_r+0x44>
 8009ad6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ad8:	e71e      	b.n	8009918 <_vfiprintf_r+0x48>
 8009ada:	ab03      	add	r3, sp, #12
 8009adc:	9300      	str	r3, [sp, #0]
 8009ade:	462a      	mov	r2, r5
 8009ae0:	4b05      	ldr	r3, [pc, #20]	@ (8009af8 <_vfiprintf_r+0x228>)
 8009ae2:	a904      	add	r1, sp, #16
 8009ae4:	4630      	mov	r0, r6
 8009ae6:	f000 f879 	bl	8009bdc <_printf_i>
 8009aea:	e7e4      	b.n	8009ab6 <_vfiprintf_r+0x1e6>
 8009aec:	0800a154 	.word	0x0800a154
 8009af0:	0800a15e 	.word	0x0800a15e
 8009af4:	00000000 	.word	0x00000000
 8009af8:	080098ab 	.word	0x080098ab
 8009afc:	0800a15a 	.word	0x0800a15a

08009b00 <_printf_common>:
 8009b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b04:	4616      	mov	r6, r2
 8009b06:	4698      	mov	r8, r3
 8009b08:	688a      	ldr	r2, [r1, #8]
 8009b0a:	690b      	ldr	r3, [r1, #16]
 8009b0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009b10:	4293      	cmp	r3, r2
 8009b12:	bfb8      	it	lt
 8009b14:	4613      	movlt	r3, r2
 8009b16:	6033      	str	r3, [r6, #0]
 8009b18:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009b1c:	4607      	mov	r7, r0
 8009b1e:	460c      	mov	r4, r1
 8009b20:	b10a      	cbz	r2, 8009b26 <_printf_common+0x26>
 8009b22:	3301      	adds	r3, #1
 8009b24:	6033      	str	r3, [r6, #0]
 8009b26:	6823      	ldr	r3, [r4, #0]
 8009b28:	0699      	lsls	r1, r3, #26
 8009b2a:	bf42      	ittt	mi
 8009b2c:	6833      	ldrmi	r3, [r6, #0]
 8009b2e:	3302      	addmi	r3, #2
 8009b30:	6033      	strmi	r3, [r6, #0]
 8009b32:	6825      	ldr	r5, [r4, #0]
 8009b34:	f015 0506 	ands.w	r5, r5, #6
 8009b38:	d106      	bne.n	8009b48 <_printf_common+0x48>
 8009b3a:	f104 0a19 	add.w	sl, r4, #25
 8009b3e:	68e3      	ldr	r3, [r4, #12]
 8009b40:	6832      	ldr	r2, [r6, #0]
 8009b42:	1a9b      	subs	r3, r3, r2
 8009b44:	42ab      	cmp	r3, r5
 8009b46:	dc26      	bgt.n	8009b96 <_printf_common+0x96>
 8009b48:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009b4c:	6822      	ldr	r2, [r4, #0]
 8009b4e:	3b00      	subs	r3, #0
 8009b50:	bf18      	it	ne
 8009b52:	2301      	movne	r3, #1
 8009b54:	0692      	lsls	r2, r2, #26
 8009b56:	d42b      	bmi.n	8009bb0 <_printf_common+0xb0>
 8009b58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009b5c:	4641      	mov	r1, r8
 8009b5e:	4638      	mov	r0, r7
 8009b60:	47c8      	blx	r9
 8009b62:	3001      	adds	r0, #1
 8009b64:	d01e      	beq.n	8009ba4 <_printf_common+0xa4>
 8009b66:	6823      	ldr	r3, [r4, #0]
 8009b68:	6922      	ldr	r2, [r4, #16]
 8009b6a:	f003 0306 	and.w	r3, r3, #6
 8009b6e:	2b04      	cmp	r3, #4
 8009b70:	bf02      	ittt	eq
 8009b72:	68e5      	ldreq	r5, [r4, #12]
 8009b74:	6833      	ldreq	r3, [r6, #0]
 8009b76:	1aed      	subeq	r5, r5, r3
 8009b78:	68a3      	ldr	r3, [r4, #8]
 8009b7a:	bf0c      	ite	eq
 8009b7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b80:	2500      	movne	r5, #0
 8009b82:	4293      	cmp	r3, r2
 8009b84:	bfc4      	itt	gt
 8009b86:	1a9b      	subgt	r3, r3, r2
 8009b88:	18ed      	addgt	r5, r5, r3
 8009b8a:	2600      	movs	r6, #0
 8009b8c:	341a      	adds	r4, #26
 8009b8e:	42b5      	cmp	r5, r6
 8009b90:	d11a      	bne.n	8009bc8 <_printf_common+0xc8>
 8009b92:	2000      	movs	r0, #0
 8009b94:	e008      	b.n	8009ba8 <_printf_common+0xa8>
 8009b96:	2301      	movs	r3, #1
 8009b98:	4652      	mov	r2, sl
 8009b9a:	4641      	mov	r1, r8
 8009b9c:	4638      	mov	r0, r7
 8009b9e:	47c8      	blx	r9
 8009ba0:	3001      	adds	r0, #1
 8009ba2:	d103      	bne.n	8009bac <_printf_common+0xac>
 8009ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bac:	3501      	adds	r5, #1
 8009bae:	e7c6      	b.n	8009b3e <_printf_common+0x3e>
 8009bb0:	18e1      	adds	r1, r4, r3
 8009bb2:	1c5a      	adds	r2, r3, #1
 8009bb4:	2030      	movs	r0, #48	@ 0x30
 8009bb6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009bba:	4422      	add	r2, r4
 8009bbc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009bc0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009bc4:	3302      	adds	r3, #2
 8009bc6:	e7c7      	b.n	8009b58 <_printf_common+0x58>
 8009bc8:	2301      	movs	r3, #1
 8009bca:	4622      	mov	r2, r4
 8009bcc:	4641      	mov	r1, r8
 8009bce:	4638      	mov	r0, r7
 8009bd0:	47c8      	blx	r9
 8009bd2:	3001      	adds	r0, #1
 8009bd4:	d0e6      	beq.n	8009ba4 <_printf_common+0xa4>
 8009bd6:	3601      	adds	r6, #1
 8009bd8:	e7d9      	b.n	8009b8e <_printf_common+0x8e>
	...

08009bdc <_printf_i>:
 8009bdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009be0:	7e0f      	ldrb	r7, [r1, #24]
 8009be2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009be4:	2f78      	cmp	r7, #120	@ 0x78
 8009be6:	4691      	mov	r9, r2
 8009be8:	4680      	mov	r8, r0
 8009bea:	460c      	mov	r4, r1
 8009bec:	469a      	mov	sl, r3
 8009bee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009bf2:	d807      	bhi.n	8009c04 <_printf_i+0x28>
 8009bf4:	2f62      	cmp	r7, #98	@ 0x62
 8009bf6:	d80a      	bhi.n	8009c0e <_printf_i+0x32>
 8009bf8:	2f00      	cmp	r7, #0
 8009bfa:	f000 80d1 	beq.w	8009da0 <_printf_i+0x1c4>
 8009bfe:	2f58      	cmp	r7, #88	@ 0x58
 8009c00:	f000 80b8 	beq.w	8009d74 <_printf_i+0x198>
 8009c04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c08:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009c0c:	e03a      	b.n	8009c84 <_printf_i+0xa8>
 8009c0e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009c12:	2b15      	cmp	r3, #21
 8009c14:	d8f6      	bhi.n	8009c04 <_printf_i+0x28>
 8009c16:	a101      	add	r1, pc, #4	@ (adr r1, 8009c1c <_printf_i+0x40>)
 8009c18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009c1c:	08009c75 	.word	0x08009c75
 8009c20:	08009c89 	.word	0x08009c89
 8009c24:	08009c05 	.word	0x08009c05
 8009c28:	08009c05 	.word	0x08009c05
 8009c2c:	08009c05 	.word	0x08009c05
 8009c30:	08009c05 	.word	0x08009c05
 8009c34:	08009c89 	.word	0x08009c89
 8009c38:	08009c05 	.word	0x08009c05
 8009c3c:	08009c05 	.word	0x08009c05
 8009c40:	08009c05 	.word	0x08009c05
 8009c44:	08009c05 	.word	0x08009c05
 8009c48:	08009d87 	.word	0x08009d87
 8009c4c:	08009cb3 	.word	0x08009cb3
 8009c50:	08009d41 	.word	0x08009d41
 8009c54:	08009c05 	.word	0x08009c05
 8009c58:	08009c05 	.word	0x08009c05
 8009c5c:	08009da9 	.word	0x08009da9
 8009c60:	08009c05 	.word	0x08009c05
 8009c64:	08009cb3 	.word	0x08009cb3
 8009c68:	08009c05 	.word	0x08009c05
 8009c6c:	08009c05 	.word	0x08009c05
 8009c70:	08009d49 	.word	0x08009d49
 8009c74:	6833      	ldr	r3, [r6, #0]
 8009c76:	1d1a      	adds	r2, r3, #4
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	6032      	str	r2, [r6, #0]
 8009c7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c80:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009c84:	2301      	movs	r3, #1
 8009c86:	e09c      	b.n	8009dc2 <_printf_i+0x1e6>
 8009c88:	6833      	ldr	r3, [r6, #0]
 8009c8a:	6820      	ldr	r0, [r4, #0]
 8009c8c:	1d19      	adds	r1, r3, #4
 8009c8e:	6031      	str	r1, [r6, #0]
 8009c90:	0606      	lsls	r6, r0, #24
 8009c92:	d501      	bpl.n	8009c98 <_printf_i+0xbc>
 8009c94:	681d      	ldr	r5, [r3, #0]
 8009c96:	e003      	b.n	8009ca0 <_printf_i+0xc4>
 8009c98:	0645      	lsls	r5, r0, #25
 8009c9a:	d5fb      	bpl.n	8009c94 <_printf_i+0xb8>
 8009c9c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009ca0:	2d00      	cmp	r5, #0
 8009ca2:	da03      	bge.n	8009cac <_printf_i+0xd0>
 8009ca4:	232d      	movs	r3, #45	@ 0x2d
 8009ca6:	426d      	negs	r5, r5
 8009ca8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009cac:	4858      	ldr	r0, [pc, #352]	@ (8009e10 <_printf_i+0x234>)
 8009cae:	230a      	movs	r3, #10
 8009cb0:	e011      	b.n	8009cd6 <_printf_i+0xfa>
 8009cb2:	6821      	ldr	r1, [r4, #0]
 8009cb4:	6833      	ldr	r3, [r6, #0]
 8009cb6:	0608      	lsls	r0, r1, #24
 8009cb8:	f853 5b04 	ldr.w	r5, [r3], #4
 8009cbc:	d402      	bmi.n	8009cc4 <_printf_i+0xe8>
 8009cbe:	0649      	lsls	r1, r1, #25
 8009cc0:	bf48      	it	mi
 8009cc2:	b2ad      	uxthmi	r5, r5
 8009cc4:	2f6f      	cmp	r7, #111	@ 0x6f
 8009cc6:	4852      	ldr	r0, [pc, #328]	@ (8009e10 <_printf_i+0x234>)
 8009cc8:	6033      	str	r3, [r6, #0]
 8009cca:	bf14      	ite	ne
 8009ccc:	230a      	movne	r3, #10
 8009cce:	2308      	moveq	r3, #8
 8009cd0:	2100      	movs	r1, #0
 8009cd2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009cd6:	6866      	ldr	r6, [r4, #4]
 8009cd8:	60a6      	str	r6, [r4, #8]
 8009cda:	2e00      	cmp	r6, #0
 8009cdc:	db05      	blt.n	8009cea <_printf_i+0x10e>
 8009cde:	6821      	ldr	r1, [r4, #0]
 8009ce0:	432e      	orrs	r6, r5
 8009ce2:	f021 0104 	bic.w	r1, r1, #4
 8009ce6:	6021      	str	r1, [r4, #0]
 8009ce8:	d04b      	beq.n	8009d82 <_printf_i+0x1a6>
 8009cea:	4616      	mov	r6, r2
 8009cec:	fbb5 f1f3 	udiv	r1, r5, r3
 8009cf0:	fb03 5711 	mls	r7, r3, r1, r5
 8009cf4:	5dc7      	ldrb	r7, [r0, r7]
 8009cf6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009cfa:	462f      	mov	r7, r5
 8009cfc:	42bb      	cmp	r3, r7
 8009cfe:	460d      	mov	r5, r1
 8009d00:	d9f4      	bls.n	8009cec <_printf_i+0x110>
 8009d02:	2b08      	cmp	r3, #8
 8009d04:	d10b      	bne.n	8009d1e <_printf_i+0x142>
 8009d06:	6823      	ldr	r3, [r4, #0]
 8009d08:	07df      	lsls	r7, r3, #31
 8009d0a:	d508      	bpl.n	8009d1e <_printf_i+0x142>
 8009d0c:	6923      	ldr	r3, [r4, #16]
 8009d0e:	6861      	ldr	r1, [r4, #4]
 8009d10:	4299      	cmp	r1, r3
 8009d12:	bfde      	ittt	le
 8009d14:	2330      	movle	r3, #48	@ 0x30
 8009d16:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009d1a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009d1e:	1b92      	subs	r2, r2, r6
 8009d20:	6122      	str	r2, [r4, #16]
 8009d22:	f8cd a000 	str.w	sl, [sp]
 8009d26:	464b      	mov	r3, r9
 8009d28:	aa03      	add	r2, sp, #12
 8009d2a:	4621      	mov	r1, r4
 8009d2c:	4640      	mov	r0, r8
 8009d2e:	f7ff fee7 	bl	8009b00 <_printf_common>
 8009d32:	3001      	adds	r0, #1
 8009d34:	d14a      	bne.n	8009dcc <_printf_i+0x1f0>
 8009d36:	f04f 30ff 	mov.w	r0, #4294967295
 8009d3a:	b004      	add	sp, #16
 8009d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d40:	6823      	ldr	r3, [r4, #0]
 8009d42:	f043 0320 	orr.w	r3, r3, #32
 8009d46:	6023      	str	r3, [r4, #0]
 8009d48:	4832      	ldr	r0, [pc, #200]	@ (8009e14 <_printf_i+0x238>)
 8009d4a:	2778      	movs	r7, #120	@ 0x78
 8009d4c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009d50:	6823      	ldr	r3, [r4, #0]
 8009d52:	6831      	ldr	r1, [r6, #0]
 8009d54:	061f      	lsls	r7, r3, #24
 8009d56:	f851 5b04 	ldr.w	r5, [r1], #4
 8009d5a:	d402      	bmi.n	8009d62 <_printf_i+0x186>
 8009d5c:	065f      	lsls	r7, r3, #25
 8009d5e:	bf48      	it	mi
 8009d60:	b2ad      	uxthmi	r5, r5
 8009d62:	6031      	str	r1, [r6, #0]
 8009d64:	07d9      	lsls	r1, r3, #31
 8009d66:	bf44      	itt	mi
 8009d68:	f043 0320 	orrmi.w	r3, r3, #32
 8009d6c:	6023      	strmi	r3, [r4, #0]
 8009d6e:	b11d      	cbz	r5, 8009d78 <_printf_i+0x19c>
 8009d70:	2310      	movs	r3, #16
 8009d72:	e7ad      	b.n	8009cd0 <_printf_i+0xf4>
 8009d74:	4826      	ldr	r0, [pc, #152]	@ (8009e10 <_printf_i+0x234>)
 8009d76:	e7e9      	b.n	8009d4c <_printf_i+0x170>
 8009d78:	6823      	ldr	r3, [r4, #0]
 8009d7a:	f023 0320 	bic.w	r3, r3, #32
 8009d7e:	6023      	str	r3, [r4, #0]
 8009d80:	e7f6      	b.n	8009d70 <_printf_i+0x194>
 8009d82:	4616      	mov	r6, r2
 8009d84:	e7bd      	b.n	8009d02 <_printf_i+0x126>
 8009d86:	6833      	ldr	r3, [r6, #0]
 8009d88:	6825      	ldr	r5, [r4, #0]
 8009d8a:	6961      	ldr	r1, [r4, #20]
 8009d8c:	1d18      	adds	r0, r3, #4
 8009d8e:	6030      	str	r0, [r6, #0]
 8009d90:	062e      	lsls	r6, r5, #24
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	d501      	bpl.n	8009d9a <_printf_i+0x1be>
 8009d96:	6019      	str	r1, [r3, #0]
 8009d98:	e002      	b.n	8009da0 <_printf_i+0x1c4>
 8009d9a:	0668      	lsls	r0, r5, #25
 8009d9c:	d5fb      	bpl.n	8009d96 <_printf_i+0x1ba>
 8009d9e:	8019      	strh	r1, [r3, #0]
 8009da0:	2300      	movs	r3, #0
 8009da2:	6123      	str	r3, [r4, #16]
 8009da4:	4616      	mov	r6, r2
 8009da6:	e7bc      	b.n	8009d22 <_printf_i+0x146>
 8009da8:	6833      	ldr	r3, [r6, #0]
 8009daa:	1d1a      	adds	r2, r3, #4
 8009dac:	6032      	str	r2, [r6, #0]
 8009dae:	681e      	ldr	r6, [r3, #0]
 8009db0:	6862      	ldr	r2, [r4, #4]
 8009db2:	2100      	movs	r1, #0
 8009db4:	4630      	mov	r0, r6
 8009db6:	f7f6 faab 	bl	8000310 <memchr>
 8009dba:	b108      	cbz	r0, 8009dc0 <_printf_i+0x1e4>
 8009dbc:	1b80      	subs	r0, r0, r6
 8009dbe:	6060      	str	r0, [r4, #4]
 8009dc0:	6863      	ldr	r3, [r4, #4]
 8009dc2:	6123      	str	r3, [r4, #16]
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009dca:	e7aa      	b.n	8009d22 <_printf_i+0x146>
 8009dcc:	6923      	ldr	r3, [r4, #16]
 8009dce:	4632      	mov	r2, r6
 8009dd0:	4649      	mov	r1, r9
 8009dd2:	4640      	mov	r0, r8
 8009dd4:	47d0      	blx	sl
 8009dd6:	3001      	adds	r0, #1
 8009dd8:	d0ad      	beq.n	8009d36 <_printf_i+0x15a>
 8009dda:	6823      	ldr	r3, [r4, #0]
 8009ddc:	079b      	lsls	r3, r3, #30
 8009dde:	d413      	bmi.n	8009e08 <_printf_i+0x22c>
 8009de0:	68e0      	ldr	r0, [r4, #12]
 8009de2:	9b03      	ldr	r3, [sp, #12]
 8009de4:	4298      	cmp	r0, r3
 8009de6:	bfb8      	it	lt
 8009de8:	4618      	movlt	r0, r3
 8009dea:	e7a6      	b.n	8009d3a <_printf_i+0x15e>
 8009dec:	2301      	movs	r3, #1
 8009dee:	4632      	mov	r2, r6
 8009df0:	4649      	mov	r1, r9
 8009df2:	4640      	mov	r0, r8
 8009df4:	47d0      	blx	sl
 8009df6:	3001      	adds	r0, #1
 8009df8:	d09d      	beq.n	8009d36 <_printf_i+0x15a>
 8009dfa:	3501      	adds	r5, #1
 8009dfc:	68e3      	ldr	r3, [r4, #12]
 8009dfe:	9903      	ldr	r1, [sp, #12]
 8009e00:	1a5b      	subs	r3, r3, r1
 8009e02:	42ab      	cmp	r3, r5
 8009e04:	dcf2      	bgt.n	8009dec <_printf_i+0x210>
 8009e06:	e7eb      	b.n	8009de0 <_printf_i+0x204>
 8009e08:	2500      	movs	r5, #0
 8009e0a:	f104 0619 	add.w	r6, r4, #25
 8009e0e:	e7f5      	b.n	8009dfc <_printf_i+0x220>
 8009e10:	0800a165 	.word	0x0800a165
 8009e14:	0800a176 	.word	0x0800a176

08009e18 <__sflush_r>:
 8009e18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e20:	0716      	lsls	r6, r2, #28
 8009e22:	4605      	mov	r5, r0
 8009e24:	460c      	mov	r4, r1
 8009e26:	d454      	bmi.n	8009ed2 <__sflush_r+0xba>
 8009e28:	684b      	ldr	r3, [r1, #4]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	dc02      	bgt.n	8009e34 <__sflush_r+0x1c>
 8009e2e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	dd48      	ble.n	8009ec6 <__sflush_r+0xae>
 8009e34:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e36:	2e00      	cmp	r6, #0
 8009e38:	d045      	beq.n	8009ec6 <__sflush_r+0xae>
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009e40:	682f      	ldr	r7, [r5, #0]
 8009e42:	6a21      	ldr	r1, [r4, #32]
 8009e44:	602b      	str	r3, [r5, #0]
 8009e46:	d030      	beq.n	8009eaa <__sflush_r+0x92>
 8009e48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009e4a:	89a3      	ldrh	r3, [r4, #12]
 8009e4c:	0759      	lsls	r1, r3, #29
 8009e4e:	d505      	bpl.n	8009e5c <__sflush_r+0x44>
 8009e50:	6863      	ldr	r3, [r4, #4]
 8009e52:	1ad2      	subs	r2, r2, r3
 8009e54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e56:	b10b      	cbz	r3, 8009e5c <__sflush_r+0x44>
 8009e58:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009e5a:	1ad2      	subs	r2, r2, r3
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e60:	6a21      	ldr	r1, [r4, #32]
 8009e62:	4628      	mov	r0, r5
 8009e64:	47b0      	blx	r6
 8009e66:	1c43      	adds	r3, r0, #1
 8009e68:	89a3      	ldrh	r3, [r4, #12]
 8009e6a:	d106      	bne.n	8009e7a <__sflush_r+0x62>
 8009e6c:	6829      	ldr	r1, [r5, #0]
 8009e6e:	291d      	cmp	r1, #29
 8009e70:	d82b      	bhi.n	8009eca <__sflush_r+0xb2>
 8009e72:	4a2a      	ldr	r2, [pc, #168]	@ (8009f1c <__sflush_r+0x104>)
 8009e74:	40ca      	lsrs	r2, r1
 8009e76:	07d6      	lsls	r6, r2, #31
 8009e78:	d527      	bpl.n	8009eca <__sflush_r+0xb2>
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	6062      	str	r2, [r4, #4]
 8009e7e:	04d9      	lsls	r1, r3, #19
 8009e80:	6922      	ldr	r2, [r4, #16]
 8009e82:	6022      	str	r2, [r4, #0]
 8009e84:	d504      	bpl.n	8009e90 <__sflush_r+0x78>
 8009e86:	1c42      	adds	r2, r0, #1
 8009e88:	d101      	bne.n	8009e8e <__sflush_r+0x76>
 8009e8a:	682b      	ldr	r3, [r5, #0]
 8009e8c:	b903      	cbnz	r3, 8009e90 <__sflush_r+0x78>
 8009e8e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009e90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e92:	602f      	str	r7, [r5, #0]
 8009e94:	b1b9      	cbz	r1, 8009ec6 <__sflush_r+0xae>
 8009e96:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e9a:	4299      	cmp	r1, r3
 8009e9c:	d002      	beq.n	8009ea4 <__sflush_r+0x8c>
 8009e9e:	4628      	mov	r0, r5
 8009ea0:	f7ff fbf4 	bl	800968c <_free_r>
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ea8:	e00d      	b.n	8009ec6 <__sflush_r+0xae>
 8009eaa:	2301      	movs	r3, #1
 8009eac:	4628      	mov	r0, r5
 8009eae:	47b0      	blx	r6
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	1c50      	adds	r0, r2, #1
 8009eb4:	d1c9      	bne.n	8009e4a <__sflush_r+0x32>
 8009eb6:	682b      	ldr	r3, [r5, #0]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d0c6      	beq.n	8009e4a <__sflush_r+0x32>
 8009ebc:	2b1d      	cmp	r3, #29
 8009ebe:	d001      	beq.n	8009ec4 <__sflush_r+0xac>
 8009ec0:	2b16      	cmp	r3, #22
 8009ec2:	d11e      	bne.n	8009f02 <__sflush_r+0xea>
 8009ec4:	602f      	str	r7, [r5, #0]
 8009ec6:	2000      	movs	r0, #0
 8009ec8:	e022      	b.n	8009f10 <__sflush_r+0xf8>
 8009eca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ece:	b21b      	sxth	r3, r3
 8009ed0:	e01b      	b.n	8009f0a <__sflush_r+0xf2>
 8009ed2:	690f      	ldr	r7, [r1, #16]
 8009ed4:	2f00      	cmp	r7, #0
 8009ed6:	d0f6      	beq.n	8009ec6 <__sflush_r+0xae>
 8009ed8:	0793      	lsls	r3, r2, #30
 8009eda:	680e      	ldr	r6, [r1, #0]
 8009edc:	bf08      	it	eq
 8009ede:	694b      	ldreq	r3, [r1, #20]
 8009ee0:	600f      	str	r7, [r1, #0]
 8009ee2:	bf18      	it	ne
 8009ee4:	2300      	movne	r3, #0
 8009ee6:	eba6 0807 	sub.w	r8, r6, r7
 8009eea:	608b      	str	r3, [r1, #8]
 8009eec:	f1b8 0f00 	cmp.w	r8, #0
 8009ef0:	dde9      	ble.n	8009ec6 <__sflush_r+0xae>
 8009ef2:	6a21      	ldr	r1, [r4, #32]
 8009ef4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009ef6:	4643      	mov	r3, r8
 8009ef8:	463a      	mov	r2, r7
 8009efa:	4628      	mov	r0, r5
 8009efc:	47b0      	blx	r6
 8009efe:	2800      	cmp	r0, #0
 8009f00:	dc08      	bgt.n	8009f14 <__sflush_r+0xfc>
 8009f02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f0a:	81a3      	strh	r3, [r4, #12]
 8009f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f14:	4407      	add	r7, r0
 8009f16:	eba8 0800 	sub.w	r8, r8, r0
 8009f1a:	e7e7      	b.n	8009eec <__sflush_r+0xd4>
 8009f1c:	20400001 	.word	0x20400001

08009f20 <_fflush_r>:
 8009f20:	b538      	push	{r3, r4, r5, lr}
 8009f22:	690b      	ldr	r3, [r1, #16]
 8009f24:	4605      	mov	r5, r0
 8009f26:	460c      	mov	r4, r1
 8009f28:	b913      	cbnz	r3, 8009f30 <_fflush_r+0x10>
 8009f2a:	2500      	movs	r5, #0
 8009f2c:	4628      	mov	r0, r5
 8009f2e:	bd38      	pop	{r3, r4, r5, pc}
 8009f30:	b118      	cbz	r0, 8009f3a <_fflush_r+0x1a>
 8009f32:	6a03      	ldr	r3, [r0, #32]
 8009f34:	b90b      	cbnz	r3, 8009f3a <_fflush_r+0x1a>
 8009f36:	f7ff f9af 	bl	8009298 <__sinit>
 8009f3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d0f3      	beq.n	8009f2a <_fflush_r+0xa>
 8009f42:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f44:	07d0      	lsls	r0, r2, #31
 8009f46:	d404      	bmi.n	8009f52 <_fflush_r+0x32>
 8009f48:	0599      	lsls	r1, r3, #22
 8009f4a:	d402      	bmi.n	8009f52 <_fflush_r+0x32>
 8009f4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f4e:	f7ff fb9a 	bl	8009686 <__retarget_lock_acquire_recursive>
 8009f52:	4628      	mov	r0, r5
 8009f54:	4621      	mov	r1, r4
 8009f56:	f7ff ff5f 	bl	8009e18 <__sflush_r>
 8009f5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009f5c:	07da      	lsls	r2, r3, #31
 8009f5e:	4605      	mov	r5, r0
 8009f60:	d4e4      	bmi.n	8009f2c <_fflush_r+0xc>
 8009f62:	89a3      	ldrh	r3, [r4, #12]
 8009f64:	059b      	lsls	r3, r3, #22
 8009f66:	d4e1      	bmi.n	8009f2c <_fflush_r+0xc>
 8009f68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f6a:	f7ff fb8d 	bl	8009688 <__retarget_lock_release_recursive>
 8009f6e:	e7dd      	b.n	8009f2c <_fflush_r+0xc>

08009f70 <__swhatbuf_r>:
 8009f70:	b570      	push	{r4, r5, r6, lr}
 8009f72:	460c      	mov	r4, r1
 8009f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f78:	2900      	cmp	r1, #0
 8009f7a:	b096      	sub	sp, #88	@ 0x58
 8009f7c:	4615      	mov	r5, r2
 8009f7e:	461e      	mov	r6, r3
 8009f80:	da0d      	bge.n	8009f9e <__swhatbuf_r+0x2e>
 8009f82:	89a3      	ldrh	r3, [r4, #12]
 8009f84:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009f88:	f04f 0100 	mov.w	r1, #0
 8009f8c:	bf14      	ite	ne
 8009f8e:	2340      	movne	r3, #64	@ 0x40
 8009f90:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009f94:	2000      	movs	r0, #0
 8009f96:	6031      	str	r1, [r6, #0]
 8009f98:	602b      	str	r3, [r5, #0]
 8009f9a:	b016      	add	sp, #88	@ 0x58
 8009f9c:	bd70      	pop	{r4, r5, r6, pc}
 8009f9e:	466a      	mov	r2, sp
 8009fa0:	f000 f848 	bl	800a034 <_fstat_r>
 8009fa4:	2800      	cmp	r0, #0
 8009fa6:	dbec      	blt.n	8009f82 <__swhatbuf_r+0x12>
 8009fa8:	9901      	ldr	r1, [sp, #4]
 8009faa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009fae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009fb2:	4259      	negs	r1, r3
 8009fb4:	4159      	adcs	r1, r3
 8009fb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009fba:	e7eb      	b.n	8009f94 <__swhatbuf_r+0x24>

08009fbc <__smakebuf_r>:
 8009fbc:	898b      	ldrh	r3, [r1, #12]
 8009fbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009fc0:	079d      	lsls	r5, r3, #30
 8009fc2:	4606      	mov	r6, r0
 8009fc4:	460c      	mov	r4, r1
 8009fc6:	d507      	bpl.n	8009fd8 <__smakebuf_r+0x1c>
 8009fc8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009fcc:	6023      	str	r3, [r4, #0]
 8009fce:	6123      	str	r3, [r4, #16]
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	6163      	str	r3, [r4, #20]
 8009fd4:	b003      	add	sp, #12
 8009fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fd8:	ab01      	add	r3, sp, #4
 8009fda:	466a      	mov	r2, sp
 8009fdc:	f7ff ffc8 	bl	8009f70 <__swhatbuf_r>
 8009fe0:	9f00      	ldr	r7, [sp, #0]
 8009fe2:	4605      	mov	r5, r0
 8009fe4:	4639      	mov	r1, r7
 8009fe6:	4630      	mov	r0, r6
 8009fe8:	f7ff fbbc 	bl	8009764 <_malloc_r>
 8009fec:	b948      	cbnz	r0, 800a002 <__smakebuf_r+0x46>
 8009fee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ff2:	059a      	lsls	r2, r3, #22
 8009ff4:	d4ee      	bmi.n	8009fd4 <__smakebuf_r+0x18>
 8009ff6:	f023 0303 	bic.w	r3, r3, #3
 8009ffa:	f043 0302 	orr.w	r3, r3, #2
 8009ffe:	81a3      	strh	r3, [r4, #12]
 800a000:	e7e2      	b.n	8009fc8 <__smakebuf_r+0xc>
 800a002:	89a3      	ldrh	r3, [r4, #12]
 800a004:	6020      	str	r0, [r4, #0]
 800a006:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a00a:	81a3      	strh	r3, [r4, #12]
 800a00c:	9b01      	ldr	r3, [sp, #4]
 800a00e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a012:	b15b      	cbz	r3, 800a02c <__smakebuf_r+0x70>
 800a014:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a018:	4630      	mov	r0, r6
 800a01a:	f000 f81d 	bl	800a058 <_isatty_r>
 800a01e:	b128      	cbz	r0, 800a02c <__smakebuf_r+0x70>
 800a020:	89a3      	ldrh	r3, [r4, #12]
 800a022:	f023 0303 	bic.w	r3, r3, #3
 800a026:	f043 0301 	orr.w	r3, r3, #1
 800a02a:	81a3      	strh	r3, [r4, #12]
 800a02c:	89a3      	ldrh	r3, [r4, #12]
 800a02e:	431d      	orrs	r5, r3
 800a030:	81a5      	strh	r5, [r4, #12]
 800a032:	e7cf      	b.n	8009fd4 <__smakebuf_r+0x18>

0800a034 <_fstat_r>:
 800a034:	b538      	push	{r3, r4, r5, lr}
 800a036:	4d07      	ldr	r5, [pc, #28]	@ (800a054 <_fstat_r+0x20>)
 800a038:	2300      	movs	r3, #0
 800a03a:	4604      	mov	r4, r0
 800a03c:	4608      	mov	r0, r1
 800a03e:	4611      	mov	r1, r2
 800a040:	602b      	str	r3, [r5, #0]
 800a042:	f7f7 f8d2 	bl	80011ea <_fstat>
 800a046:	1c43      	adds	r3, r0, #1
 800a048:	d102      	bne.n	800a050 <_fstat_r+0x1c>
 800a04a:	682b      	ldr	r3, [r5, #0]
 800a04c:	b103      	cbz	r3, 800a050 <_fstat_r+0x1c>
 800a04e:	6023      	str	r3, [r4, #0]
 800a050:	bd38      	pop	{r3, r4, r5, pc}
 800a052:	bf00      	nop
 800a054:	240008a0 	.word	0x240008a0

0800a058 <_isatty_r>:
 800a058:	b538      	push	{r3, r4, r5, lr}
 800a05a:	4d06      	ldr	r5, [pc, #24]	@ (800a074 <_isatty_r+0x1c>)
 800a05c:	2300      	movs	r3, #0
 800a05e:	4604      	mov	r4, r0
 800a060:	4608      	mov	r0, r1
 800a062:	602b      	str	r3, [r5, #0]
 800a064:	f7f7 f8d1 	bl	800120a <_isatty>
 800a068:	1c43      	adds	r3, r0, #1
 800a06a:	d102      	bne.n	800a072 <_isatty_r+0x1a>
 800a06c:	682b      	ldr	r3, [r5, #0]
 800a06e:	b103      	cbz	r3, 800a072 <_isatty_r+0x1a>
 800a070:	6023      	str	r3, [r4, #0]
 800a072:	bd38      	pop	{r3, r4, r5, pc}
 800a074:	240008a0 	.word	0x240008a0

0800a078 <_sbrk_r>:
 800a078:	b538      	push	{r3, r4, r5, lr}
 800a07a:	4d06      	ldr	r5, [pc, #24]	@ (800a094 <_sbrk_r+0x1c>)
 800a07c:	2300      	movs	r3, #0
 800a07e:	4604      	mov	r4, r0
 800a080:	4608      	mov	r0, r1
 800a082:	602b      	str	r3, [r5, #0]
 800a084:	f7f7 f8da 	bl	800123c <_sbrk>
 800a088:	1c43      	adds	r3, r0, #1
 800a08a:	d102      	bne.n	800a092 <_sbrk_r+0x1a>
 800a08c:	682b      	ldr	r3, [r5, #0]
 800a08e:	b103      	cbz	r3, 800a092 <_sbrk_r+0x1a>
 800a090:	6023      	str	r3, [r4, #0]
 800a092:	bd38      	pop	{r3, r4, r5, pc}
 800a094:	240008a0 	.word	0x240008a0

0800a098 <_init>:
 800a098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a09a:	bf00      	nop
 800a09c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a09e:	bc08      	pop	{r3}
 800a0a0:	469e      	mov	lr, r3
 800a0a2:	4770      	bx	lr

0800a0a4 <_fini>:
 800a0a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0a6:	bf00      	nop
 800a0a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0aa:	bc08      	pop	{r3}
 800a0ac:	469e      	mov	lr, r3
 800a0ae:	4770      	bx	lr
