xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Jan 02, 2026 at 04:11:03 EST
xrun
	+xm64bit
	-sv
	-f ./../BUTTERFLY/flist.f
		./../../03_verif/BUTTERFLY/tb_Butterfly_Unit.sv
		./../../02_rtl/ButterFly/Butterfly_Unit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLA_4bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLA_8bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLA_24bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLS_4bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_COMP_4bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_COMP_8bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_COMP_24bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_LOPD_8bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_LOPD_16bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_LOPD_24bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SHF_left.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SHF_right.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SIGN_unit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SUB_4bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SUB_8bit.sv
		./../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/CLA_adder_top.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/CLA_logic_tree_level.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/CLA_logic.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/FA_1bit.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/HA_1bit.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/Modified_booth.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/Multiplier.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/signed_area_computation.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_final_merge.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_pkg.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_stage.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_tree.sv
		./../../02_rtl/FPU_MUL/fpu_mul.sv
		./../../02_rtl/FPU_MUL/MUL_CLA_4bit.sv
		./../../02_rtl/FPU_MUL/MUL_CLA_8bit.sv
		./../../02_rtl/FPU_MUL/MUL_CLA_24bit.sv
		./../../02_rtl/FPU_MUL/MUL_EXP_adjust.sv
		./../../02_rtl/FPU_MUL/MUL_EXP_rounding.sv
		./../../02_rtl/FPU_MUL/MUL_EXP_unit.sv
		./../../02_rtl/FPU_MUL/MUL_LOPD_8bit.sv
		./../../02_rtl/FPU_MUL/MUL_LOPD_16bit.sv
		./../../02_rtl/FPU_MUL/MUL_LOPD_24bit.sv
		./../../02_rtl/FPU_MUL/MUL_MAN_mul.sv
		./../../02_rtl/FPU_MUL/MUL_MAN_rounding.sv
		./../../02_rtl/FPU_MUL/MUL_NOR_unit.sv
		./../../02_rtl/FPU_MUL/MUL_PSC_unit.sv
		./../../02_rtl/FPU_MUL/MUL_SHF_left.sv
	-top tb_Butterfly_Unit
	-access +rwc
	-clean
	-log ./../BUTTERFLY/Xcelium/compile.log
	+nctimescale+1ns/1ps
	+ntb_random_seed=automatic
	-allowredefinition
	-v93

   User defined plus("+") options:
	+ntb_random_seed=automatic

xrun: *W,OPDEPRREN: Command Line Option (+nctimescale+1ns/1ps) is deprecated. Use (+xmtimescale+1ns/1ps) instead.
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: ./../../03_verif/BUTTERFLY/tb_Butterfly_Unit.sv
            butterfly_golden(a, b, w, y0_ref, y1_ref);
                           |
xmvlog: *W,FAAOP1 (./../../03_verif/BUTTERFLY/tb_Butterfly_Unit.sv,288|27): task or function call does not specify all formal output arguments [10.2.2][10.3(IEEE)].
        output shortreal f_temp_1,
                                |
xmvlog: *W,FAAOP2 (./../../03_verif/BUTTERFLY/tb_Butterfly_Unit.sv,72|32): Formal output argument 'f_temp_1' is absent in the task or function call identified by the previous error message [10.2.2][10.3(IEEE)].
            butterfly_golden(a, b, w, y0_ref, y1_ref);
                           |
xmvlog: *W,FAAOP1 (./../../03_verif/BUTTERFLY/tb_Butterfly_Unit.sv,288|27): task or function call does not specify all formal output arguments [10.2.2][10.3(IEEE)].
        output shortreal f_temp_2,
                                |
xmvlog: *W,FAAOP2 (./../../03_verif/BUTTERFLY/tb_Butterfly_Unit.sv,73|32): Formal output argument 'f_temp_2' is absent in the task or function call identified by the previous error message [10.2.2][10.3(IEEE)].
            butterfly_golden(a, b, w, y0_ref, y1_ref);
                           |
xmvlog: *W,FAAOP1 (./../../03_verif/BUTTERFLY/tb_Butterfly_Unit.sv,288|27): task or function call does not specify all formal output arguments [10.2.2][10.3(IEEE)].
        output shortreal f_temp_3,
                                |
xmvlog: *W,FAAOP2 (./../../03_verif/BUTTERFLY/tb_Butterfly_Unit.sv,74|32): Formal output argument 'f_temp_3' is absent in the task or function call identified by the previous error message [10.2.2][10.3(IEEE)].
            butterfly_golden(a, b, w, y0_ref, y1_ref);
                           |
xmvlog: *W,FAAOP1 (./../../03_verif/BUTTERFLY/tb_Butterfly_Unit.sv,288|27): task or function call does not specify all formal output arguments [10.2.2][10.3(IEEE)].
        output shortreal f_temp_4,
                                |
xmvlog: *W,FAAOP2 (./../../03_verif/BUTTERFLY/tb_Butterfly_Unit.sv,75|32): Formal output argument 'f_temp_4' is absent in the task or function call identified by the previous error message [10.2.2][10.3(IEEE)].
            butterfly_golden(a, b, w, y0_ref, y1_ref);
                           |
xmvlog: *W,FAAOP1 (./../../03_verif/BUTTERFLY/tb_Butterfly_Unit.sv,288|27): task or function call does not specify all formal output arguments [10.2.2][10.3(IEEE)].
        output complex_t t
                         |
xmvlog: *W,FAAOP2 (./../../03_verif/BUTTERFLY/tb_Butterfly_Unit.sv,76|25): Formal output argument 't' is absent in the task or function call identified by the previous error message [10.2.2][10.3(IEEE)].
	module worklib.tb_Butterfly_Unit:sv
		errors: 0, warnings: 10
file: ./../../02_rtl/ButterFly/Butterfly_Unit.sv
	module worklib.Butterfly_Unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLA_4bit.sv
	module worklib.ADD_SUB_CLA_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLA_8bit.sv
	module worklib.ADD_SUB_CLA_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLA_24bit.sv
	module worklib.ADD_SUB_CLA_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLS_4bit.sv
	module worklib.ADD_SUB_CLS_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_COMP_4bit.sv
	module worklib.ADD_SUB_COMP_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_COMP_8bit.sv
	module worklib.ADD_SUB_COMP_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_COMP_24bit.sv
	module worklib.ADD_SUB_COMP_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv
	module worklib.ADD_SUB_EXP_adjust:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv
	module worklib.ADD_SUB_EXP_comp:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv
	module worklib.ADD_SUB_EXP_rounding:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv
	module worklib.ADD_SUB_EXP_sub:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv
	module worklib.ADD_SUB_EXP_swap:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_LOPD_8bit.sv
	module worklib.ADD_SUB_LOPD_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_LOPD_16bit.sv
	module worklib.ADD_SUB_LOPD_16bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_LOPD_24bit.sv
	module worklib.ADD_SUB_LOPD_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv
	module worklib.ADD_SUB_MAN_ALU:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv
	module worklib.ADD_SUB_MAN_rounding:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv
	module worklib.ADD_SUB_MAN_swap:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv
	module worklib.ADD_SUB_NOR_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv
	module worklib.ADD_SUB_PSC_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SHF_left.sv
	module worklib.ADD_SUB_SHF_left:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SHF_right.sv
	module worklib.ADD_SUB_SHF_right:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SIGN_unit.sv
	module worklib.ADD_SUB_SIGN_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SUB_4bit.sv
	module worklib.ADD_SUB_SUB_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SUB_8bit.sv
	module worklib.ADD_SUB_SUB_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv
	module worklib.FPU_add_sub:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/CLA_adder_top.sv
	module worklib.CLA_adder_top:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/CLA_logic_tree_level.sv
	module worklib.cla_logic_tree_level:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/CLA_logic.sv
	module worklib.CLA_logic:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/FA_1bit.sv
	module worklib.FA_1bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/HA_1bit.sv
	module worklib.HA_1bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/Modified_booth.sv
	module worklib.Modified_booth:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/Multiplier.sv
	module worklib.Multiplier:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/signed_area_computation.sv
	module worklib.signed_area_computation:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_final_merge.sv
	module worklib.wallace_final_merge:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_pkg.sv
	package worklib.wallace_pkg:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_stage.sv
	module worklib.wallace_stage:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_tree.sv
	module worklib.wallace_tree:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/fpu_mul.sv
	module worklib.fpu_mul:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_CLA_4bit.sv
	module worklib.MUL_CLA_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_CLA_8bit.sv
	module worklib.MUL_CLA_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_CLA_24bit.sv
	module worklib.MUL_CLA_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_EXP_adjust.sv
	module worklib.MUL_EXP_adjust:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_EXP_rounding.sv
	module worklib.MUL_EXP_rounding:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_EXP_unit.sv
	module worklib.MUL_EXP_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_LOPD_8bit.sv
	module worklib.MUL_LOPD_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_LOPD_16bit.sv
	module worklib.MUL_LOPD_16bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_LOPD_24bit.sv
	module worklib.MUL_LOPD_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_MAN_mul.sv
	module worklib.MUL_MAN_mul:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_MAN_rounding.sv
	module worklib.MUL_MAN_rounding:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_NOR_unit.sv
	module worklib.MUL_NOR_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_PSC_unit.sv
	module worklib.MUL_PSC_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_SHF_left.sv
	module worklib.MUL_SHF_left:sv
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		wallace_pkg
		tb_Butterfly_Unit
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ADD_SUB_NOR_unit:sv <0x3b201888>
			streams:   2, words:   917
		worklib.ADD_SUB_EXP_adjust:sv <0x19e6b606>
			streams:   6, words:  1783
		worklib.ADD_SUB_LOPD_8bit:sv <0x216770d8>
			streams:   5, words:  2314
		worklib.ADD_SUB_LOPD_8bit:sv <0x4f639189>
			streams:   5, words:  2314
		worklib.ADD_SUB_LOPD_16bit:sv <0x3cb704fa>
			streams:  10, words:  4004
		worklib.ADD_SUB_LOPD_24bit:sv <0x672da198>
			streams:  15, words:  5494
		worklib.ADD_SUB_MAN_ALU:sv <0x25498449>
			streams:  12, words:  4141
		worklib.ADD_SUB_CLS_4bit:sv <0x5e6fa00b>
			streams:   7, words:  2353
		worklib.ADD_SUB_PSC_unit:sv <0x4ac220c6>
			streams:  12, words:  4833
		worklib.ADD_SUB_SIGN_unit:sv <0x770e277d>
			streams:   1, words:   370
		worklib.ADD_SUB_COMP_24bit:sv <0x7594b97f>
			streams:  13, words:  5452
		worklib.ADD_SUB_MAN_swap:sv <0x08f81da7>
			streams:   2, words:   562
		worklib.ADD_SUB_CLA_4bit:sv <0x62b32ec7>
			streams:   9, words:  3384
		worklib.ADD_SUB_CLA_8bit:sv <0x1a2c92dd>
			streams:  13, words:  4418
		worklib.ADD_SUB_EXP_sub:sv <0x5f038c8e>
			streams:   4, words:  1006
		worklib.ADD_SUB_EXP_swap:sv <0x05e3e935>
			streams:   2, words:   559
		worklib.ADD_SUB_COMP_4bit:sv <0x256243ca>
			streams:   2, words:  1737
		worklib.ADD_SUB_COMP_8bit:sv <0x6c29f9d7>
			streams:   5, words:  1802
		worklib.ADD_SUB_EXP_comp:sv <0x615b2236>
			streams:   1, words:   393
		worklib.FPU_add_sub:sv <0x2513b51a>
			streams:  74, words: 21994
		worklib.MUL_PSC_unit:sv <0x034eb21c>
			streams:  10, words:  5783
		worklib.MUL_CLA_4bit:sv <0x19261191>
			streams:   9, words:  3384
		worklib.MUL_CLA_8bit:sv <0x08094e54>
			streams:  13, words:  4418
		worklib.MUL_EXP_adjust:sv <0x51b2e109>
			streams:   6, words:  1863
		worklib.MUL_NOR_unit:sv <0x37ad10bd>
			streams:   3, words:  1080
		worklib.MUL_LOPD_8bit:sv <0x03dcde89>
			streams:   5, words:  2314
		worklib.MUL_LOPD_8bit:sv <0x6dd83fd8>
			streams:   5, words:  2314
		worklib.MUL_LOPD_16bit:sv <0x0ca14f2a>
			streams:  10, words:  4004
		worklib.MUL_LOPD_24bit:sv <0x3115c33d>
			streams:  15, words:  5494
		worklib.CLA_adder_top:sv <0x37811636>
			streams:   4, words:  2277
		worklib.FA_1bit:sv <0x226bb4a5>
			streams:   0, words:     0
		worklib.signed_area_computation:sv <0x0138358b>
			streams:   2, words:  3229
		worklib.Multiplier:sv <0x7fb0367a>
			streams:  19, words:  6966
		worklib.MUL_MAN_mul:sv <0x18a6b043>
			streams:   8, words:  2118
		worklib.MUL_EXP_unit:sv <0x15dd33c9>
			streams:   3, words:   810
		worklib.fpu_mul:sv <0x10a347c7>
			streams:  41, words: 12036
		worklib.tb_Butterfly_Unit:sv <0x70f0abde>
			streams:  18, words: 43216
		worklib.Modified_booth:sv <0x3fbdb2f6>
			streams:   6, words:  4727
		worklib.wallace_tree:sv <0x3f32a8f4>
			streams: 198, words: 137457
		worklib.wallace_final_merge:sv <0x42e49c6f>
			streams:   1, words:   199
		worklib.cla_logic_tree_level:sv <0x3277921a>
			streams:   7, words:  2525
		worklib.MUL_SHF_left:sv <0x19d56e11>
			streams:   7, words:  3911
		worklib.MUL_MAN_rounding:sv <0x4a23e499>
			streams:  26, words: 11680
		worklib.MUL_EXP_rounding:sv <0x158e6d50>
			streams:   9, words:  3824
		worklib.ADD_SUB_SHF_right:sv <0x32f12098>
			streams:   7, words:  4020
		worklib.ADD_SUB_CLA_24bit:sv <0x6ac8fb5d>
			streams:  44, words: 14667
		worklib.ADD_SUB_SHF_left:sv <0x556ab229>
			streams:   7, words:  3911
		worklib.ADD_SUB_MAN_rounding:sv <0x50226308>
			streams:  31, words: 12810
		worklib.ADD_SUB_EXP_rounding:sv <0x08f21a16>
			streams:   9, words:  3824
		worklib.wallace_stage:sv <0x335ef82e>
			streams: 102, words: 43273
		worklib.wallace_stage:sv <0x4642fa47>
			streams:  68, words: 28735
		worklib.wallace_stage:sv <0x6e26c2d1>
			streams:  42, words: 17749
		worklib.wallace_stage:sv <0x4e2a2e66>
			streams:  24, words: 10315
		worklib.wallace_stage:sv <0x593c6910>
			streams:  16, words:  6763
		worklib.wallace_stage:sv <0x6c38595d>
			streams:   9, words:  3903
		worklib.wallace_pkg:sv <0x1444c269>
			streams:   6, words:  3349
		worklib.cla_logic_tree_level:sv <0x24ebf309>
			streams:   7, words:  2525
		worklib.cla_logic_tree_level:sv <0x60342759>
			streams:   6, words:  2046
		worklib.CLA_logic:sv <0x6ff51a42>
			streams:  20, words:  6927
		worklib.CLA_logic:sv <0x4a95c3b8>
			streams:  15, words:  5178
		worklib.Butterfly_Unit:sv <0x3a76448e>
			streams:   6, words:  2164
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                 650      50
		Verilog packages:          1       1
		Registers:             52276     386
		Scalar wires:          15239       -
		Expanded wires:         2140     126
		Vectored wires:         6286       -
		Always blocks:           268       5
		Initial blocks:            3       3
		Cont. assignments:     19090     240
		Pseudo assignments:     1296     249
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.tb_Butterfly_Unit:sv
Loading snapshot worklib.tb_Butterfly_Unit:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: A newer version of the SystemVerilog constraint solver is being used which has better support for array-solving, new solve-order mechanism, and seed stability enhancements..
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
--------------------------------------------------
INPUTS:
  a = (3f800000 , 00000000) = (1.000000 , 0.000000)
  b = (40400000 , 40800000) = (3.000000 , 4.000000)
  w = (3f800000 , 00000000) = (1.000000 , 0.000000)
OUTPUTS (DUT):
  y0 = (40800000 , 40800000) = (4.000000 , 4.000000)
  y1 = (c0000000 , c0800000) = (-2.000000 , -4.000000)
 [EXPECTED] temp_w = (3.000000 , 4.000000)
 [EXPECTED] temp_1 = 3.000000 	 temp_2 = 0.000000 	 temp_3 = 4.000000 	 temp_4 = 0.000000 
 [DUT] temp_w = (3.000000 , 4.000000)
 [DUT] temp_1 = 3.000000 	 temp_2 = 0.000000 	 temp_3 = 0.000000 	 temp_4 = 4.000000 
--------------------------------------------------
[PASS] W = 1
--------------------------------------------------
INPUTS:
  a = (40000000 , bf800000) = (2.000000 , -1.000000)
  b = (3f800000 , 40000000) = (1.000000 , 2.000000)
  w = (bf800000 , 00000000) = (-1.000000 , 0.000000)
OUTPUTS (DUT):
  y0 = (3f800000 , c0400000) = (1.000000 , -3.000000)
  y1 = (40400000 , 3f800000) = (3.000000 , 1.000000)
 [EXPECTED] temp_w = (-1.000000 , -2.000000)
 [EXPECTED] temp_1 = -1.000000 	 temp_2 = 0.000000 	 temp_3 = -2.000000 	 temp_4 = 0.000000 
 [DUT] temp_w = (-1.000000 , -2.000000)
 [DUT] temp_1 = -1.000000 	 temp_2 = 0.000000 	 temp_3 = 0.000000 	 temp_4 = -2.000000 
--------------------------------------------------
[PASS] W = -1
--------------------------------------------------
INPUTS:
  a = (3f800000 , 3f800000) = (1.000000 , 1.000000)
  b = (40000000 , 40400000) = (2.000000 , 3.000000)
  w = (00000000 , 3f800000) = (0.000000 , 1.000000)
OUTPUTS (DUT):
  y0 = (c0000000 , 40400000) = (-2.000000 , 3.000000)
  y1 = (40800000 , bf800000) = (4.000000 , -1.000000)
 [EXPECTED] temp_w = (-3.000000 , 2.000000)
 [EXPECTED] temp_1 = 0.000000 	 temp_2 = 3.000000 	 temp_3 = 0.000000 	 temp_4 = 2.000000 
 [DUT] temp_w = (-3.000000 , 2.000000)
 [DUT] temp_1 = 0.000000 	 temp_2 = 3.000000 	 temp_3 = 2.000000 	 temp_4 = 0.000000 
--------------------------------------------------
[PASS] W = j
--------------------------------------------------
INPUTS:
  a = (00000000 , 00000000) = (0.000000 , 0.000000)
  b = (3f800000 , 00000000) = (1.000000 , 0.000000)
  w = (00000000 , bf800000) = (0.000000 , -1.000000)
OUTPUTS (DUT):
  y0 = (00000000 , bf800000) = (0.000000 , -1.000000)
  y1 = (00000000 , 3f800000) = (0.000000 , 1.000000)
 [EXPECTED] temp_w = (0.000000 , -1.000000)
 [EXPECTED] temp_1 = 0.000000 	 temp_2 = -0.000000 	 temp_3 = 0.000000 	 temp_4 = -1.000000 
 [DUT] temp_w = (0.000000 , -1.000000)
 [DUT] temp_1 = 0.000000 	 temp_2 = -0.000000 	 temp_3 = -1.000000 	 temp_4 = 0.000000 
--------------------------------------------------
[PASS] W = -j
--------------------------------------------------
INPUTS:
  a = (3fc00000 , c0200000) = (1.500000 , -2.500000)
  b = (00000000 , 00000000) = (0.000000 , 0.000000)
  w = (3f800000 , 00000000) = (1.000000 , 0.000000)
OUTPUTS (DUT):
  y0 = (3fc00000 , c0200000) = (1.500000 , -2.500000)
  y1 = (3fc00000 , c0200000) = (1.500000 , -2.500000)
 [EXPECTED] temp_w = (0.000000 , 0.000000)
 [EXPECTED] temp_1 = 0.000000 	 temp_2 = 0.000000 	 temp_3 = 0.000000 	 temp_4 = 0.000000 
 [DUT] temp_w = (0.000000 , 0.000000)
 [DUT] temp_1 = 0.000000 	 temp_2 = 0.000000 	 temp_3 = 0.000000 	 temp_4 = 0.000000 
--------------------------------------------------
[PASS] b = 0
--------------------------------------------------
INPUTS:
  a = (00000000 , 00000000) = (0.000000 , 0.000000)
  b = (40200000 , bfc00000) = (2.500000 , -1.500000)
  w = (3f333333 , be99999a) = (0.700000 , -0.300000)
OUTPUTS (DUT):
  y0 = (3fa66666 , bfe66666) = (1.300000 , -1.800000)
  y1 = (bfa66666 , 3fe66666) = (-1.300000 , 1.800000)
 [EXPECTED] temp_w = (1.300000 , -1.800000)
 [EXPECTED] temp_1 = 1.750000 	 temp_2 = 0.450000 	 temp_3 = -1.050000 	 temp_4 = -0.750000 
 [DUT] temp_w = (1.300000 , -1.800000)
 [DUT] temp_1 = 1.750000 	 temp_2 = 0.450000 	 temp_3 = -0.750000 	 temp_4 = -1.050000 
--------------------------------------------------
[PASS] a = 0
--------------------------------------------------
INPUTS:
  a = (3f99999a , 4059999a) = (1.200000 , 3.400000)
  b = (3f99999a , 4059999a) = (1.200000 , 3.400000)
  w = (3f000000 , bf000000) = (0.500000 , -0.500000)
OUTPUTS (DUT):
  y0 = (40600000 , 40900000) = (3.500000 , 4.500000)
  y1 = (bf8ccccc , 40133333) = (-1.100000 , 2.300000)
 [EXPECTED] temp_w = (2.300000 , 1.100000)
 [EXPECTED] temp_1 = 0.600000 	 temp_2 = -1.700000 	 temp_3 = 1.700000 	 temp_4 = -0.600000 
 [DUT] temp_w = (2.300000 , 1.100000)
 [DUT] temp_1 = 0.600000 	 temp_2 = -1.700000 	 temp_3 = -0.600000 	 temp_4 = 1.700000 
--------------------------------------------------
[PASS] a = b
--------------------------------------------------
INPUTS:
  a = (40000000 , 40400000) = (2.000000 , 3.000000)
  b = (40800000 , 40a00000) = (4.000000 , 5.000000)
  w = (00000000 , 00000000) = (0.000000 , 0.000000)
OUTPUTS (DUT):
  y0 = (40000000 , 40400000) = (2.000000 , 3.000000)
  y1 = (40000000 , 40400000) = (2.000000 , 3.000000)
 [EXPECTED] temp_w = (0.000000 , 0.000000)
 [EXPECTED] temp_1 = 0.000000 	 temp_2 = 0.000000 	 temp_3 = 0.000000 	 temp_4 = 0.000000 
 [DUT] temp_w = (0.000000 , 0.000000)
 [DUT] temp_1 = 0.000000 	 temp_2 = 0.000000 	 temp_3 = 0.000000 	 temp_4 = 0.000000 
--------------------------------------------------
[PASS] W = 0
--------------------------------------------------
INPUTS:
  a = (447a0000 , c47a0000) = (1000.000000 , -1000.000000)
  b = (c47a0000 , 447a0000) = (-1000.000000 , 1000.000000)
  w = (3f34fdf4 , bf34fdf4) = (0.707000 , -0.707000)
OUTPUTS (DUT):
  y0 = (447a0000 , 43cf0004) = (1000.000000 , 414.000122)
  y1 = (447a0000 , c516e000) = (1000.000000 , -2414.000000)
 [EXPECTED] temp_w = (0.000000 , 1414.000000)
 [EXPECTED] temp_1 = -707.000000 	 temp_2 = -707.000000 	 temp_3 = 707.000000 	 temp_4 = 707.000000 
 [DUT] temp_w = (-0.000000 , 1414.000122)
 [DUT] temp_1 = -707.000061 	 temp_2 = -707.000061 	 temp_3 = 707.000061 	 temp_4 = 707.000061 
--------------------------------------------------
xmsim: *E,ERRSEV (../BUTTERFLY/tb_Butterfly_Unit.sv,180): (time 49 NS).
tb_Butterfly_Unit.run_corner_test.unmblk1
[FAIL] Large values
Y0 DUT=(1000.000000,414.000122) REF=(1000.000000,414.000000)
Y1 DUT=(1000.000000,-2414.000000) REF=(1000.000000,-2414.000000)
=================================
 Total vectors : 109
 Passed        : 108
 Failed        : 1
Simulation complete via $finish(1) at time 654 NS + 0
../BUTTERFLY/tb_Butterfly_Unit.sv:316         $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Jan 02, 2026 at 04:11:05 EST  (total: 00:00:02)
