<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Schematic Overview</title><link rel="Prev" href="schematic_design_entry.htm" title="Previous" /><link rel="Next" href="what_is_a_schematic.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/schem.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pZ2rX4Mnizc4cZ4FSoQ9q9g" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Design%20Entry/schematic_overview.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="performing_design_entry.htm#1164808">Entering the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="schematic_design_entry.htm#1164808">Schematic Design Entry</a> &gt; Schematic Overview</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1164808" class="Heading2"><span></span>Schematic Overview</h3><p id="ww1164809" class="BodyAfterHead"><span></span>Unless you're using them just for documentation, schematics are actually the starting point of the development process, not the goal. The schematic will eventually be used to analyze the device's behavior using logic simulation and implement the logic into the target device using place and route. The Lattice Diamond software includes a Schematic Editor for creating and editing schematic sources. The figure below is an example schematic that represents 2-bit comparator gate.</p><div class="ww_skin_page_overflow"><table class="Figure" cellspacing="0" summary=""><caption class="FigureTitle" style="caption-side: top"><div id="ww1272664" class="FigureTitle">Schematic Sample of a 2-bit Comparator</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-style: none; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 0px; vertical-align: top"><div class="ww_skin_page_overflow"><div id="ww1272669" class="FigureFrame"><img class="Default" src="../../User%20Guides/Design%20Entry/images/schemedit_gatesample.gif" width="100%" style="display: inline; left: 0.0pt; max-height: 179px; max-width: 377px; top: 0.0pt" alt="" title="" /></div></div></td></tr></table></div><p id="ww1164815" class="Body"><span></span>In the above schematic there are five inputs (labeled A0, A1, B0, B1, and CI) and one output (GE). The function of I2 is to perform a comparison of A[1:0] and B[1:0] with CI serving as carry-in.</p><p id="ww1164816" class="Body"><span></span>In the FPGA design flow, Diamond creates a structural HDL model of the schematic in terms of component instances as in the following Verilog and VHDL. </p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><caption class="FigureTitle" style="caption-side: top"><div id="ww1272427" class="FigureTitle">Verilog HDL of a 2-Bit Comparator Schematic</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1272458" class="Code">/* Verilog model created from schematic sample.sch -- Feb 27, 2006 13:44 */</pre><pre id="ww1272459" class="Code">module sample( A0, A1, B0, B1, CI, GE );</pre><pre id="ww1272460" class="Code">&nbsp;input A0;</pre><pre id="ww1272461" class="Code">&nbsp;input A1;</pre><pre id="ww1272462" class="Code">&nbsp;input B0;</pre><pre id="ww1272463" class="Code">&nbsp;input B1;</pre><pre id="ww1272464" class="Code">&nbsp;input CI;</pre><pre id="ww1272465" class="Code">output GE;</pre><pre id="ww1272466" class="Code">AGEB2 I2 ( .A0(A0), .A1(A1), .B0(B0), .B1(B1), .CI(CI), .GE(GE) );</pre><pre id="ww1272467" class="Code">endmodule // sample</pre></td></tr></table></div><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><caption class="FigureTitle" style="caption-side: top"><div id="ww1272483" class="FigureTitle">VHDL of a 2-Bit Comparator Schematic</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1272532" class="Code">-- VHDL model created from schematic sample.sch -- Feb 27 13:43:23 2006</pre><pre id="ww1272533" class="Code">LIBRARY ieee;</pre><pre id="ww1272534" class="Code">USE ieee.std_logic_1164.ALL;</pre><pre id="ww1272535" class="Code">USE ieee.numeric_std.ALL;</pre><pre id="ww1272536" class="Code">entity SAMPLE is</pre><pre id="ww1272537" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Port ( &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;A0 : In &nbsp;&nbsp;&nbsp;std_logic;</pre><pre id="ww1272538" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;A1 : In &nbsp;&nbsp;&nbsp;std_logic;</pre><pre id="ww1272539" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;B0 : In &nbsp;&nbsp;&nbsp;std_logic;</pre><pre id="ww1272540" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;B1 : In &nbsp;&nbsp;&nbsp;std_logic;</pre><pre id="ww1272541" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CI : In &nbsp;&nbsp;&nbsp;std_logic;</pre><pre id="ww1272542" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;GE : Out &nbsp;&nbsp;std_logic );</pre><pre id="ww1272543" class="Code">end SAMPLE;</pre><pre id="ww1272544" class="Code">architecture SCHEMATIC of SAMPLE is</pre><pre id="ww1272545" class="Code">&nbsp;&nbsp;&nbsp;SIGNAL gnd : std_logic := '0';</pre><pre id="ww1272546" class="Code">&nbsp;&nbsp;&nbsp;SIGNAL vcc : std_logic := '1';</pre><pre id="ww1272547" class="Code">&nbsp;&nbsp;&nbsp;component AGEB2</pre><pre id="ww1272548" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Port ( &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;A0 : In &nbsp;&nbsp;&nbsp;std_logic;</pre><pre id="ww1272549" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;A1 : In &nbsp;&nbsp;&nbsp;std_logic;</pre><pre id="ww1272550" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;B0 : In &nbsp;&nbsp;&nbsp;std_logic;</pre><pre id="ww1272551" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;B1 : In &nbsp;&nbsp;&nbsp;std_logic;</pre><pre id="ww1272552" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CI : In &nbsp;&nbsp;&nbsp;std_logic;</pre><pre id="ww1272553" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;GE : Out &nbsp;&nbsp;std_logic );</pre><pre id="ww1272554" class="Code">&nbsp;&nbsp;&nbsp;end component;</pre><pre id="ww1272555" class="Code">begin</pre><pre id="ww1272556" class="Code">&nbsp;&nbsp;&nbsp;I2 : AGEB2</pre><pre id="ww1272557" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Port Map ( A0=&gt;A0, A1=&gt;A1, B0=&gt;B0, B1=&gt;B1, CI=&gt;CI, GE=&gt;GE );</pre><pre id="ww1272558" class="Code">end SCHEMATIC;</pre></td></tr></table></div><p id="ww1292687" class="Body"><span></span>Depending on the target device and version of the software, a symbol library may be provided or you may create your own symbols using Symbol Editor. A symbol library, lattice.lib, is provided for gate-level design of Lattice FPGA device families. The Lattice FPGA symbol library represents a sub-set of the library elements documented in the <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/about_library.htm#ww1434710" title="FPGA Libraries Reference Guide">FPGA Libraries Reference Guide</a></span>. In addition, IPexpress automatically produces schematic symbols </p><p id="ww1292703" class="Body"><span></span><span class="Hyperlink"><a href="../../User%20Guides/Design%20Entry/schematic_overview.htm#ww1292697" title="Schematic Overview">this figure</a></span> is a much more complex schematic.</p><div class="ww_skin_page_overflow"><table class="Figure" cellspacing="0" summary=""><caption class="FigureTitle" style="caption-side: top"><div id="ww1292697" class="FigureTitle">Complex Schematic Sample</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-style: none; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 0px; vertical-align: top"><div class="ww_skin_page_overflow"><div id="ww1292702" class="FigureFrame"><img class="Default" src="../../User%20Guides/Design%20Entry/images/schemedit_complexsample.gif" width="100%" style="display: inline; left: 0.0pt; max-height: 372px; max-width: 746px; top: 0.0pt" alt="" title="" /></div></div></td></tr></table></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>