//
// Generated by Bluespec Compiler, version 2018.10.beta1 (build e1df8052c, 2018-10-17)
//
//
//
//
// Ports:
// Name                         I/O  size props
// RDY_hart0_server_reset_request_put  O     1 reg
// RDY_hart0_server_reset_response_get  O     1 reg
// imem_master_awvalid            O     1
// imem_master_awid               O     4 reg
// imem_master_awaddr             O    64 reg
// imem_master_awlen              O     8 reg
// imem_master_awsize             O     3 reg
// imem_master_awburst            O     2 reg
// imem_master_awlock             O     1 reg
// imem_master_awcache            O     4 reg
// imem_master_awprot             O     3 reg
// imem_master_awqos              O     4 reg
// imem_master_awregion           O     4 reg
// imem_master_wvalid             O     1
// imem_master_wid                O     4 reg
// imem_master_wdata              O    64 reg
// imem_master_wstrb              O     8 reg
// imem_master_wlast              O     1 reg
// imem_master_bready             O     1
// imem_master_arvalid            O     1
// imem_master_arid               O     4 reg
// imem_master_araddr             O    64 reg
// imem_master_arlen              O     8 reg
// imem_master_arsize             O     3 reg
// imem_master_arburst            O     2 reg
// imem_master_arlock             O     1 reg
// imem_master_arcache            O     4 reg
// imem_master_arprot             O     3 reg
// imem_master_arqos              O     4 reg
// imem_master_arregion           O     4 reg
// imem_master_rready             O     1
// dmem_master_awvalid            O     1
// dmem_master_awid               O     4 reg
// dmem_master_awaddr             O    64 reg
// dmem_master_awlen              O     8 reg
// dmem_master_awsize             O     3 reg
// dmem_master_awburst            O     2 reg
// dmem_master_awlock             O     1 reg
// dmem_master_awcache            O     4 reg
// dmem_master_awprot             O     3 reg
// dmem_master_awqos              O     4 reg
// dmem_master_awregion           O     4 reg
// dmem_master_wvalid             O     1
// dmem_master_wid                O     4 reg
// dmem_master_wdata              O    64 reg
// dmem_master_wstrb              O     8 reg
// dmem_master_wlast              O     1 reg
// dmem_master_bready             O     1
// dmem_master_arvalid            O     1
// dmem_master_arid               O     4 reg
// dmem_master_araddr             O    64 reg
// dmem_master_arlen              O     8 reg
// dmem_master_arsize             O     3 reg
// dmem_master_arburst            O     2 reg
// dmem_master_arlock             O     1 reg
// dmem_master_arcache            O     4 reg
// dmem_master_arprot             O     3 reg
// dmem_master_arqos              O     4 reg
// dmem_master_arregion           O     4 reg
// dmem_master_rready             O     1
// RDY_set_verbosity              O     1 const
// RDY_hart0_server_run_halt_request_put  O     1 reg
// hart0_server_run_halt_response_get  O     1 reg
// RDY_hart0_server_run_halt_response_get  O     1 reg
// RDY_hart0_put_other_req_put    O     1 const
// RDY_hart0_gpr_mem_server_request_put  O     1 reg
// hart0_gpr_mem_server_response_get  O    64 reg
// RDY_hart0_gpr_mem_server_response_get  O     1 reg
// RDY_hart0_fpr_mem_server_request_put  O     1 reg
// hart0_fpr_mem_server_response_get  O    64 reg
// RDY_hart0_fpr_mem_server_response_get  O     1 reg
// RDY_hart0_csr_mem_server_request_put  O     1 reg
// hart0_csr_mem_server_response_get  O    64 reg
// RDY_hart0_csr_mem_server_response_get  O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// imem_master_awready            I     1
// imem_master_wready             I     1
// imem_master_bvalid             I     1
// imem_master_bid                I     4 reg
// imem_master_bresp              I     2 reg
// imem_master_arready            I     1
// imem_master_rvalid             I     1
// imem_master_rid                I     4 reg
// imem_master_rdata              I    64 reg
// imem_master_rresp              I     2 reg
// imem_master_rlast              I     1 reg
// dmem_master_awready            I     1
// dmem_master_wready             I     1
// dmem_master_bvalid             I     1
// dmem_master_bid                I     4 reg
// dmem_master_bresp              I     2 reg
// dmem_master_arready            I     1
// dmem_master_rvalid             I     1
// dmem_master_rid                I     4 reg
// dmem_master_rdata              I    64 reg
// dmem_master_rresp              I     2 reg
// dmem_master_rlast              I     1 reg
// m_external_interrupt_req_set_not_clear  I     1 reg
// s_external_interrupt_req_set_not_clear  I     1 reg
// software_interrupt_req_set_not_clear  I     1 reg
// timer_interrupt_req_set_not_clear  I     1 reg
// non_maskable_interrupt_req_set_not_clear  I     1 unused
// set_verbosity_verbosity        I     4
// set_verbosity_logdelay         I    64 reg
// hart0_server_run_halt_request_put  I     1 reg
// hart0_put_other_req_put        I     4
// hart0_gpr_mem_server_request_put  I    78 reg
// hart0_fpr_mem_server_request_put  I    78 reg
// hart0_csr_mem_server_request_put  I    85 reg
// EN_hart0_server_reset_request_put  I     1
// EN_hart0_server_reset_response_get  I     1
// EN_set_verbosity               I     1
// EN_hart0_server_run_halt_request_put  I     1
// EN_hart0_put_other_req_put     I     1
// EN_hart0_gpr_mem_server_request_put  I     1
// EN_hart0_fpr_mem_server_request_put  I     1
// EN_hart0_csr_mem_server_request_put  I     1
// EN_hart0_server_run_halt_response_get  I     1
// EN_hart0_gpr_mem_server_response_get  I     1
// EN_hart0_fpr_mem_server_response_get  I     1
// EN_hart0_csr_mem_server_response_get  I     1
//
// Combinational paths from inputs to outputs:
//   (imem_master_awready, imem_master_wready) -> imem_master_bready
//   (imem_master_awready,
//    imem_master_wready,
//    imem_master_arready,
//    dmem_master_awready,
//    dmem_master_wready) -> imem_master_rready
//   (imem_master_awready,
//    imem_master_wready,
//    dmem_master_awready,
//    dmem_master_wready,
//    dmem_master_arready) -> dmem_master_rready
//   (dmem_master_awready, dmem_master_wready) -> dmem_master_bready
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkCPU(CLK,
	     RST_N,

	     EN_hart0_server_reset_request_put,
	     RDY_hart0_server_reset_request_put,

	     EN_hart0_server_reset_response_get,
	     RDY_hart0_server_reset_response_get,

	     imem_master_awvalid,

	     imem_master_awid,

	     imem_master_awaddr,

	     imem_master_awlen,

	     imem_master_awsize,

	     imem_master_awburst,

	     imem_master_awlock,

	     imem_master_awcache,

	     imem_master_awprot,

	     imem_master_awqos,

	     imem_master_awregion,

	     imem_master_awready,

	     imem_master_wvalid,

	     imem_master_wid,

	     imem_master_wdata,

	     imem_master_wstrb,

	     imem_master_wlast,

	     imem_master_wready,

	     imem_master_bvalid,
	     imem_master_bid,
	     imem_master_bresp,

	     imem_master_bready,

	     imem_master_arvalid,

	     imem_master_arid,

	     imem_master_araddr,

	     imem_master_arlen,

	     imem_master_arsize,

	     imem_master_arburst,

	     imem_master_arlock,

	     imem_master_arcache,

	     imem_master_arprot,

	     imem_master_arqos,

	     imem_master_arregion,

	     imem_master_arready,

	     imem_master_rvalid,
	     imem_master_rid,
	     imem_master_rdata,
	     imem_master_rresp,
	     imem_master_rlast,

	     imem_master_rready,

	     dmem_master_awvalid,

	     dmem_master_awid,

	     dmem_master_awaddr,

	     dmem_master_awlen,

	     dmem_master_awsize,

	     dmem_master_awburst,

	     dmem_master_awlock,

	     dmem_master_awcache,

	     dmem_master_awprot,

	     dmem_master_awqos,

	     dmem_master_awregion,

	     dmem_master_awready,

	     dmem_master_wvalid,

	     dmem_master_wid,

	     dmem_master_wdata,

	     dmem_master_wstrb,

	     dmem_master_wlast,

	     dmem_master_wready,

	     dmem_master_bvalid,
	     dmem_master_bid,
	     dmem_master_bresp,

	     dmem_master_bready,

	     dmem_master_arvalid,

	     dmem_master_arid,

	     dmem_master_araddr,

	     dmem_master_arlen,

	     dmem_master_arsize,

	     dmem_master_arburst,

	     dmem_master_arlock,

	     dmem_master_arcache,

	     dmem_master_arprot,

	     dmem_master_arqos,

	     dmem_master_arregion,

	     dmem_master_arready,

	     dmem_master_rvalid,
	     dmem_master_rid,
	     dmem_master_rdata,
	     dmem_master_rresp,
	     dmem_master_rlast,

	     dmem_master_rready,

	     m_external_interrupt_req_set_not_clear,

	     s_external_interrupt_req_set_not_clear,

	     software_interrupt_req_set_not_clear,

	     timer_interrupt_req_set_not_clear,

	     non_maskable_interrupt_req_set_not_clear,

	     set_verbosity_verbosity,
	     set_verbosity_logdelay,
	     EN_set_verbosity,
	     RDY_set_verbosity,

	     hart0_server_run_halt_request_put,
	     EN_hart0_server_run_halt_request_put,
	     RDY_hart0_server_run_halt_request_put,

	     EN_hart0_server_run_halt_response_get,
	     hart0_server_run_halt_response_get,
	     RDY_hart0_server_run_halt_response_get,

	     hart0_put_other_req_put,
	     EN_hart0_put_other_req_put,
	     RDY_hart0_put_other_req_put,

	     hart0_gpr_mem_server_request_put,
	     EN_hart0_gpr_mem_server_request_put,
	     RDY_hart0_gpr_mem_server_request_put,

	     EN_hart0_gpr_mem_server_response_get,
	     hart0_gpr_mem_server_response_get,
	     RDY_hart0_gpr_mem_server_response_get,

	     hart0_fpr_mem_server_request_put,
	     EN_hart0_fpr_mem_server_request_put,
	     RDY_hart0_fpr_mem_server_request_put,

	     EN_hart0_fpr_mem_server_response_get,
	     hart0_fpr_mem_server_response_get,
	     RDY_hart0_fpr_mem_server_response_get,

	     hart0_csr_mem_server_request_put,
	     EN_hart0_csr_mem_server_request_put,
	     RDY_hart0_csr_mem_server_request_put,

	     EN_hart0_csr_mem_server_response_get,
	     hart0_csr_mem_server_response_get,
	     RDY_hart0_csr_mem_server_response_get);
  input  CLK;
  input  RST_N;

  // action method hart0_server_reset_request_put
  input  EN_hart0_server_reset_request_put;
  output RDY_hart0_server_reset_request_put;

  // action method hart0_server_reset_response_get
  input  EN_hart0_server_reset_response_get;
  output RDY_hart0_server_reset_response_get;

  // value method imem_master_m_awvalid
  output imem_master_awvalid;

  // value method imem_master_m_awid
  output [3 : 0] imem_master_awid;

  // value method imem_master_m_awaddr
  output [63 : 0] imem_master_awaddr;

  // value method imem_master_m_awlen
  output [7 : 0] imem_master_awlen;

  // value method imem_master_m_awsize
  output [2 : 0] imem_master_awsize;

  // value method imem_master_m_awburst
  output [1 : 0] imem_master_awburst;

  // value method imem_master_m_awlock
  output imem_master_awlock;

  // value method imem_master_m_awcache
  output [3 : 0] imem_master_awcache;

  // value method imem_master_m_awprot
  output [2 : 0] imem_master_awprot;

  // value method imem_master_m_awqos
  output [3 : 0] imem_master_awqos;

  // value method imem_master_m_awregion
  output [3 : 0] imem_master_awregion;

  // value method imem_master_m_awuser

  // action method imem_master_m_awready
  input  imem_master_awready;

  // value method imem_master_m_wvalid
  output imem_master_wvalid;

  // value method imem_master_m_wid
  output [3 : 0] imem_master_wid;

  // value method imem_master_m_wdata
  output [63 : 0] imem_master_wdata;

  // value method imem_master_m_wstrb
  output [7 : 0] imem_master_wstrb;

  // value method imem_master_m_wlast
  output imem_master_wlast;

  // value method imem_master_m_wuser

  // action method imem_master_m_wready
  input  imem_master_wready;

  // action method imem_master_m_bvalid
  input  imem_master_bvalid;
  input  [3 : 0] imem_master_bid;
  input  [1 : 0] imem_master_bresp;

  // value method imem_master_m_bready
  output imem_master_bready;

  // value method imem_master_m_arvalid
  output imem_master_arvalid;

  // value method imem_master_m_arid
  output [3 : 0] imem_master_arid;

  // value method imem_master_m_araddr
  output [63 : 0] imem_master_araddr;

  // value method imem_master_m_arlen
  output [7 : 0] imem_master_arlen;

  // value method imem_master_m_arsize
  output [2 : 0] imem_master_arsize;

  // value method imem_master_m_arburst
  output [1 : 0] imem_master_arburst;

  // value method imem_master_m_arlock
  output imem_master_arlock;

  // value method imem_master_m_arcache
  output [3 : 0] imem_master_arcache;

  // value method imem_master_m_arprot
  output [2 : 0] imem_master_arprot;

  // value method imem_master_m_arqos
  output [3 : 0] imem_master_arqos;

  // value method imem_master_m_arregion
  output [3 : 0] imem_master_arregion;

  // value method imem_master_m_aruser

  // action method imem_master_m_arready
  input  imem_master_arready;

  // action method imem_master_m_rvalid
  input  imem_master_rvalid;
  input  [3 : 0] imem_master_rid;
  input  [63 : 0] imem_master_rdata;
  input  [1 : 0] imem_master_rresp;
  input  imem_master_rlast;

  // value method imem_master_m_rready
  output imem_master_rready;

  // value method dmem_master_m_awvalid
  output dmem_master_awvalid;

  // value method dmem_master_m_awid
  output [3 : 0] dmem_master_awid;

  // value method dmem_master_m_awaddr
  output [63 : 0] dmem_master_awaddr;

  // value method dmem_master_m_awlen
  output [7 : 0] dmem_master_awlen;

  // value method dmem_master_m_awsize
  output [2 : 0] dmem_master_awsize;

  // value method dmem_master_m_awburst
  output [1 : 0] dmem_master_awburst;

  // value method dmem_master_m_awlock
  output dmem_master_awlock;

  // value method dmem_master_m_awcache
  output [3 : 0] dmem_master_awcache;

  // value method dmem_master_m_awprot
  output [2 : 0] dmem_master_awprot;

  // value method dmem_master_m_awqos
  output [3 : 0] dmem_master_awqos;

  // value method dmem_master_m_awregion
  output [3 : 0] dmem_master_awregion;

  // value method dmem_master_m_awuser

  // action method dmem_master_m_awready
  input  dmem_master_awready;

  // value method dmem_master_m_wvalid
  output dmem_master_wvalid;

  // value method dmem_master_m_wid
  output [3 : 0] dmem_master_wid;

  // value method dmem_master_m_wdata
  output [63 : 0] dmem_master_wdata;

  // value method dmem_master_m_wstrb
  output [7 : 0] dmem_master_wstrb;

  // value method dmem_master_m_wlast
  output dmem_master_wlast;

  // value method dmem_master_m_wuser

  // action method dmem_master_m_wready
  input  dmem_master_wready;

  // action method dmem_master_m_bvalid
  input  dmem_master_bvalid;
  input  [3 : 0] dmem_master_bid;
  input  [1 : 0] dmem_master_bresp;

  // value method dmem_master_m_bready
  output dmem_master_bready;

  // value method dmem_master_m_arvalid
  output dmem_master_arvalid;

  // value method dmem_master_m_arid
  output [3 : 0] dmem_master_arid;

  // value method dmem_master_m_araddr
  output [63 : 0] dmem_master_araddr;

  // value method dmem_master_m_arlen
  output [7 : 0] dmem_master_arlen;

  // value method dmem_master_m_arsize
  output [2 : 0] dmem_master_arsize;

  // value method dmem_master_m_arburst
  output [1 : 0] dmem_master_arburst;

  // value method dmem_master_m_arlock
  output dmem_master_arlock;

  // value method dmem_master_m_arcache
  output [3 : 0] dmem_master_arcache;

  // value method dmem_master_m_arprot
  output [2 : 0] dmem_master_arprot;

  // value method dmem_master_m_arqos
  output [3 : 0] dmem_master_arqos;

  // value method dmem_master_m_arregion
  output [3 : 0] dmem_master_arregion;

  // value method dmem_master_m_aruser

  // action method dmem_master_m_arready
  input  dmem_master_arready;

  // action method dmem_master_m_rvalid
  input  dmem_master_rvalid;
  input  [3 : 0] dmem_master_rid;
  input  [63 : 0] dmem_master_rdata;
  input  [1 : 0] dmem_master_rresp;
  input  dmem_master_rlast;

  // value method dmem_master_m_rready
  output dmem_master_rready;

  // action method m_external_interrupt_req
  input  m_external_interrupt_req_set_not_clear;

  // action method s_external_interrupt_req
  input  s_external_interrupt_req_set_not_clear;

  // action method software_interrupt_req
  input  software_interrupt_req_set_not_clear;

  // action method timer_interrupt_req
  input  timer_interrupt_req_set_not_clear;

  // action method non_maskable_interrupt_req
  input  non_maskable_interrupt_req_set_not_clear;

  // action method set_verbosity
  input  [3 : 0] set_verbosity_verbosity;
  input  [63 : 0] set_verbosity_logdelay;
  input  EN_set_verbosity;
  output RDY_set_verbosity;

  // action method hart0_server_run_halt_request_put
  input  hart0_server_run_halt_request_put;
  input  EN_hart0_server_run_halt_request_put;
  output RDY_hart0_server_run_halt_request_put;

  // actionvalue method hart0_server_run_halt_response_get
  input  EN_hart0_server_run_halt_response_get;
  output hart0_server_run_halt_response_get;
  output RDY_hart0_server_run_halt_response_get;

  // action method hart0_put_other_req_put
  input  [3 : 0] hart0_put_other_req_put;
  input  EN_hart0_put_other_req_put;
  output RDY_hart0_put_other_req_put;

  // action method hart0_gpr_mem_server_request_put
  input  [77 : 0] hart0_gpr_mem_server_request_put;
  input  EN_hart0_gpr_mem_server_request_put;
  output RDY_hart0_gpr_mem_server_request_put;

  // actionvalue method hart0_gpr_mem_server_response_get
  input  EN_hart0_gpr_mem_server_response_get;
  output [63 : 0] hart0_gpr_mem_server_response_get;
  output RDY_hart0_gpr_mem_server_response_get;

  // action method hart0_fpr_mem_server_request_put
  input  [77 : 0] hart0_fpr_mem_server_request_put;
  input  EN_hart0_fpr_mem_server_request_put;
  output RDY_hart0_fpr_mem_server_request_put;

  // actionvalue method hart0_fpr_mem_server_response_get
  input  EN_hart0_fpr_mem_server_response_get;
  output [63 : 0] hart0_fpr_mem_server_response_get;
  output RDY_hart0_fpr_mem_server_response_get;

  // action method hart0_csr_mem_server_request_put
  input  [84 : 0] hart0_csr_mem_server_request_put;
  input  EN_hart0_csr_mem_server_request_put;
  output RDY_hart0_csr_mem_server_request_put;

  // actionvalue method hart0_csr_mem_server_response_get
  input  EN_hart0_csr_mem_server_response_get;
  output [63 : 0] hart0_csr_mem_server_response_get;
  output RDY_hart0_csr_mem_server_response_get;

  // signals for module outputs
  wire [63 : 0] dmem_master_araddr,
		dmem_master_awaddr,
		dmem_master_wdata,
		hart0_csr_mem_server_response_get,
		hart0_fpr_mem_server_response_get,
		hart0_gpr_mem_server_response_get,
		imem_master_araddr,
		imem_master_awaddr,
		imem_master_wdata;
  wire [7 : 0] dmem_master_arlen,
	       dmem_master_awlen,
	       dmem_master_wstrb,
	       imem_master_arlen,
	       imem_master_awlen,
	       imem_master_wstrb;
  wire [3 : 0] dmem_master_arcache,
	       dmem_master_arid,
	       dmem_master_arqos,
	       dmem_master_arregion,
	       dmem_master_awcache,
	       dmem_master_awid,
	       dmem_master_awqos,
	       dmem_master_awregion,
	       dmem_master_wid,
	       imem_master_arcache,
	       imem_master_arid,
	       imem_master_arqos,
	       imem_master_arregion,
	       imem_master_awcache,
	       imem_master_awid,
	       imem_master_awqos,
	       imem_master_awregion,
	       imem_master_wid;
  wire [2 : 0] dmem_master_arprot,
	       dmem_master_arsize,
	       dmem_master_awprot,
	       dmem_master_awsize,
	       imem_master_arprot,
	       imem_master_arsize,
	       imem_master_awprot,
	       imem_master_awsize;
  wire [1 : 0] dmem_master_arburst,
	       dmem_master_awburst,
	       imem_master_arburst,
	       imem_master_awburst;
  wire RDY_hart0_csr_mem_server_request_put,
       RDY_hart0_csr_mem_server_response_get,
       RDY_hart0_fpr_mem_server_request_put,
       RDY_hart0_fpr_mem_server_response_get,
       RDY_hart0_gpr_mem_server_request_put,
       RDY_hart0_gpr_mem_server_response_get,
       RDY_hart0_put_other_req_put,
       RDY_hart0_server_reset_request_put,
       RDY_hart0_server_reset_response_get,
       RDY_hart0_server_run_halt_request_put,
       RDY_hart0_server_run_halt_response_get,
       RDY_set_verbosity,
       dmem_master_arlock,
       dmem_master_arvalid,
       dmem_master_awlock,
       dmem_master_awvalid,
       dmem_master_bready,
       dmem_master_rready,
       dmem_master_wlast,
       dmem_master_wvalid,
       hart0_server_run_halt_response_get,
       imem_master_arlock,
       imem_master_arvalid,
       imem_master_awlock,
       imem_master_awvalid,
       imem_master_bready,
       imem_master_rready,
       imem_master_wlast,
       imem_master_wvalid;

  // register cfg_logdelay
  reg [63 : 0] cfg_logdelay;
  wire [63 : 0] cfg_logdelay$D_IN;
  wire cfg_logdelay$EN;

  // register cfg_verbosity
  reg [3 : 0] cfg_verbosity;
  wire [3 : 0] cfg_verbosity$D_IN;
  wire cfg_verbosity$EN;

  // register imem_rg_f3
  reg [2 : 0] imem_rg_f3;
  wire [2 : 0] imem_rg_f3$D_IN;
  wire imem_rg_f3$EN;

  // register imem_rg_instr_15_0
  reg [15 : 0] imem_rg_instr_15_0;
  wire [15 : 0] imem_rg_instr_15_0$D_IN;
  wire imem_rg_instr_15_0$EN;

  // register imem_rg_mstatus_MXR
  reg imem_rg_mstatus_MXR;
  wire imem_rg_mstatus_MXR$D_IN, imem_rg_mstatus_MXR$EN;

  // register imem_rg_pc
  reg [63 : 0] imem_rg_pc;
  reg [63 : 0] imem_rg_pc$D_IN;
  wire imem_rg_pc$EN;

  // register imem_rg_priv
  reg [1 : 0] imem_rg_priv;
  wire [1 : 0] imem_rg_priv$D_IN;
  wire imem_rg_priv$EN;

  // register imem_rg_satp
  reg [63 : 0] imem_rg_satp;
  wire [63 : 0] imem_rg_satp$D_IN;
  wire imem_rg_satp$EN;

  // register imem_rg_sstatus_SUM
  reg imem_rg_sstatus_SUM;
  wire imem_rg_sstatus_SUM$D_IN, imem_rg_sstatus_SUM$EN;

  // register imem_rg_tval
  reg [63 : 0] imem_rg_tval;
  reg [63 : 0] imem_rg_tval$D_IN;
  wire imem_rg_tval$EN;

  // register rg_cur_priv
  reg [1 : 0] rg_cur_priv;
  reg [1 : 0] rg_cur_priv$D_IN;
  wire rg_cur_priv$EN;

  // register rg_epoch
  reg [1 : 0] rg_epoch;
  reg [1 : 0] rg_epoch$D_IN;
  wire rg_epoch$EN;

  // register rg_halt
  reg rg_halt;
  wire rg_halt$D_IN, rg_halt$EN;

  // register rg_mstatus_MXR
  reg rg_mstatus_MXR;
  wire rg_mstatus_MXR$D_IN, rg_mstatus_MXR$EN;

  // register rg_next_pc
  reg [63 : 0] rg_next_pc;
  reg [63 : 0] rg_next_pc$D_IN;
  wire rg_next_pc$EN;

  // register rg_sstatus_SUM
  reg rg_sstatus_SUM;
  wire rg_sstatus_SUM$D_IN, rg_sstatus_SUM$EN;

  // register rg_start_CPI_cycles
  reg [63 : 0] rg_start_CPI_cycles;
  wire [63 : 0] rg_start_CPI_cycles$D_IN;
  wire rg_start_CPI_cycles$EN;

  // register rg_start_CPI_instrs
  reg [63 : 0] rg_start_CPI_instrs;
  wire [63 : 0] rg_start_CPI_instrs$D_IN;
  wire rg_start_CPI_instrs$EN;

  // register rg_state
  reg [3 : 0] rg_state;
  reg [3 : 0] rg_state$D_IN;
  wire rg_state$EN;

  // register rg_step_count
  reg rg_step_count;
  wire rg_step_count$D_IN, rg_step_count$EN;

  // register rg_stop_req
  reg rg_stop_req;
  wire rg_stop_req$D_IN, rg_stop_req$EN;

  // register stage1_rg_full
  reg stage1_rg_full;
  reg stage1_rg_full$D_IN;
  wire stage1_rg_full$EN;

  // register stage1_rg_stage_input
  reg [401 : 0] stage1_rg_stage_input;
  wire [401 : 0] stage1_rg_stage_input$D_IN;
  wire stage1_rg_stage_input$EN;

  // register stage2_rg_full
  reg stage2_rg_full;
  reg stage2_rg_full$D_IN;
  wire stage2_rg_full$EN;

  // register stage2_rg_resetting
  reg stage2_rg_resetting;
  wire stage2_rg_resetting$D_IN, stage2_rg_resetting$EN;

  // register stage2_rg_stage2
  reg [365 : 0] stage2_rg_stage2;
  wire [365 : 0] stage2_rg_stage2$D_IN;
  wire stage2_rg_stage2$EN;

  // register stage3_rg_full
  reg stage3_rg_full;
  reg stage3_rg_full$D_IN;
  wire stage3_rg_full$EN;

  // register stage3_rg_stage3
  reg [174 : 0] stage3_rg_stage3;
  wire [174 : 0] stage3_rg_stage3$D_IN;
  wire stage3_rg_stage3$EN;

  // register stageD_rg_data
  reg [233 : 0] stageD_rg_data;
  wire [233 : 0] stageD_rg_data$D_IN;
  wire stageD_rg_data$EN;

  // register stageD_rg_full
  reg stageD_rg_full;
  reg stageD_rg_full$D_IN;
  wire stageD_rg_full$EN;

  // register stageF_rg_epoch
  reg [1 : 0] stageF_rg_epoch;
  reg [1 : 0] stageF_rg_epoch$D_IN;
  wire stageF_rg_epoch$EN;

  // register stageF_rg_full
  reg stageF_rg_full;
  reg stageF_rg_full$D_IN;
  wire stageF_rg_full$EN;

  // register stageF_rg_priv
  reg [1 : 0] stageF_rg_priv;
  wire [1 : 0] stageF_rg_priv$D_IN;
  wire stageF_rg_priv$EN;

  // ports of submodule csr_regfile
  reg [63 : 0] csr_regfile$csr_trap_actions_xtval,
	       csr_regfile$mav_csr_write_word;
  reg [3 : 0] csr_regfile$csr_trap_actions_exc_code;
  reg [2 : 0] csr_regfile$write_dcsr_cause_priv_cause;
  reg [1 : 0] csr_regfile$csr_ret_actions_from_priv;
  wire [193 : 0] csr_regfile$csr_trap_actions;
  wire [129 : 0] csr_regfile$csr_ret_actions;
  wire [64 : 0] csr_regfile$read_csr, csr_regfile$read_csr_port2;
  wire [63 : 0] csr_regfile$csr_trap_actions_pc,
		csr_regfile$mav_csr_write,
		csr_regfile$read_csr_mcycle,
		csr_regfile$read_csr_minstret,
		csr_regfile$read_dpc,
		csr_regfile$read_mstatus,
		csr_regfile$read_satp,
		csr_regfile$read_sstatus,
		csr_regfile$write_dpc_pc;
  wire [27 : 0] csr_regfile$read_misa;
  wire [11 : 0] csr_regfile$access_permitted_1_csr_addr,
		csr_regfile$access_permitted_2_csr_addr,
		csr_regfile$csr_counter_read_fault_csr_addr,
		csr_regfile$mav_csr_write_csr_addr,
		csr_regfile$mav_read_csr_csr_addr,
		csr_regfile$read_csr_csr_addr,
		csr_regfile$read_csr_port2_csr_addr;
  wire [4 : 0] csr_regfile$interrupt_pending,
	       csr_regfile$ma_update_fcsr_fflags_flags;
  wire [2 : 0] csr_regfile$read_frm;
  wire [1 : 0] csr_regfile$access_permitted_1_priv,
	       csr_regfile$access_permitted_2_priv,
	       csr_regfile$csr_counter_read_fault_priv,
	       csr_regfile$csr_trap_actions_from_priv,
	       csr_regfile$dcsr_break_enters_debug_cur_priv,
	       csr_regfile$interrupt_pending_cur_priv,
	       csr_regfile$ma_update_mstatus_fs_fs,
	       csr_regfile$write_dcsr_cause_priv_priv;
  wire csr_regfile$EN_csr_minstret_incr,
       csr_regfile$EN_csr_ret_actions,
       csr_regfile$EN_csr_trap_actions,
       csr_regfile$EN_debug,
       csr_regfile$EN_ma_update_fcsr_fflags,
       csr_regfile$EN_ma_update_mstatus_fs,
       csr_regfile$EN_mav_csr_write,
       csr_regfile$EN_mav_read_csr,
       csr_regfile$EN_server_reset_request_put,
       csr_regfile$EN_server_reset_response_get,
       csr_regfile$EN_write_dcsr_cause_priv,
       csr_regfile$EN_write_dpc,
       csr_regfile$RDY_server_reset_request_put,
       csr_regfile$RDY_server_reset_response_get,
       csr_regfile$access_permitted_1,
       csr_regfile$access_permitted_1_read_not_write,
       csr_regfile$access_permitted_2,
       csr_regfile$access_permitted_2_read_not_write,
       csr_regfile$csr_trap_actions_interrupt,
       csr_regfile$dcsr_break_enters_debug,
       csr_regfile$m_external_interrupt_req_set_not_clear,
       csr_regfile$read_dcsr_step,
       csr_regfile$s_external_interrupt_req_set_not_clear,
       csr_regfile$software_interrupt_req_set_not_clear,
       csr_regfile$timer_interrupt_req_set_not_clear,
       csr_regfile$wfi_resume;

  // ports of submodule f_csr_reqs
  wire [84 : 0] f_csr_reqs$D_IN, f_csr_reqs$D_OUT;
  wire f_csr_reqs$CLR,
       f_csr_reqs$DEQ,
       f_csr_reqs$EMPTY_N,
       f_csr_reqs$ENQ,
       f_csr_reqs$FULL_N;

  // ports of submodule f_csr_rsps
  wire [63 : 0] f_csr_rsps$D_IN, f_csr_rsps$D_OUT;
  wire f_csr_rsps$CLR,
       f_csr_rsps$DEQ,
       f_csr_rsps$EMPTY_N,
       f_csr_rsps$ENQ,
       f_csr_rsps$FULL_N;

  // ports of submodule f_fpr_reqs
  wire [77 : 0] f_fpr_reqs$D_IN, f_fpr_reqs$D_OUT;
  wire f_fpr_reqs$CLR,
       f_fpr_reqs$DEQ,
       f_fpr_reqs$EMPTY_N,
       f_fpr_reqs$ENQ,
       f_fpr_reqs$FULL_N;

  // ports of submodule f_fpr_rsps
  wire [63 : 0] f_fpr_rsps$D_IN, f_fpr_rsps$D_OUT;
  wire f_fpr_rsps$CLR,
       f_fpr_rsps$DEQ,
       f_fpr_rsps$EMPTY_N,
       f_fpr_rsps$ENQ,
       f_fpr_rsps$FULL_N;

  // ports of submodule f_gpr_reqs
  wire [77 : 0] f_gpr_reqs$D_IN, f_gpr_reqs$D_OUT;
  wire f_gpr_reqs$CLR,
       f_gpr_reqs$DEQ,
       f_gpr_reqs$EMPTY_N,
       f_gpr_reqs$ENQ,
       f_gpr_reqs$FULL_N;

  // ports of submodule f_gpr_rsps
  wire [63 : 0] f_gpr_rsps$D_IN, f_gpr_rsps$D_OUT;
  wire f_gpr_rsps$CLR,
       f_gpr_rsps$DEQ,
       f_gpr_rsps$EMPTY_N,
       f_gpr_rsps$ENQ,
       f_gpr_rsps$FULL_N;

  // ports of submodule f_redirects
  wire [129 : 0] f_redirects$D_IN, f_redirects$D_OUT;
  wire f_redirects$CLR,
       f_redirects$DEQ,
       f_redirects$EMPTY_N,
       f_redirects$ENQ,
       f_redirects$FULL_N;

  // ports of submodule f_reset_reqs
  wire f_reset_reqs$CLR,
       f_reset_reqs$DEQ,
       f_reset_reqs$EMPTY_N,
       f_reset_reqs$ENQ,
       f_reset_reqs$FULL_N;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule f_run_halt_reqs
  wire f_run_halt_reqs$CLR,
       f_run_halt_reqs$DEQ,
       f_run_halt_reqs$D_IN,
       f_run_halt_reqs$D_OUT,
       f_run_halt_reqs$EMPTY_N,
       f_run_halt_reqs$ENQ,
       f_run_halt_reqs$FULL_N;

  // ports of submodule f_run_halt_rsps
  wire f_run_halt_rsps$CLR,
       f_run_halt_rsps$DEQ,
       f_run_halt_rsps$D_IN,
       f_run_halt_rsps$D_OUT,
       f_run_halt_rsps$EMPTY_N,
       f_run_halt_rsps$ENQ,
       f_run_halt_rsps$FULL_N;

  // ports of submodule fpr_regfile
  wire [63 : 0] fpr_regfile$read_rs1,
		fpr_regfile$read_rs1_port2,
		fpr_regfile$read_rs2,
		fpr_regfile$read_rs3,
		fpr_regfile$write_rd_rd_val;
  wire [4 : 0] fpr_regfile$read_rs1_port2_rs1,
	       fpr_regfile$read_rs1_rs1,
	       fpr_regfile$read_rs2_rs2,
	       fpr_regfile$read_rs3_rs3,
	       fpr_regfile$write_rd_rd;
  wire fpr_regfile$EN_server_reset_request_put,
       fpr_regfile$EN_server_reset_response_get,
       fpr_regfile$EN_write_rd,
       fpr_regfile$RDY_server_reset_request_put,
       fpr_regfile$RDY_server_reset_response_get;

  // ports of submodule gpr_regfile
  reg [63 : 0] gpr_regfile$write_rd_rd_val;
  reg [4 : 0] gpr_regfile$write_rd_rd;
  wire [63 : 0] gpr_regfile$read_rs1,
		gpr_regfile$read_rs1_port2,
		gpr_regfile$read_rs2;
  wire [4 : 0] gpr_regfile$read_rs1_port2_rs1,
	       gpr_regfile$read_rs1_rs1,
	       gpr_regfile$read_rs2_rs2;
  wire gpr_regfile$EN_server_reset_request_put,
       gpr_regfile$EN_server_reset_response_get,
       gpr_regfile$EN_write_rd,
       gpr_regfile$RDY_server_reset_request_put,
       gpr_regfile$RDY_server_reset_response_get;

  // ports of submodule near_mem
  reg [63 : 0] near_mem$imem_req_addr;
  reg [1 : 0] near_mem$dmem_req_op;
  reg near_mem$imem_req_mstatus_MXR, near_mem$imem_req_sstatus_SUM;
  wire [63 : 0] near_mem$dmem_master_araddr,
		near_mem$dmem_master_awaddr,
		near_mem$dmem_master_rdata,
		near_mem$dmem_master_wdata,
		near_mem$dmem_req_addr,
		near_mem$dmem_req_satp,
		near_mem$dmem_req_store_value,
		near_mem$dmem_word64,
		near_mem$imem_master_araddr,
		near_mem$imem_master_awaddr,
		near_mem$imem_master_rdata,
		near_mem$imem_master_wdata,
		near_mem$imem_pc,
		near_mem$imem_req_satp;
  wire [31 : 0] near_mem$imem_instr;
  wire [7 : 0] near_mem$dmem_master_arlen,
	       near_mem$dmem_master_awlen,
	       near_mem$dmem_master_wstrb,
	       near_mem$imem_master_arlen,
	       near_mem$imem_master_awlen,
	       near_mem$imem_master_wstrb,
	       near_mem$server_fence_request_put;
  wire [6 : 0] near_mem$dmem_req_amo_funct7;
  wire [3 : 0] near_mem$dmem_exc_code,
	       near_mem$dmem_master_arcache,
	       near_mem$dmem_master_arid,
	       near_mem$dmem_master_arqos,
	       near_mem$dmem_master_arregion,
	       near_mem$dmem_master_awcache,
	       near_mem$dmem_master_awid,
	       near_mem$dmem_master_awqos,
	       near_mem$dmem_master_awregion,
	       near_mem$dmem_master_bid,
	       near_mem$dmem_master_rid,
	       near_mem$dmem_master_wid,
	       near_mem$imem_exc_code,
	       near_mem$imem_master_arcache,
	       near_mem$imem_master_arid,
	       near_mem$imem_master_arqos,
	       near_mem$imem_master_arregion,
	       near_mem$imem_master_awcache,
	       near_mem$imem_master_awid,
	       near_mem$imem_master_awqos,
	       near_mem$imem_master_awregion,
	       near_mem$imem_master_bid,
	       near_mem$imem_master_rid,
	       near_mem$imem_master_wid;
  wire [2 : 0] near_mem$dmem_master_arprot,
	       near_mem$dmem_master_arsize,
	       near_mem$dmem_master_awprot,
	       near_mem$dmem_master_awsize,
	       near_mem$dmem_req_f3,
	       near_mem$imem_master_arprot,
	       near_mem$imem_master_arsize,
	       near_mem$imem_master_awprot,
	       near_mem$imem_master_awsize,
	       near_mem$imem_req_f3;
  wire [1 : 0] near_mem$dmem_master_arburst,
	       near_mem$dmem_master_awburst,
	       near_mem$dmem_master_bresp,
	       near_mem$dmem_master_rresp,
	       near_mem$dmem_req_priv,
	       near_mem$imem_master_arburst,
	       near_mem$imem_master_awburst,
	       near_mem$imem_master_bresp,
	       near_mem$imem_master_rresp,
	       near_mem$imem_req_priv;
  wire near_mem$EN_dmem_req,
       near_mem$EN_imem_req,
       near_mem$EN_server_fence_i_request_put,
       near_mem$EN_server_fence_i_response_get,
       near_mem$EN_server_fence_request_put,
       near_mem$EN_server_fence_response_get,
       near_mem$EN_server_reset_request_put,
       near_mem$EN_server_reset_response_get,
       near_mem$EN_sfence_vma,
       near_mem$RDY_server_fence_i_request_put,
       near_mem$RDY_server_fence_i_response_get,
       near_mem$RDY_server_fence_request_put,
       near_mem$RDY_server_fence_response_get,
       near_mem$RDY_server_reset_request_put,
       near_mem$RDY_server_reset_response_get,
       near_mem$dmem_exc,
       near_mem$dmem_master_arlock,
       near_mem$dmem_master_arready,
       near_mem$dmem_master_arvalid,
       near_mem$dmem_master_awlock,
       near_mem$dmem_master_awready,
       near_mem$dmem_master_awvalid,
       near_mem$dmem_master_bready,
       near_mem$dmem_master_bvalid,
       near_mem$dmem_master_rlast,
       near_mem$dmem_master_rready,
       near_mem$dmem_master_rvalid,
       near_mem$dmem_master_wlast,
       near_mem$dmem_master_wready,
       near_mem$dmem_master_wvalid,
       near_mem$dmem_req_mstatus_MXR,
       near_mem$dmem_req_sstatus_SUM,
       near_mem$dmem_valid,
       near_mem$imem_exc,
       near_mem$imem_is_i32_not_i16,
       near_mem$imem_master_arlock,
       near_mem$imem_master_arready,
       near_mem$imem_master_arvalid,
       near_mem$imem_master_awlock,
       near_mem$imem_master_awready,
       near_mem$imem_master_awvalid,
       near_mem$imem_master_bready,
       near_mem$imem_master_bvalid,
       near_mem$imem_master_rlast,
       near_mem$imem_master_rready,
       near_mem$imem_master_rvalid,
       near_mem$imem_master_wlast,
       near_mem$imem_master_wready,
       near_mem$imem_master_wvalid,
       near_mem$imem_valid;

  // ports of submodule soc_map
  wire [63 : 0] soc_map$m_is_IO_addr_addr,
		soc_map$m_is_mem_addr_addr,
		soc_map$m_is_near_mem_IO_addr_addr,
		soc_map$m_pc_reset_value;

  // ports of submodule stage1_f_reset_reqs
  wire stage1_f_reset_reqs$CLR,
       stage1_f_reset_reqs$DEQ,
       stage1_f_reset_reqs$EMPTY_N,
       stage1_f_reset_reqs$ENQ,
       stage1_f_reset_reqs$FULL_N;

  // ports of submodule stage1_f_reset_rsps
  wire stage1_f_reset_rsps$CLR,
       stage1_f_reset_rsps$DEQ,
       stage1_f_reset_rsps$EMPTY_N,
       stage1_f_reset_rsps$ENQ,
       stage1_f_reset_rsps$FULL_N;

  // ports of submodule stage2_f_reset_reqs
  wire stage2_f_reset_reqs$CLR,
       stage2_f_reset_reqs$DEQ,
       stage2_f_reset_reqs$EMPTY_N,
       stage2_f_reset_reqs$ENQ,
       stage2_f_reset_reqs$FULL_N;

  // ports of submodule stage2_f_reset_rsps
  wire stage2_f_reset_rsps$CLR,
       stage2_f_reset_rsps$DEQ,
       stage2_f_reset_rsps$EMPTY_N,
       stage2_f_reset_rsps$ENQ,
       stage2_f_reset_rsps$FULL_N;

  // ports of submodule stage2_fbox
  wire [63 : 0] stage2_fbox$req_v1,
		stage2_fbox$req_v2,
		stage2_fbox$req_v3,
		stage2_fbox$word_fst;
  wire [6 : 0] stage2_fbox$req_f7, stage2_fbox$req_opcode;
  wire [4 : 0] stage2_fbox$req_rs2, stage2_fbox$word_snd;
  wire [2 : 0] stage2_fbox$req_rm;
  wire stage2_fbox$EN_req,
       stage2_fbox$EN_server_reset_request_put,
       stage2_fbox$EN_server_reset_response_get,
       stage2_fbox$RDY_server_reset_request_put,
       stage2_fbox$RDY_server_reset_response_get,
       stage2_fbox$valid;

  // ports of submodule stage2_mbox
  wire [63 : 0] stage2_mbox$req_v1, stage2_mbox$req_v2, stage2_mbox$word;
  wire [3 : 0] stage2_mbox$set_verbosity_verbosity;
  wire [2 : 0] stage2_mbox$req_f3;
  wire stage2_mbox$EN_req,
       stage2_mbox$EN_req_reset,
       stage2_mbox$EN_rsp_reset,
       stage2_mbox$EN_set_verbosity,
       stage2_mbox$req_is_OP_not_OP_32,
       stage2_mbox$valid;

  // ports of submodule stage3_f_reset_reqs
  wire stage3_f_reset_reqs$CLR,
       stage3_f_reset_reqs$DEQ,
       stage3_f_reset_reqs$EMPTY_N,
       stage3_f_reset_reqs$ENQ,
       stage3_f_reset_reqs$FULL_N;

  // ports of submodule stage3_f_reset_rsps
  wire stage3_f_reset_rsps$CLR,
       stage3_f_reset_rsps$DEQ,
       stage3_f_reset_rsps$EMPTY_N,
       stage3_f_reset_rsps$ENQ,
       stage3_f_reset_rsps$FULL_N;

  // ports of submodule stageD_f_reset_reqs
  wire stageD_f_reset_reqs$CLR,
       stageD_f_reset_reqs$DEQ,
       stageD_f_reset_reqs$EMPTY_N,
       stageD_f_reset_reqs$ENQ,
       stageD_f_reset_reqs$FULL_N;

  // ports of submodule stageD_f_reset_rsps
  wire stageD_f_reset_rsps$CLR,
       stageD_f_reset_rsps$DEQ,
       stageD_f_reset_rsps$EMPTY_N,
       stageD_f_reset_rsps$ENQ,
       stageD_f_reset_rsps$FULL_N;

  // ports of submodule stageF_branch_predictor
  reg [63 : 0] stageF_branch_predictor$predict_req_pc;
  wire [64 : 0] stageF_branch_predictor$predict_req_m_old_pc;
  wire [63 : 0] stageF_branch_predictor$predict_rsp;
  wire stageF_branch_predictor$EN_predict_req,
       stageF_branch_predictor$EN_reset,
       stageF_branch_predictor$RDY_predict_req;

  // ports of submodule stageF_f_reset_reqs
  wire stageF_f_reset_reqs$CLR,
       stageF_f_reset_reqs$DEQ,
       stageF_f_reset_reqs$EMPTY_N,
       stageF_f_reset_reqs$ENQ,
       stageF_f_reset_reqs$FULL_N;

  // ports of submodule stageF_f_reset_rsps
  wire stageF_f_reset_rsps$CLR,
       stageF_f_reset_rsps$DEQ,
       stageF_f_reset_rsps$EMPTY_N,
       stageF_f_reset_rsps$ENQ,
       stageF_f_reset_rsps$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_imem_rl_assert_fail,
       CAN_FIRE_RL_imem_rl_fetch_next_32b,
       CAN_FIRE_RL_rl_BREAK_cache_flush_finish,
       CAN_FIRE_RL_rl_WFI_resume,
       CAN_FIRE_RL_rl_debug_halt,
       CAN_FIRE_RL_rl_debug_halt_ignore,
       CAN_FIRE_RL_rl_debug_read_csr,
       CAN_FIRE_RL_rl_debug_read_fpr,
       CAN_FIRE_RL_rl_debug_read_gpr,
       CAN_FIRE_RL_rl_debug_run,
       CAN_FIRE_RL_rl_debug_run_ignore,
       CAN_FIRE_RL_rl_debug_write_csr,
       CAN_FIRE_RL_rl_debug_write_fpr,
       CAN_FIRE_RL_rl_debug_write_gpr,
       CAN_FIRE_RL_rl_finish_FENCE,
       CAN_FIRE_RL_rl_finish_FENCE_I,
       CAN_FIRE_RL_rl_finish_SFENCE_VMA,
       CAN_FIRE_RL_rl_pipe,
       CAN_FIRE_RL_rl_reset_complete,
       CAN_FIRE_RL_rl_reset_from_Debug_Mode,
       CAN_FIRE_RL_rl_reset_from_WFI,
       CAN_FIRE_RL_rl_reset_start,
       CAN_FIRE_RL_rl_show_pipe,
       CAN_FIRE_RL_rl_stage1_CSRR_S_or_C,
       CAN_FIRE_RL_rl_stage1_CSRR_W,
       CAN_FIRE_RL_rl_stage1_FENCE,
       CAN_FIRE_RL_rl_stage1_FENCE_I,
       CAN_FIRE_RL_rl_stage1_SFENCE_VMA,
       CAN_FIRE_RL_rl_stage1_WFI,
       CAN_FIRE_RL_rl_stage1_interrupt,
       CAN_FIRE_RL_rl_stage1_restart_after_csrrx,
       CAN_FIRE_RL_rl_stage1_stop,
       CAN_FIRE_RL_rl_stage1_trap,
       CAN_FIRE_RL_rl_stage1_xRET,
       CAN_FIRE_RL_rl_stage2_nonpipe,
       CAN_FIRE_RL_rl_trap_BREAK_to_Debug_Mode,
       CAN_FIRE_RL_rl_trap_fetch,
       CAN_FIRE_RL_stage1_rl_reset,
       CAN_FIRE_RL_stage2_rl_reset_begin,
       CAN_FIRE_RL_stage2_rl_reset_end,
       CAN_FIRE_RL_stage3_rl_reset,
       CAN_FIRE_RL_stageD_rl_reset,
       CAN_FIRE_RL_stageF_rl_reset,
       CAN_FIRE_dmem_master_m_arready,
       CAN_FIRE_dmem_master_m_awready,
       CAN_FIRE_dmem_master_m_bvalid,
       CAN_FIRE_dmem_master_m_rvalid,
       CAN_FIRE_dmem_master_m_wready,
       CAN_FIRE_hart0_csr_mem_server_request_put,
       CAN_FIRE_hart0_csr_mem_server_response_get,
       CAN_FIRE_hart0_fpr_mem_server_request_put,
       CAN_FIRE_hart0_fpr_mem_server_response_get,
       CAN_FIRE_hart0_gpr_mem_server_request_put,
       CAN_FIRE_hart0_gpr_mem_server_response_get,
       CAN_FIRE_hart0_put_other_req_put,
       CAN_FIRE_hart0_server_reset_request_put,
       CAN_FIRE_hart0_server_reset_response_get,
       CAN_FIRE_hart0_server_run_halt_request_put,
       CAN_FIRE_hart0_server_run_halt_response_get,
       CAN_FIRE_imem_master_m_arready,
       CAN_FIRE_imem_master_m_awready,
       CAN_FIRE_imem_master_m_bvalid,
       CAN_FIRE_imem_master_m_rvalid,
       CAN_FIRE_imem_master_m_wready,
       CAN_FIRE_m_external_interrupt_req,
       CAN_FIRE_non_maskable_interrupt_req,
       CAN_FIRE_s_external_interrupt_req,
       CAN_FIRE_set_verbosity,
       CAN_FIRE_software_interrupt_req,
       CAN_FIRE_timer_interrupt_req,
       WILL_FIRE_RL_imem_rl_assert_fail,
       WILL_FIRE_RL_imem_rl_fetch_next_32b,
       WILL_FIRE_RL_rl_BREAK_cache_flush_finish,
       WILL_FIRE_RL_rl_WFI_resume,
       WILL_FIRE_RL_rl_debug_halt,
       WILL_FIRE_RL_rl_debug_halt_ignore,
       WILL_FIRE_RL_rl_debug_read_csr,
       WILL_FIRE_RL_rl_debug_read_fpr,
       WILL_FIRE_RL_rl_debug_read_gpr,
       WILL_FIRE_RL_rl_debug_run,
       WILL_FIRE_RL_rl_debug_run_ignore,
       WILL_FIRE_RL_rl_debug_write_csr,
       WILL_FIRE_RL_rl_debug_write_fpr,
       WILL_FIRE_RL_rl_debug_write_gpr,
       WILL_FIRE_RL_rl_finish_FENCE,
       WILL_FIRE_RL_rl_finish_FENCE_I,
       WILL_FIRE_RL_rl_finish_SFENCE_VMA,
       WILL_FIRE_RL_rl_pipe,
       WILL_FIRE_RL_rl_reset_complete,
       WILL_FIRE_RL_rl_reset_from_Debug_Mode,
       WILL_FIRE_RL_rl_reset_from_WFI,
       WILL_FIRE_RL_rl_reset_start,
       WILL_FIRE_RL_rl_show_pipe,
       WILL_FIRE_RL_rl_stage1_CSRR_S_or_C,
       WILL_FIRE_RL_rl_stage1_CSRR_W,
       WILL_FIRE_RL_rl_stage1_FENCE,
       WILL_FIRE_RL_rl_stage1_FENCE_I,
       WILL_FIRE_RL_rl_stage1_SFENCE_VMA,
       WILL_FIRE_RL_rl_stage1_WFI,
       WILL_FIRE_RL_rl_stage1_interrupt,
       WILL_FIRE_RL_rl_stage1_restart_after_csrrx,
       WILL_FIRE_RL_rl_stage1_stop,
       WILL_FIRE_RL_rl_stage1_trap,
       WILL_FIRE_RL_rl_stage1_xRET,
       WILL_FIRE_RL_rl_stage2_nonpipe,
       WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode,
       WILL_FIRE_RL_rl_trap_fetch,
       WILL_FIRE_RL_stage1_rl_reset,
       WILL_FIRE_RL_stage2_rl_reset_begin,
       WILL_FIRE_RL_stage2_rl_reset_end,
       WILL_FIRE_RL_stage3_rl_reset,
       WILL_FIRE_RL_stageD_rl_reset,
       WILL_FIRE_RL_stageF_rl_reset,
       WILL_FIRE_dmem_master_m_arready,
       WILL_FIRE_dmem_master_m_awready,
       WILL_FIRE_dmem_master_m_bvalid,
       WILL_FIRE_dmem_master_m_rvalid,
       WILL_FIRE_dmem_master_m_wready,
       WILL_FIRE_hart0_csr_mem_server_request_put,
       WILL_FIRE_hart0_csr_mem_server_response_get,
       WILL_FIRE_hart0_fpr_mem_server_request_put,
       WILL_FIRE_hart0_fpr_mem_server_response_get,
       WILL_FIRE_hart0_gpr_mem_server_request_put,
       WILL_FIRE_hart0_gpr_mem_server_response_get,
       WILL_FIRE_hart0_put_other_req_put,
       WILL_FIRE_hart0_server_reset_request_put,
       WILL_FIRE_hart0_server_reset_response_get,
       WILL_FIRE_hart0_server_run_halt_request_put,
       WILL_FIRE_hart0_server_run_halt_response_get,
       WILL_FIRE_imem_master_m_arready,
       WILL_FIRE_imem_master_m_awready,
       WILL_FIRE_imem_master_m_bvalid,
       WILL_FIRE_imem_master_m_rvalid,
       WILL_FIRE_imem_master_m_wready,
       WILL_FIRE_m_external_interrupt_req,
       WILL_FIRE_non_maskable_interrupt_req,
       WILL_FIRE_s_external_interrupt_req,
       WILL_FIRE_set_verbosity,
       WILL_FIRE_software_interrupt_req,
       WILL_FIRE_timer_interrupt_req;

  // inputs to muxes for submodule ports
  reg [63 : 0] MUX_csr_regfile$mav_csr_write_2__VAL_2;
  wire [64 : 0] MUX_stageF_branch_predictor$predict_req_2__VAL_1;
  wire [63 : 0] MUX_imem_rg_tval$write_1__VAL_5,
		MUX_near_mem$imem_req_2__VAL_1,
		MUX_near_mem$imem_req_2__VAL_3,
		MUX_near_mem$imem_req_2__VAL_4,
		MUX_near_mem$imem_req_2__VAL_6;
  wire [3 : 0] MUX_rg_state$write_1__VAL_1, MUX_rg_state$write_1__VAL_2;
  wire [2 : 0] MUX_csr_regfile$write_dcsr_cause_priv_1__VAL_1;
  wire MUX_csr_regfile$mav_csr_write_1__SEL_1,
       MUX_csr_regfile$mav_csr_write_1__SEL_2,
       MUX_csr_regfile$write_dpc_1__SEL_1,
       MUX_fpr_regfile$write_rd_1__SEL_1,
       MUX_gpr_regfile$write_rd_1__SEL_2,
       MUX_gpr_regfile$write_rd_1__SEL_3,
       MUX_imem_rg_f3$write_1__SEL_1,
       MUX_imem_rg_f3$write_1__SEL_2,
       MUX_imem_rg_mstatus_MXR$write_1__SEL_3,
       MUX_imem_rg_pc$write_1__SEL_3,
       MUX_near_mem$imem_req_1__SEL_5,
       MUX_rg_cur_priv$write_1__SEL_1,
       MUX_rg_epoch$write_1__SEL_1,
       MUX_rg_next_pc$write_1__SEL_1,
       MUX_rg_state$write_1__SEL_1,
       MUX_rg_state$write_1__SEL_2,
       MUX_rg_state$write_1__SEL_3,
       MUX_rg_state$write_1__SEL_6,
       MUX_rg_state$write_1__SEL_8,
       MUX_rg_step_count$write_1__PSEL_1,
       MUX_rg_step_count$write_1__SEL_3,
       MUX_stage1_rg_full$write_1__VAL_9,
       MUX_stage2_rg_full$write_1__VAL_3,
       MUX_stageD_rg_full$write_1__VAL_8;

  // remaining internal signals
  reg [63 : 0] CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q23,
	       CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q24,
	       IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1263,
	       _theResult_____1_fst__h10737,
	       alu_outputs___1_val1__h9542,
	       rs1_val__h27551,
	       value__h8423,
	       value__h8484,
	       x_out_bypass_rd_val__h8715,
	       x_out_data_to_stage2_addr__h9168,
	       x_out_data_to_stage2_val1__h9169,
	       x_out_data_to_stage3_rd_val__h8181,
	       x_out_fbypass_rd_val__h8860;
  reg [4 : 0] data_to_stage2_rd__h9154,
	      x_out_bypass_rd__h8714,
	      x_out_data_to_stage3_fpr_flags__h8180,
	      x_out_data_to_stage3_rd__h8177,
	      x_out_fbypass_rd__h8859;
  reg [3 : 0] CASE_rg_cur_priv_0b0_8_0b1_9_11__q15,
	      CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q17,
	      CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q18,
	      CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q16,
	      IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d978,
	      IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d981,
	      IF_stage1_rg_stage_input_12_BITS_87_TO_76_33_E_ETC___d956,
	      alu_outputs_exc_code__h10173,
	      x_out_trap_info_exc_code__h8460;
  reg [2 : 0] CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q19,
	      CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q20;
  reg [1 : 0] CASE_stage2_rg_stage2_BITS_267_TO_265_0_2_1_IF_ETC__q3,
	      CASE_stage2_rg_stage2_BITS_267_TO_265_0_2_1_IF_ETC__q4,
	      CASE_stage2_rg_stage2_BITS_267_TO_265_1_IF_sta_ETC__q5;
  reg CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q11,
      CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q12,
      CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q13,
      CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q14,
      CASE_stage2_rg_stage2_BITS_267_TO_265_1_NOT_st_ETC__q27,
      CASE_stage2_rg_stage2_BITS_267_TO_265_1_stage2_ETC__q26,
      IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d387,
      IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d711,
      IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d694,
      IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d702,
      IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d887,
      IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d895,
      IF_stage2_rg_stage2_15_BITS_267_TO_265_16_EQ_1_ETC___d166,
      IF_stage2_rg_stage2_15_BITS_267_TO_265_16_EQ_1_ETC___d176;
  wire [127 : 0] csr_regfile_read_csr_mcycle__8_MINUS_rg_start__ETC___d2419;
  wire [63 : 0] IF_csr_regfile_read_csr_IF_stage1_rg_full_11_T_ETC___d2313,
		IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d1145,
		IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1264,
		IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1265,
		IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1282,
		IF_stage1_rg_stage_input_12_BIT_333_136_THEN_s_ETC___d1139,
		SEXT_stage1_rg_stage_input_12_BITS_87_TO_76_33___d1144,
		_theResult_____1_fst__h10730,
		_theResult_____1_fst__h10765,
		_theResult____h35413,
		_theResult___fst__h10855,
		_theResult___fst__h10862,
		_theResult___fst__h10942,
		_theResult___fst_rd_val__h8693,
		_theResult___fst_rd_val__h8704,
		_theResult___snd__h13037,
		_theResult___snd_rd_val__h8845,
		_theResult___snd_rd_val__h8851,
		alu_outputs___1_addr__h9308,
		alu_outputs___1_addr__h9332,
		alu_outputs___1_addr__h9361,
		alu_outputs___1_addr__h9644,
		alu_outputs___1_val1__h10146,
		alu_outputs___1_val1__h9449,
		alu_outputs___1_val1__h9490,
		alu_outputs___1_val1__h9516,
		alu_outputs___1_val1__h9561,
		alu_outputs___1_val1__h9580,
		alu_outputs___1_val1__h9921,
		alu_outputs___1_val1__h9945,
		alu_outputs___1_val2__h9646,
		branch_target__h9287,
		cpi__h35415,
		cpifrac__h35416,
		data_to_stage2_addr__h9155,
		data_to_stage3_rd_val__h8131,
		delta_CPI_cycles__h35411,
		delta_CPI_instrs___1__h35448,
		delta_CPI_instrs__h35412,
		fall_through_pc__h9102,
		frs1_val_bypassed__h4809,
		frs2_val_bypassed__h4814,
		next_pc___1__h12436,
		next_pc__h12433,
		next_pc__h25902,
		next_pc__h9103,
		rd_val___1__h10718,
		rd_val___1__h10726,
		rd_val___1__h10733,
		rd_val___1__h10740,
		rd_val___1__h10747,
		rd_val___1__h10754,
		rd_val___1__h13068,
		rd_val___1__h13099,
		rd_val___1__h13152,
		rd_val___1__h13181,
		rd_val___1__h13235,
		rd_val___1__h13283,
		rd_val___1__h13289,
		rd_val___1__h13334,
		rd_val__h12932,
		rd_val__h12983,
		rd_val__h13005,
		rd_val__h13601,
		rd_val__h13664,
		rd_val__h13725,
		rd_val__h9054,
		rd_val__h9079,
		rs1_val__h27096,
		rs1_val_bypassed__h4798,
		rs2_val_bypassed__h4804,
		trap_info_tval__h12667,
		val__h9056,
		val__h9081,
		value__h12717,
		x__h35414,
		x_out_data_to_stage2_val2__h9170,
		x_out_data_to_stage2_val3__h9171,
		x_out_next_pc__h9118,
		y__h27817;
  wire [31 : 0] IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1666,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1667,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1668,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1669,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1670,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1671,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1673,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1675,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1677,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1679,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1680,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1681,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1683,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1684,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1685,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1687,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1689,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1690,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1692,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1693,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1694,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1695,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1696,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1697,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1698,
		IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1699,
		IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC__q22,
		_theResult____h5156,
		_theResult___fst__h21495,
		_theResult___fst__h21523,
		d_instr__h21463,
		instr___1__h13875,
		instr__h14052,
		instr__h14197,
		instr__h14389,
		instr__h14584,
		instr__h14813,
		instr__h15266,
		instr__h15382,
		instr__h15447,
		instr__h15764,
		instr__h16102,
		instr__h16286,
		instr__h16415,
		instr__h16642,
		instr__h16897,
		instr__h17069,
		instr__h17238,
		instr__h17427,
		instr__h17616,
		instr__h17733,
		instr__h17911,
		instr__h18030,
		instr__h18125,
		instr__h18261,
		instr__h18397,
		instr__h18533,
		instr__h18671,
		instr__h18809,
		instr__h18967,
		instr__h19063,
		instr__h19216,
		instr__h19415,
		instr__h19566,
		instr__h20605,
		instr__h20758,
		instr__h20957,
		instr__h21108,
		instr_out___1__h21465,
		instr_out___1__h21497,
		instr_out___1__h21525,
		rs1_val_bypassed798_BITS_31_TO_0_MINUS_rs2_val_ETC__q10,
		rs1_val_bypassed798_BITS_31_TO_0_PLUS_rs2_val__ETC__q9,
		rs1_val_bypassed798_BITS_31_TO_0_SRL_rs2_val_b_ETC__q8,
		rs1_val_bypassed798_BITS_31_TO_0__q7,
		stage1_rg_stage_input_BITS_263_TO_232__q25,
		tmp__h13180,
		v32__h9550,
		x__h13102,
		x__h13155,
		x__h13292,
		x__h13337,
		x_out_data_to_stage1_instr__h13839;
  wire [20 : 0] SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1477,
		decoded_instr_imm21_UJ__h24946,
		stage1_rg_stage_input_BITS_30_TO_10__q2;
  wire [19 : 0] imm20__h16154;
  wire [12 : 0] SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1502,
		decoded_instr_imm13_SB__h24944,
		stage1_rg_stage_input_BITS_63_TO_51__q1;
  wire [11 : 0] decoded_instr_imm12_S__h24943,
		imm12__h14053,
		imm12__h14390,
		imm12__h16026,
		imm12__h16695,
		imm12__h16910,
		imm12__h17106,
		imm12__h17443,
		imm12__h19064,
		imm12__h19416,
		offset__h14760,
		stage1_rg_stage_input_BITS_75_TO_64__q6,
		stage1_rg_stage_input_BITS_87_TO_76__q21;
  wire [9 : 0] decoded_instr_funct10__h24941,
	       nzimm10__h16693,
	       nzimm10__h16908;
  wire [8 : 0] offset__h15391, offset__h18978;
  wire [7 : 0] offset__h13925, offset__h19350;
  wire [6 : 0] offset__h14332;
  wire [5 : 0] imm6__h16024, shamt__h9434;
  wire [4 : 0] offset_BITS_4_TO_0___h14321,
	       offset_BITS_4_TO_0___h14752,
	       offset_BITS_4_TO_0___h19691,
	       rd__h14392,
	       rs1__h14391,
	       x_out_data_to_stage2_rd__h9167;
  wire [3 : 0] IF_NOT_csr_regfile_read_mstatus__0_BITS_14_TO__ETC___d966,
	       IF_NOT_stage1_rg_stage_input_12_BITS_112_TO_11_ETC___d910,
	       IF_rg_cur_priv_9_EQ_0b11_25_OR_rg_cur_priv_9_E_ETC___d954,
	       IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d916,
	       IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d920,
	       IF_stage1_rg_stage_input_12_BITS_144_TO_140_23_ETC___d958,
	       IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984,
	       alu_outputs___1_exc_code__h9917,
	       cur_verbosity__h3256,
	       x_out_trap_info_exc_code__h12672;
  wire [2 : 0] IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078,
	       rm__h10049,
	       x_out_data_to_stage2_rounding_mode__h9173;
  wire [1 : 0] IF_NOT_stage2_rg_full_14_47_OR_stage2_rg_stage_ETC___d295,
	       IF_near_mem_dmem_valid__38_AND_NOT_near_mem_dm_ETC___d265,
	       IF_near_mem_dmem_valid__38_THEN_IF_near_mem_dm_ETC___d141,
	       IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145,
	       IF_stage2_mbox_valid__42_THEN_2_ELSE_1___d143,
	       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150,
	       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273,
	       IF_stage2_rg_stage2_15_BIT_3_05_OR_stage2_rg_s_ETC___d266,
	       IF_stage2_rg_stage2_15_BIT_3_05_THEN_IF_near_m_ETC___d290,
	       epoch__h25900,
	       new_epoch__h24611,
	       sxl__h7072,
	       uxl__h7073;
  wire IF_IF_stage1_rg_stage_input_12_BITS_151_TO_145_ETC___d1397,
       IF_NOT_stage1_rg_full_11_07_OR_NOT_stage1_rg_s_ETC___d2101,
       IF_NOT_stage1_rg_stage_input_12_BITS_335_TO_33_ETC___d1993,
       IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d376,
       IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d378,
       IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d380,
       IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d705,
       IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d716,
       IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d898,
       IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d900,
       IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2013,
       IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2016,
       IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2186,
       IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227,
       IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2255,
       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d1988,
       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d2081,
       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d2083,
       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d316,
       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d318,
       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903,
       NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51,
       NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d1973,
       NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719,
       NOT_cfg_verbosity_read__8_ULE_1_177___d2178,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2275,
       NOT_csr_regfile_read_mstatus__0_BITS_14_TO_13__ETC___d883,
       NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2321,
       NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2345,
       NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2357,
       NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2433,
       NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_79_ETC___d1824,
       NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_79_ETC___d1826,
       NOT_rg_cur_priv_9_EQ_0b11_25_376_AND_NOT_rg_cu_ETC___d1382,
       NOT_stage1_rg_full_11_07_OR_stage1_rg_stage_in_ETC___d2039,
       NOT_stage1_rg_full_11_07_OR_stage1_rg_stage_in_ETC___d2042,
       NOT_stage1_rg_full_11_07_OR_stage1_rg_stage_in_ETC___d2043,
       NOT_stage1_rg_stage_input_12_BITS_112_TO_110_4_ETC___d423,
       NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d1057,
       NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d1979,
       NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d1991,
       NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d2088,
       NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d2090,
       NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d2399,
       NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d2409,
       NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723,
       NOT_stage1_rg_stage_input_12_BIT_332_38_24_AND_ETC___d2274,
       csr_regfile_RDY_server_reset_request_put__933__ETC___d1945,
       csr_regfile_RDY_server_reset_response_get__955_ETC___d1967,
       csr_regfile_read_misa__7_BIT_2_412_AND_stageD__ETC___d1487,
       csr_regfile_read_misa__7_BIT_2_412_AND_stageD__ETC___d1493,
       csr_regfile_read_mstatus__0_BITS_14_TO_13_2_EQ_ETC___d690,
       gpr_regfile_RDY_server_reset_response_get__952_ETC___d1970,
       near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8,
       near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1830,
       near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832,
       near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9___d1797,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1928,
       rg_cur_priv_9_EQ_0b11_25_OR_rg_cur_priv_9_EQ_0_ETC___d1367,
       rg_cur_priv_9_EQ_0b11_25_OR_rg_cur_priv_9_EQ_0_ETC___d952,
       rg_state_2_EQ_11_5_AND_csr_regfile_wfi_resume__ETC___d2368,
       rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2280,
       rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2341,
       rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2353,
       rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2389,
       rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2414,
       rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2415,
       rg_state_2_EQ_4_027_AND_stage3_rg_full_9_OR_NO_ETC___d2037,
       rg_state_2_EQ_5_372_OR_rg_state_2_EQ_4_027_AND_ETC___d2381,
       rg_state_2_EQ_7_322_AND_NOT_stageF_rg_full_815_ETC___d2323,
       stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d2258,
       stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d2395,
       stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d2401,
       stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906,
       stage1_rg_stage_input_12_BITS_112_TO_110_41_EQ_ETC___d743,
       stage1_rg_stage_input_12_BITS_144_TO_140_23_EQ_ETC___d931,
       stage1_rg_stage_input_12_BITS_151_TO_145_39_EQ_ETC___d736,
       stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d1336,
       stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2000,
       stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2007,
       stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2011,
       stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2094,
       stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2098,
       stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2175,
       stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314,
       stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332,
       stage3_rg_full_9_OR_NOT_IF_stage2_rg_full_14_T_ETC___d2035,
       stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d362,
       stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d370,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1841,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1847,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1851,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1855,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1859,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1863,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1867,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1871,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1875,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1879,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1883,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1887,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1891,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1895,
       stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1899;

  // action method hart0_server_reset_request_put
  assign RDY_hart0_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign CAN_FIRE_hart0_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign WILL_FIRE_hart0_server_reset_request_put =
	     EN_hart0_server_reset_request_put ;

  // action method hart0_server_reset_response_get
  assign RDY_hart0_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_server_reset_response_get =
	     EN_hart0_server_reset_response_get ;

  // value method imem_master_m_awvalid
  assign imem_master_awvalid = near_mem$imem_master_awvalid ;

  // value method imem_master_m_awid
  assign imem_master_awid = near_mem$imem_master_awid ;

  // value method imem_master_m_awaddr
  assign imem_master_awaddr = near_mem$imem_master_awaddr ;

  // value method imem_master_m_awlen
  assign imem_master_awlen = near_mem$imem_master_awlen ;

  // value method imem_master_m_awsize
  assign imem_master_awsize = near_mem$imem_master_awsize ;

  // value method imem_master_m_awburst
  assign imem_master_awburst = near_mem$imem_master_awburst ;

  // value method imem_master_m_awlock
  assign imem_master_awlock = near_mem$imem_master_awlock ;

  // value method imem_master_m_awcache
  assign imem_master_awcache = near_mem$imem_master_awcache ;

  // value method imem_master_m_awprot
  assign imem_master_awprot = near_mem$imem_master_awprot ;

  // value method imem_master_m_awqos
  assign imem_master_awqos = near_mem$imem_master_awqos ;

  // value method imem_master_m_awregion
  assign imem_master_awregion = near_mem$imem_master_awregion ;

  // action method imem_master_m_awready
  assign CAN_FIRE_imem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_awready = 1'd1 ;

  // value method imem_master_m_wvalid
  assign imem_master_wvalid = near_mem$imem_master_wvalid ;

  // value method imem_master_m_wid
  assign imem_master_wid = near_mem$imem_master_wid ;

  // value method imem_master_m_wdata
  assign imem_master_wdata = near_mem$imem_master_wdata ;

  // value method imem_master_m_wstrb
  assign imem_master_wstrb = near_mem$imem_master_wstrb ;

  // value method imem_master_m_wlast
  assign imem_master_wlast = near_mem$imem_master_wlast ;

  // action method imem_master_m_wready
  assign CAN_FIRE_imem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_wready = 1'd1 ;

  // action method imem_master_m_bvalid
  assign CAN_FIRE_imem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_imem_master_m_bvalid = 1'd1 ;

  // value method imem_master_m_bready
  assign imem_master_bready = near_mem$imem_master_bready ;

  // value method imem_master_m_arvalid
  assign imem_master_arvalid = near_mem$imem_master_arvalid ;

  // value method imem_master_m_arid
  assign imem_master_arid = near_mem$imem_master_arid ;

  // value method imem_master_m_araddr
  assign imem_master_araddr = near_mem$imem_master_araddr ;

  // value method imem_master_m_arlen
  assign imem_master_arlen = near_mem$imem_master_arlen ;

  // value method imem_master_m_arsize
  assign imem_master_arsize = near_mem$imem_master_arsize ;

  // value method imem_master_m_arburst
  assign imem_master_arburst = near_mem$imem_master_arburst ;

  // value method imem_master_m_arlock
  assign imem_master_arlock = near_mem$imem_master_arlock ;

  // value method imem_master_m_arcache
  assign imem_master_arcache = near_mem$imem_master_arcache ;

  // value method imem_master_m_arprot
  assign imem_master_arprot = near_mem$imem_master_arprot ;

  // value method imem_master_m_arqos
  assign imem_master_arqos = near_mem$imem_master_arqos ;

  // value method imem_master_m_arregion
  assign imem_master_arregion = near_mem$imem_master_arregion ;

  // action method imem_master_m_arready
  assign CAN_FIRE_imem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_arready = 1'd1 ;

  // action method imem_master_m_rvalid
  assign CAN_FIRE_imem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_imem_master_m_rvalid = 1'd1 ;

  // value method imem_master_m_rready
  assign imem_master_rready = near_mem$imem_master_rready ;

  // value method dmem_master_m_awvalid
  assign dmem_master_awvalid = near_mem$dmem_master_awvalid ;

  // value method dmem_master_m_awid
  assign dmem_master_awid = near_mem$dmem_master_awid ;

  // value method dmem_master_m_awaddr
  assign dmem_master_awaddr = near_mem$dmem_master_awaddr ;

  // value method dmem_master_m_awlen
  assign dmem_master_awlen = near_mem$dmem_master_awlen ;

  // value method dmem_master_m_awsize
  assign dmem_master_awsize = near_mem$dmem_master_awsize ;

  // value method dmem_master_m_awburst
  assign dmem_master_awburst = near_mem$dmem_master_awburst ;

  // value method dmem_master_m_awlock
  assign dmem_master_awlock = near_mem$dmem_master_awlock ;

  // value method dmem_master_m_awcache
  assign dmem_master_awcache = near_mem$dmem_master_awcache ;

  // value method dmem_master_m_awprot
  assign dmem_master_awprot = near_mem$dmem_master_awprot ;

  // value method dmem_master_m_awqos
  assign dmem_master_awqos = near_mem$dmem_master_awqos ;

  // value method dmem_master_m_awregion
  assign dmem_master_awregion = near_mem$dmem_master_awregion ;

  // action method dmem_master_m_awready
  assign CAN_FIRE_dmem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_awready = 1'd1 ;

  // value method dmem_master_m_wvalid
  assign dmem_master_wvalid = near_mem$dmem_master_wvalid ;

  // value method dmem_master_m_wid
  assign dmem_master_wid = near_mem$dmem_master_wid ;

  // value method dmem_master_m_wdata
  assign dmem_master_wdata = near_mem$dmem_master_wdata ;

  // value method dmem_master_m_wstrb
  assign dmem_master_wstrb = near_mem$dmem_master_wstrb ;

  // value method dmem_master_m_wlast
  assign dmem_master_wlast = near_mem$dmem_master_wlast ;

  // action method dmem_master_m_wready
  assign CAN_FIRE_dmem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_wready = 1'd1 ;

  // action method dmem_master_m_bvalid
  assign CAN_FIRE_dmem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_bvalid = 1'd1 ;

  // value method dmem_master_m_bready
  assign dmem_master_bready = near_mem$dmem_master_bready ;

  // value method dmem_master_m_arvalid
  assign dmem_master_arvalid = near_mem$dmem_master_arvalid ;

  // value method dmem_master_m_arid
  assign dmem_master_arid = near_mem$dmem_master_arid ;

  // value method dmem_master_m_araddr
  assign dmem_master_araddr = near_mem$dmem_master_araddr ;

  // value method dmem_master_m_arlen
  assign dmem_master_arlen = near_mem$dmem_master_arlen ;

  // value method dmem_master_m_arsize
  assign dmem_master_arsize = near_mem$dmem_master_arsize ;

  // value method dmem_master_m_arburst
  assign dmem_master_arburst = near_mem$dmem_master_arburst ;

  // value method dmem_master_m_arlock
  assign dmem_master_arlock = near_mem$dmem_master_arlock ;

  // value method dmem_master_m_arcache
  assign dmem_master_arcache = near_mem$dmem_master_arcache ;

  // value method dmem_master_m_arprot
  assign dmem_master_arprot = near_mem$dmem_master_arprot ;

  // value method dmem_master_m_arqos
  assign dmem_master_arqos = near_mem$dmem_master_arqos ;

  // value method dmem_master_m_arregion
  assign dmem_master_arregion = near_mem$dmem_master_arregion ;

  // action method dmem_master_m_arready
  assign CAN_FIRE_dmem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_arready = 1'd1 ;

  // action method dmem_master_m_rvalid
  assign CAN_FIRE_dmem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_rvalid = 1'd1 ;

  // value method dmem_master_m_rready
  assign dmem_master_rready = near_mem$dmem_master_rready ;

  // action method m_external_interrupt_req
  assign CAN_FIRE_m_external_interrupt_req = 1'd1 ;
  assign WILL_FIRE_m_external_interrupt_req = 1'd1 ;

  // action method s_external_interrupt_req
  assign CAN_FIRE_s_external_interrupt_req = 1'd1 ;
  assign WILL_FIRE_s_external_interrupt_req = 1'd1 ;

  // action method software_interrupt_req
  assign CAN_FIRE_software_interrupt_req = 1'd1 ;
  assign WILL_FIRE_software_interrupt_req = 1'd1 ;

  // action method timer_interrupt_req
  assign CAN_FIRE_timer_interrupt_req = 1'd1 ;
  assign WILL_FIRE_timer_interrupt_req = 1'd1 ;

  // action method non_maskable_interrupt_req
  assign CAN_FIRE_non_maskable_interrupt_req = 1'd1 ;
  assign WILL_FIRE_non_maskable_interrupt_req = 1'd1 ;

  // action method set_verbosity
  assign RDY_set_verbosity = 1'd1 ;
  assign CAN_FIRE_set_verbosity = 1'd1 ;
  assign WILL_FIRE_set_verbosity = EN_set_verbosity ;

  // action method hart0_server_run_halt_request_put
  assign RDY_hart0_server_run_halt_request_put = f_run_halt_reqs$FULL_N ;
  assign CAN_FIRE_hart0_server_run_halt_request_put = f_run_halt_reqs$FULL_N ;
  assign WILL_FIRE_hart0_server_run_halt_request_put =
	     EN_hart0_server_run_halt_request_put ;

  // actionvalue method hart0_server_run_halt_response_get
  assign hart0_server_run_halt_response_get = f_run_halt_rsps$D_OUT ;
  assign RDY_hart0_server_run_halt_response_get = f_run_halt_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_server_run_halt_response_get =
	     f_run_halt_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_server_run_halt_response_get =
	     EN_hart0_server_run_halt_response_get ;

  // action method hart0_put_other_req_put
  assign RDY_hart0_put_other_req_put = 1'd1 ;
  assign CAN_FIRE_hart0_put_other_req_put = 1'd1 ;
  assign WILL_FIRE_hart0_put_other_req_put = EN_hart0_put_other_req_put ;

  // action method hart0_gpr_mem_server_request_put
  assign RDY_hart0_gpr_mem_server_request_put = f_gpr_reqs$FULL_N ;
  assign CAN_FIRE_hart0_gpr_mem_server_request_put = f_gpr_reqs$FULL_N ;
  assign WILL_FIRE_hart0_gpr_mem_server_request_put =
	     EN_hart0_gpr_mem_server_request_put ;

  // actionvalue method hart0_gpr_mem_server_response_get
  assign hart0_gpr_mem_server_response_get = f_gpr_rsps$D_OUT ;
  assign RDY_hart0_gpr_mem_server_response_get = f_gpr_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_gpr_mem_server_response_get = f_gpr_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_gpr_mem_server_response_get =
	     EN_hart0_gpr_mem_server_response_get ;

  // action method hart0_fpr_mem_server_request_put
  assign RDY_hart0_fpr_mem_server_request_put = f_fpr_reqs$FULL_N ;
  assign CAN_FIRE_hart0_fpr_mem_server_request_put = f_fpr_reqs$FULL_N ;
  assign WILL_FIRE_hart0_fpr_mem_server_request_put =
	     EN_hart0_fpr_mem_server_request_put ;

  // actionvalue method hart0_fpr_mem_server_response_get
  assign hart0_fpr_mem_server_response_get = f_fpr_rsps$D_OUT ;
  assign RDY_hart0_fpr_mem_server_response_get = f_fpr_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_fpr_mem_server_response_get = f_fpr_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_fpr_mem_server_response_get =
	     EN_hart0_fpr_mem_server_response_get ;

  // action method hart0_csr_mem_server_request_put
  assign RDY_hart0_csr_mem_server_request_put = f_csr_reqs$FULL_N ;
  assign CAN_FIRE_hart0_csr_mem_server_request_put = f_csr_reqs$FULL_N ;
  assign WILL_FIRE_hart0_csr_mem_server_request_put =
	     EN_hart0_csr_mem_server_request_put ;

  // actionvalue method hart0_csr_mem_server_response_get
  assign hart0_csr_mem_server_response_get = f_csr_rsps$D_OUT ;
  assign RDY_hart0_csr_mem_server_response_get = f_csr_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_csr_mem_server_response_get = f_csr_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_csr_mem_server_response_get =
	     EN_hart0_csr_mem_server_response_get ;

  // submodule csr_regfile
  mkCSR_RegFile csr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .access_permitted_1_csr_addr(csr_regfile$access_permitted_1_csr_addr),
			    .access_permitted_1_priv(csr_regfile$access_permitted_1_priv),
			    .access_permitted_1_read_not_write(csr_regfile$access_permitted_1_read_not_write),
			    .access_permitted_2_csr_addr(csr_regfile$access_permitted_2_csr_addr),
			    .access_permitted_2_priv(csr_regfile$access_permitted_2_priv),
			    .access_permitted_2_read_not_write(csr_regfile$access_permitted_2_read_not_write),
			    .csr_counter_read_fault_csr_addr(csr_regfile$csr_counter_read_fault_csr_addr),
			    .csr_counter_read_fault_priv(csr_regfile$csr_counter_read_fault_priv),
			    .csr_ret_actions_from_priv(csr_regfile$csr_ret_actions_from_priv),
			    .csr_trap_actions_exc_code(csr_regfile$csr_trap_actions_exc_code),
			    .csr_trap_actions_from_priv(csr_regfile$csr_trap_actions_from_priv),
			    .csr_trap_actions_interrupt(csr_regfile$csr_trap_actions_interrupt),
			    .csr_trap_actions_pc(csr_regfile$csr_trap_actions_pc),
			    .csr_trap_actions_xtval(csr_regfile$csr_trap_actions_xtval),
			    .dcsr_break_enters_debug_cur_priv(csr_regfile$dcsr_break_enters_debug_cur_priv),
			    .interrupt_pending_cur_priv(csr_regfile$interrupt_pending_cur_priv),
			    .m_external_interrupt_req_set_not_clear(csr_regfile$m_external_interrupt_req_set_not_clear),
			    .ma_update_fcsr_fflags_flags(csr_regfile$ma_update_fcsr_fflags_flags),
			    .ma_update_mstatus_fs_fs(csr_regfile$ma_update_mstatus_fs_fs),
			    .mav_csr_write_csr_addr(csr_regfile$mav_csr_write_csr_addr),
			    .mav_csr_write_word(csr_regfile$mav_csr_write_word),
			    .mav_read_csr_csr_addr(csr_regfile$mav_read_csr_csr_addr),
			    .read_csr_csr_addr(csr_regfile$read_csr_csr_addr),
			    .read_csr_port2_csr_addr(csr_regfile$read_csr_port2_csr_addr),
			    .s_external_interrupt_req_set_not_clear(csr_regfile$s_external_interrupt_req_set_not_clear),
			    .software_interrupt_req_set_not_clear(csr_regfile$software_interrupt_req_set_not_clear),
			    .timer_interrupt_req_set_not_clear(csr_regfile$timer_interrupt_req_set_not_clear),
			    .write_dcsr_cause_priv_cause(csr_regfile$write_dcsr_cause_priv_cause),
			    .write_dcsr_cause_priv_priv(csr_regfile$write_dcsr_cause_priv_priv),
			    .write_dpc_pc(csr_regfile$write_dpc_pc),
			    .EN_server_reset_request_put(csr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(csr_regfile$EN_server_reset_response_get),
			    .EN_mav_read_csr(csr_regfile$EN_mav_read_csr),
			    .EN_mav_csr_write(csr_regfile$EN_mav_csr_write),
			    .EN_ma_update_fcsr_fflags(csr_regfile$EN_ma_update_fcsr_fflags),
			    .EN_ma_update_mstatus_fs(csr_regfile$EN_ma_update_mstatus_fs),
			    .EN_csr_trap_actions(csr_regfile$EN_csr_trap_actions),
			    .EN_csr_ret_actions(csr_regfile$EN_csr_ret_actions),
			    .EN_csr_minstret_incr(csr_regfile$EN_csr_minstret_incr),
			    .EN_write_dpc(csr_regfile$EN_write_dpc),
			    .EN_write_dcsr_cause_priv(csr_regfile$EN_write_dcsr_cause_priv),
			    .EN_debug(csr_regfile$EN_debug),
			    .RDY_server_reset_request_put(csr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(csr_regfile$RDY_server_reset_response_get),
			    .read_csr(csr_regfile$read_csr),
			    .read_csr_port2(csr_regfile$read_csr_port2),
			    .mav_read_csr(),
			    .mav_csr_write(csr_regfile$mav_csr_write),
			    .read_frm(csr_regfile$read_frm),
			    .read_misa(csr_regfile$read_misa),
			    .read_mstatus(csr_regfile$read_mstatus),
			    .read_sstatus(csr_regfile$read_sstatus),
			    .read_ustatus(),
			    .read_satp(csr_regfile$read_satp),
			    .csr_trap_actions(csr_regfile$csr_trap_actions),
			    .RDY_csr_trap_actions(),
			    .csr_ret_actions(csr_regfile$csr_ret_actions),
			    .RDY_csr_ret_actions(),
			    .read_csr_minstret(csr_regfile$read_csr_minstret),
			    .read_csr_mcycle(csr_regfile$read_csr_mcycle),
			    .read_csr_mtime(),
			    .access_permitted_1(csr_regfile$access_permitted_1),
			    .access_permitted_2(csr_regfile$access_permitted_2),
			    .csr_counter_read_fault(),
			    .csr_mip_read(),
			    .interrupt_pending(csr_regfile$interrupt_pending),
			    .wfi_resume(csr_regfile$wfi_resume),
			    .read_dpc(csr_regfile$read_dpc),
			    .RDY_read_dpc(),
			    .RDY_write_dpc(),
			    .dcsr_break_enters_debug(csr_regfile$dcsr_break_enters_debug),
			    .RDY_dcsr_break_enters_debug(),
			    .read_dcsr_step(csr_regfile$read_dcsr_step),
			    .RDY_read_dcsr_step(),
			    .RDY_debug());

  // submodule f_csr_reqs
  FIFO1 #(.width(32'd85), .guarded(32'd1)) f_csr_reqs(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_csr_reqs$D_IN),
						      .ENQ(f_csr_reqs$ENQ),
						      .DEQ(f_csr_reqs$DEQ),
						      .CLR(f_csr_reqs$CLR),
						      .D_OUT(f_csr_reqs$D_OUT),
						      .FULL_N(f_csr_reqs$FULL_N),
						      .EMPTY_N(f_csr_reqs$EMPTY_N));

  // submodule f_csr_rsps
  FIFO1 #(.width(32'd64), .guarded(32'd1)) f_csr_rsps(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_csr_rsps$D_IN),
						      .ENQ(f_csr_rsps$ENQ),
						      .DEQ(f_csr_rsps$DEQ),
						      .CLR(f_csr_rsps$CLR),
						      .D_OUT(f_csr_rsps$D_OUT),
						      .FULL_N(f_csr_rsps$FULL_N),
						      .EMPTY_N(f_csr_rsps$EMPTY_N));

  // submodule f_fpr_reqs
  FIFO1 #(.width(32'd78), .guarded(32'd1)) f_fpr_reqs(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_fpr_reqs$D_IN),
						      .ENQ(f_fpr_reqs$ENQ),
						      .DEQ(f_fpr_reqs$DEQ),
						      .CLR(f_fpr_reqs$CLR),
						      .D_OUT(f_fpr_reqs$D_OUT),
						      .FULL_N(f_fpr_reqs$FULL_N),
						      .EMPTY_N(f_fpr_reqs$EMPTY_N));

  // submodule f_fpr_rsps
  FIFO1 #(.width(32'd64), .guarded(32'd1)) f_fpr_rsps(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_fpr_rsps$D_IN),
						      .ENQ(f_fpr_rsps$ENQ),
						      .DEQ(f_fpr_rsps$DEQ),
						      .CLR(f_fpr_rsps$CLR),
						      .D_OUT(f_fpr_rsps$D_OUT),
						      .FULL_N(f_fpr_rsps$FULL_N),
						      .EMPTY_N(f_fpr_rsps$EMPTY_N));

  // submodule f_gpr_reqs
  FIFO1 #(.width(32'd78), .guarded(32'd1)) f_gpr_reqs(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_gpr_reqs$D_IN),
						      .ENQ(f_gpr_reqs$ENQ),
						      .DEQ(f_gpr_reqs$DEQ),
						      .CLR(f_gpr_reqs$CLR),
						      .D_OUT(f_gpr_reqs$D_OUT),
						      .FULL_N(f_gpr_reqs$FULL_N),
						      .EMPTY_N(f_gpr_reqs$EMPTY_N));

  // submodule f_gpr_rsps
  FIFO1 #(.width(32'd64), .guarded(32'd1)) f_gpr_rsps(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_gpr_rsps$D_IN),
						      .ENQ(f_gpr_rsps$ENQ),
						      .DEQ(f_gpr_rsps$DEQ),
						      .CLR(f_gpr_rsps$CLR),
						      .D_OUT(f_gpr_rsps$D_OUT),
						      .FULL_N(f_gpr_rsps$FULL_N),
						      .EMPTY_N(f_gpr_rsps$EMPTY_N));

  // submodule f_redirects
  FIFO2 #(.width(32'd130), .guarded(32'd1)) f_redirects(.RST(RST_N),
							.CLK(CLK),
							.D_IN(f_redirects$D_IN),
							.ENQ(f_redirects$ENQ),
							.DEQ(f_redirects$DEQ),
							.CLR(f_redirects$CLR),
							.D_OUT(f_redirects$D_OUT),
							.FULL_N(f_redirects$FULL_N),
							.EMPTY_N(f_redirects$EMPTY_N));

  // submodule f_reset_reqs
  FIFO20 #(.guarded(32'd1)) f_reset_reqs(.RST(RST_N),
					 .CLK(CLK),
					 .ENQ(f_reset_reqs$ENQ),
					 .DEQ(f_reset_reqs$DEQ),
					 .CLR(f_reset_reqs$CLR),
					 .FULL_N(f_reset_reqs$FULL_N),
					 .EMPTY_N(f_reset_reqs$EMPTY_N));

  // submodule f_reset_rsps
  FIFO20 #(.guarded(32'd1)) f_reset_rsps(.RST(RST_N),
					 .CLK(CLK),
					 .ENQ(f_reset_rsps$ENQ),
					 .DEQ(f_reset_rsps$DEQ),
					 .CLR(f_reset_rsps$CLR),
					 .FULL_N(f_reset_rsps$FULL_N),
					 .EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule f_run_halt_reqs
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_run_halt_reqs(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(f_run_halt_reqs$D_IN),
							  .ENQ(f_run_halt_reqs$ENQ),
							  .DEQ(f_run_halt_reqs$DEQ),
							  .CLR(f_run_halt_reqs$CLR),
							  .D_OUT(f_run_halt_reqs$D_OUT),
							  .FULL_N(f_run_halt_reqs$FULL_N),
							  .EMPTY_N(f_run_halt_reqs$EMPTY_N));

  // submodule f_run_halt_rsps
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_run_halt_rsps(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(f_run_halt_rsps$D_IN),
							  .ENQ(f_run_halt_rsps$ENQ),
							  .DEQ(f_run_halt_rsps$DEQ),
							  .CLR(f_run_halt_rsps$CLR),
							  .D_OUT(f_run_halt_rsps$D_OUT),
							  .FULL_N(f_run_halt_rsps$FULL_N),
							  .EMPTY_N(f_run_halt_rsps$EMPTY_N));

  // submodule fpr_regfile
  mkFPR_RegFile fpr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .read_rs1_port2_rs1(fpr_regfile$read_rs1_port2_rs1),
			    .read_rs1_rs1(fpr_regfile$read_rs1_rs1),
			    .read_rs2_rs2(fpr_regfile$read_rs2_rs2),
			    .read_rs3_rs3(fpr_regfile$read_rs3_rs3),
			    .write_rd_rd(fpr_regfile$write_rd_rd),
			    .write_rd_rd_val(fpr_regfile$write_rd_rd_val),
			    .EN_server_reset_request_put(fpr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(fpr_regfile$EN_server_reset_response_get),
			    .EN_write_rd(fpr_regfile$EN_write_rd),
			    .RDY_server_reset_request_put(fpr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(fpr_regfile$RDY_server_reset_response_get),
			    .read_rs1(fpr_regfile$read_rs1),
			    .read_rs1_port2(fpr_regfile$read_rs1_port2),
			    .read_rs2(fpr_regfile$read_rs2),
			    .read_rs3(fpr_regfile$read_rs3));

  // submodule gpr_regfile
  mkGPR_RegFile gpr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .read_rs1_port2_rs1(gpr_regfile$read_rs1_port2_rs1),
			    .read_rs1_rs1(gpr_regfile$read_rs1_rs1),
			    .read_rs2_rs2(gpr_regfile$read_rs2_rs2),
			    .write_rd_rd(gpr_regfile$write_rd_rd),
			    .write_rd_rd_val(gpr_regfile$write_rd_rd_val),
			    .EN_server_reset_request_put(gpr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(gpr_regfile$EN_server_reset_response_get),
			    .EN_write_rd(gpr_regfile$EN_write_rd),
			    .RDY_server_reset_request_put(gpr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(gpr_regfile$RDY_server_reset_response_get),
			    .read_rs1(gpr_regfile$read_rs1),
			    .read_rs1_port2(gpr_regfile$read_rs1_port2),
			    .read_rs2(gpr_regfile$read_rs2));

  // submodule near_mem
  mkNear_Mem near_mem(.CLK(CLK),
		      .RST_N(RST_N),
		      .dmem_master_arready(near_mem$dmem_master_arready),
		      .dmem_master_awready(near_mem$dmem_master_awready),
		      .dmem_master_bid(near_mem$dmem_master_bid),
		      .dmem_master_bresp(near_mem$dmem_master_bresp),
		      .dmem_master_bvalid(near_mem$dmem_master_bvalid),
		      .dmem_master_rdata(near_mem$dmem_master_rdata),
		      .dmem_master_rid(near_mem$dmem_master_rid),
		      .dmem_master_rlast(near_mem$dmem_master_rlast),
		      .dmem_master_rresp(near_mem$dmem_master_rresp),
		      .dmem_master_rvalid(near_mem$dmem_master_rvalid),
		      .dmem_master_wready(near_mem$dmem_master_wready),
		      .dmem_req_addr(near_mem$dmem_req_addr),
		      .dmem_req_amo_funct7(near_mem$dmem_req_amo_funct7),
		      .dmem_req_f3(near_mem$dmem_req_f3),
		      .dmem_req_mstatus_MXR(near_mem$dmem_req_mstatus_MXR),
		      .dmem_req_op(near_mem$dmem_req_op),
		      .dmem_req_priv(near_mem$dmem_req_priv),
		      .dmem_req_satp(near_mem$dmem_req_satp),
		      .dmem_req_sstatus_SUM(near_mem$dmem_req_sstatus_SUM),
		      .dmem_req_store_value(near_mem$dmem_req_store_value),
		      .imem_master_arready(near_mem$imem_master_arready),
		      .imem_master_awready(near_mem$imem_master_awready),
		      .imem_master_bid(near_mem$imem_master_bid),
		      .imem_master_bresp(near_mem$imem_master_bresp),
		      .imem_master_bvalid(near_mem$imem_master_bvalid),
		      .imem_master_rdata(near_mem$imem_master_rdata),
		      .imem_master_rid(near_mem$imem_master_rid),
		      .imem_master_rlast(near_mem$imem_master_rlast),
		      .imem_master_rresp(near_mem$imem_master_rresp),
		      .imem_master_rvalid(near_mem$imem_master_rvalid),
		      .imem_master_wready(near_mem$imem_master_wready),
		      .imem_req_addr(near_mem$imem_req_addr),
		      .imem_req_f3(near_mem$imem_req_f3),
		      .imem_req_mstatus_MXR(near_mem$imem_req_mstatus_MXR),
		      .imem_req_priv(near_mem$imem_req_priv),
		      .imem_req_satp(near_mem$imem_req_satp),
		      .imem_req_sstatus_SUM(near_mem$imem_req_sstatus_SUM),
		      .server_fence_request_put(near_mem$server_fence_request_put),
		      .EN_server_reset_request_put(near_mem$EN_server_reset_request_put),
		      .EN_server_reset_response_get(near_mem$EN_server_reset_response_get),
		      .EN_imem_req(near_mem$EN_imem_req),
		      .EN_dmem_req(near_mem$EN_dmem_req),
		      .EN_server_fence_i_request_put(near_mem$EN_server_fence_i_request_put),
		      .EN_server_fence_i_response_get(near_mem$EN_server_fence_i_response_get),
		      .EN_server_fence_request_put(near_mem$EN_server_fence_request_put),
		      .EN_server_fence_response_get(near_mem$EN_server_fence_response_get),
		      .EN_sfence_vma(near_mem$EN_sfence_vma),
		      .RDY_server_reset_request_put(near_mem$RDY_server_reset_request_put),
		      .RDY_server_reset_response_get(near_mem$RDY_server_reset_response_get),
		      .imem_valid(near_mem$imem_valid),
		      .imem_is_i32_not_i16(near_mem$imem_is_i32_not_i16),
		      .imem_pc(near_mem$imem_pc),
		      .imem_instr(near_mem$imem_instr),
		      .imem_exc(near_mem$imem_exc),
		      .imem_exc_code(near_mem$imem_exc_code),
		      .imem_tval(),
		      .imem_master_awvalid(near_mem$imem_master_awvalid),
		      .imem_master_awid(near_mem$imem_master_awid),
		      .imem_master_awaddr(near_mem$imem_master_awaddr),
		      .imem_master_awlen(near_mem$imem_master_awlen),
		      .imem_master_awsize(near_mem$imem_master_awsize),
		      .imem_master_awburst(near_mem$imem_master_awburst),
		      .imem_master_awlock(near_mem$imem_master_awlock),
		      .imem_master_awcache(near_mem$imem_master_awcache),
		      .imem_master_awprot(near_mem$imem_master_awprot),
		      .imem_master_awqos(near_mem$imem_master_awqos),
		      .imem_master_awregion(near_mem$imem_master_awregion),
		      .imem_master_wvalid(near_mem$imem_master_wvalid),
		      .imem_master_wid(near_mem$imem_master_wid),
		      .imem_master_wdata(near_mem$imem_master_wdata),
		      .imem_master_wstrb(near_mem$imem_master_wstrb),
		      .imem_master_wlast(near_mem$imem_master_wlast),
		      .imem_master_bready(near_mem$imem_master_bready),
		      .imem_master_arvalid(near_mem$imem_master_arvalid),
		      .imem_master_arid(near_mem$imem_master_arid),
		      .imem_master_araddr(near_mem$imem_master_araddr),
		      .imem_master_arlen(near_mem$imem_master_arlen),
		      .imem_master_arsize(near_mem$imem_master_arsize),
		      .imem_master_arburst(near_mem$imem_master_arburst),
		      .imem_master_arlock(near_mem$imem_master_arlock),
		      .imem_master_arcache(near_mem$imem_master_arcache),
		      .imem_master_arprot(near_mem$imem_master_arprot),
		      .imem_master_arqos(near_mem$imem_master_arqos),
		      .imem_master_arregion(near_mem$imem_master_arregion),
		      .imem_master_rready(near_mem$imem_master_rready),
		      .dmem_valid(near_mem$dmem_valid),
		      .dmem_word64(near_mem$dmem_word64),
		      .dmem_st_amo_val(),
		      .dmem_exc(near_mem$dmem_exc),
		      .dmem_exc_code(near_mem$dmem_exc_code),
		      .dmem_master_awvalid(near_mem$dmem_master_awvalid),
		      .dmem_master_awid(near_mem$dmem_master_awid),
		      .dmem_master_awaddr(near_mem$dmem_master_awaddr),
		      .dmem_master_awlen(near_mem$dmem_master_awlen),
		      .dmem_master_awsize(near_mem$dmem_master_awsize),
		      .dmem_master_awburst(near_mem$dmem_master_awburst),
		      .dmem_master_awlock(near_mem$dmem_master_awlock),
		      .dmem_master_awcache(near_mem$dmem_master_awcache),
		      .dmem_master_awprot(near_mem$dmem_master_awprot),
		      .dmem_master_awqos(near_mem$dmem_master_awqos),
		      .dmem_master_awregion(near_mem$dmem_master_awregion),
		      .dmem_master_wvalid(near_mem$dmem_master_wvalid),
		      .dmem_master_wid(near_mem$dmem_master_wid),
		      .dmem_master_wdata(near_mem$dmem_master_wdata),
		      .dmem_master_wstrb(near_mem$dmem_master_wstrb),
		      .dmem_master_wlast(near_mem$dmem_master_wlast),
		      .dmem_master_bready(near_mem$dmem_master_bready),
		      .dmem_master_arvalid(near_mem$dmem_master_arvalid),
		      .dmem_master_arid(near_mem$dmem_master_arid),
		      .dmem_master_araddr(near_mem$dmem_master_araddr),
		      .dmem_master_arlen(near_mem$dmem_master_arlen),
		      .dmem_master_arsize(near_mem$dmem_master_arsize),
		      .dmem_master_arburst(near_mem$dmem_master_arburst),
		      .dmem_master_arlock(near_mem$dmem_master_arlock),
		      .dmem_master_arcache(near_mem$dmem_master_arcache),
		      .dmem_master_arprot(near_mem$dmem_master_arprot),
		      .dmem_master_arqos(near_mem$dmem_master_arqos),
		      .dmem_master_arregion(near_mem$dmem_master_arregion),
		      .dmem_master_rready(near_mem$dmem_master_rready),
		      .RDY_server_fence_i_request_put(near_mem$RDY_server_fence_i_request_put),
		      .RDY_server_fence_i_response_get(near_mem$RDY_server_fence_i_response_get),
		      .RDY_server_fence_request_put(near_mem$RDY_server_fence_request_put),
		      .RDY_server_fence_response_get(near_mem$RDY_server_fence_response_get),
		      .RDY_sfence_vma());

  // submodule soc_map
  mkSoC_Map soc_map(.CLK(CLK),
		    .RST_N(RST_N),
		    .m_is_IO_addr_addr(soc_map$m_is_IO_addr_addr),
		    .m_is_mem_addr_addr(soc_map$m_is_mem_addr_addr),
		    .m_is_near_mem_IO_addr_addr(soc_map$m_is_near_mem_IO_addr_addr),
		    .m_near_mem_io_addr_base(),
		    .m_near_mem_io_addr_size(),
		    .m_near_mem_io_addr_lim(),
		    .m_plic_addr_base(),
		    .m_plic_addr_size(),
		    .m_plic_addr_lim(),
		    .m_flash_mem_addr_base(),
		    .m_flash_mem_addr_size(),
		    .m_flash_mem_addr_lim(),
		    .m_ethernet_0_addr_base(),
		    .m_ethernet_0_addr_size(),
		    .m_ethernet_0_addr_lim(),
		    .m_gpio_0_addr_base(),
		    .m_gpio_0_addr_size(),
		    .m_gpio_0_addr_lim(),
		    .m_dma_0_addr_base(),
		    .m_dma_0_addr_size(),
		    .m_dma_0_addr_lim(),
		    .m_uart16550_0_addr_base(),
		    .m_uart16550_0_addr_size(),
		    .m_uart16550_0_addr_lim(),
		    .m_boot_rom_addr_base(),
		    .m_boot_rom_addr_size(),
		    .m_boot_rom_addr_lim(),
		    .m_ddr4_0_addr_base(),
		    .m_ddr4_0_addr_size(),
		    .m_ddr4_0_addr_lim(),
		    .m_is_mem_addr(),
		    .m_is_IO_addr(),
		    .m_is_near_mem_IO_addr(),
		    .m_pc_reset_value(soc_map$m_pc_reset_value),
		    .m_mtvec_reset_value(),
		    .m_nmivec_reset_value());

  // submodule stage1_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage1_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage1_f_reset_reqs$ENQ),
						.DEQ(stage1_f_reset_reqs$DEQ),
						.CLR(stage1_f_reset_reqs$CLR),
						.FULL_N(stage1_f_reset_reqs$FULL_N),
						.EMPTY_N(stage1_f_reset_reqs$EMPTY_N));

  // submodule stage1_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage1_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage1_f_reset_rsps$ENQ),
						.DEQ(stage1_f_reset_rsps$DEQ),
						.CLR(stage1_f_reset_rsps$CLR),
						.FULL_N(stage1_f_reset_rsps$FULL_N),
						.EMPTY_N(stage1_f_reset_rsps$EMPTY_N));

  // submodule stage2_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage2_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage2_f_reset_reqs$ENQ),
						.DEQ(stage2_f_reset_reqs$DEQ),
						.CLR(stage2_f_reset_reqs$CLR),
						.FULL_N(stage2_f_reset_reqs$FULL_N),
						.EMPTY_N(stage2_f_reset_reqs$EMPTY_N));

  // submodule stage2_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage2_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage2_f_reset_rsps$ENQ),
						.DEQ(stage2_f_reset_rsps$DEQ),
						.CLR(stage2_f_reset_rsps$CLR),
						.FULL_N(stage2_f_reset_rsps$FULL_N),
						.EMPTY_N(stage2_f_reset_rsps$EMPTY_N));

  // submodule stage2_fbox
  mkFBox_Top stage2_fbox(.CLK(CLK),
			 .RST_N(RST_N),
			 .req_f7(stage2_fbox$req_f7),
			 .req_opcode(stage2_fbox$req_opcode),
			 .req_rm(stage2_fbox$req_rm),
			 .req_rs2(stage2_fbox$req_rs2),
			 .req_v1(stage2_fbox$req_v1),
			 .req_v2(stage2_fbox$req_v2),
			 .req_v3(stage2_fbox$req_v3),
			 .EN_server_reset_request_put(stage2_fbox$EN_server_reset_request_put),
			 .EN_server_reset_response_get(stage2_fbox$EN_server_reset_response_get),
			 .EN_req(stage2_fbox$EN_req),
			 .RDY_server_reset_request_put(stage2_fbox$RDY_server_reset_request_put),
			 .RDY_server_reset_response_get(stage2_fbox$RDY_server_reset_response_get),
			 .valid(stage2_fbox$valid),
			 .word_fst(stage2_fbox$word_fst),
			 .word_snd(stage2_fbox$word_snd));

  // submodule stage2_mbox
  mkRISCV_MBox stage2_mbox(.CLK(CLK),
			   .RST_N(RST_N),
			   .req_f3(stage2_mbox$req_f3),
			   .req_is_OP_not_OP_32(stage2_mbox$req_is_OP_not_OP_32),
			   .req_v1(stage2_mbox$req_v1),
			   .req_v2(stage2_mbox$req_v2),
			   .set_verbosity_verbosity(stage2_mbox$set_verbosity_verbosity),
			   .EN_set_verbosity(stage2_mbox$EN_set_verbosity),
			   .EN_req_reset(stage2_mbox$EN_req_reset),
			   .EN_rsp_reset(stage2_mbox$EN_rsp_reset),
			   .EN_req(stage2_mbox$EN_req),
			   .RDY_set_verbosity(),
			   .RDY_req_reset(),
			   .RDY_rsp_reset(),
			   .valid(stage2_mbox$valid),
			   .word(stage2_mbox$word));

  // submodule stage3_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage3_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage3_f_reset_reqs$ENQ),
						.DEQ(stage3_f_reset_reqs$DEQ),
						.CLR(stage3_f_reset_reqs$CLR),
						.FULL_N(stage3_f_reset_reqs$FULL_N),
						.EMPTY_N(stage3_f_reset_reqs$EMPTY_N));

  // submodule stage3_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage3_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage3_f_reset_rsps$ENQ),
						.DEQ(stage3_f_reset_rsps$DEQ),
						.CLR(stage3_f_reset_rsps$CLR),
						.FULL_N(stage3_f_reset_rsps$FULL_N),
						.EMPTY_N(stage3_f_reset_rsps$EMPTY_N));

  // submodule stageD_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stageD_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stageD_f_reset_reqs$ENQ),
						.DEQ(stageD_f_reset_reqs$DEQ),
						.CLR(stageD_f_reset_reqs$CLR),
						.FULL_N(stageD_f_reset_reqs$FULL_N),
						.EMPTY_N(stageD_f_reset_reqs$EMPTY_N));

  // submodule stageD_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stageD_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stageD_f_reset_rsps$ENQ),
						.DEQ(stageD_f_reset_rsps$DEQ),
						.CLR(stageD_f_reset_rsps$CLR),
						.FULL_N(stageD_f_reset_rsps$FULL_N),
						.EMPTY_N(stageD_f_reset_rsps$EMPTY_N));

  // submodule stageF_branch_predictor
  mkBranch_Predictor stageF_branch_predictor(.CLK(CLK),
					     .RST_N(RST_N),
					     .predict_req_m_old_pc(stageF_branch_predictor$predict_req_m_old_pc),
					     .predict_req_pc(stageF_branch_predictor$predict_req_pc),
					     .EN_reset(stageF_branch_predictor$EN_reset),
					     .EN_predict_req(stageF_branch_predictor$EN_predict_req),
					     .RDY_reset(),
					     .RDY_predict_req(stageF_branch_predictor$RDY_predict_req),
					     .predict_rsp(stageF_branch_predictor$predict_rsp));

  // submodule stageF_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stageF_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stageF_f_reset_reqs$ENQ),
						.DEQ(stageF_f_reset_reqs$DEQ),
						.CLR(stageF_f_reset_reqs$CLR),
						.FULL_N(stageF_f_reset_reqs$FULL_N),
						.EMPTY_N(stageF_f_reset_reqs$EMPTY_N));

  // submodule stageF_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stageF_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stageF_f_reset_rsps$ENQ),
						.DEQ(stageF_f_reset_rsps$DEQ),
						.CLR(stageF_f_reset_rsps$CLR),
						.FULL_N(stageF_f_reset_rsps$FULL_N),
						.EMPTY_N(stageF_f_reset_rsps$EMPTY_N));

  // rule RL_rl_show_pipe
  assign CAN_FIRE_RL_rl_show_pipe =
	     NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	     rg_state != 4'd0 &&
	     rg_state != 4'd1 &&
	     rg_state != 4'd2 &&
	     rg_state != 4'd3 &&
	     rg_state != 4'd11 ;
  assign WILL_FIRE_RL_rl_show_pipe = CAN_FIRE_RL_rl_show_pipe ;

  // rule RL_rl_debug_run_ignore
  assign CAN_FIRE_RL_rl_debug_run_ignore =
	     f_run_halt_reqs$EMPTY_N && f_run_halt_reqs$D_OUT &&
	     rg_state != 4'd0 &&
	     rg_state != 4'd1 &&
	     rg_state != 4'd2 &&
	     rg_state != 4'd3 ;
  assign WILL_FIRE_RL_rl_debug_run_ignore = CAN_FIRE_RL_rl_debug_run_ignore ;

  // rule RL_rl_stage1_CSRR_W
  assign CAN_FIRE_RL_rl_stage1_CSRR_W = MUX_rg_state$write_1__SEL_1 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_W = MUX_rg_state$write_1__SEL_1 ;

  // rule RL_rl_stage1_CSRR_S_or_C
  assign CAN_FIRE_RL_rl_stage1_CSRR_S_or_C = MUX_rg_state$write_1__SEL_2 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_S_or_C = MUX_rg_state$write_1__SEL_2 ;

  // rule RL_rl_stage1_xRET
  assign CAN_FIRE_RL_rl_stage1_xRET =
	     rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2280 &&
	     (IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	      4'd8 ||
	      IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	      4'd9 ||
	      IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	      4'd10) &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832) ;
  assign WILL_FIRE_RL_rl_stage1_xRET = CAN_FIRE_RL_rl_stage1_xRET ;

  // rule RL_rl_stage1_FENCE_I
  assign CAN_FIRE_RL_rl_stage1_FENCE_I =
	     near_mem$RDY_server_fence_i_request_put &&
	     rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2341 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE_I = CAN_FIRE_RL_rl_stage1_FENCE_I ;

  // rule RL_rl_stage1_FENCE
  assign CAN_FIRE_RL_rl_stage1_FENCE =
	     near_mem$RDY_server_fence_request_put &&
	     rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2353 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE = CAN_FIRE_RL_rl_stage1_FENCE ;

  // rule RL_rl_stage1_WFI
  assign CAN_FIRE_RL_rl_stage1_WFI =
	     rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2280 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	     4'd11 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832) ;
  assign WILL_FIRE_RL_rl_stage1_WFI = CAN_FIRE_RL_rl_stage1_WFI ;

  // rule RL_rl_stage1_trap
  assign CAN_FIRE_RL_rl_stage1_trap =
	     rg_state_2_EQ_5_372_OR_rg_state_2_EQ_4_027_AND_ETC___d2381 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832) ;
  assign WILL_FIRE_RL_rl_stage1_trap = CAN_FIRE_RL_rl_stage1_trap ;

  // rule RL_rl_trap_BREAK_to_Debug_Mode
  assign CAN_FIRE_RL_rl_trap_BREAK_to_Debug_Mode =
	     near_mem$RDY_server_fence_i_request_put &&
	     f_run_halt_rsps$FULL_N &&
	     rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2389 &&
	     x_out_trap_info_exc_code__h12672 == 4'd3 &&
	     csr_regfile$dcsr_break_enters_debug ;
  assign WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode =
	     CAN_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ;

  // rule RL_rl_stage1_stop
  assign CAN_FIRE_RL_rl_stage1_stop =
	     near_mem$RDY_server_fence_i_request_put &&
	     f_run_halt_rsps$FULL_N &&
	     rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2415 ;
  assign WILL_FIRE_RL_rl_stage1_stop = CAN_FIRE_RL_rl_stage1_stop ;

  // rule RL_rl_debug_halt_ignore
  assign CAN_FIRE_RL_rl_debug_halt_ignore =
	     f_run_halt_reqs$EMPTY_N && !f_run_halt_reqs$D_OUT &&
	     (rg_state == 4'd0 || rg_state == 4'd1 || rg_state == 4'd2 ||
	      rg_state == 4'd3) ;
  assign WILL_FIRE_RL_rl_debug_halt_ignore =
	     CAN_FIRE_RL_rl_debug_halt_ignore ;

  // rule RL_rl_reset_complete
  assign CAN_FIRE_RL_rl_reset_complete =
	     gpr_regfile_RDY_server_reset_response_get__952_ETC___d1970 &&
	     rg_state == 4'd1 ;
  assign WILL_FIRE_RL_rl_reset_complete = CAN_FIRE_RL_rl_reset_complete ;

  // rule RL_rl_BREAK_cache_flush_finish
  assign CAN_FIRE_RL_rl_BREAK_cache_flush_finish =
	     near_mem$RDY_server_fence_i_response_get && rg_state == 4'd2 ;
  assign WILL_FIRE_RL_rl_BREAK_cache_flush_finish =
	     CAN_FIRE_RL_rl_BREAK_cache_flush_finish ;

  // rule RL_rl_debug_read_gpr
  assign CAN_FIRE_RL_rl_debug_read_gpr =
	     f_gpr_reqs$EMPTY_N && f_gpr_rsps$FULL_N && rg_state == 4'd3 &&
	     !f_gpr_reqs$D_OUT[77] ;
  assign WILL_FIRE_RL_rl_debug_read_gpr = CAN_FIRE_RL_rl_debug_read_gpr ;

  // rule RL_rl_debug_write_gpr
  assign CAN_FIRE_RL_rl_debug_write_gpr =
	     f_gpr_reqs$EMPTY_N && rg_state == 4'd3 && f_gpr_reqs$D_OUT[77] ;
  assign WILL_FIRE_RL_rl_debug_write_gpr = CAN_FIRE_RL_rl_debug_write_gpr ;

  // rule RL_rl_debug_read_fpr
  assign CAN_FIRE_RL_rl_debug_read_fpr =
	     f_fpr_reqs$EMPTY_N && f_fpr_rsps$FULL_N && rg_state == 4'd3 &&
	     !f_fpr_reqs$D_OUT[77] ;
  assign WILL_FIRE_RL_rl_debug_read_fpr = CAN_FIRE_RL_rl_debug_read_fpr ;

  // rule RL_rl_debug_write_fpr
  assign CAN_FIRE_RL_rl_debug_write_fpr =
	     f_fpr_reqs$EMPTY_N && rg_state == 4'd3 && f_fpr_reqs$D_OUT[77] ;
  assign WILL_FIRE_RL_rl_debug_write_fpr = CAN_FIRE_RL_rl_debug_write_fpr ;

  // rule RL_rl_debug_read_csr
  assign CAN_FIRE_RL_rl_debug_read_csr =
	     f_csr_reqs$EMPTY_N && f_csr_rsps$FULL_N && rg_state == 4'd3 &&
	     !f_csr_reqs$D_OUT[84] ;
  assign WILL_FIRE_RL_rl_debug_read_csr = CAN_FIRE_RL_rl_debug_read_csr ;

  // rule RL_rl_debug_run
  assign CAN_FIRE_RL_rl_debug_run =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2433 &&
	     f_run_halt_reqs$D_OUT &&
	     rg_state == 4'd3 ;
  assign WILL_FIRE_RL_rl_debug_run =
	     CAN_FIRE_RL_rl_debug_run &&
	     !WILL_FIRE_RL_rl_reset_from_Debug_Mode ;

  // rule RL_rl_debug_write_csr
  assign CAN_FIRE_RL_rl_debug_write_csr =
	     f_csr_reqs$EMPTY_N && rg_state == 4'd3 && f_csr_reqs$D_OUT[84] ;
  assign WILL_FIRE_RL_rl_debug_write_csr =
	     CAN_FIRE_RL_rl_debug_write_csr && !WILL_FIRE_RL_rl_debug_run ;

  // rule RL_rl_reset_from_Debug_Mode
  assign CAN_FIRE_RL_rl_reset_from_Debug_Mode =
	     rg_state == 4'd3 && f_reset_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_rl_reset_from_Debug_Mode =
	     CAN_FIRE_RL_rl_reset_from_Debug_Mode ;

  // rule RL_imem_rl_assert_fail
  assign CAN_FIRE_RL_imem_rl_assert_fail = !near_mem$imem_is_i32_not_i16 ;
  assign WILL_FIRE_RL_imem_rl_assert_fail = CAN_FIRE_RL_imem_rl_assert_fail ;

  // rule RL_rl_pipe
  assign CAN_FIRE_RL_rl_pipe =
	     (NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d1991 ||
	      IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	      4'd0 ||
	      IF_NOT_stage1_rg_stage_input_12_BITS_335_TO_33_ETC___d1993 ||
	      IF_IF_stage1_rg_stage_input_12_BITS_151_TO_145_ETC___d1397 ||
	      f_redirects$FULL_N) &&
	     (IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2016 ||
	      (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	       imem_rg_pc[1:0] == 2'b0 ||
	       near_mem$imem_instr[17:16] != 2'b11) &&
	      stageF_branch_predictor$RDY_predict_req) &&
	     rg_state_2_EQ_4_027_AND_stage3_rg_full_9_OR_NO_ETC___d2037 &&
	     (NOT_stage1_rg_full_11_07_OR_stage1_rg_stage_in_ETC___d2042 ||
	      NOT_stage1_rg_full_11_07_OR_stage1_rg_stage_in_ETC___d2043 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	      2'd0 ||
	      stage3_rg_full) ;
  assign WILL_FIRE_RL_rl_pipe =
	     CAN_FIRE_RL_rl_pipe && !WILL_FIRE_RL_imem_rl_fetch_next_32b ;

  // rule RL_rl_stage1_SFENCE_VMA
  assign CAN_FIRE_RL_rl_stage1_SFENCE_VMA =
	     rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2280 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	     4'd7 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832) ;
  assign WILL_FIRE_RL_rl_stage1_SFENCE_VMA =
	     CAN_FIRE_RL_rl_stage1_SFENCE_VMA &&
	     !WILL_FIRE_RL_imem_rl_fetch_next_32b &&
	     !WILL_FIRE_RL_rl_debug_halt ;

  // rule RL_rl_debug_halt
  assign CAN_FIRE_RL_rl_debug_halt =
	     f_run_halt_reqs$EMPTY_N && !f_run_halt_reqs$D_OUT &&
	     rg_state != 4'd0 &&
	     rg_state != 4'd1 &&
	     rg_state != 4'd2 &&
	     rg_state != 4'd3 ;
  assign WILL_FIRE_RL_rl_debug_halt =
	     CAN_FIRE_RL_rl_debug_halt && !WILL_FIRE_RL_rl_stage1_stop &&
	     !WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode &&
	     !WILL_FIRE_RL_rl_stage1_trap &&
	     !WILL_FIRE_RL_rl_stage1_WFI &&
	     !WILL_FIRE_RL_rl_stage1_FENCE &&
	     !WILL_FIRE_RL_rl_stage1_FENCE_I &&
	     !WILL_FIRE_RL_rl_stage1_xRET &&
	     !WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     !WILL_FIRE_RL_rl_stage1_CSRR_W ;

  // rule RL_rl_stage2_nonpipe
  assign CAN_FIRE_RL_rl_stage2_nonpipe =
	     rg_state == 4'd4 && !stage3_rg_full &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd3 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832) ;
  assign WILL_FIRE_RL_rl_stage2_nonpipe = CAN_FIRE_RL_rl_stage2_nonpipe ;

  // rule RL_rl_stage1_restart_after_csrrx
  assign CAN_FIRE_RL_rl_stage1_restart_after_csrrx =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2321 &&
	     rg_state_2_EQ_7_322_AND_NOT_stageF_rg_full_815_ETC___d2323 ;
  assign WILL_FIRE_RL_rl_stage1_restart_after_csrrx =
	     CAN_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // rule RL_rl_finish_FENCE_I
  assign CAN_FIRE_RL_rl_finish_FENCE_I =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2345 &&
	     rg_state == 4'd8 ;
  assign WILL_FIRE_RL_rl_finish_FENCE_I = CAN_FIRE_RL_rl_finish_FENCE_I ;

  // rule RL_rl_finish_FENCE
  assign CAN_FIRE_RL_rl_finish_FENCE =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2357 &&
	     rg_state == 4'd9 ;
  assign WILL_FIRE_RL_rl_finish_FENCE = CAN_FIRE_RL_rl_finish_FENCE ;

  // rule RL_rl_finish_SFENCE_VMA
  assign CAN_FIRE_RL_rl_finish_SFENCE_VMA =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2321 &&
	     rg_state == 4'd10 ;
  assign WILL_FIRE_RL_rl_finish_SFENCE_VMA =
	     CAN_FIRE_RL_rl_finish_SFENCE_VMA ;

  // rule RL_rl_WFI_resume
  assign CAN_FIRE_RL_rl_WFI_resume =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2321 &&
	     rg_state_2_EQ_11_5_AND_csr_regfile_wfi_resume__ETC___d2368 ;
  assign WILL_FIRE_RL_rl_WFI_resume = CAN_FIRE_RL_rl_WFI_resume ;

  // rule RL_rl_reset_from_WFI
  assign CAN_FIRE_RL_rl_reset_from_WFI =
	     rg_state == 4'd11 && f_reset_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_rl_reset_from_WFI =
	     CAN_FIRE_RL_rl_reset_from_WFI && !WILL_FIRE_RL_rl_WFI_resume ;

  // rule RL_rl_trap_fetch
  assign CAN_FIRE_RL_rl_trap_fetch =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2321 &&
	     rg_state == 4'd6 ;
  assign WILL_FIRE_RL_rl_trap_fetch = CAN_FIRE_RL_rl_trap_fetch ;

  // rule RL_rl_stage1_interrupt
  assign CAN_FIRE_RL_rl_stage1_interrupt =
	     csr_regfile$interrupt_pending[4] && rg_state == 4'd4 &&
	     stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d2401 ;
  assign WILL_FIRE_RL_rl_stage1_interrupt = CAN_FIRE_RL_rl_stage1_interrupt ;

  // rule RL_imem_rl_fetch_next_32b
  assign CAN_FIRE_RL_imem_rl_fetch_next_32b =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 &&
	     imem_rg_pc[1:0] != 2'b0 &&
	     near_mem$imem_instr[17:16] == 2'b11 ;
  assign WILL_FIRE_RL_imem_rl_fetch_next_32b =
	     CAN_FIRE_RL_imem_rl_fetch_next_32b ;

  // rule RL_rl_reset_start
  assign CAN_FIRE_RL_rl_reset_start =
	     gpr_regfile$RDY_server_reset_request_put &&
	     fpr_regfile$RDY_server_reset_request_put &&
	     near_mem$RDY_server_reset_request_put &&
	     csr_regfile_RDY_server_reset_request_put__933__ETC___d1945 &&
	     rg_state == 4'd0 ;
  assign WILL_FIRE_RL_rl_reset_start = CAN_FIRE_RL_rl_reset_start ;

  // rule RL_stage3_rl_reset
  assign CAN_FIRE_RL_stage3_rl_reset =
	     stage3_f_reset_reqs$EMPTY_N && stage3_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage3_rl_reset = CAN_FIRE_RL_stage3_rl_reset ;

  // rule RL_stage2_rl_reset_end
  assign CAN_FIRE_RL_stage2_rl_reset_end =
	     stage2_fbox$RDY_server_reset_response_get &&
	     stage2_f_reset_rsps$FULL_N &&
	     stage2_rg_resetting ;
  assign WILL_FIRE_RL_stage2_rl_reset_end = CAN_FIRE_RL_stage2_rl_reset_end ;

  // rule RL_stage2_rl_reset_begin
  assign CAN_FIRE_RL_stage2_rl_reset_begin =
	     stage2_fbox$RDY_server_reset_request_put &&
	     stage2_f_reset_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_stage2_rl_reset_begin =
	     CAN_FIRE_RL_stage2_rl_reset_begin ;

  // rule RL_stage1_rl_reset
  assign CAN_FIRE_RL_stage1_rl_reset =
	     stage1_f_reset_reqs$EMPTY_N && stage1_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage1_rl_reset = CAN_FIRE_RL_stage1_rl_reset ;

  // rule RL_stageD_rl_reset
  assign CAN_FIRE_RL_stageD_rl_reset =
	     stageD_f_reset_reqs$EMPTY_N && stageD_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stageD_rl_reset = CAN_FIRE_RL_stageD_rl_reset ;

  // rule RL_stageF_rl_reset
  assign CAN_FIRE_RL_stageF_rl_reset =
	     stageF_f_reset_reqs$EMPTY_N && stageF_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stageF_rl_reset = CAN_FIRE_RL_stageF_rl_reset ;

  // inputs to muxes for submodule ports
  assign MUX_csr_regfile$mav_csr_write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted_1 ;
  assign MUX_csr_regfile$mav_csr_write_1__SEL_2 =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 &&
	     stage1_rg_stage_input_BITS_263_TO_232__q25[19:15] != 5'd0 ;
  assign MUX_csr_regfile$write_dpc_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ;
  assign MUX_fpr_regfile$write_rd_1__SEL_1 =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	     stage3_rg_stage3[69] ;
  assign MUX_gpr_regfile$write_rd_1__SEL_2 =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 ;
  assign MUX_gpr_regfile$write_rd_1__SEL_3 =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	     !stage3_rg_stage3[69] ;
  assign MUX_imem_rg_f3$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 ;
  assign MUX_imem_rg_f3$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_debug_run || WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;
  assign MUX_imem_rg_mstatus_MXR$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_debug_run || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;
  assign MUX_imem_rg_pc$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_trap_fetch || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ;
  assign MUX_near_mem$imem_req_1__SEL_5 =
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ;
  assign MUX_rg_cur_priv$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign MUX_rg_epoch$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_pipe &&
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2175 ;
  assign MUX_rg_next_pc$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_WFI || WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ;
  assign MUX_rg_state$write_1__SEL_1 =
	     rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2280 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	     4'd3 ;
  assign MUX_rg_state$write_1__SEL_2 =
	     rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2280 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	     4'd4 ;
  assign MUX_rg_state$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_reset_from_Debug_Mode ||
	     WILL_FIRE_RL_rl_reset_from_WFI ;
  assign MUX_rg_state$write_1__SEL_6 =
	     WILL_FIRE_RL_rl_BREAK_cache_flush_finish ||
	     WILL_FIRE_RL_rl_reset_complete ;
  assign MUX_rg_state$write_1__SEL_8 =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign MUX_rg_step_count$write_1__PSEL_1 =
	     WILL_FIRE_RL_rl_stage1_trap || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_pipe ;
  assign MUX_rg_step_count$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_stage1_stop || WILL_FIRE_RL_rl_reset_start ;
  always@(stage1_rg_stage_input_BITS_263_TO_232__q25 or
	  csr_regfile$read_csr or
	  y__h27817 or
	  IF_csr_regfile_read_csr_IF_stage1_rg_full_11_T_ETC___d2313)
  begin
    case (stage1_rg_stage_input_BITS_263_TO_232__q25[14:12])
      3'b010, 3'b110:
	  MUX_csr_regfile$mav_csr_write_2__VAL_2 =
	      IF_csr_regfile_read_csr_IF_stage1_rg_full_11_T_ETC___d2313;
      default: MUX_csr_regfile$mav_csr_write_2__VAL_2 =
		   csr_regfile$read_csr[63:0] & y__h27817;
    endcase
  end
  assign MUX_csr_regfile$write_dcsr_cause_priv_1__VAL_1 =
	     rg_stop_req ? 3'd3 : 3'd4 ;
  assign MUX_imem_rg_tval$write_1__VAL_5 = imem_rg_pc + 64'd2 ;
  assign MUX_near_mem$imem_req_2__VAL_1 = { next_pc__h25902[63:2], 2'b0 } ;
  assign MUX_near_mem$imem_req_2__VAL_3 =
	     { x_out_next_pc__h9118[63:2], 2'b0 } ;
  assign MUX_near_mem$imem_req_2__VAL_4 = { rg_next_pc[63:2], 2'b0 } ;
  assign MUX_near_mem$imem_req_2__VAL_6 =
	     { csr_regfile$read_dpc[63:2], 2'b0 } ;
  assign MUX_rg_state$write_1__VAL_1 =
	     csr_regfile$access_permitted_1 ? 4'd7 : 4'd5 ;
  assign MUX_rg_state$write_1__VAL_2 =
	     csr_regfile$access_permitted_2 ? 4'd7 : 4'd5 ;
  assign MUX_stage1_rg_full$write_1__VAL_9 =
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2186 &&
	     stageD_rg_full ||
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2255 ;
  assign MUX_stage2_rg_full$write_1__VAL_3 =
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2011 ?
	       IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	       4'd0 &&
	       IF_NOT_stage1_rg_full_11_07_OR_NOT_stage1_rg_s_ETC___d2101 :
	       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	       2'd2 &&
	       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	       2'd0 ;
  assign MUX_stageD_rg_full$write_1__VAL_8 =
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 ||
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2013 &&
	     stageD_rg_full ;
  assign MUX_stageF_branch_predictor$predict_req_2__VAL_1 =
	     { f_redirects$EMPTY_N, f_redirects$D_OUT[127:64] } ;

  // register cfg_logdelay
  assign cfg_logdelay$D_IN = set_verbosity_logdelay ;
  assign cfg_logdelay$EN = EN_set_verbosity ;

  // register cfg_verbosity
  assign cfg_verbosity$D_IN =
	     EN_hart0_put_other_req_put ?
	       hart0_put_other_req_put :
	       set_verbosity_verbosity ;
  assign cfg_verbosity$EN = EN_set_verbosity || EN_hart0_put_other_req_put ;

  // register imem_rg_f3
  assign imem_rg_f3$D_IN = 3'b010 ;
  assign imem_rg_f3$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_instr_15_0
  assign imem_rg_instr_15_0$D_IN = near_mem$imem_instr[31:16] ;
  assign imem_rg_instr_15_0$EN = CAN_FIRE_RL_imem_rl_fetch_next_32b ;

  // register imem_rg_mstatus_MXR
  assign imem_rg_mstatus_MXR$D_IN =
	     (MUX_imem_rg_f3$write_1__SEL_1 ||
	      MUX_imem_rg_mstatus_MXR$write_1__SEL_3) ?
	       csr_regfile$read_mstatus[19] :
	       rg_mstatus_MXR ;
  assign imem_rg_mstatus_MXR$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_pc
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  next_pc__h25902 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  x_out_next_pc__h9118 or
	  MUX_imem_rg_pc$write_1__SEL_3 or
	  rg_next_pc or WILL_FIRE_RL_rl_debug_run or csr_regfile$read_dpc)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1: imem_rg_pc$D_IN = next_pc__h25902;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  imem_rg_pc$D_IN = x_out_next_pc__h9118;
      MUX_imem_rg_pc$write_1__SEL_3: imem_rg_pc$D_IN = rg_next_pc;
      WILL_FIRE_RL_rl_debug_run: imem_rg_pc$D_IN = csr_regfile$read_dpc;
      default: imem_rg_pc$D_IN =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign imem_rg_pc$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_debug_run ;

  // register imem_rg_priv
  assign imem_rg_priv$D_IN = rg_cur_priv ;
  assign imem_rg_priv$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_satp
  assign imem_rg_satp$D_IN = csr_regfile$read_satp ;
  assign imem_rg_satp$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_sstatus_SUM
  assign imem_rg_sstatus_SUM$D_IN =
	     (MUX_imem_rg_f3$write_1__SEL_1 ||
	      MUX_imem_rg_mstatus_MXR$write_1__SEL_3) ?
	       csr_regfile$read_sstatus[18] :
	       rg_sstatus_SUM ;
  assign imem_rg_sstatus_SUM$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_tval
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  next_pc__h25902 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  x_out_next_pc__h9118 or
	  MUX_imem_rg_pc$write_1__SEL_3 or
	  rg_next_pc or
	  WILL_FIRE_RL_rl_debug_run or
	  csr_regfile$read_dpc or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or
	  MUX_imem_rg_tval$write_1__VAL_5)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1: imem_rg_tval$D_IN = next_pc__h25902;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  imem_rg_tval$D_IN = x_out_next_pc__h9118;
      MUX_imem_rg_pc$write_1__SEL_3: imem_rg_tval$D_IN = rg_next_pc;
      WILL_FIRE_RL_rl_debug_run: imem_rg_tval$D_IN = csr_regfile$read_dpc;
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  imem_rg_tval$D_IN = MUX_imem_rg_tval$write_1__VAL_5;
      default: imem_rg_tval$D_IN =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign imem_rg_tval$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ;

  // register rg_cur_priv
  always@(MUX_rg_cur_priv$write_1__SEL_1 or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or WILL_FIRE_RL_rl_reset_start)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_cur_priv$write_1__SEL_1:
	  rg_cur_priv$D_IN = csr_regfile$csr_trap_actions[1:0];
      WILL_FIRE_RL_rl_stage1_xRET:
	  rg_cur_priv$D_IN = csr_regfile$csr_ret_actions[65:64];
      WILL_FIRE_RL_rl_reset_start: rg_cur_priv$D_IN = 2'b11;
      default: rg_cur_priv$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign rg_cur_priv$EN =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_epoch
  always@(MUX_rg_epoch$write_1__SEL_1 or
	  new_epoch__h24611 or
	  MUX_imem_rg_f3$write_1__SEL_2 or WILL_FIRE_RL_rl_reset_start)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_epoch$write_1__SEL_1: rg_epoch$D_IN = new_epoch__h24611;
      MUX_imem_rg_f3$write_1__SEL_2: rg_epoch$D_IN = new_epoch__h24611;
      WILL_FIRE_RL_rl_reset_start: rg_epoch$D_IN = 2'd0;
      default: rg_epoch$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign rg_epoch$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2175 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_halt
  assign rg_halt$D_IN = 1'd0 ;
  assign rg_halt$EN = MUX_rg_step_count$write_1__SEL_3 ;

  // register rg_mstatus_MXR
  assign rg_mstatus_MXR$D_IN =
	     WILL_FIRE_RL_rl_stage1_interrupt ?
	       csr_regfile$csr_trap_actions[85] :
	       csr_regfile$read_mstatus[19] ;
  assign rg_mstatus_MXR$EN = MUX_rg_state$write_1__SEL_8 ;

  // register rg_next_pc
  always@(MUX_rg_next_pc$write_1__SEL_1 or
	  x_out_next_pc__h9118 or
	  MUX_rg_cur_priv$write_1__SEL_1 or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_rl_stage1_xRET or csr_regfile$csr_ret_actions)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_next_pc$write_1__SEL_1: rg_next_pc$D_IN = x_out_next_pc__h9118;
      MUX_rg_cur_priv$write_1__SEL_1:
	  rg_next_pc$D_IN = csr_regfile$csr_trap_actions[193:130];
      WILL_FIRE_RL_rl_stage1_xRET:
	  rg_next_pc$D_IN = csr_regfile$csr_ret_actions[129:66];
      default: rg_next_pc$D_IN =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rg_next_pc$EN =
	     WILL_FIRE_RL_rl_stage1_WFI || WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_xRET ;

  // register rg_sstatus_SUM
  assign rg_sstatus_SUM$D_IN =
	     WILL_FIRE_RL_rl_stage1_interrupt ?
	       csr_regfile$csr_trap_actions[84] :
	       csr_regfile$read_sstatus[18] ;
  assign rg_sstatus_SUM$EN = MUX_rg_state$write_1__SEL_8 ;

  // register rg_start_CPI_cycles
  assign rg_start_CPI_cycles$D_IN = csr_regfile$read_csr_mcycle ;
  assign rg_start_CPI_cycles$EN = WILL_FIRE_RL_rl_debug_run ;

  // register rg_start_CPI_instrs
  assign rg_start_CPI_instrs$D_IN = csr_regfile$read_csr_minstret ;
  assign rg_start_CPI_instrs$EN = WILL_FIRE_RL_rl_debug_run ;

  // register rg_state
  always@(WILL_FIRE_RL_rl_stage1_CSRR_W or
	  MUX_rg_state$write_1__VAL_1 or
	  WILL_FIRE_RL_rl_stage1_CSRR_S_or_C or
	  MUX_rg_state$write_1__VAL_2 or
	  MUX_rg_state$write_1__SEL_3 or
	  WILL_FIRE_RL_rl_reset_start or
	  MUX_csr_regfile$write_dpc_1__SEL_1 or
	  MUX_rg_state$write_1__SEL_6 or
	  MUX_imem_rg_f3$write_1__SEL_2 or
	  MUX_rg_state$write_1__SEL_8 or
	  WILL_FIRE_RL_rl_stage1_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_FENCE or
	  WILL_FIRE_RL_rl_stage1_SFENCE_VMA or WILL_FIRE_RL_rl_stage1_WFI)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_CSRR_W:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_1;
      WILL_FIRE_RL_rl_stage1_CSRR_S_or_C:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_2;
      MUX_rg_state$write_1__SEL_3: rg_state$D_IN = 4'd0;
      WILL_FIRE_RL_rl_reset_start: rg_state$D_IN = 4'd1;
      MUX_csr_regfile$write_dpc_1__SEL_1: rg_state$D_IN = 4'd2;
      MUX_rg_state$write_1__SEL_6: rg_state$D_IN = 4'd3;
      MUX_imem_rg_f3$write_1__SEL_2: rg_state$D_IN = 4'd4;
      MUX_rg_state$write_1__SEL_8: rg_state$D_IN = 4'd6;
      WILL_FIRE_RL_rl_stage1_FENCE_I: rg_state$D_IN = 4'd8;
      WILL_FIRE_RL_rl_stage1_FENCE: rg_state$D_IN = 4'd9;
      WILL_FIRE_RL_rl_stage1_SFENCE_VMA: rg_state$D_IN = 4'd10;
      WILL_FIRE_RL_rl_stage1_WFI: rg_state$D_IN = 4'd11;
      default: rg_state$D_IN = 4'b1010 /* unspecified value */ ;
    endcase
  end
  assign rg_state$EN =
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_reset_from_Debug_Mode ||
	     WILL_FIRE_RL_rl_reset_from_WFI ||
	     WILL_FIRE_RL_rl_reset_start ||
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ||
	     WILL_FIRE_RL_rl_BREAK_cache_flush_finish ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_stage1_WFI ;

  // register rg_step_count
  assign rg_step_count$D_IN = !MUX_rg_step_count$write_1__SEL_3 ;
  assign rg_step_count$EN =
	     MUX_rg_step_count$write_1__PSEL_1 &&
	     stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d2258 &&
	     csr_regfile$read_dcsr_step &&
	     !rg_step_count ||
	     WILL_FIRE_RL_rl_stage1_xRET && csr_regfile$read_dcsr_step &&
	     !rg_step_count ||
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_stop_req
  assign rg_stop_req$D_IN = !MUX_rg_step_count$write_1__SEL_3 ;
  assign rg_stop_req$EN =
	     WILL_FIRE_RL_rl_stage1_stop || WILL_FIRE_RL_rl_reset_start ||
	     WILL_FIRE_RL_rl_debug_halt ;

  // register stage1_rg_full
  always@(WILL_FIRE_RL_stage1_rl_reset or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stage1_rg_full$write_1__VAL_9 or
	  WILL_FIRE_RL_rl_debug_run or
	  WILL_FIRE_RL_rl_stage1_trap or WILL_FIRE_RL_rl_stage1_xRET)
  case (1'b1)
    WILL_FIRE_RL_stage1_rl_reset || WILL_FIRE_RL_rl_stage1_interrupt ||
    WILL_FIRE_RL_rl_WFI_resume ||
    WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
    WILL_FIRE_RL_rl_finish_FENCE ||
    WILL_FIRE_RL_rl_finish_FENCE_I ||
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
    WILL_FIRE_RL_rl_stage2_nonpipe:
	stage1_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage1_rg_full$D_IN = MUX_stage1_rg_full$write_1__VAL_9;
    WILL_FIRE_RL_rl_debug_run || WILL_FIRE_RL_rl_stage1_trap ||
    WILL_FIRE_RL_rl_stage1_xRET:
	stage1_rg_full$D_IN = 1'd0;
    default: stage1_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage1_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_stage1_rl_reset ;

  // register stage1_rg_stage_input
  assign stage1_rg_stage_input$D_IN =
	     { stageD_rg_data[233:170],
	       stageD_rg_data[167:166],
	       stageD_rg_data[169:168],
	       stageD_rg_data[165:96],
	       _theResult____h5156,
	       stageD_rg_data[79:0],
	       _theResult____h5156[6:0],
	       _theResult____h5156[11:7],
	       _theResult____h5156[19:15],
	       _theResult____h5156[24:20],
	       _theResult____h5156[31:27],
	       _theResult____h5156[31:20],
	       _theResult____h5156[14:12],
	       _theResult____h5156[31:27],
	       _theResult____h5156[31:25],
	       decoded_instr_funct10__h24941,
	       _theResult____h5156[31:20],
	       decoded_instr_imm12_S__h24943,
	       decoded_instr_imm13_SB__h24944,
	       _theResult____h5156[31:12],
	       decoded_instr_imm21_UJ__h24946,
	       _theResult____h5156[27:20],
	       _theResult____h5156[26:25] } ;
  assign stage1_rg_stage_input$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2186 &&
	     stageD_rg_full ;

  // register stage2_rg_full
  always@(WILL_FIRE_RL_stage2_rl_reset_begin or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stage2_rg_full$write_1__VAL_3 or WILL_FIRE_RL_rl_debug_run)
  case (1'b1)
    WILL_FIRE_RL_stage2_rl_reset_begin || WILL_FIRE_RL_rl_stage2_nonpipe:
	stage2_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage2_rg_full$D_IN = MUX_stage2_rg_full$write_1__VAL_3;
    WILL_FIRE_RL_rl_debug_run: stage2_rg_full$D_IN = 1'd0;
    default: stage2_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage2_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_stage2_rl_reset_begin ;

  // register stage2_rg_resetting
  assign stage2_rg_resetting$D_IN = WILL_FIRE_RL_stage2_rl_reset_begin ;
  assign stage2_rg_resetting$EN =
	     WILL_FIRE_RL_stage2_rl_reset_end ||
	     WILL_FIRE_RL_stage2_rl_reset_begin ;

  // register stage2_rg_stage2
  assign stage2_rg_stage2$D_IN =
	     { rg_cur_priv,
	       stage1_rg_stage_input[401:338],
	       stage1_rg_stage_input[263:232],
	       IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078,
	       x_out_data_to_stage2_rd__h9167,
	       x_out_data_to_stage2_addr__h9168,
	       x_out_data_to_stage2_val1__h9169,
	       x_out_data_to_stage2_val2__h9170,
	       x_out_data_to_stage2_val3__h9171,
	       stage1_rg_stage_input[151:145] == 7'b0000111 ||
	       (stage1_rg_stage_input[151:145] == 7'b1010011 ||
		stage1_rg_stage_input[151:145] == 7'b1000011 ||
		stage1_rg_stage_input[151:145] == 7'b1000111 ||
		stage1_rg_stage_input[151:145] == 7'b1001011 ||
		stage1_rg_stage_input[151:145] == 7'b1001111) &&
	       (stage1_rg_stage_input[104:98] != 7'h61 ||
		stage1_rg_stage_input[134:130] != 5'd0) &&
	       (stage1_rg_stage_input[104:98] != 7'h61 ||
		stage1_rg_stage_input[134:130] != 5'd1) &&
	       (stage1_rg_stage_input[104:98] != 7'h61 ||
		stage1_rg_stage_input[134:130] != 5'd2) &&
	       (stage1_rg_stage_input[104:98] != 7'h61 ||
		stage1_rg_stage_input[134:130] != 5'd3) &&
	       stage1_rg_stage_input[104:98] != 7'h71 &&
	       stage1_rg_stage_input[104:98] != 7'h51 &&
	       (stage1_rg_stage_input[104:98] != 7'h60 ||
		stage1_rg_stage_input[134:130] != 5'd2) &&
	       (stage1_rg_stage_input[104:98] != 7'h60 ||
		stage1_rg_stage_input[134:130] != 5'd3) &&
	       (stage1_rg_stage_input[104:98] != 7'h60 ||
		stage1_rg_stage_input[134:130] != 5'd0) &&
	       (stage1_rg_stage_input[104:98] != 7'h60 ||
		stage1_rg_stage_input[134:130] != 5'd1) &&
	       stage1_rg_stage_input[104:98] != 7'h70 &&
	       stage1_rg_stage_input[104:98] != 7'h50,
	       x_out_data_to_stage2_rounding_mode__h9173 } ;
  assign stage2_rg_stage2$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2098 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_11_07_OR_NOT_stage1_rg_s_ETC___d2101 ;

  // register stage3_rg_full
  always@(WILL_FIRE_RL_stage3_rl_reset or
	  WILL_FIRE_RL_rl_pipe or
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 or
	  WILL_FIRE_RL_rl_debug_run)
  case (1'b1)
    WILL_FIRE_RL_stage3_rl_reset: stage3_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage3_rg_full$D_IN =
	    IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2;
    WILL_FIRE_RL_rl_debug_run: stage3_rg_full$D_IN = 1'd0;
    default: stage3_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage3_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_stage3_rl_reset ;

  // register stage3_rg_stage3
  assign stage3_rg_stage3$D_IN =
	     { stage2_rg_stage2[363:268],
	       stage2_rg_stage2[365:364],
	       stage2_rg_stage2[267:265] == 3'd0 ||
	       IF_stage2_rg_stage2_15_BITS_267_TO_265_16_EQ_1_ETC___d176,
	       x_out_data_to_stage3_rd__h8177,
	       stage2_rg_stage2[267:265] != 3'd0 &&
	       stage2_rg_stage2[267:265] != 3'd1 &&
	       stage2_rg_stage2[267:265] != 3'd4 &&
	       stage2_rg_stage2[267:265] != 3'd2 &&
	       stage2_rg_stage2[267:265] != 3'd3,
	       stage2_rg_stage2[267:265] != 3'd0 &&
	       CASE_stage2_rg_stage2_BITS_267_TO_265_1_stage2_ETC__q26,
	       x_out_data_to_stage3_fpr_flags__h8180,
	       x_out_data_to_stage3_rd_val__h8181 } ;
  assign stage3_rg_stage3$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd2 ;

  // register stageD_rg_data
  assign stageD_rg_data$D_IN =
	     { imem_rg_pc,
	       stageF_rg_epoch,
	       stageF_rg_priv,
	       near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1830,
	       near_mem$imem_exc,
	       near_mem$imem_exc_code,
	       imem_rg_tval,
	       d_instr__h21463,
	       stageF_branch_predictor$predict_rsp } ;
  assign stageD_rg_data$EN = MUX_imem_rg_f3$write_1__SEL_1 ;

  // register stageD_rg_full
  always@(WILL_FIRE_RL_stageD_rl_reset or
	  WILL_FIRE_RL_rl_trap_fetch or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stageD_rg_full$write_1__VAL_8 or
	  WILL_FIRE_RL_rl_debug_run or
	  WILL_FIRE_RL_rl_stage1_trap or WILL_FIRE_RL_rl_stage1_xRET)
  case (1'b1)
    WILL_FIRE_RL_stageD_rl_reset || WILL_FIRE_RL_rl_trap_fetch ||
    WILL_FIRE_RL_rl_WFI_resume ||
    WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
    WILL_FIRE_RL_rl_finish_FENCE ||
    WILL_FIRE_RL_rl_finish_FENCE_I ||
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	stageD_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stageD_rg_full$D_IN = MUX_stageD_rg_full$write_1__VAL_8;
    WILL_FIRE_RL_rl_debug_run || WILL_FIRE_RL_rl_stage1_trap ||
    WILL_FIRE_RL_rl_stage1_xRET:
	stageD_rg_full$D_IN = 1'd0;
    default: stageD_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stageD_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_stageD_rl_reset ;

  // register stageF_rg_epoch
  always@(WILL_FIRE_RL_stageF_rl_reset or
	  WILL_FIRE_RL_rl_trap_fetch or
	  new_epoch__h24611 or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_imem_rg_f3$write_1__SEL_1 or
	  epoch__h25900 or WILL_FIRE_RL_rl_debug_run)
  case (1'b1)
    WILL_FIRE_RL_stageF_rl_reset: stageF_rg_epoch$D_IN = 2'd0;
    WILL_FIRE_RL_rl_trap_fetch: stageF_rg_epoch$D_IN = new_epoch__h24611;
    WILL_FIRE_RL_rl_WFI_resume: stageF_rg_epoch$D_IN = new_epoch__h24611;
    WILL_FIRE_RL_rl_finish_SFENCE_VMA:
	stageF_rg_epoch$D_IN = new_epoch__h24611;
    WILL_FIRE_RL_rl_finish_FENCE: stageF_rg_epoch$D_IN = new_epoch__h24611;
    WILL_FIRE_RL_rl_finish_FENCE_I: stageF_rg_epoch$D_IN = new_epoch__h24611;
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	stageF_rg_epoch$D_IN = new_epoch__h24611;
    MUX_imem_rg_f3$write_1__SEL_1: stageF_rg_epoch$D_IN = epoch__h25900;
    WILL_FIRE_RL_rl_debug_run: stageF_rg_epoch$D_IN = new_epoch__h24611;
    default: stageF_rg_epoch$D_IN = 2'b10 /* unspecified value */ ;
  endcase
  assign stageF_rg_epoch$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_stageF_rl_reset ;

  // register stageF_rg_full
  always@(WILL_FIRE_RL_stageF_rl_reset or
	  WILL_FIRE_RL_rl_trap_fetch or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  WILL_FIRE_RL_rl_pipe or stageF_rg_full or WILL_FIRE_RL_rl_debug_run)
  case (1'b1)
    WILL_FIRE_RL_stageF_rl_reset: stageF_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_trap_fetch || WILL_FIRE_RL_rl_WFI_resume ||
    WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
    WILL_FIRE_RL_rl_finish_FENCE ||
    WILL_FIRE_RL_rl_finish_FENCE_I ||
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	stageF_rg_full$D_IN = 1'd1;
    WILL_FIRE_RL_rl_pipe: stageF_rg_full$D_IN = stageF_rg_full;
    WILL_FIRE_RL_rl_debug_run: stageF_rg_full$D_IN = 1'd1;
    default: stageF_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stageF_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_stageF_rl_reset ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register stageF_rg_priv
  assign stageF_rg_priv$D_IN = rg_cur_priv ;
  assign stageF_rg_priv$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // submodule csr_regfile
  assign csr_regfile$access_permitted_1_csr_addr =
	     stage1_rg_stage_input_BITS_263_TO_232__q25[31:20] ;
  assign csr_regfile$access_permitted_1_priv = rg_cur_priv ;
  assign csr_regfile$access_permitted_1_read_not_write = 1'd0 ;
  assign csr_regfile$access_permitted_2_csr_addr =
	     stage1_rg_stage_input_BITS_263_TO_232__q25[31:20] ;
  assign csr_regfile$access_permitted_2_priv = rg_cur_priv ;
  assign csr_regfile$access_permitted_2_read_not_write =
	     rs1_val__h27551 == 64'd0 ;
  assign csr_regfile$csr_counter_read_fault_csr_addr = 12'h0 ;
  assign csr_regfile$csr_counter_read_fault_priv = 2'h0 ;
  always@(IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984)
  begin
    case (IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984)
      4'd8: csr_regfile$csr_ret_actions_from_priv = 2'b11;
      4'd9: csr_regfile$csr_ret_actions_from_priv = 2'b01;
      default: csr_regfile$csr_ret_actions_from_priv = 2'b0;
    endcase
  end
  always@(WILL_FIRE_RL_rl_stage1_interrupt or
	  csr_regfile$interrupt_pending or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  x_out_trap_info_exc_code__h8460 or
	  WILL_FIRE_RL_rl_stage1_trap or x_out_trap_info_exc_code__h12672)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_interrupt:
	  csr_regfile$csr_trap_actions_exc_code =
	      csr_regfile$interrupt_pending[3:0];
      WILL_FIRE_RL_rl_stage2_nonpipe:
	  csr_regfile$csr_trap_actions_exc_code =
	      x_out_trap_info_exc_code__h8460;
      WILL_FIRE_RL_rl_stage1_trap:
	  csr_regfile$csr_trap_actions_exc_code =
	      x_out_trap_info_exc_code__h12672;
      default: csr_regfile$csr_trap_actions_exc_code =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$csr_trap_actions_from_priv = rg_cur_priv ;
  assign csr_regfile$csr_trap_actions_interrupt =
	     !WILL_FIRE_RL_rl_stage2_nonpipe && !WILL_FIRE_RL_rl_stage1_trap ;
  assign csr_regfile$csr_trap_actions_pc =
	     (WILL_FIRE_RL_rl_stage1_interrupt ||
	      WILL_FIRE_RL_rl_stage1_trap) ?
	       stage1_rg_stage_input[401:338] :
	       value__h8423 ;
  always@(WILL_FIRE_RL_rl_stage1_interrupt or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  value__h8484 or WILL_FIRE_RL_rl_stage1_trap or value__h12717)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_interrupt:
	  csr_regfile$csr_trap_actions_xtval = 64'd0;
      WILL_FIRE_RL_rl_stage2_nonpipe:
	  csr_regfile$csr_trap_actions_xtval = value__h8484;
      WILL_FIRE_RL_rl_stage1_trap:
	  csr_regfile$csr_trap_actions_xtval = value__h12717;
      default: csr_regfile$csr_trap_actions_xtval =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$dcsr_break_enters_debug_cur_priv = rg_cur_priv ;
  assign csr_regfile$interrupt_pending_cur_priv = rg_cur_priv ;
  assign csr_regfile$m_external_interrupt_req_set_not_clear =
	     m_external_interrupt_req_set_not_clear ;
  assign csr_regfile$ma_update_fcsr_fflags_flags = stage3_rg_stage3[68:64] ;
  assign csr_regfile$ma_update_mstatus_fs_fs = 2'h3 ;
  assign csr_regfile$mav_csr_write_csr_addr =
	     (MUX_csr_regfile$mav_csr_write_1__SEL_1 ||
	      MUX_csr_regfile$mav_csr_write_1__SEL_2) ?
	       stage1_rg_stage_input_BITS_263_TO_232__q25[31:20] :
	       f_csr_reqs$D_OUT[75:64] ;
  always@(MUX_csr_regfile$mav_csr_write_1__SEL_1 or
	  rs1_val__h27096 or
	  MUX_csr_regfile$mav_csr_write_1__SEL_2 or
	  MUX_csr_regfile$mav_csr_write_2__VAL_2 or
	  WILL_FIRE_RL_rl_debug_write_csr or f_csr_reqs$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_csr_regfile$mav_csr_write_1__SEL_1:
	  csr_regfile$mav_csr_write_word = rs1_val__h27096;
      MUX_csr_regfile$mav_csr_write_1__SEL_2:
	  csr_regfile$mav_csr_write_word =
	      MUX_csr_regfile$mav_csr_write_2__VAL_2;
      WILL_FIRE_RL_rl_debug_write_csr:
	  csr_regfile$mav_csr_write_word = f_csr_reqs$D_OUT[63:0];
      default: csr_regfile$mav_csr_write_word =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$mav_read_csr_csr_addr = 12'h0 ;
  assign csr_regfile$read_csr_csr_addr =
	     stage1_rg_stage_input_BITS_263_TO_232__q25[31:20] ;
  assign csr_regfile$read_csr_port2_csr_addr = f_csr_reqs$D_OUT[75:64] ;
  assign csr_regfile$s_external_interrupt_req_set_not_clear =
	     s_external_interrupt_req_set_not_clear ;
  assign csr_regfile$software_interrupt_req_set_not_clear =
	     software_interrupt_req_set_not_clear ;
  assign csr_regfile$timer_interrupt_req_set_not_clear =
	     timer_interrupt_req_set_not_clear ;
  always@(WILL_FIRE_RL_rl_stage1_stop or
	  MUX_csr_regfile$write_dcsr_cause_priv_1__VAL_1 or
	  WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode or
	  WILL_FIRE_RL_rl_reset_complete)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_stop:
	  csr_regfile$write_dcsr_cause_priv_cause =
	      MUX_csr_regfile$write_dcsr_cause_priv_1__VAL_1;
      WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode:
	  csr_regfile$write_dcsr_cause_priv_cause = 3'd1;
      WILL_FIRE_RL_rl_reset_complete:
	  csr_regfile$write_dcsr_cause_priv_cause = 3'd3;
      default: csr_regfile$write_dcsr_cause_priv_cause =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$write_dcsr_cause_priv_priv =
	     (WILL_FIRE_RL_rl_stage1_stop ||
	      WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode) ?
	       rg_cur_priv :
	       2'b11 ;
  assign csr_regfile$write_dpc_pc =
	     MUX_csr_regfile$write_dpc_1__SEL_1 ?
	       stage1_rg_stage_input[401:338] :
	       soc_map$m_pc_reset_value ;
  assign csr_regfile$EN_server_reset_request_put =
	     CAN_FIRE_RL_rl_reset_start ;
  assign csr_regfile$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete ;
  assign csr_regfile$EN_mav_read_csr = 1'b0 ;
  assign csr_regfile$EN_mav_csr_write =
	     WILL_FIRE_RL_rl_stage1_CSRR_W &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 &&
	     stage1_rg_stage_input_BITS_263_TO_232__q25[19:15] != 5'd0 ||
	     WILL_FIRE_RL_rl_debug_write_csr ;
  assign csr_regfile$EN_ma_update_fcsr_fflags =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	     stage3_rg_stage3[70] ;
  assign csr_regfile$EN_ma_update_mstatus_fs =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	     (stage3_rg_stage3[70] || stage3_rg_stage3[69]) ;
  assign csr_regfile$EN_csr_trap_actions =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_trap ;
  assign csr_regfile$EN_csr_ret_actions = CAN_FIRE_RL_rl_stage1_xRET ;
  assign csr_regfile$EN_csr_minstret_incr =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd2 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 ||
	     WILL_FIRE_RL_rl_stage1_WFI ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ;
  assign csr_regfile$EN_write_dpc =
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ||
	     WILL_FIRE_RL_rl_reset_complete ;
  assign csr_regfile$EN_write_dcsr_cause_priv =
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ||
	     WILL_FIRE_RL_rl_reset_complete ;
  assign csr_regfile$EN_debug = 1'b0 ;

  // submodule f_csr_reqs
  assign f_csr_reqs$D_IN = hart0_csr_mem_server_request_put ;
  assign f_csr_reqs$ENQ = EN_hart0_csr_mem_server_request_put ;
  assign f_csr_reqs$DEQ =
	     WILL_FIRE_RL_rl_debug_write_csr ||
	     WILL_FIRE_RL_rl_debug_read_csr ;
  assign f_csr_reqs$CLR = 1'b0 ;

  // submodule f_csr_rsps
  assign f_csr_rsps$D_IN = csr_regfile$read_csr_port2[63:0] ;
  assign f_csr_rsps$ENQ = CAN_FIRE_RL_rl_debug_read_csr ;
  assign f_csr_rsps$DEQ = EN_hart0_csr_mem_server_response_get ;
  assign f_csr_rsps$CLR = 1'b0 ;

  // submodule f_fpr_reqs
  assign f_fpr_reqs$D_IN = hart0_fpr_mem_server_request_put ;
  assign f_fpr_reqs$ENQ = EN_hart0_fpr_mem_server_request_put ;
  assign f_fpr_reqs$DEQ =
	     WILL_FIRE_RL_rl_debug_write_fpr ||
	     WILL_FIRE_RL_rl_debug_read_fpr ;
  assign f_fpr_reqs$CLR = 1'b0 ;

  // submodule f_fpr_rsps
  assign f_fpr_rsps$D_IN = fpr_regfile$read_rs1_port2 ;
  assign f_fpr_rsps$ENQ = CAN_FIRE_RL_rl_debug_read_fpr ;
  assign f_fpr_rsps$DEQ = EN_hart0_fpr_mem_server_response_get ;
  assign f_fpr_rsps$CLR = 1'b0 ;

  // submodule f_gpr_reqs
  assign f_gpr_reqs$D_IN = hart0_gpr_mem_server_request_put ;
  assign f_gpr_reqs$ENQ = EN_hart0_gpr_mem_server_request_put ;
  assign f_gpr_reqs$DEQ =
	     WILL_FIRE_RL_rl_debug_write_gpr ||
	     WILL_FIRE_RL_rl_debug_read_gpr ;
  assign f_gpr_reqs$CLR = 1'b0 ;

  // submodule f_gpr_rsps
  assign f_gpr_rsps$D_IN = gpr_regfile$read_rs1_port2 ;
  assign f_gpr_rsps$ENQ = CAN_FIRE_RL_rl_debug_read_gpr ;
  assign f_gpr_rsps$DEQ = EN_hart0_gpr_mem_server_response_get ;
  assign f_gpr_rsps$CLR = 1'b0 ;

  // submodule f_redirects
  assign f_redirects$D_IN =
	     { new_epoch__h24611,
	       stage1_rg_stage_input[401:338],
	       x_out_next_pc__h9118 } ;
  assign f_redirects$ENQ = MUX_rg_epoch$write_1__SEL_1 ;
  assign f_redirects$DEQ =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 &&
	     f_redirects$EMPTY_N ;
  assign f_redirects$CLR = 1'b0 ;

  // submodule f_reset_reqs
  assign f_reset_reqs$ENQ = EN_hart0_server_reset_request_put ;
  assign f_reset_reqs$DEQ = CAN_FIRE_RL_rl_reset_start ;
  assign f_reset_reqs$CLR = 1'b0 ;

  // submodule f_reset_rsps
  assign f_reset_rsps$ENQ =
	     gpr_regfile_RDY_server_reset_response_get__952_ETC___d1970 &&
	     rg_state == 4'd1 ;
  assign f_reset_rsps$DEQ = EN_hart0_server_reset_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule f_run_halt_reqs
  assign f_run_halt_reqs$D_IN = hart0_server_run_halt_request_put ;
  assign f_run_halt_reqs$ENQ = EN_hart0_server_run_halt_request_put ;
  assign f_run_halt_reqs$DEQ =
	     WILL_FIRE_RL_rl_debug_halt_ignore || WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_debug_halt ||
	     WILL_FIRE_RL_rl_debug_run_ignore ;
  assign f_run_halt_reqs$CLR = 1'b0 ;

  // submodule f_run_halt_rsps
  assign f_run_halt_rsps$D_IN = !MUX_csr_regfile$write_dpc_1__SEL_1 ;
  assign f_run_halt_rsps$ENQ =
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ||
	     WILL_FIRE_RL_rl_debug_run ;
  assign f_run_halt_rsps$DEQ = EN_hart0_server_run_halt_response_get ;
  assign f_run_halt_rsps$CLR = 1'b0 ;

  // submodule fpr_regfile
  assign fpr_regfile$read_rs1_port2_rs1 = f_fpr_reqs$D_OUT[68:64] ;
  assign fpr_regfile$read_rs1_rs1 = stage1_rg_stage_input[139:135] ;
  assign fpr_regfile$read_rs2_rs2 = stage1_rg_stage_input[134:130] ;
  assign fpr_regfile$read_rs3_rs3 = stage1_rg_stage_input[129:125] ;
  assign fpr_regfile$write_rd_rd =
	     MUX_fpr_regfile$write_rd_1__SEL_1 ?
	       stage3_rg_stage3[75:71] :
	       f_fpr_reqs$D_OUT[68:64] ;
  assign fpr_regfile$write_rd_rd_val =
	     MUX_fpr_regfile$write_rd_1__SEL_1 ?
	       stage3_rg_stage3[63:0] :
	       f_fpr_reqs$D_OUT[63:0] ;
  assign fpr_regfile$EN_server_reset_request_put =
	     CAN_FIRE_RL_rl_reset_start ;
  assign fpr_regfile$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete ;
  assign fpr_regfile$EN_write_rd =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	     stage3_rg_stage3[69] ||
	     WILL_FIRE_RL_rl_debug_write_fpr ;

  // submodule gpr_regfile
  assign gpr_regfile$read_rs1_port2_rs1 = f_gpr_reqs$D_OUT[68:64] ;
  assign gpr_regfile$read_rs1_rs1 = stage1_rg_stage_input[139:135] ;
  assign gpr_regfile$read_rs2_rs2 = stage1_rg_stage_input[134:130] ;
  always@(MUX_csr_regfile$mav_csr_write_1__SEL_1 or
	  MUX_gpr_regfile$write_rd_1__SEL_2 or
	  stage1_rg_stage_input_BITS_263_TO_232__q25 or
	  WILL_FIRE_RL_rl_debug_write_gpr or
	  f_gpr_reqs$D_OUT or
	  MUX_gpr_regfile$write_rd_1__SEL_3 or stage3_rg_stage3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_csr_regfile$mav_csr_write_1__SEL_1 ||
      MUX_gpr_regfile$write_rd_1__SEL_2:
	  gpr_regfile$write_rd_rd =
	      stage1_rg_stage_input_BITS_263_TO_232__q25[11:7];
      WILL_FIRE_RL_rl_debug_write_gpr:
	  gpr_regfile$write_rd_rd = f_gpr_reqs$D_OUT[68:64];
      MUX_gpr_regfile$write_rd_1__SEL_3:
	  gpr_regfile$write_rd_rd = stage3_rg_stage3[75:71];
      default: gpr_regfile$write_rd_rd = 5'b01010 /* unspecified value */ ;
    endcase
  end
  always@(MUX_csr_regfile$mav_csr_write_1__SEL_1 or
	  MUX_gpr_regfile$write_rd_1__SEL_2 or
	  csr_regfile$read_csr or
	  WILL_FIRE_RL_rl_debug_write_gpr or
	  f_gpr_reqs$D_OUT or
	  MUX_gpr_regfile$write_rd_1__SEL_3 or stage3_rg_stage3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_csr_regfile$mav_csr_write_1__SEL_1 ||
      MUX_gpr_regfile$write_rd_1__SEL_2:
	  gpr_regfile$write_rd_rd_val = csr_regfile$read_csr[63:0];
      WILL_FIRE_RL_rl_debug_write_gpr:
	  gpr_regfile$write_rd_rd_val = f_gpr_reqs$D_OUT[63:0];
      MUX_gpr_regfile$write_rd_1__SEL_3:
	  gpr_regfile$write_rd_rd_val = stage3_rg_stage3[63:0];
      default: gpr_regfile$write_rd_rd_val =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign gpr_regfile$EN_server_reset_request_put =
	     CAN_FIRE_RL_rl_reset_start ;
  assign gpr_regfile$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete ;
  assign gpr_regfile$EN_write_rd =
	     WILL_FIRE_RL_rl_stage1_CSRR_W &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 ||
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	     !stage3_rg_stage3[69] ||
	     WILL_FIRE_RL_rl_debug_write_gpr ;

  // submodule near_mem
  assign near_mem$dmem_master_arready = dmem_master_arready ;
  assign near_mem$dmem_master_awready = dmem_master_awready ;
  assign near_mem$dmem_master_bid = dmem_master_bid ;
  assign near_mem$dmem_master_bresp = dmem_master_bresp ;
  assign near_mem$dmem_master_bvalid = dmem_master_bvalid ;
  assign near_mem$dmem_master_rdata = dmem_master_rdata ;
  assign near_mem$dmem_master_rid = dmem_master_rid ;
  assign near_mem$dmem_master_rlast = dmem_master_rlast ;
  assign near_mem$dmem_master_rresp = dmem_master_rresp ;
  assign near_mem$dmem_master_rvalid = dmem_master_rvalid ;
  assign near_mem$dmem_master_wready = dmem_master_wready ;
  assign near_mem$dmem_req_addr = x_out_data_to_stage2_addr__h9168 ;
  assign near_mem$dmem_req_amo_funct7 =
	     x_out_data_to_stage2_val1__h9169[6:0] ;
  assign near_mem$dmem_req_f3 =
	     stage1_rg_stage_input_BITS_263_TO_232__q25[14:12] ;
  assign near_mem$dmem_req_mstatus_MXR = csr_regfile$read_mstatus[19] ;
  always@(IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078)
  begin
    case (IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078)
      3'd1: near_mem$dmem_req_op = 2'd0;
      3'd2: near_mem$dmem_req_op = 2'd1;
      default: near_mem$dmem_req_op = 2'd2;
    endcase
  end
  assign near_mem$dmem_req_priv =
	     csr_regfile$read_mstatus[17] ?
	       csr_regfile$read_mstatus[12:11] :
	       rg_cur_priv ;
  assign near_mem$dmem_req_satp = csr_regfile$read_satp ;
  assign near_mem$dmem_req_sstatus_SUM = csr_regfile$read_sstatus[18] ;
  assign near_mem$dmem_req_store_value = x_out_data_to_stage2_val2__h9170 ;
  assign near_mem$imem_master_arready = imem_master_arready ;
  assign near_mem$imem_master_awready = imem_master_awready ;
  assign near_mem$imem_master_bid = imem_master_bid ;
  assign near_mem$imem_master_bresp = imem_master_bresp ;
  assign near_mem$imem_master_bvalid = imem_master_bvalid ;
  assign near_mem$imem_master_rdata = imem_master_rdata ;
  assign near_mem$imem_master_rid = imem_master_rid ;
  assign near_mem$imem_master_rlast = imem_master_rlast ;
  assign near_mem$imem_master_rresp = imem_master_rresp ;
  assign near_mem$imem_master_rvalid = imem_master_rvalid ;
  assign near_mem$imem_master_wready = imem_master_wready ;
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  MUX_near_mem$imem_req_2__VAL_1 or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or
	  MUX_imem_rg_tval$write_1__VAL_5 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_near_mem$imem_req_2__VAL_3 or
	  WILL_FIRE_RL_rl_trap_fetch or
	  MUX_near_mem$imem_req_2__VAL_4 or
	  MUX_near_mem$imem_req_1__SEL_5 or
	  WILL_FIRE_RL_rl_debug_run or MUX_near_mem$imem_req_2__VAL_6)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_1;
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  near_mem$imem_req_addr = MUX_imem_rg_tval$write_1__VAL_5;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_3;
      WILL_FIRE_RL_rl_trap_fetch:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_4;
      MUX_near_mem$imem_req_1__SEL_5:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_4;
      WILL_FIRE_RL_rl_debug_run:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_6;
      default: near_mem$imem_req_addr =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign near_mem$imem_req_f3 =
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ? imem_rg_f3 : 3'b010 ;
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_near_mem$imem_req_1__SEL_5 or
	  WILL_FIRE_RL_rl_debug_run or
	  csr_regfile$read_mstatus or
	  WILL_FIRE_RL_rl_trap_fetch or
	  rg_mstatus_MXR or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or imem_rg_mstatus_MXR)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1 ||
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
      MUX_near_mem$imem_req_1__SEL_5 ||
      WILL_FIRE_RL_rl_debug_run:
	  near_mem$imem_req_mstatus_MXR = csr_regfile$read_mstatus[19];
      WILL_FIRE_RL_rl_trap_fetch:
	  near_mem$imem_req_mstatus_MXR = rg_mstatus_MXR;
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  near_mem$imem_req_mstatus_MXR = imem_rg_mstatus_MXR;
      default: near_mem$imem_req_mstatus_MXR = 1'b0 /* unspecified value */ ;
    endcase
  end
  assign near_mem$imem_req_priv =
	     (MUX_imem_rg_f3$write_1__SEL_1 ||
	      WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	      WILL_FIRE_RL_rl_trap_fetch ||
	      MUX_near_mem$imem_req_1__SEL_5 ||
	      WILL_FIRE_RL_rl_debug_run) ?
	       rg_cur_priv :
	       imem_rg_priv ;
  assign near_mem$imem_req_satp =
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ?
	       imem_rg_satp :
	       csr_regfile$read_satp ;
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_near_mem$imem_req_1__SEL_5 or
	  WILL_FIRE_RL_rl_debug_run or
	  csr_regfile$read_sstatus or
	  WILL_FIRE_RL_rl_trap_fetch or
	  rg_sstatus_SUM or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or imem_rg_sstatus_SUM)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1 ||
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
      MUX_near_mem$imem_req_1__SEL_5 ||
      WILL_FIRE_RL_rl_debug_run:
	  near_mem$imem_req_sstatus_SUM = csr_regfile$read_sstatus[18];
      WILL_FIRE_RL_rl_trap_fetch:
	  near_mem$imem_req_sstatus_SUM = rg_sstatus_SUM;
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  near_mem$imem_req_sstatus_SUM = imem_rg_sstatus_SUM;
      default: near_mem$imem_req_sstatus_SUM = 1'b0 /* unspecified value */ ;
    endcase
  end
  assign near_mem$server_fence_request_put =
	     8'b10101010 /* unspecified value */  ;
  assign near_mem$EN_server_reset_request_put = CAN_FIRE_RL_rl_reset_start ;
  assign near_mem$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete ;
  assign near_mem$EN_imem_req =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 ||
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_debug_run ;
  assign near_mem$EN_dmem_req =
	     WILL_FIRE_RL_rl_pipe &&
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2098 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_11_07_OR_NOT_stage1_rg_s_ETC___d2101 &&
	     (IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 ==
	      3'd1 ||
	      IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 ==
	      3'd2 ||
	      IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 ==
	      3'd4) ;
  assign near_mem$EN_server_fence_i_request_put =
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ;
  assign near_mem$EN_server_fence_i_response_get =
	     WILL_FIRE_RL_rl_BREAK_cache_flush_finish ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ;
  assign near_mem$EN_server_fence_request_put = CAN_FIRE_RL_rl_stage1_FENCE ;
  assign near_mem$EN_server_fence_response_get = CAN_FIRE_RL_rl_finish_FENCE ;
  assign near_mem$EN_sfence_vma = WILL_FIRE_RL_rl_stage1_SFENCE_VMA ;

  // submodule soc_map
  assign soc_map$m_is_IO_addr_addr = 64'h0 ;
  assign soc_map$m_is_mem_addr_addr = 64'h0 ;
  assign soc_map$m_is_near_mem_IO_addr_addr = 64'h0 ;

  // submodule stage1_f_reset_reqs
  assign stage1_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stage1_f_reset_reqs$DEQ = CAN_FIRE_RL_stage1_rl_reset ;
  assign stage1_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage1_f_reset_rsps
  assign stage1_f_reset_rsps$ENQ = CAN_FIRE_RL_stage1_rl_reset ;
  assign stage1_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stage1_f_reset_rsps$CLR = 1'b0 ;

  // submodule stage2_f_reset_reqs
  assign stage2_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stage2_f_reset_reqs$DEQ = CAN_FIRE_RL_stage2_rl_reset_begin ;
  assign stage2_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage2_f_reset_rsps
  assign stage2_f_reset_rsps$ENQ = CAN_FIRE_RL_stage2_rl_reset_end ;
  assign stage2_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stage2_f_reset_rsps$CLR = 1'b0 ;

  // submodule stage2_fbox
  assign stage2_fbox$req_f7 =
	     stage1_rg_stage_input_BITS_263_TO_232__q25[31:25] ;
  assign stage2_fbox$req_opcode =
	     stage1_rg_stage_input_BITS_263_TO_232__q25[6:0] ;
  assign stage2_fbox$req_rm = x_out_data_to_stage2_rounding_mode__h9173 ;
  assign stage2_fbox$req_rs2 =
	     stage1_rg_stage_input_BITS_263_TO_232__q25[24:20] ;
  assign stage2_fbox$req_v1 = x_out_data_to_stage2_val1__h9169 ;
  assign stage2_fbox$req_v2 = x_out_data_to_stage2_val2__h9170 ;
  assign stage2_fbox$req_v3 = x_out_data_to_stage2_val3__h9171 ;
  assign stage2_fbox$EN_server_reset_request_put =
	     CAN_FIRE_RL_stage2_rl_reset_begin ;
  assign stage2_fbox$EN_server_reset_response_get =
	     CAN_FIRE_RL_stage2_rl_reset_end ;
  assign stage2_fbox$EN_req =
	     WILL_FIRE_RL_rl_pipe &&
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2098 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_11_07_OR_NOT_stage1_rg_s_ETC___d2101 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 ==
	     3'd5 ;

  // submodule stage2_mbox
  assign stage2_mbox$req_f3 =
	     stage1_rg_stage_input_BITS_263_TO_232__q25[14:12] ;
  assign stage2_mbox$req_is_OP_not_OP_32 =
	     !stage1_rg_stage_input_BITS_263_TO_232__q25[3] ;
  assign stage2_mbox$req_v1 = x_out_data_to_stage2_val1__h9169 ;
  assign stage2_mbox$req_v2 = x_out_data_to_stage2_val2__h9170 ;
  assign stage2_mbox$set_verbosity_verbosity = 4'h0 ;
  assign stage2_mbox$EN_set_verbosity = 1'b0 ;
  assign stage2_mbox$EN_req_reset = 1'b0 ;
  assign stage2_mbox$EN_rsp_reset = 1'b0 ;
  assign stage2_mbox$EN_req =
	     WILL_FIRE_RL_rl_pipe &&
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2098 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_11_07_OR_NOT_stage1_rg_s_ETC___d2101 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 ==
	     3'd3 ;

  // submodule stage3_f_reset_reqs
  assign stage3_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stage3_f_reset_reqs$DEQ = CAN_FIRE_RL_stage3_rl_reset ;
  assign stage3_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage3_f_reset_rsps
  assign stage3_f_reset_rsps$ENQ = CAN_FIRE_RL_stage3_rl_reset ;
  assign stage3_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stage3_f_reset_rsps$CLR = 1'b0 ;

  // submodule stageD_f_reset_reqs
  assign stageD_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stageD_f_reset_reqs$DEQ = CAN_FIRE_RL_stageD_rl_reset ;
  assign stageD_f_reset_reqs$CLR = 1'b0 ;

  // submodule stageD_f_reset_rsps
  assign stageD_f_reset_rsps$ENQ = CAN_FIRE_RL_stageD_rl_reset ;
  assign stageD_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stageD_f_reset_rsps$CLR = 1'b0 ;

  // submodule stageF_branch_predictor
  assign stageF_branch_predictor$predict_req_m_old_pc =
	     MUX_imem_rg_f3$write_1__SEL_1 ?
	       MUX_stageF_branch_predictor$predict_req_2__VAL_1 :
	       65'h0AAAAAAAAAAAAAAAA ;
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  next_pc__h25902 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  x_out_next_pc__h9118 or
	  MUX_imem_rg_pc$write_1__SEL_3 or
	  rg_next_pc or WILL_FIRE_RL_rl_debug_run or csr_regfile$read_dpc)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1:
	  stageF_branch_predictor$predict_req_pc = next_pc__h25902;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  stageF_branch_predictor$predict_req_pc = x_out_next_pc__h9118;
      MUX_imem_rg_pc$write_1__SEL_3:
	  stageF_branch_predictor$predict_req_pc = rg_next_pc;
      WILL_FIRE_RL_rl_debug_run:
	  stageF_branch_predictor$predict_req_pc = csr_regfile$read_dpc;
      default: stageF_branch_predictor$predict_req_pc =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign stageF_branch_predictor$EN_reset = 1'b0 ;
  assign stageF_branch_predictor$EN_predict_req =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_debug_run ;

  // submodule stageF_f_reset_reqs
  assign stageF_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stageF_f_reset_reqs$DEQ = CAN_FIRE_RL_stageF_rl_reset ;
  assign stageF_f_reset_reqs$CLR = 1'b0 ;

  // submodule stageF_f_reset_rsps
  assign stageF_f_reset_rsps$ENQ = CAN_FIRE_RL_stageF_rl_reset ;
  assign stageF_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stageF_f_reset_rsps$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_IF_stage1_rg_stage_input_12_BITS_151_TO_145_ETC___d1397 =
	     next_pc__h9103 == stage1_rg_stage_input[215:152] ;
  assign IF_NOT_csr_regfile_read_mstatus__0_BITS_14_TO__ETC___d966 =
	     NOT_csr_regfile_read_mstatus__0_BITS_14_TO_13__ETC___d883 ?
	       4'd1 :
	       4'd12 ;
  assign IF_NOT_stage1_rg_full_11_07_OR_NOT_stage1_rg_s_ETC___d2101 =
	     IF_IF_stage1_rg_stage_input_12_BITS_151_TO_145_ETC___d1397 ||
	     !stageF_rg_full ||
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 ;
  assign IF_NOT_stage1_rg_stage_input_12_BITS_112_TO_11_ETC___d910 =
	     NOT_stage1_rg_stage_input_12_BITS_112_TO_110_4_ETC___d423 ?
	       4'd12 :
	       4'd1 ;
  assign IF_NOT_stage1_rg_stage_input_12_BITS_335_TO_33_ETC___d1993 =
	     !IF_IF_stage1_rg_stage_input_12_BITS_151_TO_145_ETC___d1397 &&
	     stageF_rg_full &&
	     (!near_mem$imem_valid ||
	      NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_79_ETC___d1826) ;
  assign IF_NOT_stage2_rg_full_14_47_OR_stage2_rg_stage_ETC___d295 =
	     (!stage2_rg_full || stage2_rg_stage2[267:265] == 3'd0) ?
	       2'd0 :
	       CASE_stage2_rg_stage2_BITS_267_TO_265_1_IF_sta_ETC__q5 ;
  assign IF_csr_regfile_read_csr_IF_stage1_rg_full_11_T_ETC___d2313 =
	     csr_regfile$read_csr[63:0] | rs1_val__h27551 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1666 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
	      stageD_rg_data[79:77] == 3'b001) ?
	       instr__h20957 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
		 stageD_rg_data[79:77] == 3'b101) ?
		  instr__h21108 :
		  32'h0) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1667 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[79:77] == 3'b101) ?
	       instr__h20758 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1666 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1668 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[75:71] != 5'd0 &&
	      stageD_rg_data[79:77] == 3'b001 &&
	      csr_regfile$read_misa[3]) ?
	       instr__h20605 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1667 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1669 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
	      stageD_rg_data[79:77] == 3'b111) ?
	       instr__h19566 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1668 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1670 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
	      stageD_rg_data[79:77] == 3'b011) ?
	       instr__h19415 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1669 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1671 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[79:77] == 3'b111) ?
	       instr__h19216 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1670 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1673 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[79:76] == 4'b1001 &&
	      stageD_rg_data[75:71] == 5'd0 &&
	      stageD_rg_data[70:66] == 5'd0) ?
	       instr__h18967 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
		 stageD_rg_data[75:71] != 5'd0 &&
		 stageD_rg_data[79:77] == 3'b011) ?
		  instr__h19063 :
		  IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1671) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1675 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:74] == 6'b100111 &&
	      stageD_rg_data[70:69] == 2'b01) ?
	       instr__h18671 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:74] == 6'b100111 &&
		 stageD_rg_data[70:69] == 2'b0) ?
		  instr__h18809 :
		  IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1673) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1677 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:74] == 6'b100011 &&
	      stageD_rg_data[70:69] == 2'b01) ?
	       instr__h18397 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:74] == 6'b100011 &&
		 stageD_rg_data[70:69] == 2'b0) ?
		  instr__h18533 :
		  IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1675) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1679 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:74] == 6'b100011 &&
	      stageD_rg_data[70:69] == 2'b11) ?
	       instr__h18125 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:74] == 6'b100011 &&
		 stageD_rg_data[70:69] == 2'b10) ?
		  instr__h18261 :
		  IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1677) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1680 =
	     (csr_regfile_read_misa__7_BIT_2_412_AND_stageD__ETC___d1493 &&
	      stageD_rg_data[70:66] != 5'd0) ?
	       instr__h18030 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1679 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1681 =
	     (csr_regfile_read_misa__7_BIT_2_412_AND_stageD__ETC___d1487 &&
	      stageD_rg_data[70:66] != 5'd0) ?
	       instr__h17911 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1680 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1683 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b100 &&
	      stageD_rg_data[75:74] == 2'b01 &&
	      imm6__h16024 != 6'd0) ?
	       instr__h17616 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:77] == 3'b100 &&
		 stageD_rg_data[75:74] == 2'b10) ?
		  instr__h17733 :
		  IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1681) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1684 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b100 &&
	      stageD_rg_data[75:74] == 2'b0 &&
	      imm6__h16024 != 6'd0) ?
	       instr__h17427 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1683 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1685 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[79:77] == 3'b0 &&
	      stageD_rg_data[75:71] != 5'd0 &&
	      imm6__h16024 != 6'd0) ?
	       instr__h17238 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1684 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1687 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b011 &&
	      stageD_rg_data[75:71] == 5'd2 &&
	      nzimm10__h16693 != 10'd0) ?
	       instr__h16897 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
		 stageD_rg_data[79:77] == 3'b0 &&
		 nzimm10__h16908 != 10'd0) ?
		  instr__h17069 :
		  IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1685) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1689 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b0 &&
	      stageD_rg_data[75:71] != 5'd0 &&
	      imm6__h16024 != 6'd0 ||
	      csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b0 &&
	      stageD_rg_data[75:71] == 5'd0 &&
	      imm6__h16024 == 6'd0) ?
	       instr__h16415 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:77] == 3'b001 &&
		 stageD_rg_data[75:71] != 5'd0) ?
		  instr__h16642 :
		  IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1687) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1690 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b011 &&
	      stageD_rg_data[75:71] != 5'd0 &&
	      stageD_rg_data[75:71] != 5'd2 &&
	      imm6__h16024 != 6'd0) ?
	       instr__h16286 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1689 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1692 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b111) ?
	       instr__h15764 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:77] == 3'b010 &&
		 stageD_rg_data[75:71] != 5'd0) ?
		  instr__h16102 :
		  IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1690) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1693 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b110) ?
	       instr__h15447 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1692 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1694 =
	     (csr_regfile_read_misa__7_BIT_2_412_AND_stageD__ETC___d1493 &&
	      stageD_rg_data[70:66] == 5'd0) ?
	       instr__h15382 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1693 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1695 =
	     (csr_regfile_read_misa__7_BIT_2_412_AND_stageD__ETC___d1487 &&
	      stageD_rg_data[70:66] == 5'd0) ?
	       instr__h15266 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1694 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1696 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b101) ?
	       instr__h14813 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1695 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1697 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
	      stageD_rg_data[79:77] == 3'b110) ?
	       instr__h14584 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1696 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1698 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
	      stageD_rg_data[79:77] == 3'b010) ?
	       instr__h14389 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1697 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1699 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[79:77] == 3'b110) ?
	       instr__h14197 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1698 ;
  assign IF_near_mem_dmem_valid__38_AND_NOT_near_mem_dm_ETC___d265 =
	     (near_mem$dmem_valid && !near_mem$dmem_exc) ? 2'd2 : 2'd1 ;
  assign IF_near_mem_dmem_valid__38_THEN_IF_near_mem_dm_ETC___d141 =
	     near_mem$dmem_valid ? (near_mem$dmem_exc ? 2'd3 : 2'd2) : 2'd1 ;
  assign IF_rg_cur_priv_9_EQ_0b11_25_OR_rg_cur_priv_9_E_ETC___d954 =
	     ((rg_cur_priv == 2'b11 ||
	       rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[22]) &&
	      stage1_rg_stage_input[87:76] == 12'b000100000010) ?
	       4'd9 :
	       (rg_cur_priv_9_EQ_0b11_25_OR_rg_cur_priv_9_EQ_0_ETC___d952 ?
		  4'd11 :
		  4'd12) ;
  assign IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d916 =
	     ((stage1_rg_stage_input[112:110] == 3'b0 ||
	       stage1_rg_stage_input[112:110] == 3'b100 ||
	       stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b101 ||
	       stage1_rg_stage_input[112:110] == 3'b010 ||
	       stage1_rg_stage_input[112:110] == 3'b110 ||
	       stage1_rg_stage_input[112:110] == 3'b011) &&
	      (stage1_rg_stage_input[151:145] != 7'b0000111 ||
	       csr_regfile$read_mstatus[14:13] != 2'h0)) ?
	       4'd1 :
	       4'd12 ;
  assign IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d920 =
	     ((stage1_rg_stage_input[112:110] == 3'b0 ||
	       stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b010 ||
	       stage1_rg_stage_input[112:110] == 3'b011) &&
	      (stage1_rg_stage_input[151:145] != 7'b0100111 ||
	       csr_regfile$read_mstatus[14:13] != 2'h0)) ?
	       4'd1 :
	       4'd12 ;
  assign IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d1145 =
	     rs1_val_bypassed__h4798 +
	     SEXT_stage1_rg_stage_input_12_BITS_87_TO_76_33___d1144 ;
  assign IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d376 =
	     rs1_val_bypassed__h4798 == rs2_val_bypassed__h4804 ;
  assign IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d378 =
	     (rs1_val_bypassed__h4798 ^ 64'h8000000000000000) <
	     (rs2_val_bypassed__h4804 ^ 64'h8000000000000000) ;
  assign IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d380 =
	     rs1_val_bypassed__h4798 < rs2_val_bypassed__h4804 ;
  assign IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC__q22 =
	     IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d1145[31:0] ;
  assign IF_stage1_rg_stage_input_12_BITS_144_TO_140_23_ETC___d958 =
	     stage1_rg_stage_input_12_BITS_144_TO_140_23_EQ_ETC___d931 ?
	       4'd7 :
	       ((stage1_rg_stage_input[144:140] == 5'd0 &&
		 stage1_rg_stage_input[139:135] == 5'd0) ?
		  IF_stage1_rg_stage_input_12_BITS_87_TO_76_33_E_ETC___d956 :
		  4'd12) ;
  assign IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1264 =
	     ((stage1_rg_stage_input[151:145] == 7'b0010011 ||
	       stage1_rg_stage_input[151:145] == 7'b0110011) &&
	      (stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b101)) ?
	       alu_outputs___1_val1__h9449 :
	       IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1263 ;
  assign IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1265 =
	     ((stage1_rg_stage_input[151:145] == 7'b0110011 ||
	       stage1_rg_stage_input[151:145] == 7'b0111011) &&
	      stage1_rg_stage_input[104:98] == 7'b0000001) ?
	       rs1_val_bypassed__h4798 :
	       IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1264 ;
  assign IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1282 =
	     ((stage1_rg_stage_input[151:145] == 7'b0110011 ||
	       stage1_rg_stage_input[151:145] == 7'b0111011) &&
	      stage1_rg_stage_input[104:98] == 7'b0000001) ?
	       rs2_val_bypassed__h4804 :
	       CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q23 ;
  assign IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d705 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       stage1_rg_stage_input[112:110] != 3'b0 &&
	       stage1_rg_stage_input[112:110] != 3'b001 &&
	       stage1_rg_stage_input[112:110] != 3'b100 &&
	       stage1_rg_stage_input[112:110] != 3'b101 &&
	       stage1_rg_stage_input[112:110] != 3'b110 &&
	       stage1_rg_stage_input[112:110] != 3'b111 ||
	       IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d387 :
	       stage1_rg_stage_input[151:145] == 7'b1101111 ||
	       stage1_rg_stage_input[151:145] == 7'b1100111 ||
	       (stage1_rg_stage_input[151:145] != 7'b0110011 ||
		stage1_rg_stage_input[104:98] != 7'b0000001) &&
	       (stage1_rg_stage_input[151:145] != 7'b0111011 ||
		stage1_rg_stage_input[104:98] != 7'b0000001) &&
	       (stage1_rg_stage_input[151:145] != 7'b0010011 &&
		stage1_rg_stage_input[151:145] != 7'b0110011 ||
		stage1_rg_stage_input[112:110] != 3'b001 &&
		stage1_rg_stage_input[112:110] != 3'b101) &&
	       IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d702 ;
  assign IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d716 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       stage1_rg_stage_input[112:110] != 3'b0 &&
	       stage1_rg_stage_input[112:110] != 3'b001 &&
	       stage1_rg_stage_input[112:110] != 3'b100 &&
	       stage1_rg_stage_input[112:110] != 3'b101 &&
	       stage1_rg_stage_input[112:110] != 3'b110 &&
	       stage1_rg_stage_input[112:110] != 3'b111 ||
	       IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d711 :
	       stage1_rg_stage_input[151:145] != 7'b1101111 &&
	       stage1_rg_stage_input[151:145] != 7'b1100111 ;
  assign IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d898 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       (stage1_rg_stage_input[112:110] == 3'b0 ||
		stage1_rg_stage_input[112:110] == 3'b001 ||
		stage1_rg_stage_input[112:110] == 3'b100 ||
		stage1_rg_stage_input[112:110] == 3'b101 ||
		stage1_rg_stage_input[112:110] == 3'b110 ||
		stage1_rg_stage_input[112:110] == 3'b111) &&
	       IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d711 :
	       stage1_rg_stage_input[151:145] != 7'b1101111 &&
	       stage1_rg_stage_input[151:145] != 7'b1100111 &&
	       (stage1_rg_stage_input_12_BITS_151_TO_145_39_EQ_ETC___d736 ||
		IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d895) ;
  assign IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d900 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       (stage1_rg_stage_input[112:110] == 3'b0 ||
		stage1_rg_stage_input[112:110] == 3'b001 ||
		stage1_rg_stage_input[112:110] == 3'b100 ||
		stage1_rg_stage_input[112:110] == 3'b101 ||
		stage1_rg_stage_input[112:110] == 3'b110 ||
		stage1_rg_stage_input[112:110] == 3'b111) &&
	       IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d387 :
	       stage1_rg_stage_input[151:145] == 7'b1101111 ||
	       stage1_rg_stage_input[151:145] == 7'b1100111 ;
  assign IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 =
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ?
	       CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q20 :
	       3'd0 ;
  assign IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2013 =
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2011 ?
	       IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	       4'd0 &&
	       IF_NOT_stage1_rg_stage_input_12_BITS_335_TO_33_ETC___d1993 :
	       stage1_rg_full ;
  assign IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2016 =
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2013 &&
	     stageD_rg_full ||
	     !stageF_rg_full ||
	     !near_mem$imem_valid ||
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_79_ETC___d1826 ;
  assign IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2186 =
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2011 ?
	       IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	       4'd0 ||
	       IF_IF_stage1_rg_stage_input_12_BITS_151_TO_145_ETC___d1397 ||
	       !stageF_rg_full ||
	       near_mem$imem_valid &&
	       near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 :
	       !stage1_rg_full ;
  assign IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 =
	     (IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2186 ||
	      !stageD_rg_full) &&
	     stageF_rg_full &&
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 ;
  assign IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2255 =
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2011 ?
	       IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	       4'd0 &&
	       !IF_IF_stage1_rg_stage_input_12_BITS_151_TO_145_ETC___d1397 &&
	       stageF_rg_full &&
	       (!near_mem$imem_valid ||
		NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_79_ETC___d1826) :
	       stage1_rg_full ;
  assign IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 =
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ?
	       (stage1_rg_stage_input[332] ?
		  4'd12 :
		  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d981) :
	       4'd0 ;
  assign IF_stage1_rg_stage_input_12_BIT_333_136_THEN_s_ETC___d1139 =
	     stage1_rg_stage_input[333] ?
	       next_pc__h12433 :
	       next_pc___1__h12436 ;
  assign IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145 =
	     stage2_fbox$valid ? 2'd2 : 2'd1 ;
  assign IF_stage2_mbox_valid__42_THEN_2_ELSE_1___d143 =
	     stage2_mbox$valid ? 2'd2 : 2'd1 ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 =
	     stage2_rg_full ?
	       CASE_stage2_rg_stage2_BITS_267_TO_265_0_2_1_IF_ETC__q3 :
	       2'd0 ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d1988 =
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 ==
	     2'd1 &&
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d316 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d318) ||
	     stage1_rg_stage_input[332] ||
	     IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d705 &&
	     IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d716 ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d2081 =
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd2 &&
	     NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	     stage2_rg_stage2[267:265] != 3'd0 &&
	     CASE_stage2_rg_stage2_BITS_267_TO_265_1_stage2_ETC__q26 ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d2083 =
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd2 &&
	     NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	     (stage2_rg_stage2[267:265] == 3'd0 ||
	      CASE_stage2_rg_stage2_BITS_267_TO_265_1_NOT_st_ETC__q27) ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 =
	     stage2_rg_full ?
	       CASE_stage2_rg_stage2_BITS_267_TO_265_0_2_1_IF_ETC__q4 :
	       2'd0 ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d316 =
	     x_out_bypass_rd__h8714 == stage1_rg_stage_input[139:135] ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d318 =
	     x_out_bypass_rd__h8714 == stage1_rg_stage_input[134:130] ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903 =
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 ==
	     2'd1 &&
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d316 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d318) ||
	     !stage1_rg_stage_input[332] &&
	     (IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d898 ||
	      IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d900) ;
  assign IF_stage2_rg_stage2_15_BIT_3_05_OR_stage2_rg_s_ETC___d266 =
	     (stage2_rg_stage2[3] || stage2_rg_stage2[264:260] == 5'd0) ?
	       2'd0 :
	       IF_near_mem_dmem_valid__38_AND_NOT_near_mem_dm_ETC___d265 ;
  assign IF_stage2_rg_stage2_15_BIT_3_05_THEN_IF_near_m_ETC___d290 =
	     stage2_rg_stage2[3] ?
	       IF_near_mem_dmem_valid__38_AND_NOT_near_mem_dm_ETC___d265 :
	       2'd0 ;
  assign NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 =
	     cur_verbosity__h3256 > 4'd1 ;
  assign NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d1973 =
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 !=
	      2'd1 ||
	      !IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d316 &&
	      !IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d318) &&
	     !stage1_rg_stage_input[332] &&
	     (IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d898 ||
	      IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d900) ;
  assign NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 =
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 !=
	      2'd1 ||
	      !IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d316 &&
	      !IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d318) &&
	     (stage1_rg_stage_input[332] ||
	      IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d705 &&
	      IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d716) ;
  assign NOT_cfg_verbosity_read__8_ULE_1_177___d2178 = cfg_verbosity > 4'd1 ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2275 =
	     !csr_regfile$interrupt_pending[4] ||
	     !stage1_rg_stage_input[332] &&
	     (IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d898 ||
	      IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d900) ;
  assign NOT_csr_regfile_read_mstatus__0_BITS_14_TO_13__ETC___d883 =
	     csr_regfile$read_mstatus[14:13] != 2'h0 &&
	     CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q13 &&
	     ((stage1_rg_stage_input[112:110] == 3'b111) ?
		csr_regfile$read_frm != 3'b101 &&
		csr_regfile$read_frm != 3'b110 &&
		csr_regfile$read_frm != 3'b111 :
		stage1_rg_stage_input[112:110] != 3'b101 &&
		stage1_rg_stage_input[112:110] != 3'b110) ;
  assign NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2321 =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     stageF_branch_predictor$RDY_predict_req ;
  assign NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2345 =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     stageF_branch_predictor$RDY_predict_req &&
	     near_mem$RDY_server_fence_i_response_get ;
  assign NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2357 =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     stageF_branch_predictor$RDY_predict_req &&
	     near_mem$RDY_server_fence_response_get ;
  assign NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2433 =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     stageF_branch_predictor$RDY_predict_req &&
	     f_run_halt_rsps$FULL_N &&
	     f_run_halt_reqs$EMPTY_N ;
  assign NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_79_ETC___d1824 =
	     !near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9___d1797 &&
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	      imem_rg_pc[1:0] != 2'b0 ||
	      near_mem$imem_instr[1:0] != 2'b11) &&
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] == 2'b11) ;
  assign NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_79_ETC___d1826 =
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_79_ETC___d1824 &&
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	      imem_rg_pc[1:0] != 2'b0 ||
	      near_mem$imem_instr[1:0] == 2'b11) ;
  assign NOT_rg_cur_priv_9_EQ_0b11_25_376_AND_NOT_rg_cu_ETC___d1382 =
	     (rg_cur_priv != 2'b11 &&
	      (rg_cur_priv != 2'b01 || csr_regfile$read_mstatus[20]) ||
	      stage1_rg_stage_input[104:98] != 7'b0001001) &&
	     stage1_rg_stage_input[144:140] == 5'd0 &&
	     stage1_rg_stage_input[139:135] == 5'd0 &&
	     stage1_rg_stage_input[87:76] == 12'b000000000001 ;
  assign NOT_stage1_rg_full_11_07_OR_stage1_rg_stage_in_ETC___d2039 =
	     (!stage1_rg_full ||
	      stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d1988 ||
	      IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	      4'd0) &&
	     (!stage1_rg_full ||
	      !stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) ;
  assign NOT_stage1_rg_full_11_07_OR_stage1_rg_stage_in_ETC___d2042 =
	     (NOT_stage1_rg_full_11_07_OR_stage1_rg_stage_in_ETC___d2039 ||
	      !rg_stop_req && !rg_step_count) &&
	     (!csr_regfile$interrupt_pending[4] ||
	      NOT_stage1_rg_full_11_07_OR_stage1_rg_stage_in_ETC___d2039) ;
  assign NOT_stage1_rg_full_11_07_OR_stage1_rg_stage_in_ETC___d2043 =
	     (!stage1_rg_full ||
	      stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d1988) &&
	     (!stage1_rg_full ||
	      !stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) ;
  assign NOT_stage1_rg_stage_input_12_BITS_112_TO_110_4_ETC___d423 =
	     (stage1_rg_stage_input[112:110] != 3'b0 ||
	      stage1_rg_stage_input[151:145] == 7'b0110011 &&
	      stage1_rg_stage_input[262]) &&
	     (stage1_rg_stage_input[112:110] != 3'b0 ||
	      stage1_rg_stage_input[151:145] != 7'b0110011 ||
	      !stage1_rg_stage_input[262]) &&
	     stage1_rg_stage_input[112:110] != 3'b010 &&
	     stage1_rg_stage_input[112:110] != 3'b011 &&
	     stage1_rg_stage_input[112:110] != 3'b100 &&
	     stage1_rg_stage_input[112:110] != 3'b110 &&
	     stage1_rg_stage_input[112:110] != 3'b111 ;
  assign NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d1057 =
	     (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd0 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd1 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd2 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd3 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd4 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd5 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd6 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd7 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd8 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd9 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd10 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd11 ;
  assign NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d1979 =
	     (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d1973 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719) &&
	     (rg_stop_req || rg_step_count) ;
  assign NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d1991 =
	     NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d1979 ||
	     csr_regfile$interrupt_pending[4] &&
	     (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d1973 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719) ||
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	     2'd2 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	     2'd0 ||
	     !stage1_rg_full ||
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d1988 ;
  assign NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d2088 =
	     (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903 ||
	      !rg_stop_req && !rg_step_count) &&
	     (!csr_regfile$interrupt_pending[4] ||
	      !stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) ;
  assign NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d2090 =
	     NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d2088 &&
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	      2'd2 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	      2'd0) &&
	     stage1_rg_full &&
	     (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d1973) ;
  assign NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d2399 =
	     (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d1973) &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd0 ||
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	     NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 ;
  assign NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d2409 =
	     NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d2399 &&
	     (rg_stop_req || rg_step_count) ||
	     csr_regfile$interrupt_pending[4] &&
	     NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d2399 ;
  assign NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 =
	     !stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 !=
	     2'd1 ||
	     !IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d316 &&
	     !IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d318 ;
  assign NOT_stage1_rg_stage_input_12_BIT_332_38_24_AND_ETC___d2274 =
	     !stage1_rg_stage_input[332] &&
	     (IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d898 ||
	      IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d900) ||
	     !rg_stop_req && !rg_step_count ;
  assign SEXT_stage1_rg_stage_input_12_BITS_87_TO_76_33___d1144 =
	     { {52{stage1_rg_stage_input_BITS_87_TO_76__q21[11]}},
	       stage1_rg_stage_input_BITS_87_TO_76__q21 } ;
  assign SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1477 =
	     { {9{offset__h14760[11]}}, offset__h14760 } ;
  assign SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1502 =
	     { {4{offset__h15391[8]}}, offset__h15391 } ;
  assign _theResult_____1_fst__h10730 =
	     (stage1_rg_stage_input[112:110] == 3'b0 &&
	      stage1_rg_stage_input[151:145] == 7'b0110011 &&
	      stage1_rg_stage_input[262]) ?
	       rd_val___1__h10726 :
	       _theResult_____1_fst__h10737 ;
  assign _theResult_____1_fst__h10765 =
	     rs1_val_bypassed__h4798 & _theResult___snd__h13037 ;
  assign _theResult____h35413 =
	     (delta_CPI_instrs__h35412 == 64'd0) ?
	       delta_CPI_instrs___1__h35448 :
	       delta_CPI_instrs__h35412 ;
  assign _theResult____h5156 = x_out_data_to_stage1_instr__h13839 ;
  assign _theResult___fst__h10855 =
	     (stage1_rg_stage_input[112:110] == 3'b001 &&
	      !stage1_rg_stage_input[257]) ?
	       rd_val___1__h13099 :
	       _theResult___fst__h10862 ;
  assign _theResult___fst__h10862 =
	     stage1_rg_stage_input[262] ?
	       rd_val___1__h13181 :
	       rd_val___1__h13152 ;
  assign _theResult___fst__h10942 =
	     { {32{rs1_val_bypassed798_BITS_31_TO_0_SRL_rs2_val_b_ETC__q8[31]}},
	       rs1_val_bypassed798_BITS_31_TO_0_SRL_rs2_val_b_ETC__q8 } ;
  assign _theResult___fst__h21495 =
	     (near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 &&
	      imem_rg_pc[1:0] == 2'b0 &&
	      near_mem$imem_instr[1:0] != 2'b11) ?
	       instr_out___1__h21497 :
	       _theResult___fst__h21523 ;
  assign _theResult___fst__h21523 =
	     (near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 &&
	      imem_rg_pc[1:0] != 2'b0 &&
	      near_mem$imem_instr[17:16] != 2'b11) ?
	       instr_out___1__h21525 :
	       near_mem$imem_instr ;
  assign _theResult___fst_rd_val__h8693 =
	     (stage2_rg_stage2[3] || stage2_rg_stage2[264:260] == 5'd0) ?
	       stage2_rg_stage2[195:132] :
	       near_mem$dmem_word64 ;
  assign _theResult___fst_rd_val__h8704 =
	     stage2_rg_stage2[3] ?
	       stage2_rg_stage2[195:132] :
	       stage2_fbox$word_fst ;
  assign _theResult___snd__h13037 =
	     (stage1_rg_stage_input[151:145] == 7'b0010011) ?
	       SEXT_stage1_rg_stage_input_12_BITS_87_TO_76_33___d1144 :
	       rs2_val_bypassed__h4804 ;
  assign _theResult___snd_rd_val__h8845 =
	     stage2_rg_stage2[3] ?
	       data_to_stage3_rd_val__h8131 :
	       stage2_rg_stage2[195:132] ;
  assign _theResult___snd_rd_val__h8851 =
	     stage2_rg_stage2[3] ?
	       stage2_fbox$word_fst :
	       stage2_rg_stage2[195:132] ;
  assign alu_outputs___1_addr__h9308 =
	     IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d387 ?
	       branch_target__h9287 :
	       IF_stage1_rg_stage_input_12_BIT_333_136_THEN_s_ETC___d1139 ;
  assign alu_outputs___1_addr__h9332 =
	     stage1_rg_stage_input[401:338] +
	     { {43{stage1_rg_stage_input_BITS_30_TO_10__q2[20]}},
	       stage1_rg_stage_input_BITS_30_TO_10__q2 } ;
  assign alu_outputs___1_addr__h9361 =
	     { IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d1145[63:1],
	       1'd0 } ;
  assign alu_outputs___1_addr__h9644 =
	     rs1_val_bypassed__h4798 +
	     { {52{stage1_rg_stage_input_BITS_75_TO_64__q6[11]}},
	       stage1_rg_stage_input_BITS_75_TO_64__q6 } ;
  assign alu_outputs___1_exc_code__h9917 =
	     (stage1_rg_stage_input[112:110] == 3'b0) ?
	       (stage1_rg_stage_input_12_BITS_144_TO_140_23_EQ_ETC___d931 ?
		  4'd2 :
		  ((stage1_rg_stage_input[144:140] == 5'd0 &&
		    stage1_rg_stage_input[139:135] == 5'd0) ?
		     CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q16 :
		     4'd2)) :
	       4'd2 ;
  assign alu_outputs___1_val1__h10146 =
	     (stage1_rg_stage_input[151:145] == 7'b1010011 &&
	      (stage1_rg_stage_input[104:98] == 7'h69 &&
	       (stage1_rg_stage_input[134:130] == 5'd0 ||
		stage1_rg_stage_input[134:130] == 5'd1 ||
		stage1_rg_stage_input[134:130] == 5'd2 ||
		stage1_rg_stage_input[134:130] == 5'd3) ||
	       stage1_rg_stage_input[104:98] == 7'h79 ||
	       stage1_rg_stage_input[104:98] == 7'h68 &&
	       (stage1_rg_stage_input[134:130] == 5'd0 ||
		stage1_rg_stage_input[134:130] == 5'd1 ||
		stage1_rg_stage_input[134:130] == 5'd2 ||
		stage1_rg_stage_input[134:130] == 5'd3) ||
	       stage1_rg_stage_input[104:98] == 7'h78)) ?
	       rs1_val_bypassed__h4798 :
	       frs1_val_bypassed__h4809 ;
  assign alu_outputs___1_val1__h9449 =
	     (stage1_rg_stage_input[112:110] == 3'b001) ?
	       rd_val__h12932 :
	       (stage1_rg_stage_input[262] ?
		  rd_val__h13005 :
		  rd_val__h12983) ;
  assign alu_outputs___1_val1__h9490 =
	     (stage1_rg_stage_input[112:110] == 3'b0 &&
	      (stage1_rg_stage_input[151:145] != 7'b0110011 ||
	       !stage1_rg_stage_input[262])) ?
	       rd_val___1__h10718 :
	       _theResult_____1_fst__h10730 ;
  assign alu_outputs___1_val1__h9516 =
	     (stage1_rg_stage_input[112:110] == 3'b0) ?
	       rd_val___1__h13068 :
	       _theResult___fst__h10855 ;
  assign alu_outputs___1_val1__h9561 = { {32{v32__h9550[31]}}, v32__h9550 } ;
  assign alu_outputs___1_val1__h9580 =
	     stage1_rg_stage_input[401:338] + alu_outputs___1_val1__h9561 ;
  assign alu_outputs___1_val1__h9921 =
	     stage1_rg_stage_input[112] ?
	       { 59'd0, stage1_rg_stage_input[139:135] } :
	       rs1_val_bypassed__h4798 ;
  assign alu_outputs___1_val1__h9945 =
	     { 57'd0, stage1_rg_stage_input[104:98] } ;
  assign alu_outputs___1_val2__h9646 =
	     (stage1_rg_stage_input[151:145] == 7'b0100111) ?
	       frs2_val_bypassed__h4814 :
	       rs2_val_bypassed__h4804 ;
  assign branch_target__h9287 =
	     stage1_rg_stage_input[401:338] +
	     { {51{stage1_rg_stage_input_BITS_63_TO_51__q1[12]}},
	       stage1_rg_stage_input_BITS_63_TO_51__q1 } ;
  assign cpi__h35415 = x__h35414 / 64'd10 ;
  assign cpifrac__h35416 = x__h35414 % 64'd10 ;
  assign csr_regfile_RDY_server_reset_request_put__933__ETC___d1945 =
	     csr_regfile$RDY_server_reset_request_put &&
	     f_reset_reqs$EMPTY_N &&
	     stageF_f_reset_reqs$FULL_N &&
	     stageD_f_reset_reqs$FULL_N &&
	     stage1_f_reset_reqs$FULL_N &&
	     stage2_f_reset_reqs$FULL_N &&
	     stage3_f_reset_reqs$FULL_N ;
  assign csr_regfile_RDY_server_reset_response_get__955_ETC___d1967 =
	     csr_regfile$RDY_server_reset_response_get &&
	     stageF_f_reset_rsps$EMPTY_N &&
	     stageD_f_reset_rsps$EMPTY_N &&
	     stage1_f_reset_rsps$EMPTY_N &&
	     stage2_f_reset_rsps$EMPTY_N &&
	     stage3_f_reset_rsps$EMPTY_N &&
	     f_reset_rsps$FULL_N ;
  assign csr_regfile_read_csr_mcycle__8_MINUS_rg_start__ETC___d2419 =
	     delta_CPI_cycles__h35411 * 64'd10 ;
  assign csr_regfile_read_misa__7_BIT_2_412_AND_stageD__ETC___d1487 =
	     csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	     stageD_rg_data[79:76] == 4'b1000 &&
	     stageD_rg_data[75:71] != 5'd0 ;
  assign csr_regfile_read_misa__7_BIT_2_412_AND_stageD__ETC___d1493 =
	     csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	     stageD_rg_data[79:76] == 4'b1001 &&
	     stageD_rg_data[75:71] != 5'd0 ;
  assign csr_regfile_read_mstatus__0_BITS_14_TO_13_2_EQ_ETC___d690 =
	     csr_regfile$read_mstatus[14:13] == 2'h0 ||
	     CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q11 ||
	     ((stage1_rg_stage_input[112:110] == 3'b111) ?
		csr_regfile$read_frm == 3'b101 ||
		csr_regfile$read_frm == 3'b110 ||
		csr_regfile$read_frm == 3'b111 :
		stage1_rg_stage_input[112:110] == 3'b101 ||
		stage1_rg_stage_input[112:110] == 3'b110) ;
  assign cur_verbosity__h3256 =
	     (csr_regfile$read_csr_minstret < cfg_logdelay) ?
	       4'd0 :
	       cfg_verbosity ;
  assign d_instr__h21463 =
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9___d1797 ?
	       instr_out___1__h21465 :
	       _theResult___fst__h21495 ;
  assign data_to_stage2_addr__h9155 = x_out_data_to_stage2_addr__h9168 ;
  assign data_to_stage3_rd_val__h8131 =
	     stage2_rg_stage2[3] ?
	       ((stage2_rg_stage2[282:280] == 3'b010) ?
		  { 32'hFFFFFFFF, near_mem$dmem_word64[31:0] } :
		  near_mem$dmem_word64) :
	       near_mem$dmem_word64 ;
  assign decoded_instr_funct10__h24941 =
	     { _theResult____h5156[31:25], _theResult____h5156[14:12] } ;
  assign decoded_instr_imm12_S__h24943 =
	     { _theResult____h5156[31:25], _theResult____h5156[11:7] } ;
  assign decoded_instr_imm13_SB__h24944 =
	     { _theResult____h5156[31],
	       _theResult____h5156[7],
	       _theResult____h5156[30:25],
	       _theResult____h5156[11:8],
	       1'b0 } ;
  assign decoded_instr_imm21_UJ__h24946 =
	     { _theResult____h5156[31],
	       _theResult____h5156[19:12],
	       _theResult____h5156[20],
	       _theResult____h5156[30:21],
	       1'b0 } ;
  assign delta_CPI_cycles__h35411 =
	     csr_regfile$read_csr_mcycle - rg_start_CPI_cycles ;
  assign delta_CPI_instrs___1__h35448 = delta_CPI_instrs__h35412 + 64'd1 ;
  assign delta_CPI_instrs__h35412 =
	     csr_regfile$read_csr_minstret - rg_start_CPI_instrs ;
  assign epoch__h25900 =
	     f_redirects$EMPTY_N ?
	       f_redirects$D_OUT[129:128] :
	       stageF_rg_epoch ;
  assign fall_through_pc__h9102 =
	     stage1_rg_stage_input[401:338] +
	     (stage1_rg_stage_input[333] ? 64'd4 : 64'd2) ;
  assign frs1_val_bypassed__h4809 =
	     (IF_NOT_stage2_rg_full_14_47_OR_stage2_rg_stage_ETC___d295 ==
	      2'd2 &&
	      x_out_fbypass_rd__h8859 == stage1_rg_stage_input[139:135]) ?
	       x_out_fbypass_rd_val__h8860 :
	       rd_val__h13601 ;
  assign frs2_val_bypassed__h4814 =
	     (IF_NOT_stage2_rg_full_14_47_OR_stage2_rg_stage_ETC___d295 ==
	      2'd2 &&
	      x_out_fbypass_rd__h8859 == stage1_rg_stage_input[134:130]) ?
	       x_out_fbypass_rd_val__h8860 :
	       rd_val__h13664 ;
  assign gpr_regfile_RDY_server_reset_response_get__952_ETC___d1970 =
	     gpr_regfile$RDY_server_reset_response_get &&
	     fpr_regfile$RDY_server_reset_response_get &&
	     near_mem$RDY_server_reset_response_get &&
	     csr_regfile_RDY_server_reset_response_get__955_ETC___d1967 ;
  assign imm12__h14053 = { 4'd0, offset__h13925 } ;
  assign imm12__h14390 = { 5'd0, offset__h14332 } ;
  assign imm12__h16026 = { {6{imm6__h16024[5]}}, imm6__h16024 } ;
  assign imm12__h16695 = { {2{nzimm10__h16693[9]}}, nzimm10__h16693 } ;
  assign imm12__h16910 = { 2'd0, nzimm10__h16908 } ;
  assign imm12__h17106 = { 6'b0, imm6__h16024 } ;
  assign imm12__h17443 = { 6'b010000, imm6__h16024 } ;
  assign imm12__h19064 = { 3'd0, offset__h18978 } ;
  assign imm12__h19416 = { 4'd0, offset__h19350 } ;
  assign imm20__h16154 = { {14{imm6__h16024[5]}}, imm6__h16024 } ;
  assign imm6__h16024 = { stageD_rg_data[76], stageD_rg_data[70:66] } ;
  assign instr___1__h13875 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[75:71] != 5'd0 &&
	      stageD_rg_data[79:77] == 3'b010) ?
	       instr__h14052 :
	       IF_csr_regfile_read_misa__7_BIT_2_412_AND_stag_ETC___d1699 ;
  assign instr__h14052 =
	     { imm12__h14053, 8'd18, stageD_rg_data[75:71], 7'b0000011 } ;
  assign instr__h14197 =
	     { 4'd0,
	       stageD_rg_data[72:71],
	       stageD_rg_data[76],
	       stageD_rg_data[70:66],
	       8'd18,
	       offset_BITS_4_TO_0___h14321,
	       7'b0100011 } ;
  assign instr__h14389 =
	     { imm12__h14390, rs1__h14391, 3'b010, rd__h14392, 7'b0000011 } ;
  assign instr__h14584 =
	     { 5'd0,
	       stageD_rg_data[69],
	       stageD_rg_data[76],
	       rd__h14392,
	       rs1__h14391,
	       3'b010,
	       offset_BITS_4_TO_0___h14752,
	       7'b0100011 } ;
  assign instr__h14813 =
	     { SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1477[20],
	       SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1477[10:1],
	       SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1477[11],
	       SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1477[19:12],
	       12'd111 } ;
  assign instr__h15266 = { 12'd0, stageD_rg_data[75:71], 15'd103 } ;
  assign instr__h15382 = { 12'd0, stageD_rg_data[75:71], 15'd231 } ;
  assign instr__h15447 =
	     { SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1502[12],
	       SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1502[10:5],
	       5'd0,
	       rs1__h14391,
	       3'b0,
	       SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1502[4:1],
	       SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1502[11],
	       7'b1100011 } ;
  assign instr__h15764 =
	     { SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1502[12],
	       SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1502[10:5],
	       5'd0,
	       rs1__h14391,
	       3'b001,
	       SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1502[4:1],
	       SEXT_stageD_rg_data_407_BIT_76_424_CONCAT_stag_ETC___d1502[11],
	       7'b1100011 } ;
  assign instr__h16102 =
	     { imm12__h16026, 8'd0, stageD_rg_data[75:71], 7'b0010011 } ;
  assign instr__h16286 =
	     { imm20__h16154, stageD_rg_data[75:71], 7'b0110111 } ;
  assign instr__h16415 =
	     { imm12__h16026,
	       stageD_rg_data[75:71],
	       3'b0,
	       stageD_rg_data[75:71],
	       7'b0010011 } ;
  assign instr__h16642 =
	     { imm12__h16026,
	       stageD_rg_data[75:71],
	       3'b0,
	       stageD_rg_data[75:71],
	       7'b0011011 } ;
  assign instr__h16897 =
	     { imm12__h16695,
	       stageD_rg_data[75:71],
	       3'b0,
	       stageD_rg_data[75:71],
	       7'b0010011 } ;
  assign instr__h17069 = { imm12__h16910, 8'd16, rd__h14392, 7'b0010011 } ;
  assign instr__h17238 =
	     { imm12__h17106,
	       stageD_rg_data[75:71],
	       3'b001,
	       stageD_rg_data[75:71],
	       7'b0010011 } ;
  assign instr__h17427 =
	     { imm12__h17106, rs1__h14391, 3'b101, rs1__h14391, 7'b0010011 } ;
  assign instr__h17616 =
	     { imm12__h17443, rs1__h14391, 3'b101, rs1__h14391, 7'b0010011 } ;
  assign instr__h17733 =
	     { imm12__h16026, rs1__h14391, 3'b111, rs1__h14391, 7'b0010011 } ;
  assign instr__h17911 =
	     { 7'b0,
	       stageD_rg_data[70:66],
	       8'd0,
	       stageD_rg_data[75:71],
	       7'b0110011 } ;
  assign instr__h18030 =
	     { 7'b0,
	       stageD_rg_data[70:66],
	       stageD_rg_data[75:71],
	       3'b0,
	       stageD_rg_data[75:71],
	       7'b0110011 } ;
  assign instr__h18125 =
	     { 7'b0,
	       rd__h14392,
	       rs1__h14391,
	       3'b111,
	       rs1__h14391,
	       7'b0110011 } ;
  assign instr__h18261 =
	     { 7'b0,
	       rd__h14392,
	       rs1__h14391,
	       3'b110,
	       rs1__h14391,
	       7'b0110011 } ;
  assign instr__h18397 =
	     { 7'b0,
	       rd__h14392,
	       rs1__h14391,
	       3'b100,
	       rs1__h14391,
	       7'b0110011 } ;
  assign instr__h18533 =
	     { 7'b0100000,
	       rd__h14392,
	       rs1__h14391,
	       3'b0,
	       rs1__h14391,
	       7'b0110011 } ;
  assign instr__h18671 =
	     { 7'b0,
	       rd__h14392,
	       rs1__h14391,
	       3'b0,
	       rs1__h14391,
	       7'b0111011 } ;
  assign instr__h18809 =
	     { 7'b0100000,
	       rd__h14392,
	       rs1__h14391,
	       3'b0,
	       rs1__h14391,
	       7'b0111011 } ;
  assign instr__h18967 =
	     { 12'b000000000001,
	       stageD_rg_data[75:71],
	       3'b0,
	       stageD_rg_data[75:71],
	       7'b1110011 } ;
  assign instr__h19063 =
	     { imm12__h19064, 8'd19, stageD_rg_data[75:71], 7'b0000011 } ;
  assign instr__h19216 =
	     { 3'd0,
	       stageD_rg_data[73:71],
	       stageD_rg_data[76],
	       stageD_rg_data[70:66],
	       8'd19,
	       offset_BITS_4_TO_0___h19691,
	       7'b0100011 } ;
  assign instr__h19415 =
	     { imm12__h19416, rs1__h14391, 3'b011, rd__h14392, 7'b0000011 } ;
  assign instr__h19566 =
	     { 4'd0,
	       stageD_rg_data[70:69],
	       stageD_rg_data[76],
	       rd__h14392,
	       rs1__h14391,
	       3'b011,
	       offset_BITS_4_TO_0___h19691,
	       7'b0100011 } ;
  assign instr__h20605 =
	     { imm12__h19064, 8'd19, stageD_rg_data[75:71], 7'b0000111 } ;
  assign instr__h20758 =
	     { 3'd0,
	       stageD_rg_data[73:71],
	       stageD_rg_data[76],
	       stageD_rg_data[70:66],
	       8'd19,
	       offset_BITS_4_TO_0___h19691,
	       7'b0100111 } ;
  assign instr__h20957 =
	     { imm12__h19416, rs1__h14391, 3'b011, rd__h14392, 7'b0000111 } ;
  assign instr__h21108 =
	     { 4'd0,
	       stageD_rg_data[70:69],
	       stageD_rg_data[76],
	       rd__h14392,
	       rs1__h14391,
	       3'b011,
	       offset_BITS_4_TO_0___h19691,
	       7'b0100111 } ;
  assign instr_out___1__h21465 =
	     { near_mem$imem_instr[15:0], imem_rg_instr_15_0 } ;
  assign instr_out___1__h21497 = { 16'b0, near_mem$imem_instr[15:0] } ;
  assign instr_out___1__h21525 = { 16'b0, near_mem$imem_instr[31:16] } ;
  assign near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 =
	     near_mem$imem_pc[63:2] == imem_rg_pc[63:2] ;
  assign near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1830 =
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9___d1797 ||
	     near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 &&
	     imem_rg_pc[1:0] == 2'b0 &&
	     near_mem$imem_instr[1:0] == 2'b11 ;
  assign near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 =
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1830 ||
	     near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 &&
	     imem_rg_pc[1:0] != 2'b0 &&
	     near_mem$imem_instr[17:16] != 2'b11 ||
	     near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 &&
	     imem_rg_pc[1:0] == 2'b0 &&
	     near_mem$imem_instr[1:0] != 2'b11 ;
  assign near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9___d1797 =
	     near_mem$imem_pc == imem_rg_pc + 64'd2 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1928 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code != 4'd0 &&
	     near_mem$imem_exc_code != 4'd1 &&
	     near_mem$imem_exc_code != 4'd2 &&
	     near_mem$imem_exc_code != 4'd3 &&
	     near_mem$imem_exc_code != 4'd4 &&
	     near_mem$imem_exc_code != 4'd5 &&
	     near_mem$imem_exc_code != 4'd6 &&
	     near_mem$imem_exc_code != 4'd7 &&
	     near_mem$imem_exc_code != 4'd8 &&
	     near_mem$imem_exc_code != 4'd9 &&
	     near_mem$imem_exc_code != 4'd11 &&
	     near_mem$imem_exc_code != 4'd12 &&
	     near_mem$imem_exc_code != 4'd13 &&
	     near_mem$imem_exc_code != 4'd15 ;
  assign new_epoch__h24611 = rg_epoch + 2'd1 ;
  assign next_pc___1__h12436 = stage1_rg_stage_input[401:338] + 64'd2 ;
  assign next_pc__h12433 = stage1_rg_stage_input[401:338] + 64'd4 ;
  assign next_pc__h25902 =
	     f_redirects$EMPTY_N ?
	       f_redirects$D_OUT[63:0] :
	       stageF_branch_predictor$predict_rsp ;
  assign next_pc__h9103 = x_out_next_pc__h9118 ;
  assign nzimm10__h16693 =
	     { stageD_rg_data[76],
	       stageD_rg_data[68:67],
	       stageD_rg_data[69],
	       stageD_rg_data[66],
	       stageD_rg_data[70],
	       4'b0 } ;
  assign nzimm10__h16908 =
	     { stageD_rg_data[74:71],
	       stageD_rg_data[76:75],
	       stageD_rg_data[69],
	       stageD_rg_data[70],
	       2'b0 } ;
  assign offset_BITS_4_TO_0___h14321 = { stageD_rg_data[75:73], 2'b0 } ;
  assign offset_BITS_4_TO_0___h14752 =
	     { stageD_rg_data[75:74], stageD_rg_data[70], 2'b0 } ;
  assign offset_BITS_4_TO_0___h19691 = { stageD_rg_data[75:74], 3'b0 } ;
  assign offset__h13925 =
	     { stageD_rg_data[67:66],
	       stageD_rg_data[76],
	       stageD_rg_data[70:68],
	       2'b0 } ;
  assign offset__h14332 =
	     { stageD_rg_data[69],
	       stageD_rg_data[76:74],
	       stageD_rg_data[70],
	       2'b0 } ;
  assign offset__h14760 =
	     { stageD_rg_data[76],
	       stageD_rg_data[72],
	       stageD_rg_data[74:73],
	       stageD_rg_data[70],
	       stageD_rg_data[71],
	       stageD_rg_data[66],
	       stageD_rg_data[75],
	       stageD_rg_data[69:67],
	       1'b0 } ;
  assign offset__h15391 =
	     { stageD_rg_data[76],
	       stageD_rg_data[70:69],
	       stageD_rg_data[66],
	       stageD_rg_data[75:74],
	       stageD_rg_data[68:67],
	       1'b0 } ;
  assign offset__h18978 =
	     { stageD_rg_data[68:66],
	       stageD_rg_data[76],
	       stageD_rg_data[70:69],
	       3'b0 } ;
  assign offset__h19350 =
	     { stageD_rg_data[70:69], stageD_rg_data[76:74], 3'b0 } ;
  assign rd__h14392 = { 2'b01, stageD_rg_data[68:66] } ;
  assign rd_val___1__h10718 =
	     rs1_val_bypassed__h4798 + _theResult___snd__h13037 ;
  assign rd_val___1__h10726 =
	     rs1_val_bypassed__h4798 - _theResult___snd__h13037 ;
  assign rd_val___1__h10733 =
	     ((rs1_val_bypassed__h4798 ^ 64'h8000000000000000) <
	      (_theResult___snd__h13037 ^ 64'h8000000000000000)) ?
	       64'd1 :
	       64'd0 ;
  assign rd_val___1__h10740 =
	     (rs1_val_bypassed__h4798 < _theResult___snd__h13037) ?
	       64'd1 :
	       64'd0 ;
  assign rd_val___1__h10747 =
	     rs1_val_bypassed__h4798 ^ _theResult___snd__h13037 ;
  assign rd_val___1__h10754 =
	     rs1_val_bypassed__h4798 | _theResult___snd__h13037 ;
  assign rd_val___1__h13068 =
	     { {32{IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC__q22[31]}},
	       IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC__q22 } ;
  assign rd_val___1__h13099 = { {32{x__h13102[31]}}, x__h13102 } ;
  assign rd_val___1__h13152 = { {32{x__h13155[31]}}, x__h13155 } ;
  assign rd_val___1__h13181 = { {32{tmp__h13180[31]}}, tmp__h13180 } ;
  assign rd_val___1__h13235 =
	     { {32{rs1_val_bypassed798_BITS_31_TO_0_PLUS_rs2_val__ETC__q9[31]}},
	       rs1_val_bypassed798_BITS_31_TO_0_PLUS_rs2_val__ETC__q9 } ;
  assign rd_val___1__h13283 =
	     { {32{rs1_val_bypassed798_BITS_31_TO_0_MINUS_rs2_val_ETC__q10[31]}},
	       rs1_val_bypassed798_BITS_31_TO_0_MINUS_rs2_val_ETC__q10 } ;
  assign rd_val___1__h13289 = { {32{x__h13292[31]}}, x__h13292 } ;
  assign rd_val___1__h13334 = { {32{x__h13337[31]}}, x__h13337 } ;
  assign rd_val__h12932 = rs1_val_bypassed__h4798 << shamt__h9434 ;
  assign rd_val__h12983 = rs1_val_bypassed__h4798 >> shamt__h9434 ;
  assign rd_val__h13005 =
	     rs1_val_bypassed__h4798 >> shamt__h9434 |
	     ~(64'hFFFFFFFFFFFFFFFF >> shamt__h9434) &
	     {64{rs1_val_bypassed__h4798[63]}} ;
  assign rd_val__h13601 =
	     (stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[76] &&
	      stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d362) ?
	       stage3_rg_stage3[63:0] :
	       fpr_regfile$read_rs1 ;
  assign rd_val__h13664 =
	     (stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[76] &&
	      stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d370) ?
	       stage3_rg_stage3[63:0] :
	       fpr_regfile$read_rs2 ;
  assign rd_val__h13725 =
	     (stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[76] &&
	      stage3_rg_stage3[75:71] == stage1_rg_stage_input[129:125]) ?
	       stage3_rg_stage3[63:0] :
	       fpr_regfile$read_rs3 ;
  assign rd_val__h9054 =
	     (!stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[76] &&
	      stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d362) ?
	       stage3_rg_stage3[63:0] :
	       gpr_regfile$read_rs1 ;
  assign rd_val__h9079 =
	     (!stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[76] &&
	      stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d370) ?
	       stage3_rg_stage3[63:0] :
	       gpr_regfile$read_rs2 ;
  assign rg_cur_priv_9_EQ_0b11_25_OR_rg_cur_priv_9_EQ_0_ETC___d1367 =
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[20]) &&
	     stage1_rg_stage_input[104:98] == 7'b0001001 ||
	     stage1_rg_stage_input[144:140] != 5'd0 ||
	     stage1_rg_stage_input[139:135] != 5'd0 ||
	     stage1_rg_stage_input[87:76] != 12'b0 &&
	     stage1_rg_stage_input[87:76] != 12'b000000000001 ;
  assign rg_cur_priv_9_EQ_0b11_25_OR_rg_cur_priv_9_EQ_0_ETC___d952 =
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[21] ||
	      rg_cur_priv == 2'b0 && csr_regfile$read_misa[13]) &&
	     stage1_rg_stage_input[87:76] == 12'b000100000101 ;
  assign rg_state_2_EQ_11_5_AND_csr_regfile_wfi_resume__ETC___d2368 =
	     rg_state == 4'd11 && csr_regfile$wfi_resume &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832) ;
  assign rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2280 =
	     rg_state == 4'd4 &&
	     NOT_stage1_rg_stage_input_12_BIT_332_38_24_AND_ETC___d2274 &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2275 &&
	     !stage3_rg_full &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd0 &&
	     stage1_rg_full &&
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	     NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 ;
  assign rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2341 =
	     rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2280 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	     4'd6 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832) ;
  assign rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2353 =
	     rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2280 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	     4'd5 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832) ;
  assign rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2389 =
	     rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2280 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	     4'd12 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832) ;
  assign rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2414 =
	     rg_state == 4'd4 &&
	     NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d2409 &&
	     stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d2395 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd0 &&
	     !stage3_rg_full &&
	     (!csr_regfile$interrupt_pending[4] ||
	      stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2000) ;
  assign rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2415 =
	     rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2414 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832) ;
  assign rg_state_2_EQ_4_027_AND_stage3_rg_full_9_OR_NO_ETC___d2037 =
	     rg_state == 4'd4 &&
	     (stage3_rg_full ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	      2'd0 ||
	      stage1_rg_full ||
	      stageD_rg_full ||
	      stageF_rg_full) &&
	     (stage3_rg_full ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	      2'd3) &&
	     stage3_rg_full_9_OR_NOT_IF_stage2_rg_full_14_T_ETC___d2035 ;
  assign rg_state_2_EQ_5_372_OR_rg_state_2_EQ_4_027_AND_ETC___d2381 =
	     rg_state == 4'd5 ||
	     rg_state_2_EQ_4_027_AND_NOT_stage1_rg_stage_in_ETC___d2280 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	     4'd12 &&
	     (x_out_trap_info_exc_code__h12672 != 4'd3 ||
	      !csr_regfile$dcsr_break_enters_debug) ;
  assign rg_state_2_EQ_7_322_AND_NOT_stageF_rg_full_815_ETC___d2323 =
	     rg_state == 4'd7 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832) ;
  assign rm__h10049 = x_out_data_to_stage2_rounding_mode__h9173 ;
  assign rs1__h14391 = { 2'b01, stageD_rg_data[73:71] } ;
  assign rs1_val__h27096 =
	     (stage1_rg_stage_input_BITS_263_TO_232__q25[14:12] == 3'b001) ?
	       x_out_data_to_stage2_val1__h9169 :
	       { 59'd0, stage1_rg_stage_input_BITS_263_TO_232__q25[19:15] } ;
  assign rs1_val_bypassed798_BITS_31_TO_0_MINUS_rs2_val_ETC__q10 =
	     rs1_val_bypassed__h4798[31:0] - rs2_val_bypassed__h4804[31:0] ;
  assign rs1_val_bypassed798_BITS_31_TO_0_PLUS_rs2_val__ETC__q9 =
	     rs1_val_bypassed__h4798[31:0] + rs2_val_bypassed__h4804[31:0] ;
  assign rs1_val_bypassed798_BITS_31_TO_0_SRL_rs2_val_b_ETC__q8 =
	     rs1_val_bypassed__h4798[31:0] >> rs2_val_bypassed__h4804[4:0] |
	     ~(32'hFFFFFFFF >> rs2_val_bypassed__h4804[4:0]) &
	     {32{rs1_val_bypassed798_BITS_31_TO_0__q7[31]}} ;
  assign rs1_val_bypassed798_BITS_31_TO_0__q7 =
	     rs1_val_bypassed__h4798[31:0] ;
  assign rs1_val_bypassed__h4798 =
	     (stage1_rg_stage_input[139:135] == 5'd0) ? 64'd0 : val__h9056 ;
  assign rs2_val_bypassed__h4804 =
	     (stage1_rg_stage_input[134:130] == 5'd0) ? 64'd0 : val__h9081 ;
  assign shamt__h9434 =
	     (stage1_rg_stage_input[151:145] == 7'b0010011) ?
	       stage1_rg_stage_input[81:76] :
	       rs2_val_bypassed__h4804[5:0] ;
  assign stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d2258 =
	     stage1_rg_full &&
	     (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d1973) &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd0 ||
	     stage1_rg_full &&
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	     NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 ;
  assign stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d2395 =
	     stage1_rg_full &&
	     (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d1973 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719) ;
  assign stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d2401 =
	     stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d2395 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd0 &&
	     !stage3_rg_full &&
	     NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d2399 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832) ;
  assign stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906 =
	     stage1_rg_full &&
	     NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	     (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) ;
  assign stage1_rg_stage_input_12_BITS_112_TO_110_41_EQ_ETC___d743 =
	     stage1_rg_stage_input[112:110] == 3'b0 &&
	     (stage1_rg_stage_input[151:145] != 7'b0110011 ||
	      !stage1_rg_stage_input[262]) ||
	     stage1_rg_stage_input[112:110] == 3'b0 &&
	     stage1_rg_stage_input[151:145] == 7'b0110011 &&
	     stage1_rg_stage_input[262] ||
	     stage1_rg_stage_input[112:110] == 3'b010 ||
	     stage1_rg_stage_input[112:110] == 3'b011 ||
	     stage1_rg_stage_input[112:110] == 3'b100 ||
	     stage1_rg_stage_input[112:110] == 3'b110 ||
	     stage1_rg_stage_input[112:110] == 3'b111 ;
  assign stage1_rg_stage_input_12_BITS_144_TO_140_23_EQ_ETC___d931 =
	     stage1_rg_stage_input[144:140] == 5'd0 &&
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[20]) &&
	     stage1_rg_stage_input[104:98] == 7'b0001001 ;
  assign stage1_rg_stage_input_12_BITS_151_TO_145_39_EQ_ETC___d736 =
	     stage1_rg_stage_input[151:145] == 7'b0110011 &&
	     stage1_rg_stage_input[104:98] == 7'b0000001 ||
	     stage1_rg_stage_input[151:145] == 7'b0111011 &&
	     stage1_rg_stage_input[104:98] == 7'b0000001 ||
	     (stage1_rg_stage_input[151:145] == 7'b0010011 ||
	      stage1_rg_stage_input[151:145] == 7'b0110011) &&
	     (stage1_rg_stage_input[112:110] == 3'b001 ||
	      stage1_rg_stage_input[112:110] == 3'b101) ;
  assign stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d1336 =
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	     NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd0 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd1 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd2 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd3 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd4 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd5 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd6 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd7 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd8 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd9 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd10 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd11 ;
  assign stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2000 =
	     (stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d1988 ||
	      IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 ==
	      4'd0) &&
	     (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) ;
  assign stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2007 =
	     (stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2000 ||
	      !rg_stop_req && !rg_step_count) &&
	     (!csr_regfile$interrupt_pending[4] ||
	      stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2000) ;
  assign stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2011 =
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2007 &&
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	      2'd2 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	      2'd0) &&
	     stage1_rg_full &&
	     (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d1973) ;
  assign stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2094 =
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d1988 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903 ||
	     !rg_stop_req && !rg_step_count ;
  assign stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2098 =
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2094 &&
	     (!csr_regfile$interrupt_pending[4] ||
	      stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d1988 &&
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	      2'd2 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	      2'd0) &&
	     stage1_rg_full &&
	     (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d1973) ;
  assign stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2175 =
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2098 &&
	     IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_11_07_OR_NOT_stage1_rg_s_ETC___d2101 &&
	     !IF_IF_stage1_rg_stage_input_12_BITS_151_TO_145_ETC___d1397 ;
  assign stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 =
	     stage1_rg_stage_input[335:334] == rg_epoch ;
  assign stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332 =
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 ==
	     2'd1 &&
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d316 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d318) ;
  assign stage1_rg_stage_input_BITS_263_TO_232__q25 =
	     stage1_rg_stage_input[263:232] ;
  assign stage1_rg_stage_input_BITS_30_TO_10__q2 =
	     stage1_rg_stage_input[30:10] ;
  assign stage1_rg_stage_input_BITS_63_TO_51__q1 =
	     stage1_rg_stage_input[63:51] ;
  assign stage1_rg_stage_input_BITS_75_TO_64__q6 =
	     stage1_rg_stage_input[75:64] ;
  assign stage1_rg_stage_input_BITS_87_TO_76__q21 =
	     stage1_rg_stage_input[87:76] ;
  assign stage3_rg_full_9_OR_NOT_IF_stage2_rg_full_14_T_ETC___d2035 =
	     stage3_rg_full ||
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	     2'd0 ||
	     !stage1_rg_full ||
	     !stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903 ;
  assign stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d362 =
	     stage3_rg_stage3[75:71] == stage1_rg_stage_input[139:135] ;
  assign stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d370 =
	     stage3_rg_stage3[75:71] == stage1_rg_stage_input[134:130] ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1841 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     !near_mem$imem_exc ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1847 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd0 ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1851 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd1 ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1855 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd2 ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1859 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd3 ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1863 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd4 ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1867 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd5 ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1871 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd6 ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1875 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd7 ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1879 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd8 ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1883 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd9 ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1887 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd11 ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1891 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd12 ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1895 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd13 ;
  assign stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1899 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd15 ;
  assign sxl__h7072 =
	     (csr_regfile$read_misa[27:26] == 2'd2) ?
	       csr_regfile$read_mstatus[35:34] :
	       2'd0 ;
  assign tmp__h13180 =
	     rs1_val_bypassed__h4798[31:0] >> stage1_rg_stage_input[80:76] |
	     ~(32'hFFFFFFFF >> stage1_rg_stage_input[80:76]) &
	     {32{rs1_val_bypassed798_BITS_31_TO_0__q7[31]}} ;
  assign trap_info_tval__h12667 =
	     (stage1_rg_stage_input[151:145] != 7'b1101111 &&
	      stage1_rg_stage_input[151:145] != 7'b1100111 &&
	      (stage1_rg_stage_input[151:145] != 7'b1110011 ||
	       stage1_rg_stage_input[112:110] != 3'b0 ||
	       rg_cur_priv_9_EQ_0b11_25_OR_rg_cur_priv_9_EQ_0_ETC___d1367)) ?
	       (stage1_rg_stage_input[333] ?
		  { 32'd0, stage1_rg_stage_input[263:232] } :
		  { 48'd0, stage1_rg_stage_input[231:216] }) :
	       CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q24 ;
  assign uxl__h7073 =
	     (csr_regfile$read_misa[27:26] == 2'd2) ?
	       csr_regfile$read_mstatus[33:32] :
	       2'd0 ;
  assign v32__h9550 = { stage1_rg_stage_input[50:31], 12'h0 } ;
  assign val__h9056 =
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 ==
	      2'd2 &&
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d316) ?
	       x_out_bypass_rd_val__h8715 :
	       rd_val__h9054 ;
  assign val__h9081 =
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 ==
	      2'd2 &&
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d318) ?
	       x_out_bypass_rd_val__h8715 :
	       rd_val__h9079 ;
  assign value__h12717 =
	     stage1_rg_stage_input[332] ?
	       stage1_rg_stage_input[327:264] :
	       trap_info_tval__h12667 ;
  assign x__h13102 =
	     rs1_val_bypassed__h4798[31:0] << stage1_rg_stage_input[80:76] ;
  assign x__h13155 =
	     rs1_val_bypassed__h4798[31:0] >> stage1_rg_stage_input[80:76] ;
  assign x__h13292 =
	     rs1_val_bypassed__h4798[31:0] << rs2_val_bypassed__h4804[4:0] ;
  assign x__h13337 =
	     rs1_val_bypassed__h4798[31:0] >> rs2_val_bypassed__h4804[4:0] ;
  assign x__h35414 =
	     csr_regfile_read_csr_mcycle__8_MINUS_rg_start__ETC___d2419[63:0] /
	     _theResult____h35413 ;
  assign x_out_data_to_stage1_instr__h13839 =
	     stageD_rg_data[165] ? stageD_rg_data[95:64] : instr___1__h13875 ;
  assign x_out_data_to_stage2_rd__h9167 =
	     stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ?
	       data_to_stage2_rd__h9154 :
	       5'd0 ;
  assign x_out_data_to_stage2_rounding_mode__h9173 =
	     (stage1_rg_stage_input[112:110] == 3'b111) ?
	       csr_regfile$read_frm :
	       stage1_rg_stage_input[112:110] ;
  assign x_out_data_to_stage2_val2__h9170 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       branch_target__h9287 :
	       IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1282 ;
  assign x_out_data_to_stage2_val3__h9171 =
	     (IF_NOT_stage2_rg_full_14_47_OR_stage2_rg_stage_ETC___d295 ==
	      2'd2 &&
	      x_out_fbypass_rd__h8859 == stage1_rg_stage_input[129:125]) ?
	       x_out_fbypass_rd_val__h8860 :
	       rd_val__h13725 ;
  assign x_out_next_pc__h9118 =
	     IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d900 ?
	       data_to_stage2_addr__h9155 :
	       fall_through_pc__h9102 ;
  assign x_out_trap_info_exc_code__h12672 =
	     stage1_rg_stage_input[332] ?
	       stage1_rg_stage_input[331:328] :
	       alu_outputs_exc_code__h10173 ;
  assign y__h27817 = ~rs1_val__h27551 ;
  always@(stage2_rg_stage2 or near_mem$dmem_exc_code)
  begin
    case (stage2_rg_stage2[267:265])
      3'd1, 3'd2, 3'd4:
	  x_out_trap_info_exc_code__h8460 = near_mem$dmem_exc_code;
      default: x_out_trap_info_exc_code__h8460 = 4'd2;
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[267:265])
      3'd1, 3'd2, 3'd4: value__h8423 = stage2_rg_stage2[363:300];
      default: value__h8423 = stage2_rg_stage2[363:300];
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[267:265])
      3'd1, 3'd2, 3'd4: value__h8484 = stage2_rg_stage2[259:196];
      default: value__h8484 = 64'd0;
    endcase
  end
  always@(stage2_rg_stage2 or stage2_fbox$word_snd)
  begin
    case (stage2_rg_stage2[267:265])
      3'd0, 3'd1, 3'd2, 3'd3, 3'd4:
	  x_out_data_to_stage3_fpr_flags__h8180 = 5'd0;
      default: x_out_data_to_stage3_fpr_flags__h8180 = stage2_fbox$word_snd;
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[267:265])
      3'd0, 3'd1, 3'd4:
	  x_out_data_to_stage3_rd__h8177 = stage2_rg_stage2[264:260];
      3'd2: x_out_data_to_stage3_rd__h8177 = 5'd0;
      default: x_out_data_to_stage3_rd__h8177 = stage2_rg_stage2[264:260];
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[267:265])
      3'd0, 3'd1, 3'd4: x_out_bypass_rd__h8714 = stage2_rg_stage2[264:260];
      default: x_out_bypass_rd__h8714 = stage2_rg_stage2[264:260];
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[267:265])
      3'd1, 3'd4: x_out_fbypass_rd__h8859 = stage2_rg_stage2[264:260];
      default: x_out_fbypass_rd__h8859 = stage2_rg_stage2[264:260];
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$word_fst or
	  data_to_stage3_rd_val__h8131 or stage2_mbox$word)
  begin
    case (stage2_rg_stage2[267:265])
      3'd0: x_out_data_to_stage3_rd_val__h8181 = stage2_rg_stage2[195:132];
      3'd1, 3'd4:
	  x_out_data_to_stage3_rd_val__h8181 = data_to_stage3_rd_val__h8131;
      3'd3: x_out_data_to_stage3_rd_val__h8181 = stage2_mbox$word;
      default: x_out_data_to_stage3_rd_val__h8181 = stage2_fbox$word_fst;
    endcase
  end
  always@(stage2_rg_stage2 or
	  _theResult___fst_rd_val__h8704 or
	  _theResult___fst_rd_val__h8693 or stage2_mbox$word)
  begin
    case (stage2_rg_stage2[267:265])
      3'd0: x_out_bypass_rd_val__h8715 = stage2_rg_stage2[195:132];
      3'd1, 3'd4: x_out_bypass_rd_val__h8715 = _theResult___fst_rd_val__h8693;
      3'd3: x_out_bypass_rd_val__h8715 = stage2_mbox$word;
      default: x_out_bypass_rd_val__h8715 = _theResult___fst_rd_val__h8704;
    endcase
  end
  always@(stage2_rg_stage2 or
	  _theResult___snd_rd_val__h8851 or _theResult___snd_rd_val__h8845)
  begin
    case (stage2_rg_stage2[267:265])
      3'd1, 3'd4:
	  x_out_fbypass_rd_val__h8860 = _theResult___snd_rd_val__h8845;
      default: x_out_fbypass_rd_val__h8860 = _theResult___snd_rd_val__h8851;
    endcase
  end
  always@(stage1_rg_stage_input)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011,
      7'b0000111,
      7'b0010011,
      7'b0010111,
      7'b0011011,
      7'b0110011,
      7'b0110111,
      7'b0111011,
      7'b1100111,
      7'b1101111:
	  data_to_stage2_rd__h9154 = stage1_rg_stage_input[144:140];
      7'b1100011: data_to_stage2_rd__h9154 = 5'd0;
      default: data_to_stage2_rd__h9154 = stage1_rg_stage_input[144:140];
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145 or
	  IF_near_mem_dmem_valid__38_THEN_IF_near_mem_dm_ETC___d141 or
	  IF_stage2_mbox_valid__42_THEN_2_ELSE_1___d143)
  begin
    case (stage2_rg_stage2[267:265])
      3'd0: CASE_stage2_rg_stage2_BITS_267_TO_265_0_2_1_IF_ETC__q3 = 2'd2;
      3'd1, 3'd2, 3'd4:
	  CASE_stage2_rg_stage2_BITS_267_TO_265_0_2_1_IF_ETC__q3 =
	      IF_near_mem_dmem_valid__38_THEN_IF_near_mem_dm_ETC___d141;
      3'd3:
	  CASE_stage2_rg_stage2_BITS_267_TO_265_0_2_1_IF_ETC__q3 =
	      IF_stage2_mbox_valid__42_THEN_2_ELSE_1___d143;
      default: CASE_stage2_rg_stage2_BITS_267_TO_265_0_2_1_IF_ETC__q3 =
		   IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$valid or
	  near_mem$dmem_valid or near_mem$dmem_exc or stage2_mbox$valid)
  begin
    case (stage2_rg_stage2[267:265])
      3'd1, 3'd2, 3'd4:
	  IF_stage2_rg_stage2_15_BITS_267_TO_265_16_EQ_1_ETC___d166 =
	      !near_mem$dmem_valid || near_mem$dmem_exc;
      3'd3:
	  IF_stage2_rg_stage2_15_BITS_267_TO_265_16_EQ_1_ETC___d166 =
	      !stage2_mbox$valid;
      default: IF_stage2_rg_stage2_15_BITS_267_TO_265_16_EQ_1_ETC___d166 =
		   !stage2_fbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$valid or
	  near_mem$dmem_valid or near_mem$dmem_exc or stage2_mbox$valid)
  begin
    case (stage2_rg_stage2[267:265])
      3'd1, 3'd2, 3'd4:
	  IF_stage2_rg_stage2_15_BITS_267_TO_265_16_EQ_1_ETC___d176 =
	      near_mem$dmem_valid && !near_mem$dmem_exc;
      3'd3:
	  IF_stage2_rg_stage2_15_BITS_267_TO_265_16_EQ_1_ETC___d176 =
	      stage2_mbox$valid;
      default: IF_stage2_rg_stage2_15_BITS_267_TO_265_16_EQ_1_ETC___d176 =
		   stage2_fbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145 or
	  IF_stage2_rg_stage2_15_BIT_3_05_OR_stage2_rg_s_ETC___d266 or
	  IF_stage2_mbox_valid__42_THEN_2_ELSE_1___d143)
  begin
    case (stage2_rg_stage2[267:265])
      3'd0: CASE_stage2_rg_stage2_BITS_267_TO_265_0_2_1_IF_ETC__q4 = 2'd2;
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_267_TO_265_0_2_1_IF_ETC__q4 =
	      IF_stage2_rg_stage2_15_BIT_3_05_OR_stage2_rg_s_ETC___d266;
      3'd2: CASE_stage2_rg_stage2_BITS_267_TO_265_0_2_1_IF_ETC__q4 = 2'd0;
      3'd3:
	  CASE_stage2_rg_stage2_BITS_267_TO_265_0_2_1_IF_ETC__q4 =
	      IF_stage2_mbox_valid__42_THEN_2_ELSE_1___d143;
      default: CASE_stage2_rg_stage2_BITS_267_TO_265_0_2_1_IF_ETC__q4 =
		   stage2_rg_stage2[3] ?
		     2'd0 :
		     IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145;
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145 or
	  IF_stage2_rg_stage2_15_BIT_3_05_THEN_IF_near_m_ETC___d290)
  begin
    case (stage2_rg_stage2[267:265])
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_267_TO_265_1_IF_sta_ETC__q5 =
	      IF_stage2_rg_stage2_15_BIT_3_05_THEN_IF_near_m_ETC___d290;
      3'd2, 3'd3:
	  CASE_stage2_rg_stage2_BITS_267_TO_265_1_IF_sta_ETC__q5 = 2'd0;
      default: CASE_stage2_rg_stage2_BITS_267_TO_265_1_IF_sta_ETC__q5 =
		   stage2_rg_stage2[3] ?
		     IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145 :
		     2'd0;
    endcase
  end
  always@(stage1_rg_stage_input or
	  _theResult___fst__h10942 or
	  rd_val___1__h13235 or
	  rd_val___1__h13289 or rd_val___1__h13334 or rd_val___1__h13283)
  begin
    case (stage1_rg_stage_input[97:88])
      10'b0: alu_outputs___1_val1__h9542 = rd_val___1__h13235;
      10'b0000000001: alu_outputs___1_val1__h9542 = rd_val___1__h13289;
      10'b0000000101: alu_outputs___1_val1__h9542 = rd_val___1__h13334;
      10'b0100000000: alu_outputs___1_val1__h9542 = rd_val___1__h13283;
      default: alu_outputs___1_val1__h9542 = _theResult___fst__h10942;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d380 or
	  IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d376 or
	  IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d378)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b0:
	  IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d711 =
	      !IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d376;
      3'b001:
	  IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d711 =
	      IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d376;
      3'b100:
	  IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d711 =
	      !IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d378;
      3'b101:
	  IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d711 =
	      IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d378;
      3'b110:
	  IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d711 =
	      !IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d380;
      default: IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d711 =
		   stage1_rg_stage_input[112:110] != 3'b111 ||
		   IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d380;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d380 or
	  IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d376 or
	  IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d378)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b0:
	  IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d387 =
	      IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d376;
      3'b001:
	  IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d387 =
	      !IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d376;
      3'b100:
	  IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d387 =
	      IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d378;
      3'b101:
	  IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d387 =
	      !IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d378;
      3'b110:
	  IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d387 =
	      IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d380;
      default: IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d387 =
		   stage1_rg_stage_input[112:110] == 3'b111 &&
		   !IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d380;
    endcase
  end
  always@(stage1_rg_stage_input or rm__h10049)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1000011, 7'b1000111, 7'b1001011, 7'b1001111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q11 =
	      stage1_rg_stage_input[99:98] != 2'b0 &&
	      stage1_rg_stage_input[99:98] != 2'b01;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q11 =
		   stage1_rg_stage_input[104:98] != 7'h0 &&
		   stage1_rg_stage_input[104:98] != 7'h04 &&
		   stage1_rg_stage_input[104:98] != 7'h08 &&
		   stage1_rg_stage_input[104:98] != 7'h0C &&
		   stage1_rg_stage_input[104:98] != 7'h2C &&
		   (stage1_rg_stage_input[104:98] != 7'h10 ||
		    rm__h10049 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h10 ||
		    rm__h10049 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h10 ||
		    rm__h10049 != 3'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h60 ||
		    stage1_rg_stage_input[134:130] != 5'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h60 ||
		    stage1_rg_stage_input[134:130] != 5'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h60 ||
		    stage1_rg_stage_input[134:130] != 5'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h60 ||
		    stage1_rg_stage_input[134:130] != 5'd3) &&
		   (stage1_rg_stage_input[104:98] != 7'h68 ||
		    stage1_rg_stage_input[134:130] != 5'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h68 ||
		    stage1_rg_stage_input[134:130] != 5'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h68 ||
		    stage1_rg_stage_input[134:130] != 5'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h68 ||
		    stage1_rg_stage_input[134:130] != 5'd3) &&
		   (stage1_rg_stage_input[104:98] != 7'h14 ||
		    rm__h10049 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h14 ||
		    rm__h10049 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h50 ||
		    rm__h10049 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h50 ||
		    rm__h10049 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h50 ||
		    rm__h10049 != 3'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h70 ||
		    rm__h10049 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h78 ||
		    rm__h10049 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h70 ||
		    rm__h10049 != 3'd1) &&
		   stage1_rg_stage_input[104:98] != 7'b0000001 &&
		   stage1_rg_stage_input[104:98] != 7'h05 &&
		   stage1_rg_stage_input[104:98] != 7'b0001001 &&
		   stage1_rg_stage_input[104:98] != 7'h0D &&
		   stage1_rg_stage_input[104:98] != 7'h2D &&
		   (stage1_rg_stage_input[104:98] != 7'h11 ||
		    rm__h10049 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h11 ||
		    rm__h10049 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h11 ||
		    rm__h10049 != 3'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h61 ||
		    stage1_rg_stage_input[134:130] != 5'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h61 ||
		    stage1_rg_stage_input[134:130] != 5'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h61 ||
		    stage1_rg_stage_input[134:130] != 5'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h61 ||
		    stage1_rg_stage_input[134:130] != 5'd3) &&
		   (stage1_rg_stage_input[104:98] != 7'h69 ||
		    stage1_rg_stage_input[134:130] != 5'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h69 ||
		    stage1_rg_stage_input[134:130] != 5'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h69 ||
		    stage1_rg_stage_input[134:130] != 5'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h69 ||
		    stage1_rg_stage_input[134:130] != 5'd3) &&
		   (stage1_rg_stage_input[104:98] != 7'h21 ||
		    stage1_rg_stage_input[134:130] != 5'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h20 ||
		    stage1_rg_stage_input[134:130] != 5'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h15 ||
		    rm__h10049 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h15 ||
		    rm__h10049 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h51 ||
		    rm__h10049 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h51 ||
		    rm__h10049 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h51 ||
		    rm__h10049 != 3'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h71 ||
		    rm__h10049 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h79 ||
		    rm__h10049 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h71 ||
		    rm__h10049 != 3'd1);
    endcase
  end
  always@(stage1_rg_stage_input or
	  csr_regfile_read_mstatus__0_BITS_14_TO_13_2_EQ_ETC___d690 or
	  csr_regfile$read_mstatus)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d694 =
	      stage1_rg_stage_input[112:110] != 3'b0 &&
	      stage1_rg_stage_input[112:110] != 3'b100 &&
	      stage1_rg_stage_input[112:110] != 3'b001 &&
	      stage1_rg_stage_input[112:110] != 3'b101 &&
	      stage1_rg_stage_input[112:110] != 3'b010 &&
	      stage1_rg_stage_input[112:110] != 3'b110 &&
	      stage1_rg_stage_input[112:110] != 3'b011 ||
	      csr_regfile$read_mstatus[14:13] == 2'h0;
      7'b0100111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d694 =
	      stage1_rg_stage_input[112:110] != 3'b0 &&
	      stage1_rg_stage_input[112:110] != 3'b001 &&
	      stage1_rg_stage_input[112:110] != 3'b010 &&
	      stage1_rg_stage_input[112:110] != 3'b011 ||
	      csr_regfile$read_mstatus[14:13] == 2'h0;
      7'b0101111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d694 =
	      stage1_rg_stage_input[109:105] != 5'b00010 &&
	      stage1_rg_stage_input[109:105] != 5'b00011 &&
	      stage1_rg_stage_input[109:105] != 5'b0 &&
	      stage1_rg_stage_input[109:105] != 5'b00001 &&
	      stage1_rg_stage_input[109:105] != 5'b01100 &&
	      stage1_rg_stage_input[109:105] != 5'b01000 &&
	      stage1_rg_stage_input[109:105] != 5'b00100 &&
	      stage1_rg_stage_input[109:105] != 5'b10000 &&
	      stage1_rg_stage_input[109:105] != 5'b11000 &&
	      stage1_rg_stage_input[109:105] != 5'b10100 &&
	      stage1_rg_stage_input[109:105] != 5'b11100 ||
	      stage1_rg_stage_input[112:110] != 3'b010 &&
	      stage1_rg_stage_input[112:110] != 3'b011;
      default: IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d694 =
		   stage1_rg_stage_input[151:145] != 7'b1010011 &&
		   stage1_rg_stage_input[151:145] != 7'b1000011 &&
		   stage1_rg_stage_input[151:145] != 7'b1000111 &&
		   stage1_rg_stage_input[151:145] != 7'b1001011 &&
		   stage1_rg_stage_input[151:145] != 7'b1001111 ||
		   csr_regfile_read_mstatus__0_BITS_14_TO_13_2_EQ_ETC___d690;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d694)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q12 =
	      stage1_rg_stage_input[112:110] != 3'b0 &&
	      stage1_rg_stage_input[112:110] != 3'b100 &&
	      stage1_rg_stage_input[112:110] != 3'b001 &&
	      stage1_rg_stage_input[112:110] != 3'b101 &&
	      stage1_rg_stage_input[112:110] != 3'b010 &&
	      stage1_rg_stage_input[112:110] != 3'b110 &&
	      stage1_rg_stage_input[112:110] != 3'b011;
      7'b0100011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q12 =
	      stage1_rg_stage_input[112:110] != 3'b0 &&
	      stage1_rg_stage_input[112:110] != 3'b001 &&
	      stage1_rg_stage_input[112:110] != 3'b010 &&
	      stage1_rg_stage_input[112:110] != 3'b011;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q12 =
		   stage1_rg_stage_input[151:145] == 7'b0001111 ||
		   stage1_rg_stage_input[151:145] == 7'b1110011 ||
		   IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d694;
    endcase
  end
  always@(stage1_rg_stage_input or
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q12 or
	  NOT_stage1_rg_stage_input_12_BITS_112_TO_110_4_ETC___d423)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0010011, 7'b0110011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d702 =
	      NOT_stage1_rg_stage_input_12_BITS_112_TO_110_4_ETC___d423;
      7'b0011011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d702 =
	      stage1_rg_stage_input[112:110] != 3'b0 &&
	      (stage1_rg_stage_input[112:110] != 3'b001 ||
	       stage1_rg_stage_input[257]) &&
	      (stage1_rg_stage_input[112:110] != 3'b101 ||
	       stage1_rg_stage_input[257]);
      7'b0111011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d702 =
	      stage1_rg_stage_input[97:88] != 10'b0 &&
	      stage1_rg_stage_input[97:88] != 10'b0100000000 &&
	      stage1_rg_stage_input[97:88] != 10'b0000000001 &&
	      stage1_rg_stage_input[97:88] != 10'b0000000101 &&
	      stage1_rg_stage_input[97:88] != 10'b0100000101;
      default: IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d702 =
		   stage1_rg_stage_input[151:145] != 7'b0110111 &&
		   stage1_rg_stage_input[151:145] != 7'b0010111 &&
		   CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q12;
    endcase
  end
  always@(stage1_rg_stage_input or rm__h10049)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1000011, 7'b1000111, 7'b1001011, 7'b1001111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q13 =
	      stage1_rg_stage_input[99:98] == 2'b0 ||
	      stage1_rg_stage_input[99:98] == 2'b01;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q13 =
		   stage1_rg_stage_input[104:98] == 7'h0 ||
		   stage1_rg_stage_input[104:98] == 7'h04 ||
		   stage1_rg_stage_input[104:98] == 7'h08 ||
		   stage1_rg_stage_input[104:98] == 7'h0C ||
		   stage1_rg_stage_input[104:98] == 7'h2C ||
		   stage1_rg_stage_input[104:98] == 7'h10 &&
		   (rm__h10049 == 3'd0 || rm__h10049 == 3'd1 ||
		    rm__h10049 == 3'd2) ||
		   stage1_rg_stage_input[104:98] == 7'h60 &&
		   stage1_rg_stage_input[134:130] == 5'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h60 &&
		   (stage1_rg_stage_input[134:130] == 5'd1 ||
		    stage1_rg_stage_input[134:130] == 5'd2 ||
		    stage1_rg_stage_input[134:130] == 5'd3) ||
		   stage1_rg_stage_input[104:98] == 7'h68 &&
		   (stage1_rg_stage_input[134:130] == 5'd0 ||
		    stage1_rg_stage_input[134:130] == 5'd1 ||
		    stage1_rg_stage_input[134:130] == 5'd2) ||
		   stage1_rg_stage_input[104:98] == 7'h68 &&
		   stage1_rg_stage_input[134:130] == 5'd3 ||
		   stage1_rg_stage_input[104:98] == 7'h14 &&
		   rm__h10049 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h14 &&
		   rm__h10049 == 3'd1 ||
		   stage1_rg_stage_input[104:98] == 7'h50 &&
		   (rm__h10049 == 3'd0 || rm__h10049 == 3'd1) ||
		   stage1_rg_stage_input[104:98] == 7'h50 &&
		   rm__h10049 == 3'd2 ||
		   (stage1_rg_stage_input[104:98] == 7'h70 ||
		    stage1_rg_stage_input[104:98] == 7'h78) &&
		   rm__h10049 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h70 &&
		   rm__h10049 == 3'd1 ||
		   stage1_rg_stage_input[104:98] == 7'b0000001 ||
		   stage1_rg_stage_input[104:98] == 7'h05 ||
		   stage1_rg_stage_input[104:98] == 7'b0001001 ||
		   stage1_rg_stage_input[104:98] == 7'h0D ||
		   stage1_rg_stage_input[104:98] == 7'h2D ||
		   stage1_rg_stage_input[104:98] == 7'h11 &&
		   rm__h10049 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h11 &&
		   (rm__h10049 == 3'd1 || rm__h10049 == 3'd2) ||
		   stage1_rg_stage_input[104:98] == 7'h61 &&
		   stage1_rg_stage_input[134:130] == 5'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h61 &&
		   (stage1_rg_stage_input[134:130] == 5'd1 ||
		    stage1_rg_stage_input[134:130] == 5'd2 ||
		    stage1_rg_stage_input[134:130] == 5'd3) ||
		   stage1_rg_stage_input[104:98] == 7'h69 &&
		   (stage1_rg_stage_input[134:130] == 5'd0 ||
		    stage1_rg_stage_input[134:130] == 5'd1 ||
		    stage1_rg_stage_input[134:130] == 5'd2) ||
		   stage1_rg_stage_input[104:98] == 7'h69 &&
		   stage1_rg_stage_input[134:130] == 5'd3 ||
		   stage1_rg_stage_input[104:98] == 7'h21 &&
		   stage1_rg_stage_input[134:130] == 5'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h20 &&
		   stage1_rg_stage_input[134:130] == 5'd1 ||
		   stage1_rg_stage_input[104:98] == 7'h15 &&
		   (rm__h10049 == 3'd0 || rm__h10049 == 3'd1) ||
		   stage1_rg_stage_input[104:98] == 7'h51 &&
		   rm__h10049 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h51 &&
		   (rm__h10049 == 3'd1 || rm__h10049 == 3'd2) ||
		   stage1_rg_stage_input[104:98] == 7'h71 &&
		   rm__h10049 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h79 &&
		   rm__h10049 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h71 &&
		   rm__h10049 == 3'd1;
    endcase
  end
  always@(stage1_rg_stage_input or
	  NOT_csr_regfile_read_mstatus__0_BITS_14_TO_13__ETC___d883 or
	  csr_regfile$read_mstatus)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d887 =
	      (stage1_rg_stage_input[112:110] == 3'b0 ||
	       stage1_rg_stage_input[112:110] == 3'b100 ||
	       stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b101 ||
	       stage1_rg_stage_input[112:110] == 3'b010 ||
	       stage1_rg_stage_input[112:110] == 3'b110 ||
	       stage1_rg_stage_input[112:110] == 3'b011) &&
	      csr_regfile$read_mstatus[14:13] != 2'h0;
      7'b0100111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d887 =
	      (stage1_rg_stage_input[112:110] == 3'b0 ||
	       stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b010 ||
	       stage1_rg_stage_input[112:110] == 3'b011) &&
	      csr_regfile$read_mstatus[14:13] != 2'h0;
      7'b0101111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d887 =
	      (stage1_rg_stage_input[109:105] == 5'b00010 ||
	       stage1_rg_stage_input[109:105] == 5'b00011 ||
	       stage1_rg_stage_input[109:105] == 5'b0 ||
	       stage1_rg_stage_input[109:105] == 5'b00001 ||
	       stage1_rg_stage_input[109:105] == 5'b01100 ||
	       stage1_rg_stage_input[109:105] == 5'b01000 ||
	       stage1_rg_stage_input[109:105] == 5'b00100 ||
	       stage1_rg_stage_input[109:105] == 5'b10000 ||
	       stage1_rg_stage_input[109:105] == 5'b11000 ||
	       stage1_rg_stage_input[109:105] == 5'b10100 ||
	       stage1_rg_stage_input[109:105] == 5'b11100) &&
	      (stage1_rg_stage_input[112:110] == 3'b010 ||
	       stage1_rg_stage_input[112:110] == 3'b011);
      default: IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d887 =
		   (stage1_rg_stage_input[151:145] == 7'b1010011 ||
		    stage1_rg_stage_input[151:145] == 7'b1000011 ||
		    stage1_rg_stage_input[151:145] == 7'b1000111 ||
		    stage1_rg_stage_input[151:145] == 7'b1001011 ||
		    stage1_rg_stage_input[151:145] == 7'b1001111) &&
		   NOT_csr_regfile_read_mstatus__0_BITS_14_TO_13__ETC___d883;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d887)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q14 =
	      stage1_rg_stage_input[112:110] == 3'b0 ||
	      stage1_rg_stage_input[112:110] == 3'b100 ||
	      stage1_rg_stage_input[112:110] == 3'b001 ||
	      stage1_rg_stage_input[112:110] == 3'b101 ||
	      stage1_rg_stage_input[112:110] == 3'b010 ||
	      stage1_rg_stage_input[112:110] == 3'b110 ||
	      stage1_rg_stage_input[112:110] == 3'b011;
      7'b0100011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q14 =
	      stage1_rg_stage_input[112:110] == 3'b0 ||
	      stage1_rg_stage_input[112:110] == 3'b001 ||
	      stage1_rg_stage_input[112:110] == 3'b010 ||
	      stage1_rg_stage_input[112:110] == 3'b011;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q14 =
		   stage1_rg_stage_input[151:145] != 7'b0001111 &&
		   stage1_rg_stage_input[151:145] != 7'b1110011 &&
		   IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d887;
    endcase
  end
  always@(stage1_rg_stage_input or
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q14 or
	  stage1_rg_stage_input_12_BITS_112_TO_110_41_EQ_ETC___d743)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0010011, 7'b0110011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d895 =
	      stage1_rg_stage_input_12_BITS_112_TO_110_41_EQ_ETC___d743;
      7'b0011011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d895 =
	      stage1_rg_stage_input[112:110] == 3'b0 ||
	      (stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b101) &&
	      !stage1_rg_stage_input[257];
      7'b0111011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d895 =
	      stage1_rg_stage_input[97:88] == 10'b0 ||
	      stage1_rg_stage_input[97:88] == 10'b0100000000 ||
	      stage1_rg_stage_input[97:88] == 10'b0000000001 ||
	      stage1_rg_stage_input[97:88] == 10'b0000000101 ||
	      stage1_rg_stage_input[97:88] == 10'b0100000101;
      default: IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d895 =
		   stage1_rg_stage_input[151:145] == 7'b0110111 ||
		   stage1_rg_stage_input[151:145] == 7'b0010111 ||
		   CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q14;
    endcase
  end
  always@(rg_cur_priv)
  begin
    case (rg_cur_priv)
      2'b0: CASE_rg_cur_priv_0b0_8_0b1_9_11__q15 = 4'd8;
      2'b01: CASE_rg_cur_priv_0b0_8_0b1_9_11__q15 = 4'd9;
      default: CASE_rg_cur_priv_0b0_8_0b1_9_11__q15 = 4'd11;
    endcase
  end
  always@(stage1_rg_stage_input or CASE_rg_cur_priv_0b0_8_0b1_9_11__q15)
  begin
    case (stage1_rg_stage_input[87:76])
      12'b0:
	  CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q16 =
	      CASE_rg_cur_priv_0b0_8_0b1_9_11__q15;
      12'b000000000001:
	  CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q16 = 4'd3;
      default: CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q16 = 4'd2;
    endcase
  end
  always@(stage1_rg_stage_input or alu_outputs___1_exc_code__h9917)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011,
      7'b0001111,
      7'b0010011,
      7'b0010111,
      7'b0011011,
      7'b0100011,
      7'b0110011,
      7'b0110111,
      7'b0111011,
      7'b1100011:
	  alu_outputs_exc_code__h10173 = 4'd2;
      7'b1100111, 7'b1101111: alu_outputs_exc_code__h10173 = 4'd0;
      7'b1110011:
	  alu_outputs_exc_code__h10173 = alu_outputs___1_exc_code__h9917;
      default: alu_outputs_exc_code__h10173 = 4'd2;
    endcase
  end
  always@(stage1_rg_stage_input or
	  rg_cur_priv or
	  IF_rg_cur_priv_9_EQ_0b11_25_OR_rg_cur_priv_9_E_ETC___d954)
  begin
    case (stage1_rg_stage_input[87:76])
      12'b0, 12'b000000000001:
	  IF_stage1_rg_stage_input_12_BITS_87_TO_76_33_E_ETC___d956 = 4'd12;
      default: IF_stage1_rg_stage_input_12_BITS_87_TO_76_33_E_ETC___d956 =
		   (rg_cur_priv == 2'b11 &&
		    stage1_rg_stage_input[87:76] == 12'b001100000010) ?
		     4'd8 :
		     IF_rg_cur_priv_9_EQ_0b11_25_OR_rg_cur_priv_9_E_ETC___d954;
    endcase
  end
  always@(stage1_rg_stage_input)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b0: CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q17 = 4'd5;
      3'b001: CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q17 = 4'd6;
      default: CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q17 =
		   4'd12;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_12_BITS_144_TO_140_23_ETC___d958)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b0:
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q18 =
	      IF_stage1_rg_stage_input_12_BITS_144_TO_140_23_ETC___d958;
      3'b001, 3'b101:
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q18 = 4'd3;
      3'b010, 3'b011, 3'b110, 3'b111:
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q18 = 4'd4;
      3'd4: CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q18 = 4'd12;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d916 or
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q17 or
	  IF_NOT_stage1_rg_stage_input_12_BITS_112_TO_11_ETC___d910 or
	  IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d920 or
	  IF_NOT_csr_regfile_read_mstatus__0_BITS_14_TO__ETC___d966 or
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q18)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011, 7'b0000111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d978 =
	      IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d916;
      7'b0001111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d978 =
	      CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q17;
      7'b0010011, 7'b0110011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d978 =
	      IF_NOT_stage1_rg_stage_input_12_BITS_112_TO_11_ETC___d910;
      7'b0010111, 7'b0110111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d978 = 4'd1;
      7'b0011011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d978 =
	      (stage1_rg_stage_input[112:110] != 3'b0 &&
	       (stage1_rg_stage_input[112:110] != 3'b001 ||
		stage1_rg_stage_input[257]) &&
	       (stage1_rg_stage_input[112:110] != 3'b101 ||
		stage1_rg_stage_input[257])) ?
		4'd12 :
		4'd1;
      7'b0100011, 7'b0100111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d978 =
	      IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d920;
      7'b0101111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d978 =
	      ((stage1_rg_stage_input[109:105] == 5'b00010 ||
		stage1_rg_stage_input[109:105] == 5'b00011 ||
		stage1_rg_stage_input[109:105] == 5'b0 ||
		stage1_rg_stage_input[109:105] == 5'b00001 ||
		stage1_rg_stage_input[109:105] == 5'b01100 ||
		stage1_rg_stage_input[109:105] == 5'b01000 ||
		stage1_rg_stage_input[109:105] == 5'b00100 ||
		stage1_rg_stage_input[109:105] == 5'b10000 ||
		stage1_rg_stage_input[109:105] == 5'b11000 ||
		stage1_rg_stage_input[109:105] == 5'b10100 ||
		stage1_rg_stage_input[109:105] == 5'b11100) &&
	       (stage1_rg_stage_input[112:110] == 3'b010 ||
		stage1_rg_stage_input[112:110] == 3'b011)) ?
		4'd1 :
		4'd12;
      7'b0111011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d978 =
	      (stage1_rg_stage_input[97:88] != 10'b0 &&
	       stage1_rg_stage_input[97:88] != 10'b0100000000 &&
	       stage1_rg_stage_input[97:88] != 10'b0000000001 &&
	       stage1_rg_stage_input[97:88] != 10'b0000000101 &&
	       stage1_rg_stage_input[97:88] != 10'b0100000101) ?
		4'd12 :
		4'd1;
      7'b1000011, 7'b1000111, 7'b1001011, 7'b1001111, 7'b1010011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d978 =
	      IF_NOT_csr_regfile_read_mstatus__0_BITS_14_TO__ETC___d966;
      7'b1110011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d978 =
	      CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q18;
      default: IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d978 =
		   4'd12;
    endcase
  end
  always@(stage1_rg_stage_input or
	  stage1_rg_stage_input_12_BITS_151_TO_145_39_EQ_ETC___d736 or
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d978 or
	  IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d387)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d981 =
	      (stage1_rg_stage_input[112:110] != 3'b0 &&
	       stage1_rg_stage_input[112:110] != 3'b001 &&
	       stage1_rg_stage_input[112:110] != 3'b100 &&
	       stage1_rg_stage_input[112:110] != 3'b101 &&
	       stage1_rg_stage_input[112:110] != 3'b110 &&
	       stage1_rg_stage_input[112:110] != 3'b111) ?
		4'd12 :
		(IF_stage1_rg_stage_input_12_BITS_112_TO_110_41_ETC___d387 ?
		   4'd2 :
		   4'd1);
      7'b1100111, 7'b1101111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d981 = 4'd2;
      default: IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d981 =
		   stage1_rg_stage_input_12_BITS_151_TO_145_39_EQ_ETC___d736 ?
		     4'd1 :
		     IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d978;
    endcase
  end
  always@(stage1_rg_stage_input)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011, 7'b0000111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q19 = 3'd1;
      7'b0010011, 7'b0010111, 7'b0011011, 7'b0110011, 7'b0110111, 7'b0111011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q19 = 3'd0;
      7'b0100011, 7'b0100111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q19 = 3'd2;
      7'b0101111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q19 = 3'd4;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q19 = 3'd5;
    endcase
  end
  always@(stage1_rg_stage_input or
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q19)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100011, 7'b1100111, 7'b1101111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q20 = 3'd0;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q20 =
		   ((stage1_rg_stage_input[151:145] == 7'b0110011 ||
		     stage1_rg_stage_input[151:145] == 7'b0111011) &&
		    stage1_rg_stage_input[104:98] == 7'b0000001) ?
		     3'd3 :
		     CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q19;
    endcase
  end
  always@(stage1_rg_stage_input or
	  _theResult_____1_fst__h10765 or
	  rd_val___1__h10733 or
	  rd_val___1__h10740 or rd_val___1__h10747 or rd_val___1__h10754)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b010: _theResult_____1_fst__h10737 = rd_val___1__h10733;
      3'b011: _theResult_____1_fst__h10737 = rd_val___1__h10740;
      3'b100: _theResult_____1_fst__h10737 = rd_val___1__h10747;
      3'b110: _theResult_____1_fst__h10737 = rd_val___1__h10754;
      default: _theResult_____1_fst__h10737 = _theResult_____1_fst__h10765;
    endcase
  end
  always@(stage1_rg_stage_input or
	  alu_outputs___1_addr__h9644 or
	  IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d1145 or
	  rs1_val_bypassed__h4798 or
	  alu_outputs___1_addr__h9308 or
	  alu_outputs___1_addr__h9361 or alu_outputs___1_addr__h9332)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011, 7'b0000111:
	  x_out_data_to_stage2_addr__h9168 =
	      IF_stage1_rg_stage_input_12_BITS_139_TO_135_15_ETC___d1145;
      7'b0100011:
	  x_out_data_to_stage2_addr__h9168 = alu_outputs___1_addr__h9644;
      7'b0101111: x_out_data_to_stage2_addr__h9168 = rs1_val_bypassed__h4798;
      7'b1100011:
	  x_out_data_to_stage2_addr__h9168 = alu_outputs___1_addr__h9308;
      7'b1100111:
	  x_out_data_to_stage2_addr__h9168 = alu_outputs___1_addr__h9361;
      7'b1101111:
	  x_out_data_to_stage2_addr__h9168 = alu_outputs___1_addr__h9332;
      default: x_out_data_to_stage2_addr__h9168 = alu_outputs___1_addr__h9644;
    endcase
  end
  always@(stage1_rg_stage_input or
	  frs2_val_bypassed__h4814 or
	  alu_outputs___1_val2__h9646 or rs2_val_bypassed__h4804)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0100011, 7'b0100111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q23 =
	      alu_outputs___1_val2__h9646;
      7'b0101111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q23 =
	      rs2_val_bypassed__h4804;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q23 =
		   frs2_val_bypassed__h4814;
    endcase
  end
  always@(stage1_rg_stage_input or
	  NOT_rg_cur_priv_9_EQ_0b11_25_376_AND_NOT_rg_cu_ETC___d1382 or
	  data_to_stage2_addr__h9155)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100111, 7'b1101111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q24 =
	      data_to_stage2_addr__h9155;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q24 =
		   (stage1_rg_stage_input[151:145] == 7'b1110011 &&
		    stage1_rg_stage_input[112:110] == 3'b0 &&
		    NOT_rg_cur_priv_9_EQ_0b11_25_376_AND_NOT_rg_cu_ETC___d1382) ?
		     stage1_rg_stage_input[401:338] :
		     64'd0;
    endcase
  end
  always@(stage1_rg_stage_input or
	  alu_outputs___1_val1__h10146 or
	  alu_outputs___1_val1__h9490 or
	  alu_outputs___1_val1__h9580 or
	  alu_outputs___1_val1__h9516 or
	  alu_outputs___1_val1__h9945 or
	  alu_outputs___1_val1__h9561 or
	  alu_outputs___1_val1__h9542 or alu_outputs___1_val1__h9921)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0010011, 7'b0110011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1263 =
	      alu_outputs___1_val1__h9490;
      7'b0010111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1263 =
	      alu_outputs___1_val1__h9580;
      7'b0011011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1263 =
	      alu_outputs___1_val1__h9516;
      7'b0101111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1263 =
	      alu_outputs___1_val1__h9945;
      7'b0110111:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1263 =
	      alu_outputs___1_val1__h9561;
      7'b0111011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1263 =
	      alu_outputs___1_val1__h9542;
      7'b1110011:
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1263 =
	      alu_outputs___1_val1__h9921;
      default: IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1263 =
		   alu_outputs___1_val1__h10146;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1265 or
	  IF_stage1_rg_stage_input_12_BIT_333_136_THEN_s_ETC___d1139)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100111, 7'b1101111:
	  x_out_data_to_stage2_val1__h9169 =
	      IF_stage1_rg_stage_input_12_BIT_333_136_THEN_s_ETC___d1139;
      default: x_out_data_to_stage2_val1__h9169 =
		   IF_stage1_rg_stage_input_12_BITS_151_TO_145_39_ETC___d1265;
    endcase
  end
  always@(stage1_rg_stage_input_BITS_263_TO_232__q25 or
	  x_out_data_to_stage2_val1__h9169)
  begin
    case (stage1_rg_stage_input_BITS_263_TO_232__q25[14:12])
      3'b010, 3'b011: rs1_val__h27551 = x_out_data_to_stage2_val1__h9169;
      default: rs1_val__h27551 =
		   { 59'd0,
		     stage1_rg_stage_input_BITS_263_TO_232__q25[19:15] };
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[267:265])
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_267_TO_265_1_stage2_ETC__q26 =
	      stage2_rg_stage2[3];
      default: CASE_stage2_rg_stage2_BITS_267_TO_265_1_stage2_ETC__q26 =
		   stage2_rg_stage2[267:265] != 3'd2 &&
		   stage2_rg_stage2[267:265] != 3'd3 &&
		   stage2_rg_stage2[3];
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[267:265])
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_267_TO_265_1_NOT_st_ETC__q27 =
	      !stage2_rg_stage2[3];
      default: CASE_stage2_rg_stage2_BITS_267_TO_265_1_NOT_st_ETC__q27 =
		   stage2_rg_stage2[267:265] == 3'd2 ||
		   stage2_rg_stage2[267:265] == 3'd3 ||
		   !stage2_rg_stage2[3];
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cfg_logdelay <= `BSV_ASSIGNMENT_DELAY 64'd0;
	cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_cur_priv <= `BSV_ASSIGNMENT_DELAY 2'b11;
	rg_halt <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_step_count <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_stop_req <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage1_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage2_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage2_rg_resetting <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage3_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stageD_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stageF_rg_epoch <= `BSV_ASSIGNMENT_DELAY 2'd0;
	stageF_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (cfg_logdelay$EN)
	  cfg_logdelay <= `BSV_ASSIGNMENT_DELAY cfg_logdelay$D_IN;
	if (cfg_verbosity$EN)
	  cfg_verbosity <= `BSV_ASSIGNMENT_DELAY cfg_verbosity$D_IN;
	if (rg_cur_priv$EN)
	  rg_cur_priv <= `BSV_ASSIGNMENT_DELAY rg_cur_priv$D_IN;
	if (rg_halt$EN) rg_halt <= `BSV_ASSIGNMENT_DELAY rg_halt$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
	if (rg_step_count$EN)
	  rg_step_count <= `BSV_ASSIGNMENT_DELAY rg_step_count$D_IN;
	if (rg_stop_req$EN)
	  rg_stop_req <= `BSV_ASSIGNMENT_DELAY rg_stop_req$D_IN;
	if (stage1_rg_full$EN)
	  stage1_rg_full <= `BSV_ASSIGNMENT_DELAY stage1_rg_full$D_IN;
	if (stage2_rg_full$EN)
	  stage2_rg_full <= `BSV_ASSIGNMENT_DELAY stage2_rg_full$D_IN;
	if (stage2_rg_resetting$EN)
	  stage2_rg_resetting <= `BSV_ASSIGNMENT_DELAY
	      stage2_rg_resetting$D_IN;
	if (stage3_rg_full$EN)
	  stage3_rg_full <= `BSV_ASSIGNMENT_DELAY stage3_rg_full$D_IN;
	if (stageD_rg_full$EN)
	  stageD_rg_full <= `BSV_ASSIGNMENT_DELAY stageD_rg_full$D_IN;
	if (stageF_rg_epoch$EN)
	  stageF_rg_epoch <= `BSV_ASSIGNMENT_DELAY stageF_rg_epoch$D_IN;
	if (stageF_rg_full$EN)
	  stageF_rg_full <= `BSV_ASSIGNMENT_DELAY stageF_rg_full$D_IN;
      end
    if (imem_rg_f3$EN) imem_rg_f3 <= `BSV_ASSIGNMENT_DELAY imem_rg_f3$D_IN;
    if (imem_rg_instr_15_0$EN)
      imem_rg_instr_15_0 <= `BSV_ASSIGNMENT_DELAY imem_rg_instr_15_0$D_IN;
    if (imem_rg_mstatus_MXR$EN)
      imem_rg_mstatus_MXR <= `BSV_ASSIGNMENT_DELAY imem_rg_mstatus_MXR$D_IN;
    if (imem_rg_pc$EN) imem_rg_pc <= `BSV_ASSIGNMENT_DELAY imem_rg_pc$D_IN;
    if (imem_rg_priv$EN)
      imem_rg_priv <= `BSV_ASSIGNMENT_DELAY imem_rg_priv$D_IN;
    if (imem_rg_satp$EN)
      imem_rg_satp <= `BSV_ASSIGNMENT_DELAY imem_rg_satp$D_IN;
    if (imem_rg_sstatus_SUM$EN)
      imem_rg_sstatus_SUM <= `BSV_ASSIGNMENT_DELAY imem_rg_sstatus_SUM$D_IN;
    if (imem_rg_tval$EN)
      imem_rg_tval <= `BSV_ASSIGNMENT_DELAY imem_rg_tval$D_IN;
    if (rg_epoch$EN) rg_epoch <= `BSV_ASSIGNMENT_DELAY rg_epoch$D_IN;
    if (rg_mstatus_MXR$EN)
      rg_mstatus_MXR <= `BSV_ASSIGNMENT_DELAY rg_mstatus_MXR$D_IN;
    if (rg_next_pc$EN) rg_next_pc <= `BSV_ASSIGNMENT_DELAY rg_next_pc$D_IN;
    if (rg_sstatus_SUM$EN)
      rg_sstatus_SUM <= `BSV_ASSIGNMENT_DELAY rg_sstatus_SUM$D_IN;
    if (rg_start_CPI_cycles$EN)
      rg_start_CPI_cycles <= `BSV_ASSIGNMENT_DELAY rg_start_CPI_cycles$D_IN;
    if (rg_start_CPI_instrs$EN)
      rg_start_CPI_instrs <= `BSV_ASSIGNMENT_DELAY rg_start_CPI_instrs$D_IN;
    if (stage1_rg_stage_input$EN)
      stage1_rg_stage_input <= `BSV_ASSIGNMENT_DELAY
	  stage1_rg_stage_input$D_IN;
    if (stage2_rg_stage2$EN)
      stage2_rg_stage2 <= `BSV_ASSIGNMENT_DELAY stage2_rg_stage2$D_IN;
    if (stage3_rg_stage3$EN)
      stage3_rg_stage3 <= `BSV_ASSIGNMENT_DELAY stage3_rg_stage3$D_IN;
    if (stageD_rg_data$EN)
      stageD_rg_data <= `BSV_ASSIGNMENT_DELAY stageD_rg_data$D_IN;
    if (stageF_rg_priv$EN)
      stageF_rg_priv <= `BSV_ASSIGNMENT_DELAY stageF_rg_priv$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cfg_logdelay = 64'hAAAAAAAAAAAAAAAA;
    cfg_verbosity = 4'hA;
    imem_rg_f3 = 3'h2;
    imem_rg_instr_15_0 = 16'hAAAA;
    imem_rg_mstatus_MXR = 1'h0;
    imem_rg_pc = 64'hAAAAAAAAAAAAAAAA;
    imem_rg_priv = 2'h2;
    imem_rg_satp = 64'hAAAAAAAAAAAAAAAA;
    imem_rg_sstatus_SUM = 1'h0;
    imem_rg_tval = 64'hAAAAAAAAAAAAAAAA;
    rg_cur_priv = 2'h2;
    rg_epoch = 2'h2;
    rg_halt = 1'h0;
    rg_mstatus_MXR = 1'h0;
    rg_next_pc = 64'hAAAAAAAAAAAAAAAA;
    rg_sstatus_SUM = 1'h0;
    rg_start_CPI_cycles = 64'hAAAAAAAAAAAAAAAA;
    rg_start_CPI_instrs = 64'hAAAAAAAAAAAAAAAA;
    rg_state = 4'hA;
    rg_step_count = 1'h0;
    rg_stop_req = 1'h0;
    stage1_rg_full = 1'h0;
    stage1_rg_stage_input =
	402'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stage2_rg_full = 1'h0;
    stage2_rg_resetting = 1'h0;
    stage2_rg_stage2 =
	366'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stage3_rg_full = 1'h0;
    stage3_rg_stage3 = 175'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stageD_rg_data =
	234'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stageD_rg_full = 1'h0;
    stageF_rg_epoch = 2'h2;
    stageF_rg_full = 1'h0;
    stageF_rg_priv = 2'h2;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("%0d: Pipeline State:  minstret:%0d  cur_priv:%0d  mstatus:%0x  epoch:%0d",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_csr_minstret,
		 rg_cur_priv,
		 csr_regfile$read_mstatus,
		 rg_epoch);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write("MStatus{",
	       "sd:%0d",
	       csr_regfile$read_mstatus[14:13] == 2'h3 ||
	       csr_regfile$read_mstatus[16:15] == 2'h3);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && csr_regfile$read_misa[27:26] == 2'd2)
	$write(" sxl:%0d uxl:%0d", sxl__h7072, uxl__h7073);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && csr_regfile$read_misa[27:26] != 2'd2)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tsr:%0d", csr_regfile$read_mstatus[22]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tw:%0d", csr_regfile$read_mstatus[21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tvm:%0d", csr_regfile$read_mstatus[20]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mxr:%0d", csr_regfile$read_mstatus[19]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" sum:%0d", csr_regfile$read_mstatus[18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mprv:%0d", csr_regfile$read_mstatus[17]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" xs:%0d", csr_regfile$read_mstatus[16:15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" fs:%0d", csr_regfile$read_mstatus[14:13]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mpp:%0d", csr_regfile$read_mstatus[12:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" spp:%0d", csr_regfile$read_mstatus[8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" pies:%0d_%0d%0d",
	       csr_regfile$read_mstatus[7],
	       csr_regfile$read_mstatus[5],
	       csr_regfile$read_mstatus[4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" ies:%0d_%0d%0d",
	       csr_regfile$read_mstatus[3],
	       csr_regfile$read_mstatus[1],
	       csr_regfile$read_mstatus[0]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    Stage3: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Output_Stage3");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_full) $write(" PIPE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage3_rg_full) $write(" EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        Bypass  to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Bypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (stage3_rg_stage3[69] || !stage3_rg_full || !stage3_rg_stage3[76]))
	$write("Rd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage3_rg_stage3[69] &&
	  stage3_rg_full &&
	  stage3_rg_stage3[76])
	$write("Rd %0d ", stage3_rg_stage3[75:71]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (stage3_rg_stage3[69] || !stage3_rg_full || !stage3_rg_stage3[76]))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage3_rg_stage3[69] &&
	  stage3_rg_full &&
	  stage3_rg_stage3[76])
	$write("rd_val:%h", stage3_rg_stage3[63:0]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        FBypass to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("FBypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (!stage3_rg_stage3[69] || !stage3_rg_full || !stage3_rg_stage3[76]))
	$write("FRd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_stage3[69] &&
	  stage3_rg_full &&
	  stage3_rg_stage3[76])
	$write("FRd %0d ", stage3_rg_stage3[75:71]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (!stage3_rg_stage3[69] || !stage3_rg_full || !stage3_rg_stage3[76]))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_stage3[69] &&
	  stage3_rg_full &&
	  stage3_rg_stage3[76])
	$write("frd_val:%h", stage3_rg_stage3[63:0]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    Stage2: pc 0x%08h instr 0x%08h priv %0d",
		 stage2_rg_stage2[363:300],
		 stage2_rg_stage2[299:268],
		 stage2_rg_stage2[365:364]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("Output_Stage2", " EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("Output_Stage2", " BUSY: pc:%0h", stage2_rg_stage2[363:300]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("Output_Stage2", " NONPIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("Output_Stage2", " PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("data_to_Stage3 {pc:%h  instr:%h  priv:%0d\n",
	       stage2_rg_stage2[363:300],
	       stage2_rg_stage2[299:268],
	       stage2_rg_stage2[365:364]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("        rd_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3 &&
	  stage2_rg_stage2[267:265] != 3'd0 &&
	  IF_stage2_rg_stage2_15_BITS_267_TO_265_16_EQ_1_ETC___d166)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3 &&
	  (stage2_rg_stage2[267:265] == 3'd0 ||
	   IF_stage2_rg_stage2_15_BITS_267_TO_265_16_EQ_1_ETC___d176))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3 &&
	  stage2_rg_stage2[267:265] != 3'd0 &&
	  stage2_rg_stage2[267:265] != 3'd1 &&
	  stage2_rg_stage2[267:265] != 3'd4 &&
	  stage2_rg_stage2[267:265] != 3'd2 &&
	  stage2_rg_stage2[267:265] != 3'd3)
	$write("  fflags: %05b",
	       "'h%h",
	       x_out_data_to_stage3_fpr_flags__h8180);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3 &&
	  (stage2_rg_stage2[267:265] == 3'd0 ||
	   stage2_rg_stage2[267:265] == 3'd1 ||
	   stage2_rg_stage2[267:265] == 3'd4 ||
	   stage2_rg_stage2[267:265] == 3'd2 ||
	   stage2_rg_stage2[267:265] == 3'd3))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3 &&
	  stage2_rg_stage2[267:265] != 3'd0 &&
	  CASE_stage2_rg_stage2_BITS_267_TO_265_1_stage2_ETC__q26)
	$write("  frd:%0d  rd_val:%h\n",
	       x_out_data_to_stage3_rd__h8177,
	       x_out_data_to_stage3_rd_val__h8181);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3 &&
	  (stage2_rg_stage2[267:265] == 3'd0 ||
	   CASE_stage2_rg_stage2_BITS_267_TO_265_1_NOT_st_ETC__q27))
	$write("  grd:%0d  rd_val:%h\n",
	       x_out_data_to_stage3_rd__h8177,
	       x_out_data_to_stage3_rd_val__h8181);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("'h%h", value__h8423);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("'h%h", x_out_trap_info_exc_code__h8460);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("'h%h", value__h8484, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("'h%h", value__h8423);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("'h%h", x_out_trap_info_exc_code__h8460);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("'h%h", value__h8484, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        Bypass  to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Bypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 == 2'd0)
	$write("Rd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 != 2'd0)
	$write("Rd %0d ", x_out_bypass_rd__h8714);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 == 2'd1)
	$write("-");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d273 != 2'd1)
	$write("rd_val:%h", x_out_bypass_rd_val__h8715);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        FBypass to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("FBypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_NOT_stage2_rg_full_14_47_OR_stage2_rg_stage_ETC___d295 == 2'd0)
	$write("FRd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_NOT_stage2_rg_full_14_47_OR_stage2_rg_stage_ETC___d295 != 2'd0)
	$write("FRd %0d ", x_out_fbypass_rd__h8859);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_NOT_stage2_rg_full_14_47_OR_stage2_rg_stage_ETC___d295 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_NOT_stage2_rg_full_14_47_OR_stage2_rg_stage_ETC___d295 == 2'd1)
	$write("-");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_NOT_stage2_rg_full_14_47_OR_stage2_rg_stage_ETC___d295 != 2'd0 &&
	  IF_NOT_stage2_rg_full_14_47_OR_stage2_rg_stage_ETC___d295 != 2'd1)
	$write("frd_val:%h", x_out_fbypass_rd_val__h8860);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    Stage1: pc 0x%08h instr 0x%08h priv %0d",
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("Output_Stage1",
	       " BUSY pc:%h",
	       stage1_rg_stage_input[401:338]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write("Output_Stage1",
	       " NONPIPE: pc:%h",
	       stage1_rg_stage_input[401:338]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write("Output_Stage1");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full)
	$write("Output_Stage1", " EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write(" PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd0)
	$write("CONTROL_DISCARD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd1)
	$write("CONTROL_STRAIGHT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd2)
	$write("CONTROL_BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd3)
	$write("CONTROL_CSRR_W");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd4)
	$write("CONTROL_CSRR_S_or_C");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd5)
	$write("CONTROL_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd6)
	$write("CONTROL_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd7)
	$write("CONTROL_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd8)
	$write("CONTROL_MRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd9)
	$write("CONTROL_SRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd10)
	$write("CONTROL_URET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd11)
	$write("CONTROL_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d1057)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write("data_to_Stage 2 {pc:%h  instr:%h  priv:%0d\n",
	       stage1_rg_stage_input[401:338],
	       stage1_rg_stage_input[263:232],
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write("            op_stage2:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 == 3'd0)
	$write("OP_Stage2_ALU");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 == 3'd1)
	$write("OP_Stage2_LD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 == 3'd2)
	$write("OP_Stage2_ST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 == 3'd3)
	$write("OP_Stage2_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 == 3'd4)
	$write("OP_Stage2_AMO");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  (!stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d903) &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 !=
	  3'd0 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 !=
	  3'd1 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 !=
	  3'd2 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 !=
	  3'd3 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d1078 != 3'd4)
	$write("OP_Stage2_FD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write("  rd:%0d\n", x_out_data_to_stage2_rd__h9167);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write("            addr:%h  val1:%h  val2:%h  val3:%h}",
	       x_out_data_to_stage2_addr__h9168,
	       x_out_data_to_stage2_val1__h9169,
	       x_out_data_to_stage2_val2__h9170,
	       x_out_data_to_stage2_val3__h9171);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd0)
	$write("CONTROL_DISCARD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd1)
	$write("CONTROL_STRAIGHT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd2)
	$write("CONTROL_BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd3)
	$write("CONTROL_CSRR_W");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd4)
	$write("CONTROL_CSRR_S_or_C");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd5)
	$write("CONTROL_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd6)
	$write("CONTROL_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd7)
	$write("CONTROL_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd8)
	$write("CONTROL_MRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd9)
	$write("CONTROL_SRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd10)
	$write("CONTROL_URET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd11)
	$write("CONTROL_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d1336)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write("'h%h", stage1_rg_stage_input[401:338]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write("'h%h", x_out_trap_info_exc_code__h12672);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d314 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d719)
	$write("'h%h", value__h12717, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_11_AND_NOT_stage1_rg_stage_inpu_ETC___d906)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d332)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  !IF_IF_stage1_rg_stage_input_12_BITS_151_TO_145_ETC___d1397)
	$write("\n        redirect next_pc:%h", x_out_next_pc__h9118);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d723 &&
	  IF_IF_stage1_rg_stage_input_12_BITS_151_TO_145_ETC___d1397)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    StageD: pc 0x%08h instr 0x%08h priv %0d epoch %0d",
		 stageD_rg_data[233:170],
		 x_out_data_to_stage1_instr__h13839,
		 stageD_rg_data[167:166],
		 stageD_rg_data[169:168]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Output_StageD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full) $write(" PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write(" EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[164])
	$write("data_to_Stage1 {pc:%0h  priv:%0d  epoch:%0d",
	       stageD_rg_data[233:170],
	       stageD_rg_data[167:166],
	       stageD_rg_data[169:168]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && !stageD_rg_data[164])
	$write("data_to_Stage1 {pc:%0h  priv:%0d  epoch:%0d",
	       stageD_rg_data[233:170],
	       stageD_rg_data[167:166],
	       stageD_rg_data[169:168]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[164])
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  !stageD_rg_data[164] &&
	  stageD_rg_data[165])
	$write("  instr_C:%0h", stageD_rg_data[79:64]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  !stageD_rg_data[164] &&
	  !stageD_rg_data[165])
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[164])
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && !stageD_rg_data[164])
	$write("  instr:%0h  pred_pc:%0h",
	       x_out_data_to_stage1_instr__h13839,
	       stageD_rg_data[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[164])
	$write("  ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && !stageD_rg_data[164])
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd0)
	$write("INSTRUCTION_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd1)
	$write("INSTRUCTION_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd2)
	$write("ILLEGAL_INSTRUCTION");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd3)
	$write("BREAKPOINT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd4)
	$write("LOAD_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd5)
	$write("LOAD_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd6)
	$write("STORE_AMO_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd7)
	$write("STORE_AMO_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd8)
	$write("ECALL_FROM_U");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd9)
	$write("ECALL_FROM_S");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd11)
	$write("ECALL_FROM_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd12)
	$write("INSTRUCTION_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd13)
	$write("LOAD_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd15)
	$write("STORE_AMO_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] != 4'd0 &&
	  stageD_rg_data[163:160] != 4'd1 &&
	  stageD_rg_data[163:160] != 4'd2 &&
	  stageD_rg_data[163:160] != 4'd3 &&
	  stageD_rg_data[163:160] != 4'd4 &&
	  stageD_rg_data[163:160] != 4'd5 &&
	  stageD_rg_data[163:160] != 4'd6 &&
	  stageD_rg_data[163:160] != 4'd7 &&
	  stageD_rg_data[163:160] != 4'd8 &&
	  stageD_rg_data[163:160] != 4'd9 &&
	  stageD_rg_data[163:160] != 4'd11 &&
	  stageD_rg_data[163:160] != 4'd12 &&
	  stageD_rg_data[163:160] != 4'd13 &&
	  stageD_rg_data[163:160] != 4'd15)
	$write("unknown trap Exc_Code %d", stageD_rg_data[163:160]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && !stageD_rg_data[164])
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[164])
	$write(" tval %0h", stageD_rg_data[159:96]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && !stageD_rg_data[164])
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    StageF: pc 0x%08h instr 0x%08h priv %0d epoch %0d",
		 imem_rg_pc,
		 d_instr__h21463,
		 stageF_rg_priv,
		 stageF_rg_epoch);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Output_StageF");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  (!near_mem$imem_valid ||
	   NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_79_ETC___d1826))
	$write(" BUSY: pc:%h", imem_rg_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832)
	$write(" PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write(" EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  (!near_mem$imem_valid ||
	   NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_79_ETC___d1826))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832)
	$write("data_to_StageD {pc:%h  priv:%0d  epoch:%0d",
	       imem_rg_pc,
	       stageF_rg_priv,
	       stageF_rg_epoch);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  (!near_mem$imem_valid ||
	   NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_79_ETC___d1826))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832 &&
	  near_mem$imem_exc)
	$write("  ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1841)
	$write("  instr:%h  pred_pc:%h",
	       d_instr__h21463,
	       stageF_branch_predictor$predict_rsp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  (!near_mem$imem_valid ||
	   NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_79_ETC___d1826))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1847)
	$write("INSTRUCTION_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1851)
	$write("INSTRUCTION_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1855)
	$write("ILLEGAL_INSTRUCTION");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1859)
	$write("BREAKPOINT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1863)
	$write("LOAD_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1867)
	$write("LOAD_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1871)
	$write("STORE_AMO_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1875)
	$write("STORE_AMO_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1879)
	$write("ECALL_FROM_U");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1883)
	$write("ECALL_FROM_S");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1887)
	$write("ECALL_FROM_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1891)
	$write("INSTRUCTION_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1895)
	$write("LOAD_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1899)
	$write("STORE_AMO_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1928)
	$write("unknown trap Exc_Code %d", near_mem$imem_exc_code);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_815_AND_near_mem_imem_valid_AND_ETC___d1841)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  (!near_mem$imem_valid ||
	   NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_79_ETC___d1826))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_797_OR_ETC___d1832)
	$write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $display("----------------");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run_ignore &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_debug_run_ignore",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run_ignore)
	$display("%0d: CPU.debug_run_ignore: ignoring 'run' command (CPU is not in Debug Mode)",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_stage1_CSRR_W", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted_1 &&
	  cur_verbosity__h3256 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted_1 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    S1: write CSRRW/CSRRWI Rs1 %0d Rs1_val 0x%0h csr 0x%0h csr_val 0x%0h Rd %0d",
		 stage1_rg_stage_input_BITS_263_TO_232__q25[19:15],
		 rs1_val__h27096,
		 stage1_rg_stage_input_BITS_263_TO_232__q25[31:20],
		 csr_regfile$read_csr[63:0],
		 stage1_rg_stage_input_BITS_263_TO_232__q25[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && !csr_regfile$access_permitted_1 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    rl_stage1_CSRR_W: Trap on CSR permissions: Rs1 %0d Rs1_val 0x%0h csr 0x%0h Rd %0d",
		 stage1_rg_stage_input_BITS_263_TO_232__q25[19:15],
		 rs1_val__h27096,
		 stage1_rg_stage_input_BITS_263_TO_232__q25[31:20],
		 stage1_rg_stage_input_BITS_263_TO_232__q25[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_stage1_CSRR_S_or_C",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  csr_regfile$access_permitted_2 &&
	  cur_verbosity__h3256 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  csr_regfile$access_permitted_2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    S1: write CSRR_S_or_C: Rs1 %0d Rs1_val 0x%0h csr 0x%0h csr_val 0x%0h Rd %0d",
		 stage1_rg_stage_input_BITS_263_TO_232__q25[19:15],
		 rs1_val__h27551,
		 stage1_rg_stage_input_BITS_263_TO_232__q25[31:20],
		 csr_regfile$read_csr[63:0],
		 stage1_rg_stage_input_BITS_263_TO_232__q25[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  !csr_regfile$access_permitted_2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    rl_stage1_CSRR_S_or_C: Trap on CSR permissions: Rs1 %0d Rs1_val 0x%0h csr 0x%0h Rd %0d",
		 stage1_rg_stage_input_BITS_263_TO_232__q25[19:15],
		 rs1_val__h27551,
		 stage1_rg_stage_input_BITS_263_TO_232__q25[31:20],
		 stage1_rg_stage_input_BITS_263_TO_232__q25[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_stage1_xRET", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && cur_verbosity__h3256 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && cur_verbosity__h3256 != 4'd0)
	$display("    xRET: next_pc:0x%0h  new mstatus:0x%0h  new priv:%0d",
		 csr_regfile$csr_ret_actions[129:66],
		 csr_regfile$csr_ret_actions[63:0],
		 csr_regfile$csr_ret_actions[65:64]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_stage1_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I && cur_verbosity__h3256 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_stage1_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE && cur_verbosity__h3256 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_stage1_WFI", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI && cur_verbosity__h3256 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU.rl_stage1_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_stage1_trap", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && cur_verbosity__h3256 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && cur_verbosity__h3256 != 4'd0)
	$display("%0d: CPU.rl_stage1_trap: priv:%0d  mcause:0x%0h  epc:0x%0h",
		 csr_regfile$read_csr_mcycle,
		 rg_cur_priv,
		 csr_regfile$csr_trap_actions[65:2],
		 stage1_rg_stage_input[401:338]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && cur_verbosity__h3256 != 4'd0)
	$display("    tval:0x%0h  new pc:0x%0h  new mstatus:0x%0h",
		 value__h12717,
		 csr_regfile$csr_trap_actions[193:130],
		 csr_regfile$csr_trap_actions[129:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_trap_BREAK_to_Debug_Mode",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode)
	$display("%0d: CPU.rl_trap_BREAK_to_Debug_Mode: PC 0x%08h instr 0x%08h",
		 csr_regfile$read_csr_mcycle,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    Flushing caches");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_stop &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_stage1_stop", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_stop && rg_stop_req)
	$display("%0d: CPU.rl_stage1_stop: Stop for debugger. minstret %0d priv %0d PC 0x%0h instr 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_csr_minstret,
		 rg_cur_priv,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_stop && rg_stop_req)
	$display("CPI: %0d.%0d = (%0d/%0d) since last 'continue'",
		 cpi__h35415,
		 cpifrac__h35416,
		 delta_CPI_cycles__h35411,
		 _theResult____h35413);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_stop && !rg_stop_req)
	$display("%0d: CPU.rl_stage1_stop: Stop after single-step. PC = 0x%08h",
		 csr_regfile$read_csr_mcycle,
		 stage1_rg_stage_input[401:338]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_debug_halt_ignore",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore)
	$display("%0d: CPU.rl_debug_halt_ignore: ignoring 'halt' (CPU already halted)",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore) $write("    state = ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore && rg_state == 4'd0)
	$write("CPU_RESET1");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore && rg_state == 4'd1)
	$write("CPU_RESET2");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore && rg_state == 4'd2)
	$write("CPU_GDB_PAUSING");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore && rg_state == 4'd3)
	$write("CPU_DEBUG_MODE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore && rg_state == 4'd4)
	$write("CPU_RUNNING");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore && rg_state == 4'd5)
	$write("CPU_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore && rg_state == 4'd6)
	$write("CPU_SPLIT_FETCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore && rg_state == 4'd7)
	$write("CPU_CSRRX_RESTART");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore && rg_state == 4'd8)
	$write("CPU_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore && rg_state == 4'd9)
	$write("CPU_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore && rg_state == 4'd10)
	$write("CPU_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore && rg_state != 4'd0 &&
	  rg_state != 4'd1 &&
	  rg_state != 4'd2 &&
	  rg_state != 4'd3 &&
	  rg_state != 4'd4 &&
	  rg_state != 4'd5 &&
	  rg_state != 4'd6 &&
	  rg_state != 4'd7 &&
	  rg_state != 4'd8 &&
	  rg_state != 4'd9 &&
	  rg_state != 4'd10)
	$write("CPU_WFI_PAUSED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_ignore) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && cur_verbosity__h3256 != 4'd0)
	$display("%0d: CPU.reset_complete", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && cur_verbosity__h3256 != 4'd0)
	$display("    CPU entering DEBUG_MODE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_BREAK_cache_flush_finish &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_BREAK_cache_flush_finish",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_read_gpr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_debug_read_gpr", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_read_gpr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_read_gpr: Read reg %0d => 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_gpr_reqs$D_OUT[68:64],
		 gpr_regfile$read_rs1_port2);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_write_gpr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_debug_write_gpr", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_write_gpr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_write_gpr: Write reg %0d => 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_gpr_reqs$D_OUT[68:64],
		 f_gpr_reqs$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_read_fpr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_debug_read_fpr", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_read_fpr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_read_fpr: Read reg %0d => 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_fpr_reqs$D_OUT[68:64],
		 fpr_regfile$read_rs1_port2);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_write_fpr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_debug_write_fpr", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_write_fpr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_write_fpr: Write reg %0d => 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_fpr_reqs$D_OUT[68:64],
		 f_fpr_reqs$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_read_csr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_debug_read_csr", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_read_csr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_read_csr: Read csr %0d => 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_csr_reqs$D_OUT[75:64],
		 csr_regfile$read_csr_port2[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_debug_run", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_cfg_verbosity_read__8_ULE_1_177___d2178)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
		 new_epoch__h24611);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       csr_regfile$read_dpc,
	       new_epoch__h24611,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run && cur_verbosity__h3256 != 4'd0)
	$display("    fa_restart: RUNNING with PC = 0x%0h",
		 csr_regfile$read_dpc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_run: 'run' from dpc 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_dpc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_write_csr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_debug_write_csr", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_write_csr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_write_csr: Write csr 0x%0h 0x%0h => 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_csr_reqs$D_OUT[75:64],
		 f_csr_reqs$D_OUT[63:0],
		 csr_regfile$mav_csr_write);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_from_Debug_Mode &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_reset_from_Debug_Mode",
		 csr_regfile$read_csr_mcycle);
    if (WILL_FIRE_RL_imem_rl_assert_fail)
      $display("ERROR: CPU_Fetch_C: imem32.is_i32_not_i16 is False");
    if (WILL_FIRE_RL_imem_rl_assert_fail) $finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_pipe", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  stage3_rg_stage3[69])
	$display("    S3.fa_deq: write FRd 0x%0h, rd_val 0x%0h",
		 stage3_rg_stage3[75:71],
		 stage3_rg_stage3[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  !stage3_rg_stage3[69])
	$display("    S3.fa_deq: write GRd 0x%0h, rd_val 0x%0h",
		 stage3_rg_stage3[75:71],
		 stage3_rg_stage3[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    S3.enq: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("data_to_Stage3 {pc:%h  instr:%h  priv:%0d\n",
	       stage2_rg_stage2[363:300],
	       stage2_rg_stage2[299:268],
	       stage2_rg_stage2[365:364]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("        rd_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  stage2_rg_stage2[267:265] != 3'd0 &&
	  IF_stage2_rg_stage2_15_BITS_267_TO_265_16_EQ_1_ETC___d166)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  (stage2_rg_stage2[267:265] == 3'd0 ||
	   IF_stage2_rg_stage2_15_BITS_267_TO_265_16_EQ_1_ETC___d176))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  stage2_rg_stage2[267:265] != 3'd0 &&
	  stage2_rg_stage2[267:265] != 3'd1 &&
	  stage2_rg_stage2[267:265] != 3'd4 &&
	  stage2_rg_stage2[267:265] != 3'd2 &&
	  stage2_rg_stage2[267:265] != 3'd3)
	$write("  fflags: %05b",
	       "'h%h",
	       x_out_data_to_stage3_fpr_flags__h8180);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  (stage2_rg_stage2[267:265] == 3'd0 ||
	   stage2_rg_stage2[267:265] == 3'd1 ||
	   stage2_rg_stage2[267:265] == 3'd4 ||
	   stage2_rg_stage2[267:265] == 3'd2 ||
	   stage2_rg_stage2[267:265] == 3'd3))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d2081)
	$write("  frd:%0d  rd_val:%h\n",
	       x_out_data_to_stage3_rd__h8177,
	       x_out_data_to_stage3_rd_val__h8181);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d2083)
	$write("  grd:%0d  rd_val:%h\n",
	       x_out_data_to_stage3_rd__h8177,
	       x_out_data_to_stage3_rd_val__h8181);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  cur_verbosity__h3256 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage2_rg_stage2[363:300],
		 stage2_rg_stage2[299:268],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_stage1_rg_stage_input_12_BITS_335_TO_334_1_ETC___d2090 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 == 4'd0 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    rl_pipe: Discarding stage1 due to redirection");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2098 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 != 4'd0 &&
	  IF_NOT_stage1_rg_full_11_07_OR_NOT_stage1_rg_s_ETC___d2101 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU_Stage2.enq (Data_Stage1_to_Stage2)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  stage1_rg_stage_input_12_BITS_335_TO_334_13_EQ_ETC___d2098 &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d984 != 4'd0 &&
	  IF_NOT_stage1_rg_full_11_07_OR_NOT_stage1_rg_s_ETC___d2101 &&
	  !IF_IF_stage1_rg_stage_input_12_BITS_151_TO_145_ETC___d1397 &&
	  NOT_cfg_verbosity_read__8_ULE_1_177___d2178)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
		 new_epoch__h24611);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2186 &&
	  stageD_rg_full &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU_Stage1.enq: 0x%08x", stageD_rg_data[233:170]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU_StageD.enq (Data_StageF_to_StageD)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       next_pc__h25902,
	       epoch__h25900,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  f_redirects$EMPTY_N)
	$write("tagged Valid ", "'h%h", f_redirects$D_OUT[127:64]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  !f_redirects$EMPTY_N)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage1_rg_stage_input_12_BITS_335_TO_334_13_ETC___d2227 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_stage1_SFENCE_VMA",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA && cur_verbosity__h3256 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_SFENCE_VMA",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_debug_halt", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_halt", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage2_nonpipe", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe && cur_verbosity__h3256 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 value__h8423,
		 stage2_rg_stage2[299:268],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe && cur_verbosity__h3256 != 4'd0)
	$display("    mcause:0x%0h  epc 0x%0h  tval:0x%0h  new pc 0x%0h, new mstatus 0x%0h",
		 csr_regfile$csr_trap_actions[65:2],
		 value__h8423,
		 value__h8484,
		 csr_regfile$csr_trap_actions[193:130],
		 csr_regfile$csr_trap_actions[129:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_cfg_verbosity_read__8_ULE_1_177___d2178)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
		 new_epoch__h24611);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       x_out_next_pc__h9118,
	       new_epoch__h24611,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: rl_stage1_restart_after_csrrx: minstret:%0d  pc:%0x  cur_priv:%0d  epoch:%0d",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_csr_minstret,
		 x_out_next_pc__h9118,
		 rg_cur_priv,
		 new_epoch__h24611);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_finish_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_cfg_verbosity_read__8_ULE_1_177___d2178)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
		 new_epoch__h24611);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       rg_next_pc,
	       new_epoch__h24611,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU.rl_finish_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_finish_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_cfg_verbosity_read__8_ULE_1_177___d2178)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
		 new_epoch__h24611);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       rg_next_pc,
	       new_epoch__h24611,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU.rl_finish_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_finish_SFENCE_VMA",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_cfg_verbosity_read__8_ULE_1_177___d2178)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
		 new_epoch__h24611);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       rg_next_pc,
	       new_epoch__h24611,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU.rl_finish_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_WFI_resume", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume && cur_verbosity__h3256 != 4'd0)
	$display("    WFI resume");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_cfg_verbosity_read__8_ULE_1_177___d2178)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
		 new_epoch__h24611);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       rg_next_pc,
	       new_epoch__h24611,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_from_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_reset_from_WFI", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_fetch &&
	  NOT_cfg_verbosity_read__8_ULE_1_177___d2178)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
		 new_epoch__h24611);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_fetch &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       rg_next_pc,
	       new_epoch__h24611,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_fetch &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       rg_sstatus_SUM,
	       rg_mstatus_MXR,
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_fetch &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_fetch &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d:  CPU.rl_stage1_interrupt",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt && cur_verbosity__h3256 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt && cur_verbosity__h3256 != 4'd0)
	$display("%0d: CPU.rl_stage1_interrupt: epc 0x%0h  next PC 0x%0h  new_priv %0d  new mstatus 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 stage1_rg_stage_input[401:338],
		 csr_regfile$csr_trap_actions[193:130],
		 csr_regfile$csr_trap_actions[1:0],
		 csr_regfile$csr_trap_actions[129:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$write("CPU: Bluespec  RISC-V  Flute  v3.0");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start) $display(" (RV64)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("Copyright (c) 2016-2019 Bluespec, Inc. All Rights Reserved.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start && cur_verbosity__h3256 != 4'd0)
	$display("%0d: CPU.rl_reset_start", csr_regfile$read_csr_mcycle);
  end
  // synopsys translate_on
endmodule  // mkCPU

