
TP_AUTORADIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b220  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d0  0800b3b0  0800b3b0  0000c3b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b680  0800b680  0000d074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b680  0800b680  0000c680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b688  0800b688  0000d074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b688  0800b688  0000c688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b68c  0800b68c  0000c68c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0800b690  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b10  20000074  0800b704  0000d074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001b84  0800b704  0000db84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d4ed  00000000  00000000  0000d0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ac7  00000000  00000000  0002a591  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001818  00000000  00000000  0002f058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001298  00000000  00000000  00030870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a801  00000000  00000000  00031b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fe79  00000000  00000000  0005c309  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f940e  00000000  00000000  0007c182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00175590  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006730  00000000  00000000  001755d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0017bd04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b398 	.word	0x0800b398

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800b398 	.word	0x0800b398

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MCP23S17_Init>:

// ===================================================================
// Fonctions
// ===================================================================

void MCP23S17_Init(void) {
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
    // CS high
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 80005a0:	4b19      	ldr	r3, [pc, #100]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005a2:	685b      	ldr	r3, [r3, #4]
 80005a4:	4a18      	ldr	r2, [pc, #96]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005a6:	8911      	ldrh	r1, [r2, #8]
 80005a8:	2201      	movs	r2, #1
 80005aa:	4618      	mov	r0, r3
 80005ac:	f001 ff86 	bl	80024bc <HAL_GPIO_WritePin>

    // Reset pulse
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_RESET);
 80005b0:	4b15      	ldr	r3, [pc, #84]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005b2:	68db      	ldr	r3, [r3, #12]
 80005b4:	4a14      	ldr	r2, [pc, #80]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005b6:	8a11      	ldrh	r1, [r2, #16]
 80005b8:	2200      	movs	r2, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f001 ff7e 	bl	80024bc <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80005c0:	2001      	movs	r0, #1
 80005c2:	f001 fa25 	bl	8001a10 <HAL_Delay>
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_SET);
 80005c6:	4b10      	ldr	r3, [pc, #64]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005c8:	68db      	ldr	r3, [r3, #12]
 80005ca:	4a0f      	ldr	r2, [pc, #60]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005cc:	8a11      	ldrh	r1, [r2, #16]
 80005ce:	2201      	movs	r2, #1
 80005d0:	4618      	mov	r0, r3
 80005d2:	f001 ff73 	bl	80024bc <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80005d6:	2001      	movs	r0, #1
 80005d8:	f001 fa1a 	bl	8001a10 <HAL_Delay>

    // Config IOCON : BANK=0, SEQOP=0
    MCP23S17_WriteRegister(MCP23S17_IOCON, 0x20);
 80005dc:	2120      	movs	r1, #32
 80005de:	200a      	movs	r0, #10
 80005e0:	f000 f814 	bl	800060c <MCP23S17_WriteRegister>

    // Tous les pins en sortie (0 = output)
    MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00);
 80005e4:	2100      	movs	r1, #0
 80005e6:	2000      	movs	r0, #0
 80005e8:	f000 f810 	bl	800060c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00);
 80005ec:	2100      	movs	r1, #0
 80005ee:	2001      	movs	r0, #1
 80005f0:	f000 f80c 	bl	800060c <MCP23S17_WriteRegister>

    // Éteindre toutes les LEDs au démarrage
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0x00);
 80005f4:	2100      	movs	r1, #0
 80005f6:	2012      	movs	r0, #18
 80005f8:	f000 f808 	bl	800060c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
 80005fc:	2100      	movs	r1, #0
 80005fe:	2013      	movs	r0, #19
 8000600:	f000 f804 	bl	800060c <MCP23S17_WriteRegister>
}
 8000604:	bf00      	nop
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000000 	.word	0x20000000

0800060c <MCP23S17_WriteRegister>:

void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	460a      	mov	r2, r1
 8000616:	71fb      	strb	r3, [r7, #7]
 8000618:	4613      	mov	r3, r2
 800061a:	71bb      	strb	r3, [r7, #6]
    uint8_t txData[3] = {
        (uint8_t)(0x40 | (hmcp23s17.address << 1)),  // Write opcode
 800061c:	4b15      	ldr	r3, [pc, #84]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800061e:	7c9b      	ldrb	r3, [r3, #18]
 8000620:	b25b      	sxtb	r3, r3
 8000622:	005b      	lsls	r3, r3, #1
 8000624:	b25b      	sxtb	r3, r3
 8000626:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800062a:	b25b      	sxtb	r3, r3
 800062c:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 800062e:	733b      	strb	r3, [r7, #12]
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	737b      	strb	r3, [r7, #13]
 8000634:	79bb      	ldrb	r3, [r7, #6]
 8000636:	73bb      	strb	r3, [r7, #14]
        reg,
        value
    };

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 8000638:	4b0e      	ldr	r3, [pc, #56]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800063a:	685b      	ldr	r3, [r3, #4]
 800063c:	4a0d      	ldr	r2, [pc, #52]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800063e:	8911      	ldrh	r1, [r2, #8]
 8000640:	2200      	movs	r2, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f001 ff3a 	bl	80024bc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hmcp23s17.hspi, txData, 3, HAL_MAX_DELAY);
 8000648:	4b0a      	ldr	r3, [pc, #40]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800064a:	6818      	ldr	r0, [r3, #0]
 800064c:	f107 010c 	add.w	r1, r7, #12
 8000650:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000654:	2203      	movs	r2, #3
 8000656:	f005 ff18 	bl	800648a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 800065a:	4b06      	ldr	r3, [pc, #24]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800065c:	685b      	ldr	r3, [r3, #4]
 800065e:	4a05      	ldr	r2, [pc, #20]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 8000660:	8911      	ldrh	r1, [r2, #8]
 8000662:	2201      	movs	r2, #1
 8000664:	4618      	mov	r0, r3
 8000666:	f001 ff29 	bl	80024bc <HAL_GPIO_WritePin>
}
 800066a:	bf00      	nop
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000000 	.word	0x20000000

08000678 <MCP23S17_ReadRegister>:

uint8_t MCP23S17_ReadRegister(uint8_t reg) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b086      	sub	sp, #24
 800067c:	af02      	add	r7, sp, #8
 800067e:	4603      	mov	r3, r0
 8000680:	71fb      	strb	r3, [r7, #7]
    uint8_t txData[3] = {
        (uint8_t)(0x41 | (hmcp23s17.address << 1)),  // Read opcode
 8000682:	4b1b      	ldr	r3, [pc, #108]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 8000684:	7c9b      	ldrb	r3, [r3, #18]
 8000686:	b25b      	sxtb	r3, r3
 8000688:	005b      	lsls	r3, r3, #1
 800068a:	b25b      	sxtb	r3, r3
 800068c:	f043 0341 	orr.w	r3, r3, #65	@ 0x41
 8000690:	b25b      	sxtb	r3, r3
 8000692:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 8000694:	733b      	strb	r3, [r7, #12]
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	737b      	strb	r3, [r7, #13]
 800069a:	2300      	movs	r3, #0
 800069c:	73bb      	strb	r3, [r7, #14]
        reg,
        0x00
    };
    uint8_t rxData[3] = {0};
 800069e:	f107 0308 	add.w	r3, r7, #8
 80006a2:	2100      	movs	r1, #0
 80006a4:	460a      	mov	r2, r1
 80006a6:	801a      	strh	r2, [r3, #0]
 80006a8:	460a      	mov	r2, r1
 80006aa:	709a      	strb	r2, [r3, #2]

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 80006ac:	4b10      	ldr	r3, [pc, #64]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	4a0f      	ldr	r2, [pc, #60]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006b2:	8911      	ldrh	r1, [r2, #8]
 80006b4:	2200      	movs	r2, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 ff00 	bl	80024bc <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(hmcp23s17.hspi, txData, rxData, 3, HAL_MAX_DELAY);
 80006bc:	4b0c      	ldr	r3, [pc, #48]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006be:	6818      	ldr	r0, [r3, #0]
 80006c0:	f107 0208 	add.w	r2, r7, #8
 80006c4:	f107 010c 	add.w	r1, r7, #12
 80006c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006cc:	9300      	str	r3, [sp, #0]
 80006ce:	2303      	movs	r3, #3
 80006d0:	f006 f851 	bl	8006776 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 80006d4:	4b06      	ldr	r3, [pc, #24]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	4a05      	ldr	r2, [pc, #20]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006da:	8911      	ldrh	r1, [r2, #8]
 80006dc:	2201      	movs	r2, #1
 80006de:	4618      	mov	r0, r3
 80006e0:	f001 feec 	bl	80024bc <HAL_GPIO_WritePin>

    return rxData[2];
 80006e4:	7abb      	ldrb	r3, [r7, #10]
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	3710      	adds	r7, #16
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	20000000 	.word	0x20000000

080006f4 <MCP23S17_SetAllPinsHigh>:

// Allume TOUTES les LEDs
void MCP23S17_SetAllPinsHigh(void) {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0xFF);
 80006f8:	21ff      	movs	r1, #255	@ 0xff
 80006fa:	2012      	movs	r0, #18
 80006fc:	f7ff ff86 	bl	800060c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0xFF);
 8000700:	21ff      	movs	r1, #255	@ 0xff
 8000702:	2013      	movs	r0, #19
 8000704:	f7ff ff82 	bl	800060c <MCP23S17_WriteRegister>
}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}

0800070c <Select_LED>:
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
}

// Allume une LED spécifique (0 à 15)
void Select_LED(char port, uint8_t led,uint8_t state)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b084      	sub	sp, #16
 8000710:	af00      	add	r7, sp, #0
 8000712:	4603      	mov	r3, r0
 8000714:	71fb      	strb	r3, [r7, #7]
 8000716:	460b      	mov	r3, r1
 8000718:	71bb      	strb	r3, [r7, #6]
 800071a:	4613      	mov	r3, r2
 800071c:	717b      	strb	r3, [r7, #5]
    if (led > 7) return;
 800071e:	79bb      	ldrb	r3, [r7, #6]
 8000720:	2b07      	cmp	r3, #7
 8000722:	d836      	bhi.n	8000792 <Select_LED+0x86>

    uint8_t reg = (port == 'A' || port == 'a') ? MCP23S17_GPIOA : MCP23S17_GPIOB;
 8000724:	79fb      	ldrb	r3, [r7, #7]
 8000726:	2b41      	cmp	r3, #65	@ 0x41
 8000728:	d002      	beq.n	8000730 <Select_LED+0x24>
 800072a:	79fb      	ldrb	r3, [r7, #7]
 800072c:	2b61      	cmp	r3, #97	@ 0x61
 800072e:	d101      	bne.n	8000734 <Select_LED+0x28>
 8000730:	2312      	movs	r3, #18
 8000732:	e000      	b.n	8000736 <Select_LED+0x2a>
 8000734:	2313      	movs	r3, #19
 8000736:	73bb      	strb	r3, [r7, #14]
    uint8_t current = MCP23S17_ReadRegister(reg);
 8000738:	7bbb      	ldrb	r3, [r7, #14]
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff9c 	bl	8000678 <MCP23S17_ReadRegister>
 8000740:	4603      	mov	r3, r0
 8000742:	73fb      	strb	r3, [r7, #15]
    // On part du principe que tout est allumé (0xFF)
    // On force un seul bit à 0 → éteint la LED
    if (state == 1)
 8000744:	797b      	ldrb	r3, [r7, #5]
 8000746:	2b01      	cmp	r3, #1
 8000748:	d10d      	bne.n	8000766 <Select_LED+0x5a>
    {
        uint8_t pattern = 0xFF;           // 11111111
 800074a:	23ff      	movs	r3, #255	@ 0xff
 800074c:	737b      	strb	r3, [r7, #13]
        current &= ~(1 << led);           // Met le bit `led` à 0
 800074e:	79bb      	ldrb	r3, [r7, #6]
 8000750:	2201      	movs	r2, #1
 8000752:	fa02 f303 	lsl.w	r3, r2, r3
 8000756:	b25b      	sxtb	r3, r3
 8000758:	43db      	mvns	r3, r3
 800075a:	b25a      	sxtb	r2, r3
 800075c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000760:	4013      	ands	r3, r2
 8000762:	b25b      	sxtb	r3, r3
 8000764:	73fb      	strb	r3, [r7, #15]
    }

    if (state == 0)
 8000766:	797b      	ldrb	r3, [r7, #5]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d10b      	bne.n	8000784 <Select_LED+0x78>
	{
		uint8_t pattern = 0xFF;           // 11111111
 800076c:	23ff      	movs	r3, #255	@ 0xff
 800076e:	733b      	strb	r3, [r7, #12]
		current |= (1 << led);           // Met le bit `led` à 0
 8000770:	79bb      	ldrb	r3, [r7, #6]
 8000772:	2201      	movs	r2, #1
 8000774:	fa02 f303 	lsl.w	r3, r2, r3
 8000778:	b25a      	sxtb	r2, r3
 800077a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800077e:	4313      	orrs	r3, r2
 8000780:	b25b      	sxtb	r3, r3
 8000782:	73fb      	strb	r3, [r7, #15]
	}


    MCP23S17_WriteRegister(reg, current);
 8000784:	7bfa      	ldrb	r2, [r7, #15]
 8000786:	7bbb      	ldrb	r3, [r7, #14]
 8000788:	4611      	mov	r1, r2
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ff3e 	bl	800060c <MCP23S17_WriteRegister>
 8000790:	e000      	b.n	8000794 <Select_LED+0x88>
    if (led > 7) return;
 8000792:	bf00      	nop
}
 8000794:	3710      	adds	r7, #16
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
	...

0800079c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007a2:	4b10      	ldr	r3, [pc, #64]	@ (80007e4 <MX_DMA_Init+0x48>)
 80007a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007a6:	4a0f      	ldr	r2, [pc, #60]	@ (80007e4 <MX_DMA_Init+0x48>)
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	6493      	str	r3, [r2, #72]	@ 0x48
 80007ae:	4b0d      	ldr	r3, [pc, #52]	@ (80007e4 <MX_DMA_Init+0x48>)
 80007b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007b2:	f003 0301 	and.w	r3, r3, #1
 80007b6:	607b      	str	r3, [r7, #4]
 80007b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2105      	movs	r1, #5
 80007be:	2010      	movs	r0, #16
 80007c0:	f001 fa25 	bl	8001c0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80007c4:	2010      	movs	r0, #16
 80007c6:	f001 fa3e 	bl	8001c46 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80007ca:	2200      	movs	r2, #0
 80007cc:	2105      	movs	r1, #5
 80007ce:	2011      	movs	r0, #17
 80007d0:	f001 fa1d 	bl	8001c0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80007d4:	2011      	movs	r0, #17
 80007d6:	f001 fa36 	bl	8001c46 <HAL_NVIC_EnableIRQ>

}
 80007da:	bf00      	nop
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40021000 	.word	0x40021000

080007e8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80007e8:	b480      	push	{r7}
 80007ea:	b085      	sub	sp, #20
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	60f8      	str	r0, [r7, #12]
 80007f0:	60b9      	str	r1, [r7, #8]
 80007f2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	4a07      	ldr	r2, [pc, #28]	@ (8000814 <vApplicationGetIdleTaskMemory+0x2c>)
 80007f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	4a06      	ldr	r2, [pc, #24]	@ (8000818 <vApplicationGetIdleTaskMemory+0x30>)
 80007fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	2280      	movs	r2, #128	@ 0x80
 8000804:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000806:	bf00      	nop
 8000808:	3714      	adds	r7, #20
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	20000094 	.word	0x20000094
 8000818:	200000e8 	.word	0x200000e8

0800081c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800081c:	b5b0      	push	{r4, r5, r7, lr}
 800081e:	b088      	sub	sp, #32
 8000820:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000822:	4b0a      	ldr	r3, [pc, #40]	@ (800084c <MX_FREERTOS_Init+0x30>)
 8000824:	1d3c      	adds	r4, r7, #4
 8000826:	461d      	mov	r5, r3
 8000828:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800082a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800082c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000830:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000834:	1d3b      	adds	r3, r7, #4
 8000836:	2100      	movs	r1, #0
 8000838:	4618      	mov	r0, r3
 800083a:	f007 ff28 	bl	800868e <osThreadCreate>
 800083e:	4603      	mov	r3, r0
 8000840:	4a03      	ldr	r2, [pc, #12]	@ (8000850 <MX_FREERTOS_Init+0x34>)
 8000842:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000844:	bf00      	nop
 8000846:	3720      	adds	r7, #32
 8000848:	46bd      	mov	sp, r7
 800084a:	bdb0      	pop	{r4, r5, r7, pc}
 800084c:	0800b3bc 	.word	0x0800b3bc
 8000850:	20000090 	.word	0x20000090

08000854 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800085c:	2001      	movs	r0, #1
 800085e:	f007 ff62 	bl	8008726 <osDelay>
 8000862:	e7fb      	b.n	800085c <StartDefaultTask+0x8>

08000864 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b08a      	sub	sp, #40	@ 0x28
 8000868:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086a:	f107 0314 	add.w	r3, r7, #20
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	605a      	str	r2, [r3, #4]
 8000874:	609a      	str	r2, [r3, #8]
 8000876:	60da      	str	r2, [r3, #12]
 8000878:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800087a:	4b35      	ldr	r3, [pc, #212]	@ (8000950 <MX_GPIO_Init+0xec>)
 800087c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800087e:	4a34      	ldr	r2, [pc, #208]	@ (8000950 <MX_GPIO_Init+0xec>)
 8000880:	f043 0304 	orr.w	r3, r3, #4
 8000884:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000886:	4b32      	ldr	r3, [pc, #200]	@ (8000950 <MX_GPIO_Init+0xec>)
 8000888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800088a:	f003 0304 	and.w	r3, r3, #4
 800088e:	613b      	str	r3, [r7, #16]
 8000890:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000892:	4b2f      	ldr	r3, [pc, #188]	@ (8000950 <MX_GPIO_Init+0xec>)
 8000894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000896:	4a2e      	ldr	r2, [pc, #184]	@ (8000950 <MX_GPIO_Init+0xec>)
 8000898:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800089c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800089e:	4b2c      	ldr	r3, [pc, #176]	@ (8000950 <MX_GPIO_Init+0xec>)
 80008a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008aa:	4b29      	ldr	r3, [pc, #164]	@ (8000950 <MX_GPIO_Init+0xec>)
 80008ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ae:	4a28      	ldr	r2, [pc, #160]	@ (8000950 <MX_GPIO_Init+0xec>)
 80008b0:	f043 0301 	orr.w	r3, r3, #1
 80008b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008b6:	4b26      	ldr	r3, [pc, #152]	@ (8000950 <MX_GPIO_Init+0xec>)
 80008b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	60bb      	str	r3, [r7, #8]
 80008c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c2:	4b23      	ldr	r3, [pc, #140]	@ (8000950 <MX_GPIO_Init+0xec>)
 80008c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c6:	4a22      	ldr	r2, [pc, #136]	@ (8000950 <MX_GPIO_Init+0xec>)
 80008c8:	f043 0302 	orr.w	r3, r3, #2
 80008cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008ce:	4b20      	ldr	r3, [pc, #128]	@ (8000950 <MX_GPIO_Init+0xec>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d2:	f003 0302 	and.w	r3, r3, #2
 80008d6:	607b      	str	r3, [r7, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 80008da:	2200      	movs	r2, #0
 80008dc:	2121      	movs	r1, #33	@ 0x21
 80008de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008e2:	f001 fdeb 	bl	80024bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2180      	movs	r1, #128	@ 0x80
 80008ea:	481a      	ldr	r0, [pc, #104]	@ (8000954 <MX_GPIO_Init+0xf0>)
 80008ec:	f001 fde6 	bl	80024bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008f6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	2300      	movs	r3, #0
 80008fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	4619      	mov	r1, r3
 8000906:	4814      	ldr	r0, [pc, #80]	@ (8000958 <MX_GPIO_Init+0xf4>)
 8000908:	f001 fc2e 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 800090c:	2321      	movs	r3, #33	@ 0x21
 800090e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000910:	2301      	movs	r3, #1
 8000912:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000914:	2300      	movs	r3, #0
 8000916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000918:	2300      	movs	r3, #0
 800091a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800091c:	f107 0314 	add.w	r3, r7, #20
 8000920:	4619      	mov	r1, r3
 8000922:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000926:	f001 fc1f 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800092a:	2380      	movs	r3, #128	@ 0x80
 800092c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092e:	2301      	movs	r3, #1
 8000930:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000936:	2300      	movs	r3, #0
 8000938:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800093a:	f107 0314 	add.w	r3, r7, #20
 800093e:	4619      	mov	r1, r3
 8000940:	4804      	ldr	r0, [pc, #16]	@ (8000954 <MX_GPIO_Init+0xf0>)
 8000942:	f001 fc11 	bl	8002168 <HAL_GPIO_Init>

}
 8000946:	bf00      	nop
 8000948:	3728      	adds	r7, #40	@ 0x28
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	40021000 	.word	0x40021000
 8000954:	48000400 	.word	0x48000400
 8000958:	48000800 	.word	0x48000800

0800095c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000960:	4b1b      	ldr	r3, [pc, #108]	@ (80009d0 <MX_I2C2_Init+0x74>)
 8000962:	4a1c      	ldr	r2, [pc, #112]	@ (80009d4 <MX_I2C2_Init+0x78>)
 8000964:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000966:	4b1a      	ldr	r3, [pc, #104]	@ (80009d0 <MX_I2C2_Init+0x74>)
 8000968:	4a1b      	ldr	r2, [pc, #108]	@ (80009d8 <MX_I2C2_Init+0x7c>)
 800096a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800096c:	4b18      	ldr	r3, [pc, #96]	@ (80009d0 <MX_I2C2_Init+0x74>)
 800096e:	2200      	movs	r2, #0
 8000970:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000972:	4b17      	ldr	r3, [pc, #92]	@ (80009d0 <MX_I2C2_Init+0x74>)
 8000974:	2201      	movs	r2, #1
 8000976:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000978:	4b15      	ldr	r3, [pc, #84]	@ (80009d0 <MX_I2C2_Init+0x74>)
 800097a:	2200      	movs	r2, #0
 800097c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800097e:	4b14      	ldr	r3, [pc, #80]	@ (80009d0 <MX_I2C2_Init+0x74>)
 8000980:	2200      	movs	r2, #0
 8000982:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000984:	4b12      	ldr	r3, [pc, #72]	@ (80009d0 <MX_I2C2_Init+0x74>)
 8000986:	2200      	movs	r2, #0
 8000988:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800098a:	4b11      	ldr	r3, [pc, #68]	@ (80009d0 <MX_I2C2_Init+0x74>)
 800098c:	2200      	movs	r2, #0
 800098e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000990:	4b0f      	ldr	r3, [pc, #60]	@ (80009d0 <MX_I2C2_Init+0x74>)
 8000992:	2200      	movs	r2, #0
 8000994:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000996:	480e      	ldr	r0, [pc, #56]	@ (80009d0 <MX_I2C2_Init+0x74>)
 8000998:	f001 fda8 	bl	80024ec <HAL_I2C_Init>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80009a2:	f000 fb23 	bl	8000fec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009a6:	2100      	movs	r1, #0
 80009a8:	4809      	ldr	r0, [pc, #36]	@ (80009d0 <MX_I2C2_Init+0x74>)
 80009aa:	f002 fb2b 	bl	8003004 <HAL_I2CEx_ConfigAnalogFilter>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80009b4:	f000 fb1a 	bl	8000fec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80009b8:	2100      	movs	r1, #0
 80009ba:	4805      	ldr	r0, [pc, #20]	@ (80009d0 <MX_I2C2_Init+0x74>)
 80009bc:	f002 fb6d 	bl	800309a <HAL_I2CEx_ConfigDigitalFilter>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80009c6:	f000 fb11 	bl	8000fec <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	200002e8 	.word	0x200002e8
 80009d4:	40005800 	.word	0x40005800
 80009d8:	10d19ce4 	.word	0x10d19ce4

080009dc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b0ac      	sub	sp, #176	@ 0xb0
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80009e8:	2200      	movs	r2, #0
 80009ea:	601a      	str	r2, [r3, #0]
 80009ec:	605a      	str	r2, [r3, #4]
 80009ee:	609a      	str	r2, [r3, #8]
 80009f0:	60da      	str	r2, [r3, #12]
 80009f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009f4:	f107 0314 	add.w	r3, r7, #20
 80009f8:	2288      	movs	r2, #136	@ 0x88
 80009fa:	2100      	movs	r1, #0
 80009fc:	4618      	mov	r0, r3
 80009fe:	f00a f84d 	bl	800aa9c <memset>
  if(i2cHandle->Instance==I2C2)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4a21      	ldr	r2, [pc, #132]	@ (8000a8c <HAL_I2C_MspInit+0xb0>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d13b      	bne.n	8000a84 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000a0c:	2380      	movs	r3, #128	@ 0x80
 8000a0e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000a10:	2300      	movs	r3, #0
 8000a12:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f003 f9ef 	bl	8003dfc <HAL_RCCEx_PeriphCLKConfig>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000a24:	f000 fae2 	bl	8000fec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a28:	4b19      	ldr	r3, [pc, #100]	@ (8000a90 <HAL_I2C_MspInit+0xb4>)
 8000a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2c:	4a18      	ldr	r2, [pc, #96]	@ (8000a90 <HAL_I2C_MspInit+0xb4>)
 8000a2e:	f043 0302 	orr.w	r3, r3, #2
 8000a32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a34:	4b16      	ldr	r3, [pc, #88]	@ (8000a90 <HAL_I2C_MspInit+0xb4>)
 8000a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a38:	f003 0302 	and.w	r3, r3, #2
 8000a3c:	613b      	str	r3, [r7, #16]
 8000a3e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000a40:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000a44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a48:	2312      	movs	r3, #18
 8000a4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a54:	2303      	movs	r3, #3
 8000a56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000a5a:	2304      	movs	r3, #4
 8000a5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a60:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a64:	4619      	mov	r1, r3
 8000a66:	480b      	ldr	r0, [pc, #44]	@ (8000a94 <HAL_I2C_MspInit+0xb8>)
 8000a68:	f001 fb7e 	bl	8002168 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000a6c:	4b08      	ldr	r3, [pc, #32]	@ (8000a90 <HAL_I2C_MspInit+0xb4>)
 8000a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a70:	4a07      	ldr	r2, [pc, #28]	@ (8000a90 <HAL_I2C_MspInit+0xb4>)
 8000a72:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a76:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a78:	4b05      	ldr	r3, [pc, #20]	@ (8000a90 <HAL_I2C_MspInit+0xb4>)
 8000a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a80:	60fb      	str	r3, [r7, #12]
 8000a82:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000a84:	bf00      	nop
 8000a86:	37b0      	adds	r7, #176	@ 0xb0
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40005800 	.word	0x40005800
 8000a90:	40021000 	.word	0x40021000
 8000a94:	48000400 	.word	0x48000400

08000a98 <fonction>:

	return ch;
}

int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	60f8      	str	r0, [r7, #12]
 8000aa0:	60b9      	str	r1, [r7, #8]
 8000aa2:	607a      	str	r2, [r7, #4]
	int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad4 <fonction+0x3c>)
 8000aac:	2128      	movs	r1, #40	@ 0x28
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f009 ff3a 	bl	800a928 <sniprintf>
 8000ab4:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000abc:	68fa      	ldr	r2, [r7, #12]
 8000abe:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000ac2:	6979      	ldr	r1, [r7, #20]
 8000ac4:	b289      	uxth	r1, r1
 8000ac6:	4610      	mov	r0, r2
 8000ac8:	4798      	blx	r3

	return 0;
 8000aca:	2300      	movs	r3, #0
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3718      	adds	r7, #24
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	0800b3d8 	.word	0x0800b3d8

08000ad8 <LED>:

int LED(h_shell_t * h_shell, int argc, char ** argv)
{
 8000ad8:	b590      	push	{r4, r7, lr}
 8000ada:	b087      	sub	sp, #28
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	60f8      	str	r0, [r7, #12]
 8000ae0:	60b9      	str	r1, [r7, #8]
 8000ae2:	607a      	str	r2, [r7, #4]
	int numero;
	int size;
	Select_LED('B', 1,1);
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	2101      	movs	r1, #1
 8000ae8:	2042      	movs	r0, #66	@ 0x42
 8000aea:	f7ff fe0f 	bl	800070c <Select_LED>
	if (argv[1]=="\r")
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	3304      	adds	r3, #4
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a33      	ldr	r2, [pc, #204]	@ (8000bc4 <LED+0xec>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d120      	bne.n	8000b3c <LED+0x64>
	{
		numero = atoi(argv[0]);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4618      	mov	r0, r3
 8000b00:	f009 ff0e 	bl	800a920 <atoi>
 8000b04:	6138      	str	r0, [r7, #16]
		if (numero > 8)
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	2b08      	cmp	r3, #8
 8000b0a:	dd08      	ble.n	8000b1e <LED+0x46>
		{
			Select_LED('B', 16-numero,1);
 8000b0c:	693b      	ldr	r3, [r7, #16]
 8000b0e:	f1c3 0310 	rsb	r3, r3, #16
 8000b12:	2201      	movs	r2, #1
 8000b14:	4619      	mov	r1, r3
 8000b16:	2042      	movs	r0, #66	@ 0x42
 8000b18:	f7ff fdf8 	bl	800070c <Select_LED>
 8000b1c:	e004      	b.n	8000b28 <LED+0x50>
		}
		else
		{
			Select_LED('A', numero,1);
 8000b1e:	2201      	movs	r2, #1
 8000b20:	6939      	ldr	r1, [r7, #16]
 8000b22:	2041      	movs	r0, #65	@ 0x41
 8000b24:	f7ff fdf2 	bl	800070c <Select_LED>
		}
		size = snprintf(h_shell->print_buffer,BUFFER_SIZE,"c'est fait chef");
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000b2e:	4a26      	ldr	r2, [pc, #152]	@ (8000bc8 <LED+0xf0>)
 8000b30:	2128      	movs	r1, #40	@ 0x28
 8000b32:	4618      	mov	r0, r3
 8000b34:	f009 fef8 	bl	800a928 <sniprintf>
 8000b38:	6178      	str	r0, [r7, #20]
 8000b3a:	e034      	b.n	8000ba6 <LED+0xce>
	}
	else if (argv[1]=="1")
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	3304      	adds	r3, #4
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a22      	ldr	r2, [pc, #136]	@ (8000bcc <LED+0xf4>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d125      	bne.n	8000b94 <LED+0xbc>
	{
		numero = atoi(argv[0]) * 10 + atoi(argv[1]);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f009 fee7 	bl	800a920 <atoi>
 8000b52:	4602      	mov	r2, r0
 8000b54:	4613      	mov	r3, r2
 8000b56:	009b      	lsls	r3, r3, #2
 8000b58:	4413      	add	r3, r2
 8000b5a:	005b      	lsls	r3, r3, #1
 8000b5c:	461c      	mov	r4, r3
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	3304      	adds	r3, #4
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4618      	mov	r0, r3
 8000b66:	f009 fedb 	bl	800a920 <atoi>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	4423      	add	r3, r4
 8000b6e:	613b      	str	r3, [r7, #16]
		Select_LED('B', 16-numero,1);
 8000b70:	693b      	ldr	r3, [r7, #16]
 8000b72:	f1c3 0310 	rsb	r3, r3, #16
 8000b76:	2201      	movs	r2, #1
 8000b78:	4619      	mov	r1, r3
 8000b7a:	2042      	movs	r0, #66	@ 0x42
 8000b7c:	f7ff fdc6 	bl	800070c <Select_LED>
		size = snprintf(h_shell->print_buffer,BUFFER_SIZE,"c'est fait chef");
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000b86:	4a10      	ldr	r2, [pc, #64]	@ (8000bc8 <LED+0xf0>)
 8000b88:	2128      	movs	r1, #40	@ 0x28
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f009 fecc 	bl	800a928 <sniprintf>
 8000b90:	6178      	str	r0, [r7, #20]
 8000b92:	e008      	b.n	8000ba6 <LED+0xce>
	}
	else
	{
		size = snprintf(h_shell->print_buffer,BUFFER_SIZE,"Il y a pas assez de led");
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000b9a:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd0 <LED+0xf8>)
 8000b9c:	2128      	movs	r1, #40	@ 0x28
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f009 fec2 	bl	800a928 <sniprintf>
 8000ba4:	6178      	str	r0, [r7, #20]
	}
	drv_uart1_transmit(h_shell->print_buffer,size);
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000bac:	697a      	ldr	r2, [r7, #20]
 8000bae:	b292      	uxth	r2, r2
 8000bb0:	4611      	mov	r1, r2
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f009 fce0 	bl	800a578 <drv_uart1_transmit>
	return 0;
 8000bb8:	2300      	movs	r3, #0

}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	371c      	adds	r7, #28
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd90      	pop	{r4, r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	0800b3f8 	.word	0x0800b3f8
 8000bc8:	0800b3fc 	.word	0x0800b3fc
 8000bcc:	0800b40c 	.word	0x0800b40c
 8000bd0:	0800b410 	.word	0x0800b410

08000bd4 <Task_shell>:


void Task_shell(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
	  shell_init(&h_shell);
 8000bd8:	4809      	ldr	r0, [pc, #36]	@ (8000c00 <Task_shell+0x2c>)
 8000bda:	f009 fd21 	bl	800a620 <shell_init>
	  shell_add(&h_shell,'f', fonction, "Une fonction inutile");
 8000bde:	4b09      	ldr	r3, [pc, #36]	@ (8000c04 <Task_shell+0x30>)
 8000be0:	4a09      	ldr	r2, [pc, #36]	@ (8000c08 <Task_shell+0x34>)
 8000be2:	2166      	movs	r1, #102	@ 0x66
 8000be4:	4806      	ldr	r0, [pc, #24]	@ (8000c00 <Task_shell+0x2c>)
 8000be6:	f009 fd5d 	bl	800a6a4 <shell_add>
	  shell_add(&h_shell,'L',LED,"Une fonction pour allumer les LEDs");
 8000bea:	4b08      	ldr	r3, [pc, #32]	@ (8000c0c <Task_shell+0x38>)
 8000bec:	4a08      	ldr	r2, [pc, #32]	@ (8000c10 <Task_shell+0x3c>)
 8000bee:	214c      	movs	r1, #76	@ 0x4c
 8000bf0:	4803      	ldr	r0, [pc, #12]	@ (8000c00 <Task_shell+0x2c>)
 8000bf2:	f009 fd57 	bl	800a6a4 <shell_add>
	  shell_run(&h_shell);
 8000bf6:	4802      	ldr	r0, [pc, #8]	@ (8000c00 <Task_shell+0x2c>)
 8000bf8:	f009 fe00 	bl	800a7fc <shell_run>
}
 8000bfc:	bf00      	nop
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	20000744 	.word	0x20000744
 8000c04:	0800b428 	.word	0x0800b428
 8000c08:	08000a99 	.word	0x08000a99
 8000c0c:	0800b440 	.word	0x0800b440
 8000c10:	08000ad9 	.word	0x08000ad9

08000c14 <Task_LED>:

void Task_LED(void const *argument)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
    (void)argument;  // Si tu utilises osThread

    for(;;)
    {
    	//generateTriangle(txBuffer, AUDIO_BUFFER_SIZE, 10000);  // amplitude ≈ 10k / 32767
    	Select_LED('A', 1,1);
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	2101      	movs	r1, #1
 8000c20:	2041      	movs	r0, #65	@ 0x41
 8000c22:	f7ff fd73 	bl	800070c <Select_LED>
    	Select_LED('A', 0,1);
 8000c26:	2201      	movs	r2, #1
 8000c28:	2100      	movs	r1, #0
 8000c2a:	2041      	movs	r0, #65	@ 0x41
 8000c2c:	f7ff fd6e 	bl	800070c <Select_LED>
    	Select_LED('A', 7,1);
 8000c30:	2201      	movs	r2, #1
 8000c32:	2107      	movs	r1, #7
 8000c34:	2041      	movs	r0, #65	@ 0x41
 8000c36:	f7ff fd69 	bl	800070c <Select_LED>
    	Select_LED('B', 1,1);
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	2042      	movs	r0, #66	@ 0x42
 8000c40:	f7ff fd64 	bl	800070c <Select_LED>
    	vTaskDelay(200);
 8000c44:	20c8      	movs	r0, #200	@ 0xc8
 8000c46:	f008 fb0b 	bl	8009260 <vTaskDelay>
    	Select_LED('A', 1,0);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2101      	movs	r1, #1
 8000c4e:	2041      	movs	r0, #65	@ 0x41
 8000c50:	f7ff fd5c 	bl	800070c <Select_LED>
		Select_LED('A', 0,1);
 8000c54:	2201      	movs	r2, #1
 8000c56:	2100      	movs	r1, #0
 8000c58:	2041      	movs	r0, #65	@ 0x41
 8000c5a:	f7ff fd57 	bl	800070c <Select_LED>
		Select_LED('A', 7,0);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2107      	movs	r1, #7
 8000c62:	2041      	movs	r0, #65	@ 0x41
 8000c64:	f7ff fd52 	bl	800070c <Select_LED>
		Select_LED('B', 1,0);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2101      	movs	r1, #1
 8000c6c:	2042      	movs	r0, #66	@ 0x42
 8000c6e:	f7ff fd4d 	bl	800070c <Select_LED>
    	vTaskDelay(200);
 8000c72:	20c8      	movs	r0, #200	@ 0xc8
 8000c74:	f008 faf4 	bl	8009260 <vTaskDelay>
    {
 8000c78:	bf00      	nop
 8000c7a:	e7cf      	b.n	8000c1c <Task_LED+0x8>

08000c7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b088      	sub	sp, #32
 8000c80:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c82:	f000 fe49 	bl	8001918 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c86:	f000 f891 	bl	8000dac <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000c8a:	f000 f8e0 	bl	8000e4e <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c8e:	f7ff fde9 	bl	8000864 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c92:	f7ff fd83 	bl	800079c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000c96:	f000 fd81 	bl	800179c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000c9a:	f000 fc1b 	bl	80014d4 <MX_SPI3_Init>
  MX_I2C2_Init();
 8000c9e:	f7ff fe5d 	bl	800095c <MX_I2C2_Init>
  MX_SAI2_Init();
 8000ca2:	f000 f9a9 	bl	8000ff8 <MX_SAI2_Init>
  /* USER CODE BEGIN 2 */
  //h_shell.drv.receive = drv_uart1_receive;
  MCP23S17_Init();
 8000ca6:	f7ff fc79 	bl	800059c <MCP23S17_Init>
  MCP23S17_SetAllPinsHigh();
 8000caa:	f7ff fd23 	bl	80006f4 <MCP23S17_SetAllPinsHigh>
  __HAL_SAI_ENABLE(&hsai_BlockA2);
 8000cae:	4b31      	ldr	r3, [pc, #196]	@ (8000d74 <main+0xf8>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	681a      	ldr	r2, [r3, #0]
 8000cb4:	4b2f      	ldr	r3, [pc, #188]	@ (8000d74 <main+0xf8>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000cbc:	601a      	str	r2, [r3, #0]

  uint8_t chip_id = 0;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status;

  status = HAL_I2C_Mem_Read(
 8000cc2:	2364      	movs	r3, #100	@ 0x64
 8000cc4:	9302      	str	r3, [sp, #8]
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	9301      	str	r3, [sp, #4]
 8000cca:	f107 030b 	add.w	r3, r7, #11
 8000cce:	9300      	str	r3, [sp, #0]
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2114      	movs	r1, #20
 8000cd6:	4828      	ldr	r0, [pc, #160]	@ (8000d78 <main+0xfc>)
 8000cd8:	f001 fdb8 	bl	800284c <HAL_I2C_Mem_Read>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	73fb      	strb	r3, [r7, #15]
      &chip_id,            // Buffer où stocker la donnée
      1,                   // Lire 1 octet
      100                  // Timeout
  );

  h_shell.drv.transmit = drv_uart1_transmit;
 8000ce0:	4b26      	ldr	r3, [pc, #152]	@ (8000d7c <main+0x100>)
 8000ce2:	4a27      	ldr	r2, [pc, #156]	@ (8000d80 <main+0x104>)
 8000ce4:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
  uartQueue = xQueueCreate(32, sizeof(uint8_t));
 8000ce8:	2200      	movs	r2, #0
 8000cea:	2101      	movs	r1, #1
 8000cec:	2020      	movs	r0, #32
 8000cee:	f007 fe4d 	bl	800898c <xQueueGenericCreate>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	4a23      	ldr	r2, [pc, #140]	@ (8000d84 <main+0x108>)
 8000cf6:	6013      	str	r3, [r2, #0]
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	4923      	ldr	r1, [pc, #140]	@ (8000d88 <main+0x10c>)
 8000cfc:	4823      	ldr	r0, [pc, #140]	@ (8000d8c <main+0x110>)
 8000cfe:	f006 f995 	bl	800702c <HAL_UART_Receive_IT>

  uint16_t sgtl_address = 0x14;
 8000d02:	2314      	movs	r3, #20
 8000d04:	81bb      	strh	r3, [r7, #12]
  uint16_t data;

  h_sgtl5000_t h_sgtl5000;
  h_sgtl5000.hi2c = &hi2c2;
 8000d06:	4b1c      	ldr	r3, [pc, #112]	@ (8000d78 <main+0xfc>)
 8000d08:	603b      	str	r3, [r7, #0]
  h_sgtl5000.dev_address = sgtl_address;
 8000d0a:	89bb      	ldrh	r3, [r7, #12]
 8000d0c:	80bb      	strh	r3, [r7, #4]

  sgtl5000_init(&h_sgtl5000);
 8000d0e:	463b      	mov	r3, r7
 8000d10:	4618      	mov	r0, r3
 8000d12:	f000 fb5a 	bl	80013ca <sgtl5000_init>

  generateTriangle(txBuffer, AUDIO_BUFFER_SIZE, 10000);
 8000d16:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000d1a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d1e:	481c      	ldr	r0, [pc, #112]	@ (8000d90 <main+0x114>)
 8000d20:	f000 f8f2 	bl	8000f08 <generateTriangle>
  //generateSquare(txBuffer, AUDIO_BUFFER_SIZE, 30000);
  HAL_SAI_Transmit_DMA(&hsai_BlockA2, (int16_t*)txBuffer, AUDIO_BUFFER_SIZE);
 8000d24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d28:	4919      	ldr	r1, [pc, #100]	@ (8000d90 <main+0x114>)
 8000d2a:	4812      	ldr	r0, [pc, #72]	@ (8000d74 <main+0xf8>)
 8000d2c:	f004 fd8a 	bl	8005844 <HAL_SAI_Transmit_DMA>
  HAL_SAI_Receive_DMA(&hsai_BlockB2, (int16_t*)rxBuffer, AUDIO_BUFFER_SIZE);
 8000d30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d34:	4917      	ldr	r1, [pc, #92]	@ (8000d94 <main+0x118>)
 8000d36:	4818      	ldr	r0, [pc, #96]	@ (8000d98 <main+0x11c>)
 8000d38:	f004 fe34 	bl	80059a4 <HAL_SAI_Receive_DMA>



  xTaskCreate(Task_shell, "Shell", 256, NULL, 1, NULL);
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	9301      	str	r3, [sp, #4]
 8000d40:	2301      	movs	r3, #1
 8000d42:	9300      	str	r3, [sp, #0]
 8000d44:	2300      	movs	r3, #0
 8000d46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d4a:	4914      	ldr	r1, [pc, #80]	@ (8000d9c <main+0x120>)
 8000d4c:	4814      	ldr	r0, [pc, #80]	@ (8000da0 <main+0x124>)
 8000d4e:	f008 f94f 	bl	8008ff0 <xTaskCreate>
  xTaskCreate(Task_LED, "LED", 256, NULL, 1, NULL);
 8000d52:	2300      	movs	r3, #0
 8000d54:	9301      	str	r3, [sp, #4]
 8000d56:	2301      	movs	r3, #1
 8000d58:	9300      	str	r3, [sp, #0]
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d60:	4910      	ldr	r1, [pc, #64]	@ (8000da4 <main+0x128>)
 8000d62:	4811      	ldr	r0, [pc, #68]	@ (8000da8 <main+0x12c>)
 8000d64:	f008 f944 	bl	8008ff0 <xTaskCreate>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000d68:	f7ff fd58 	bl	800081c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000d6c:	f007 fc88 	bl	8008680 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <main+0xf4>
 8000d74:	20000aa0 	.word	0x20000aa0
 8000d78:	200002e8 	.word	0x200002e8
 8000d7c:	20000744 	.word	0x20000744
 8000d80:	0800a579 	.word	0x0800a579
 8000d84:	2000033c 	.word	0x2000033c
 8000d88:	20000340 	.word	0x20000340
 8000d8c:	20000ca4 	.word	0x20000ca4
 8000d90:	20000344 	.word	0x20000344
 8000d94:	20000544 	.word	0x20000544
 8000d98:	20000b24 	.word	0x20000b24
 8000d9c:	0800b464 	.word	0x0800b464
 8000da0:	08000bd5 	.word	0x08000bd5
 8000da4:	0800b46c 	.word	0x0800b46c
 8000da8:	08000c15 	.word	0x08000c15

08000dac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b096      	sub	sp, #88	@ 0x58
 8000db0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000db2:	f107 0314 	add.w	r3, r7, #20
 8000db6:	2244      	movs	r2, #68	@ 0x44
 8000db8:	2100      	movs	r1, #0
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f009 fe6e 	bl	800aa9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dc0:	463b      	mov	r3, r7
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	605a      	str	r2, [r3, #4]
 8000dc8:	609a      	str	r2, [r3, #8]
 8000dca:	60da      	str	r2, [r3, #12]
 8000dcc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000dce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000dd2:	f002 f9bd 	bl	8003150 <HAL_PWREx_ControlVoltageScaling>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000ddc:	f000 f906 	bl	8000fec <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000de0:	2302      	movs	r3, #2
 8000de2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000de4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000de8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dea:	2310      	movs	r3, #16
 8000dec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dee:	2302      	movs	r3, #2
 8000df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000df2:	2302      	movs	r3, #2
 8000df4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000df6:	2301      	movs	r3, #1
 8000df8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000dfa:	230a      	movs	r3, #10
 8000dfc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000dfe:	2307      	movs	r3, #7
 8000e00:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e02:	2302      	movs	r3, #2
 8000e04:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e06:	2302      	movs	r3, #2
 8000e08:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e0a:	f107 0314 	add.w	r3, r7, #20
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f002 f9f4 	bl	80031fc <HAL_RCC_OscConfig>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000e1a:	f000 f8e7 	bl	8000fec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e1e:	230f      	movs	r3, #15
 8000e20:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e22:	2303      	movs	r3, #3
 8000e24:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e26:	2300      	movs	r3, #0
 8000e28:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e32:	463b      	mov	r3, r7
 8000e34:	2104      	movs	r1, #4
 8000e36:	4618      	mov	r0, r3
 8000e38:	f002 fdbc 	bl	80039b4 <HAL_RCC_ClockConfig>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e42:	f000 f8d3 	bl	8000fec <Error_Handler>
  }
}
 8000e46:	bf00      	nop
 8000e48:	3758      	adds	r7, #88	@ 0x58
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b0a2      	sub	sp, #136	@ 0x88
 8000e52:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e54:	463b      	mov	r3, r7
 8000e56:	2288      	movs	r2, #136	@ 0x88
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f009 fe1e 	bl	800aa9c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000e60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e64:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000e66:	2300      	movs	r3, #0
 8000e68:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 8000e72:	230d      	movs	r3, #13
 8000e74:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8000e76:	2311      	movs	r3, #17
 8000e78:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000e7e:	2302      	movs	r3, #2
 8000e80:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000e82:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e86:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e88:	463b      	mov	r3, r7
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f002 ffb6 	bl	8003dfc <HAL_RCCEx_PeriphCLKConfig>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 8000e96:	f000 f8a9 	bl	8000fec <Error_Handler>
  }
}
 8000e9a:	bf00      	nop
 8000e9c:	3788      	adds	r7, #136	@ 0x88
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
	...

08000ea4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2) // Vérifier qu'il s'agit bien de l'UART2
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a10      	ldr	r2, [pc, #64]	@ (8000ef4 <HAL_UART_RxCpltCallback+0x50>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d119      	bne.n	8000eea <HAL_UART_RxCpltCallback+0x46>
    {
    	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60fb      	str	r3, [r7, #12]
		xQueueSendFromISR(uartQueue, &rx_byte, &xHigherPriorityTaskWoken);
 8000eba:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <HAL_UART_RxCpltCallback+0x54>)
 8000ebc:	6818      	ldr	r0, [r3, #0]
 8000ebe:	f107 020c 	add.w	r2, r7, #12
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	490d      	ldr	r1, [pc, #52]	@ (8000efc <HAL_UART_RxCpltCallback+0x58>)
 8000ec6:	f007 fdbb 	bl	8008a40 <xQueueGenericSendFromISR>

		// Relancer la réception
		HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000eca:	2201      	movs	r2, #1
 8000ecc:	490b      	ldr	r1, [pc, #44]	@ (8000efc <HAL_UART_RxCpltCallback+0x58>)
 8000ece:	480c      	ldr	r0, [pc, #48]	@ (8000f00 <HAL_UART_RxCpltCallback+0x5c>)
 8000ed0:	f006 f8ac 	bl	800702c <HAL_UART_Receive_IT>

		// Si une tâche a été réveillée par l’ISR, demander un switch
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d007      	beq.n	8000eea <HAL_UART_RxCpltCallback+0x46>
 8000eda:	4b0a      	ldr	r3, [pc, #40]	@ (8000f04 <HAL_UART_RxCpltCallback+0x60>)
 8000edc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	f3bf 8f4f 	dsb	sy
 8000ee6:	f3bf 8f6f 	isb	sy
    }
}
 8000eea:	bf00      	nop
 8000eec:	3710      	adds	r7, #16
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40004400 	.word	0x40004400
 8000ef8:	2000033c 	.word	0x2000033c
 8000efc:	20000340 	.word	0x20000340
 8000f00:	20000ca4 	.word	0x20000ca4
 8000f04:	e000ed04 	.word	0xe000ed04

08000f08 <generateTriangle>:

void generateTriangle(int16_t *buffer, uint32_t bufferSize, int16_t amplitude)
{
 8000f08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f0c:	b088      	sub	sp, #32
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6178      	str	r0, [r7, #20]
 8000f12:	6139      	str	r1, [r7, #16]
 8000f14:	4613      	mov	r3, r2
 8000f16:	81fb      	strh	r3, [r7, #14]
    uint32_t i;

    // On travaille en fixed-point pour éviter les arrondis foireux
    for (i = 0; i < bufferSize; i++) {
 8000f18:	2300      	movs	r3, #0
 8000f1a:	61fb      	str	r3, [r7, #28]
 8000f1c:	e048      	b.n	8000fb0 <generateTriangle+0xa8>
        // Position dans le cycle : 0 → bufferSize-1
        // On utilise 4 * i pour avoir une résolution plus fine (évite les trous d'arrondi)
        int32_t phase = (int32_t)(4ULL * i * amplitude / bufferSize);
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	2200      	movs	r2, #0
 8000f22:	4698      	mov	r8, r3
 8000f24:	4691      	mov	r9, r2
 8000f26:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f2a:	17da      	asrs	r2, r3, #31
 8000f2c:	469a      	mov	sl, r3
 8000f2e:	4693      	mov	fp, r2
 8000f30:	fb0a f209 	mul.w	r2, sl, r9
 8000f34:	fb08 f30b 	mul.w	r3, r8, fp
 8000f38:	4413      	add	r3, r2
 8000f3a:	fba8 450a 	umull	r4, r5, r8, sl
 8000f3e:	442b      	add	r3, r5
 8000f40:	461d      	mov	r5, r3
 8000f42:	f04f 0000 	mov.w	r0, #0
 8000f46:	f04f 0100 	mov.w	r1, #0
 8000f4a:	00a9      	lsls	r1, r5, #2
 8000f4c:	ea41 7194 	orr.w	r1, r1, r4, lsr #30
 8000f50:	00a0      	lsls	r0, r4, #2
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	2200      	movs	r2, #0
 8000f56:	603b      	str	r3, [r7, #0]
 8000f58:	607a      	str	r2, [r7, #4]
 8000f5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000f5e:	f7ff f987 	bl	8000270 <__aeabi_uldivmod>
 8000f62:	4602      	mov	r2, r0
 8000f64:	460b      	mov	r3, r1
 8000f66:	4613      	mov	r3, r2
 8000f68:	61bb      	str	r3, [r7, #24]

        if (i < bufferSize / 2) {
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	085b      	lsrs	r3, r3, #1
 8000f6e:	69fa      	ldr	r2, [r7, #28]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d20b      	bcs.n	8000f8c <generateTriangle+0x84>
            // Montée : -amplitude → +amplitude
            buffer[i] = (int16_t)(phase - amplitude);
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	89fb      	ldrh	r3, [r7, #14]
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	b299      	uxth	r1, r3
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	697a      	ldr	r2, [r7, #20]
 8000f84:	4413      	add	r3, r2
 8000f86:	b20a      	sxth	r2, r1
 8000f88:	801a      	strh	r2, [r3, #0]
 8000f8a:	e00e      	b.n	8000faa <generateTriangle+0xa2>
        } else {
            // Descente : +amplitude → -amplitude
            buffer[i] = (int16_t)(3 * amplitude - phase);
 8000f8c:	89fb      	ldrh	r3, [r7, #14]
 8000f8e:	461a      	mov	r2, r3
 8000f90:	0052      	lsls	r2, r2, #1
 8000f92:	4413      	add	r3, r2
 8000f94:	b29a      	uxth	r2, r3
 8000f96:	69bb      	ldr	r3, [r7, #24]
 8000f98:	b29b      	uxth	r3, r3
 8000f9a:	1ad3      	subs	r3, r2, r3
 8000f9c:	b299      	uxth	r1, r3
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	697a      	ldr	r2, [r7, #20]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	b20a      	sxth	r2, r1
 8000fa8:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < bufferSize; i++) {
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	3301      	adds	r3, #1
 8000fae:	61fb      	str	r3, [r7, #28]
 8000fb0:	69fa      	ldr	r2, [r7, #28]
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d3b2      	bcc.n	8000f1e <generateTriangle+0x16>
        }
    }
}
 8000fb8:	bf00      	nop
 8000fba:	bf00      	nop
 8000fbc:	3720      	adds	r7, #32
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08000fc4 <HAL_SAI_TxHalfCpltCallback>:
        buf[i] = (i < half) ? amp : -amp;
    }
}

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
    //generateTriangle(&txBuffer[0], AUDIO_BUFFER_SIZE/2, 12000);
}
 8000fcc:	bf00      	nop
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
    //generateTriangle(&txBuffer[AUDIO_BUFFER_SIZE/2], AUDIO_BUFFER_SIZE/2, 12000);
}
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ff0:	b672      	cpsid	i
}
 8000ff2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <Error_Handler+0x8>

08000ff8 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000ffc:	4b2a      	ldr	r3, [pc, #168]	@ (80010a8 <MX_SAI2_Init+0xb0>)
 8000ffe:	4a2b      	ldr	r2, [pc, #172]	@ (80010ac <MX_SAI2_Init+0xb4>)
 8001000:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8001002:	4b29      	ldr	r3, [pc, #164]	@ (80010a8 <MX_SAI2_Init+0xb0>)
 8001004:	2200      	movs	r2, #0
 8001006:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8001008:	4b27      	ldr	r3, [pc, #156]	@ (80010a8 <MX_SAI2_Init+0xb0>)
 800100a:	2200      	movs	r2, #0
 800100c:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800100e:	4b26      	ldr	r3, [pc, #152]	@ (80010a8 <MX_SAI2_Init+0xb0>)
 8001010:	2200      	movs	r2, #0
 8001012:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001014:	4b24      	ldr	r3, [pc, #144]	@ (80010a8 <MX_SAI2_Init+0xb0>)
 8001016:	2200      	movs	r2, #0
 8001018:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800101a:	4b23      	ldr	r3, [pc, #140]	@ (80010a8 <MX_SAI2_Init+0xb0>)
 800101c:	2200      	movs	r2, #0
 800101e:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8001020:	4b21      	ldr	r3, [pc, #132]	@ (80010a8 <MX_SAI2_Init+0xb0>)
 8001022:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001026:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001028:	4b1f      	ldr	r3, [pc, #124]	@ (80010a8 <MX_SAI2_Init+0xb0>)
 800102a:	2200      	movs	r2, #0
 800102c:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 800102e:	4b1e      	ldr	r3, [pc, #120]	@ (80010a8 <MX_SAI2_Init+0xb0>)
 8001030:	2200      	movs	r2, #0
 8001032:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001034:	4b1c      	ldr	r3, [pc, #112]	@ (80010a8 <MX_SAI2_Init+0xb0>)
 8001036:	2200      	movs	r2, #0
 8001038:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800103a:	4b1b      	ldr	r3, [pc, #108]	@ (80010a8 <MX_SAI2_Init+0xb0>)
 800103c:	2200      	movs	r2, #0
 800103e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001040:	2302      	movs	r3, #2
 8001042:	2200      	movs	r2, #0
 8001044:	2100      	movs	r1, #0
 8001046:	4818      	ldr	r0, [pc, #96]	@ (80010a8 <MX_SAI2_Init+0xb0>)
 8001048:	f004 f9f2 	bl	8005430 <HAL_SAI_InitProtocol>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8001052:	f7ff ffcb 	bl	8000fec <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8001056:	4b16      	ldr	r3, [pc, #88]	@ (80010b0 <MX_SAI2_Init+0xb8>)
 8001058:	4a16      	ldr	r2, [pc, #88]	@ (80010b4 <MX_SAI2_Init+0xbc>)
 800105a:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 800105c:	4b14      	ldr	r3, [pc, #80]	@ (80010b0 <MX_SAI2_Init+0xb8>)
 800105e:	2203      	movs	r2, #3
 8001060:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8001062:	4b13      	ldr	r3, [pc, #76]	@ (80010b0 <MX_SAI2_Init+0xb8>)
 8001064:	2201      	movs	r2, #1
 8001066:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001068:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <MX_SAI2_Init+0xb8>)
 800106a:	2200      	movs	r2, #0
 800106c:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800106e:	4b10      	ldr	r3, [pc, #64]	@ (80010b0 <MX_SAI2_Init+0xb8>)
 8001070:	2200      	movs	r2, #0
 8001072:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001074:	4b0e      	ldr	r3, [pc, #56]	@ (80010b0 <MX_SAI2_Init+0xb8>)
 8001076:	2200      	movs	r2, #0
 8001078:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 800107a:	4b0d      	ldr	r3, [pc, #52]	@ (80010b0 <MX_SAI2_Init+0xb8>)
 800107c:	2200      	movs	r2, #0
 800107e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001080:	4b0b      	ldr	r3, [pc, #44]	@ (80010b0 <MX_SAI2_Init+0xb8>)
 8001082:	2200      	movs	r2, #0
 8001084:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001086:	4b0a      	ldr	r3, [pc, #40]	@ (80010b0 <MX_SAI2_Init+0xb8>)
 8001088:	2200      	movs	r2, #0
 800108a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 800108c:	2302      	movs	r3, #2
 800108e:	2200      	movs	r2, #0
 8001090:	2100      	movs	r1, #0
 8001092:	4807      	ldr	r0, [pc, #28]	@ (80010b0 <MX_SAI2_Init+0xb8>)
 8001094:	f004 f9cc 	bl	8005430 <HAL_SAI_InitProtocol>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 800109e:	f7ff ffa5 	bl	8000fec <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 80010a2:	bf00      	nop
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000aa0 	.word	0x20000aa0
 80010ac:	40015804 	.word	0x40015804
 80010b0:	20000b24 	.word	0x20000b24
 80010b4:	40015824 	.word	0x40015824

080010b8 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b08a      	sub	sp, #40	@ 0x28
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a64      	ldr	r2, [pc, #400]	@ (8001258 <HAL_SAI_MspInit+0x1a0>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d15e      	bne.n	8001188 <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 80010ca:	4b64      	ldr	r3, [pc, #400]	@ (800125c <HAL_SAI_MspInit+0x1a4>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d113      	bne.n	80010fa <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80010d2:	4b63      	ldr	r3, [pc, #396]	@ (8001260 <HAL_SAI_MspInit+0x1a8>)
 80010d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010d6:	4a62      	ldr	r2, [pc, #392]	@ (8001260 <HAL_SAI_MspInit+0x1a8>)
 80010d8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80010de:	4b60      	ldr	r3, [pc, #384]	@ (8001260 <HAL_SAI_MspInit+0x1a8>)
 80010e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010e6:	613b      	str	r3, [r7, #16]
 80010e8:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2105      	movs	r1, #5
 80010ee:	204b      	movs	r0, #75	@ 0x4b
 80010f0:	f000 fd8d 	bl	8001c0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 80010f4:	204b      	movs	r0, #75	@ 0x4b
 80010f6:	f000 fda6 	bl	8001c46 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 80010fa:	4b58      	ldr	r3, [pc, #352]	@ (800125c <HAL_SAI_MspInit+0x1a4>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	3301      	adds	r3, #1
 8001100:	4a56      	ldr	r2, [pc, #344]	@ (800125c <HAL_SAI_MspInit+0x1a4>)
 8001102:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001104:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001108:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110a:	2302      	movs	r3, #2
 800110c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001112:	2300      	movs	r3, #0
 8001114:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001116:	230d      	movs	r3, #13
 8001118:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800111a:	f107 0314 	add.w	r3, r7, #20
 800111e:	4619      	mov	r1, r3
 8001120:	4850      	ldr	r0, [pc, #320]	@ (8001264 <HAL_SAI_MspInit+0x1ac>)
 8001122:	f001 f821 	bl	8002168 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8001126:	4b50      	ldr	r3, [pc, #320]	@ (8001268 <HAL_SAI_MspInit+0x1b0>)
 8001128:	4a50      	ldr	r2, [pc, #320]	@ (800126c <HAL_SAI_MspInit+0x1b4>)
 800112a:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 800112c:	4b4e      	ldr	r3, [pc, #312]	@ (8001268 <HAL_SAI_MspInit+0x1b0>)
 800112e:	2201      	movs	r2, #1
 8001130:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001132:	4b4d      	ldr	r3, [pc, #308]	@ (8001268 <HAL_SAI_MspInit+0x1b0>)
 8001134:	2210      	movs	r2, #16
 8001136:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001138:	4b4b      	ldr	r3, [pc, #300]	@ (8001268 <HAL_SAI_MspInit+0x1b0>)
 800113a:	2200      	movs	r2, #0
 800113c:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 800113e:	4b4a      	ldr	r3, [pc, #296]	@ (8001268 <HAL_SAI_MspInit+0x1b0>)
 8001140:	2280      	movs	r2, #128	@ 0x80
 8001142:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001144:	4b48      	ldr	r3, [pc, #288]	@ (8001268 <HAL_SAI_MspInit+0x1b0>)
 8001146:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800114a:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800114c:	4b46      	ldr	r3, [pc, #280]	@ (8001268 <HAL_SAI_MspInit+0x1b0>)
 800114e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001152:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8001154:	4b44      	ldr	r3, [pc, #272]	@ (8001268 <HAL_SAI_MspInit+0x1b0>)
 8001156:	2220      	movs	r2, #32
 8001158:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 800115a:	4b43      	ldr	r3, [pc, #268]	@ (8001268 <HAL_SAI_MspInit+0x1b0>)
 800115c:	2200      	movs	r2, #0
 800115e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8001160:	4841      	ldr	r0, [pc, #260]	@ (8001268 <HAL_SAI_MspInit+0x1b0>)
 8001162:	f000 fd8b 	bl	8001c7c <HAL_DMA_Init>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 800116c:	f7ff ff3e 	bl	8000fec <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	4a3d      	ldr	r2, [pc, #244]	@ (8001268 <HAL_SAI_MspInit+0x1b0>)
 8001174:	671a      	str	r2, [r3, #112]	@ 0x70
 8001176:	4a3c      	ldr	r2, [pc, #240]	@ (8001268 <HAL_SAI_MspInit+0x1b0>)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a3a      	ldr	r2, [pc, #232]	@ (8001268 <HAL_SAI_MspInit+0x1b0>)
 8001180:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001182:	4a39      	ldr	r2, [pc, #228]	@ (8001268 <HAL_SAI_MspInit+0x1b0>)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a38      	ldr	r2, [pc, #224]	@ (8001270 <HAL_SAI_MspInit+0x1b8>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d15e      	bne.n	8001250 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8001192:	4b32      	ldr	r3, [pc, #200]	@ (800125c <HAL_SAI_MspInit+0x1a4>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d113      	bne.n	80011c2 <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800119a:	4b31      	ldr	r3, [pc, #196]	@ (8001260 <HAL_SAI_MspInit+0x1a8>)
 800119c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800119e:	4a30      	ldr	r2, [pc, #192]	@ (8001260 <HAL_SAI_MspInit+0x1a8>)
 80011a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80011a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001260 <HAL_SAI_MspInit+0x1a8>)
 80011a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011ae:	60fb      	str	r3, [r7, #12]
 80011b0:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 80011b2:	2200      	movs	r2, #0
 80011b4:	2105      	movs	r1, #5
 80011b6:	204b      	movs	r0, #75	@ 0x4b
 80011b8:	f000 fd29 	bl	8001c0e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 80011bc:	204b      	movs	r0, #75	@ 0x4b
 80011be:	f000 fd42 	bl	8001c46 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 80011c2:	4b26      	ldr	r3, [pc, #152]	@ (800125c <HAL_SAI_MspInit+0x1a4>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	3301      	adds	r3, #1
 80011c8:	4a24      	ldr	r2, [pc, #144]	@ (800125c <HAL_SAI_MspInit+0x1a4>)
 80011ca:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80011cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d2:	2302      	movs	r3, #2
 80011d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011da:	2300      	movs	r3, #0
 80011dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80011de:	230d      	movs	r3, #13
 80011e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011e2:	f107 0314 	add.w	r3, r7, #20
 80011e6:	4619      	mov	r1, r3
 80011e8:	4822      	ldr	r0, [pc, #136]	@ (8001274 <HAL_SAI_MspInit+0x1bc>)
 80011ea:	f000 ffbd 	bl	8002168 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 80011ee:	4b22      	ldr	r3, [pc, #136]	@ (8001278 <HAL_SAI_MspInit+0x1c0>)
 80011f0:	4a22      	ldr	r2, [pc, #136]	@ (800127c <HAL_SAI_MspInit+0x1c4>)
 80011f2:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 80011f4:	4b20      	ldr	r3, [pc, #128]	@ (8001278 <HAL_SAI_MspInit+0x1c0>)
 80011f6:	2201      	movs	r2, #1
 80011f8:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001278 <HAL_SAI_MspInit+0x1c0>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8001200:	4b1d      	ldr	r3, [pc, #116]	@ (8001278 <HAL_SAI_MspInit+0x1c0>)
 8001202:	2200      	movs	r2, #0
 8001204:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8001206:	4b1c      	ldr	r3, [pc, #112]	@ (8001278 <HAL_SAI_MspInit+0x1c0>)
 8001208:	2280      	movs	r2, #128	@ 0x80
 800120a:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800120c:	4b1a      	ldr	r3, [pc, #104]	@ (8001278 <HAL_SAI_MspInit+0x1c0>)
 800120e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001212:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001214:	4b18      	ldr	r3, [pc, #96]	@ (8001278 <HAL_SAI_MspInit+0x1c0>)
 8001216:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800121a:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 800121c:	4b16      	ldr	r3, [pc, #88]	@ (8001278 <HAL_SAI_MspInit+0x1c0>)
 800121e:	2220      	movs	r2, #32
 8001220:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8001222:	4b15      	ldr	r3, [pc, #84]	@ (8001278 <HAL_SAI_MspInit+0x1c0>)
 8001224:	2200      	movs	r2, #0
 8001226:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8001228:	4813      	ldr	r0, [pc, #76]	@ (8001278 <HAL_SAI_MspInit+0x1c0>)
 800122a:	f000 fd27 	bl	8001c7c <HAL_DMA_Init>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 8001234:	f7ff feda 	bl	8000fec <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4a0f      	ldr	r2, [pc, #60]	@ (8001278 <HAL_SAI_MspInit+0x1c0>)
 800123c:	671a      	str	r2, [r3, #112]	@ 0x70
 800123e:	4a0e      	ldr	r2, [pc, #56]	@ (8001278 <HAL_SAI_MspInit+0x1c0>)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4a0c      	ldr	r2, [pc, #48]	@ (8001278 <HAL_SAI_MspInit+0x1c0>)
 8001248:	66da      	str	r2, [r3, #108]	@ 0x6c
 800124a:	4a0b      	ldr	r2, [pc, #44]	@ (8001278 <HAL_SAI_MspInit+0x1c0>)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8001250:	bf00      	nop
 8001252:	3728      	adds	r7, #40	@ 0x28
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40015804 	.word	0x40015804
 800125c:	20000c38 	.word	0x20000c38
 8001260:	40021000 	.word	0x40021000
 8001264:	48000400 	.word	0x48000400
 8001268:	20000ba8 	.word	0x20000ba8
 800126c:	4002006c 	.word	0x4002006c
 8001270:	40015824 	.word	0x40015824
 8001274:	48000800 	.word	0x48000800
 8001278:	20000bf0 	.word	0x20000bf0
 800127c:	40020080 	.word	0x40020080

08001280 <sgtl5000_i2c_read_register>:
		SGTL5000_DAP_COEF_WR_A2_LSB

};

HAL_StatusTypeDef sgtl5000_i2c_read_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t * p_data)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08a      	sub	sp, #40	@ 0x28
 8001284:	af04      	add	r7, sp, #16
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	460b      	mov	r3, r1
 800128a:	607a      	str	r2, [r7, #4]
 800128c:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef ret;

	uint8_t buffer[2];

	ret = HAL_I2C_Mem_Read (
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	6818      	ldr	r0, [r3, #0]
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	8899      	ldrh	r1, [r3, #4]
 8001296:	897a      	ldrh	r2, [r7, #10]
 8001298:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800129c:	9302      	str	r3, [sp, #8]
 800129e:	2302      	movs	r3, #2
 80012a0:	9301      	str	r3, [sp, #4]
 80012a2:	f107 0314 	add.w	r3, r7, #20
 80012a6:	9300      	str	r3, [sp, #0]
 80012a8:	2302      	movs	r3, #2
 80012aa:	f001 facf 	bl	800284c <HAL_I2C_Mem_Read>
 80012ae:	4603      	mov	r3, r0
 80012b0:	75fb      	strb	r3, [r7, #23]
			buffer,
			2,
			HAL_MAX_DELAY		// Problems if I put other than HAL_MAX_DELAY WTF
	);

	*p_data = (buffer[0] << 8) | buffer[1];
 80012b2:	7d3b      	ldrb	r3, [r7, #20]
 80012b4:	b21b      	sxth	r3, r3
 80012b6:	021b      	lsls	r3, r3, #8
 80012b8:	b21a      	sxth	r2, r3
 80012ba:	7d7b      	ldrb	r3, [r7, #21]
 80012bc:	b21b      	sxth	r3, r3
 80012be:	4313      	orrs	r3, r2
 80012c0:	b21b      	sxth	r3, r3
 80012c2:	b29a      	uxth	r2, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	801a      	strh	r2, [r3, #0]

	return ret;
 80012c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3718      	adds	r7, #24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <sgtl5000_i2c_write_register>:

HAL_StatusTypeDef sgtl5000_i2c_write_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t data)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	b088      	sub	sp, #32
 80012d6:	af04      	add	r7, sp, #16
 80012d8:	6078      	str	r0, [r7, #4]
 80012da:	460b      	mov	r3, r1
 80012dc:	807b      	strh	r3, [r7, #2]
 80012de:	4613      	mov	r3, r2
 80012e0:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint8_t buffer[2];

	buffer[0] = (data >> 8) & 0xFF;
 80012e2:	883b      	ldrh	r3, [r7, #0]
 80012e4:	0a1b      	lsrs	r3, r3, #8
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	733b      	strb	r3, [r7, #12]
	buffer[1] = data & 0xFF;
 80012ec:	883b      	ldrh	r3, [r7, #0]
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	737b      	strb	r3, [r7, #13]

	ret = HAL_I2C_Mem_Write(
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6818      	ldr	r0, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	8899      	ldrh	r1, [r3, #4]
 80012fa:	887a      	ldrh	r2, [r7, #2]
 80012fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001300:	9302      	str	r3, [sp, #8]
 8001302:	2302      	movs	r3, #2
 8001304:	9301      	str	r3, [sp, #4]
 8001306:	f107 030c 	add.w	r3, r7, #12
 800130a:	9300      	str	r3, [sp, #0]
 800130c:	2302      	movs	r3, #2
 800130e:	f001 f989 	bl	8002624 <HAL_I2C_Mem_Write>
 8001312:	4603      	mov	r3, r0
 8001314:	73fb      	strb	r3, [r7, #15]
			buffer,
			2,
			HAL_MAX_DELAY		// WTF
	);

	return ret;
 8001316:	7bfb      	ldrb	r3, [r7, #15]
}
 8001318:	4618      	mov	r0, r3
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <sgtl5000_i2c_set_bit>:

HAL_StatusTypeDef sgtl5000_i2c_set_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	460b      	mov	r3, r1
 800132a:	807b      	strh	r3, [r7, #2]
 800132c:	4613      	mov	r3, r2
 800132e:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 8001330:	f107 020c 	add.w	r2, r7, #12
 8001334:	887b      	ldrh	r3, [r7, #2]
 8001336:	4619      	mov	r1, r3
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7ff ffa1 	bl	8001280 <sgtl5000_i2c_read_register>
 800133e:	4603      	mov	r3, r0
 8001340:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 8001342:	7bfb      	ldrb	r3, [r7, #15]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <sgtl5000_i2c_set_bit+0x2c>
	{
		return ret;
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	e00d      	b.n	8001368 <sgtl5000_i2c_set_bit+0x48>
	}

	data |= mask;
 800134c:	89ba      	ldrh	r2, [r7, #12]
 800134e:	883b      	ldrh	r3, [r7, #0]
 8001350:	4313      	orrs	r3, r2
 8001352:	b29b      	uxth	r3, r3
 8001354:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 8001356:	89ba      	ldrh	r2, [r7, #12]
 8001358:	887b      	ldrh	r3, [r7, #2]
 800135a:	4619      	mov	r1, r3
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f7ff ffb8 	bl	80012d2 <sgtl5000_i2c_write_register>
 8001362:	4603      	mov	r3, r0
 8001364:	73fb      	strb	r3, [r7, #15]
	return ret;
 8001366:	7bfb      	ldrb	r3, [r7, #15]
}
 8001368:	4618      	mov	r0, r3
 800136a:	3710      	adds	r7, #16
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <sgtl5000_i2c_clear_bit>:

HAL_StatusTypeDef sgtl5000_i2c_clear_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	460b      	mov	r3, r1
 800137a:	807b      	strh	r3, [r7, #2]
 800137c:	4613      	mov	r3, r2
 800137e:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 8001380:	f107 020c 	add.w	r2, r7, #12
 8001384:	887b      	ldrh	r3, [r7, #2]
 8001386:	4619      	mov	r1, r3
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7ff ff79 	bl	8001280 <sgtl5000_i2c_read_register>
 800138e:	4603      	mov	r3, r0
 8001390:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 8001392:	7bfb      	ldrb	r3, [r7, #15]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <sgtl5000_i2c_clear_bit+0x2c>
	{
		return ret;
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	e012      	b.n	80013c2 <sgtl5000_i2c_clear_bit+0x52>
	}

	data &= (~mask);
 800139c:	f9b7 3000 	ldrsh.w	r3, [r7]
 80013a0:	43db      	mvns	r3, r3
 80013a2:	b21a      	sxth	r2, r3
 80013a4:	89bb      	ldrh	r3, [r7, #12]
 80013a6:	b21b      	sxth	r3, r3
 80013a8:	4013      	ands	r3, r2
 80013aa:	b21b      	sxth	r3, r3
 80013ac:	b29b      	uxth	r3, r3
 80013ae:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 80013b0:	89ba      	ldrh	r2, [r7, #12]
 80013b2:	887b      	ldrh	r3, [r7, #2]
 80013b4:	4619      	mov	r1, r3
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f7ff ff8b 	bl	80012d2 <sgtl5000_i2c_write_register>
 80013bc:	4603      	mov	r3, r0
 80013be:	73fb      	strb	r3, [r7, #15]
	return ret;
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}

080013ca <sgtl5000_init>:

HAL_StatusTypeDef sgtl5000_init(h_sgtl5000_t * h_sgtl5000)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	b084      	sub	sp, #16
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = HAL_OK;
 80013d2:	2300      	movs	r3, #0
 80013d4:	73fb      	strb	r3, [r7, #15]

	// NOTE: This next Write call is needed ONLY if VDDD is
	// externally driven
	// Turn off startup power supplies to save power (Clear bit 12 and 13)
	// Write CHIP_ANA_POWER 0x4260
	mask = (1 << 12) | (1 << 13);
 80013d6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80013da:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_clear_bit(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 80013dc:	89bb      	ldrh	r3, [r7, #12]
 80013de:	461a      	mov	r2, r3
 80013e0:	2130      	movs	r1, #48	@ 0x30
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f7ff ffc4 	bl	8001370 <sgtl5000_i2c_clear_bit>
	// NOTE: The next modify call is only needed if both VDDA and
	// VDDIO are greater than 3.1 V
	// Configure the charge pump to use the VDDIO rail (set bit 5 and bit 6)
	// Write CHIP_LINREG_CTRL 0x006C
	// VDDA and VDDIO = 3.3V so it IS necessary
	mask = (1 << 5) | (1 << 6);
 80013e8:	2360      	movs	r3, #96	@ 0x60
 80013ea:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_set_bit(h_sgtl5000, SGTL5000_CHIP_LINREG_CTRL, mask);
 80013ec:	89bb      	ldrh	r3, [r7, #12]
 80013ee:	461a      	mov	r2, r3
 80013f0:	2126      	movs	r1, #38	@ 0x26
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f7ff ff94 	bl	8001320 <sgtl5000_i2c_set_bit>
	// on the VDDA voltage value.
	// Set ground, ADC, DAC reference voltage (bits 8:4). The value should
	// be set to VDDA/2. This example assumes VDDA = 1.8 V. VDDA/2 = 0.9 V.
	// The bias current should be set to 50% of the nominal value (bits 3:1)
	// Write CHIP_REF_CTRL 0x004E
	mask = 0x01FF;	// VAG_VAL = 1.575V, BIAS_CTRL = -50%, SMALL_POP = 1
 80013f8:	f240 13ff 	movw	r3, #511	@ 0x1ff
 80013fc:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_REF_CTRL, mask);
 80013fe:	89bb      	ldrh	r3, [r7, #12]
 8001400:	461a      	mov	r2, r3
 8001402:	2128      	movs	r1, #40	@ 0x28
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f7ff ff64 	bl	80012d2 <sgtl5000_i2c_write_register>
	// Set LINEOUT reference voltage to VDDIO/2 (1.65 V) (bits 5:0)
	// and bias current (bits 11:8) to the recommended value of 0.36 mA
	// for 10 kOhm load with 1.0 nF capacitance
	// Write CHIP_LINE_OUT_CTRL 0x0322
//	mask = 0x0322;	// LO_VAGCNTRL = 1.65V, OUT_CURRENT = 0.36mA (?)
	mask = 0x031E;
 800140a:	f240 331e 	movw	r3, #798	@ 0x31e
 800140e:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_CTRL, mask);
 8001410:	89bb      	ldrh	r3, [r7, #12]
 8001412:	461a      	mov	r2, r3
 8001414:	212c      	movs	r1, #44	@ 0x2c
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff ff5b 	bl	80012d2 <sgtl5000_i2c_write_register>

	// Enable short detect mode for headphone left/right
	// and center channel and set short detect current trip level
	// to 75 mA
	// Write CHIP_SHORT_CTRL 0x1106
	mask = 0x1106;	// MODE_CM = 2, MODE_LR = 1, LVLADJC = 200mA, LVLADJL = 75mA, LVLADJR = 50mA
 800141c:	f241 1306 	movw	r3, #4358	@ 0x1106
 8001420:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SHORT_CTRL, mask);
 8001422:	89bb      	ldrh	r3, [r7, #12]
 8001424:	461a      	mov	r2, r3
 8001426:	213c      	movs	r1, #60	@ 0x3c
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f7ff ff52 	bl	80012d2 <sgtl5000_i2c_write_register>

	// Enable Zero-cross detect if needed for HP_OUT (bit 5) and ADC (bit 1)
	// Write CHIP_ANA_CTRL 0x0133
	mask = 0x0004;	// Unmute all + SELECT_ADC = LINEIN
 800142e:	2304      	movs	r3, #4
 8001430:	81bb      	strh	r3, [r7, #12]
//	mask = 0x0000;	// Unmute all + SELECT_ADC = MIC
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_CTRL, mask);
 8001432:	89bb      	ldrh	r3, [r7, #12]
 8001434:	461a      	mov	r2, r3
 8001436:	2124      	movs	r1, #36	@ 0x24
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff ff4a 	bl	80012d2 <sgtl5000_i2c_write_register>

	//------------Power up Inputs/Outputs/Digital Blocks---------
	// Power up LINEOUT, HP, ADC, DAC
	// Write CHIP_ANA_POWER 0x6AFF
	mask = 0x6AFF;	// LINEOUT_POWERUP, ADC_POWERUP, CAPLESS_HEADPHONE_POWERUP, DAC_POWERUP, HEADPHONE_POWERUP, REFTOP_POWERUP, ADC_MONO = stereo
 800143e:	f646 23ff 	movw	r3, #27391	@ 0x6aff
 8001442:	81bb      	strh	r3, [r7, #12]
	// VAG_POWERUP, VCOAMP_POWERUP = 0, LINREG_D_POWERUP, PLL_POWERUP = 0, VDDC_CHRGPMP_POWERUP, STARTUP_POWERUP = 0, LINREG_SIMPLE_POWERUP,
	// DAC_MONO = stereo
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 8001444:	89bb      	ldrh	r3, [r7, #12]
 8001446:	461a      	mov	r2, r3
 8001448:	2130      	movs	r1, #48	@ 0x30
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7ff ff41 	bl	80012d2 <sgtl5000_i2c_write_register>
	// Power up desired digital blocks
	// I2S_IN (bit 0), I2S_OUT (bit 1), DAP (bit 4), DAC (bit 5),
	// ADC (bit 6) are powered on
	// Write CHIP_DIG_POWER 0x0073
	mask = 0x0073;	// I2S_IN_POWERUP, I2S_OUT_POWERUP, DAP_POWERUP, DAC_POWERUP, ADC_POWERUP
 8001450:	2373      	movs	r3, #115	@ 0x73
 8001452:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DIG_POWER, mask);
 8001454:	89bb      	ldrh	r3, [r7, #12]
 8001456:	461a      	mov	r2, r3
 8001458:	2102      	movs	r1, #2
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff ff39 	bl	80012d2 <sgtl5000_i2c_write_register>
	// Value = (int)(40*log(VAG_VAL/LO_VAGCNTRL) + 15)
	// Assuming VAG_VAL and LO_VAGCNTRL is set to 0.9 V and
	// 1.65 V respectively, the // left LO vol (bits 12:8) and right LO
	// volume (bits 4:0) value should be set // to 5
	// Write CHIP_LINE_OUT_VOL 0x0505
	mask = 0x1111;	// TODO recalculer
 8001460:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001464:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_VOL, mask);
 8001466:	89bb      	ldrh	r3, [r7, #12]
 8001468:	461a      	mov	r2, r3
 800146a:	212e      	movs	r1, #46	@ 0x2e
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f7ff ff30 	bl	80012d2 <sgtl5000_i2c_write_register>

	// Configure SYS_FS clock to 48 kHz
	// Configure MCLK_FREQ to 256*Fs
	// Modify CHIP_CLK_CTRL->SYS_FS 0x0002 // bits 3:2
	// Modify CHIP_CLK_CTRL->MCLK_FREQ 0x0000 // bits 1:0
	mask = 0x0004;	// SYS_FS = 48kHz
 8001472:	2304      	movs	r3, #4
 8001474:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_CLK_CTRL, mask);
 8001476:	89bb      	ldrh	r3, [r7, #12]
 8001478:	461a      	mov	r2, r3
 800147a:	2104      	movs	r1, #4
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff ff28 	bl	80012d2 <sgtl5000_i2c_write_register>
	// Configure the I2S clocks in master mode
	// NOTE: I2S LRCLK is same as the system sample clock
	// Modify CHIP_I2S_CTRL->MS 0x0001 // bit 7
	// Non, on reste en slave!
	mask = 0x0130;	// DLEN = 16 bits
 8001482:	f44f 7398 	mov.w	r3, #304	@ 0x130
 8001486:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_I2S_CTRL, mask);
 8001488:	89bb      	ldrh	r3, [r7, #12]
 800148a:	461a      	mov	r2, r3
 800148c:	2106      	movs	r1, #6
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f7ff ff1f 	bl	80012d2 <sgtl5000_i2c_write_register>
	// Laissons tout par défaut pour l'instant
//	mask = 0x0000;	// ADC -> DAC
//	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SSS_CTRL, mask);

	/* Le reste */
	mask = 0x0000;	// Unmute
 8001494:	2300      	movs	r3, #0
 8001496:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ADCDAC_CTRL, mask);
 8001498:	89bb      	ldrh	r3, [r7, #12]
 800149a:	461a      	mov	r2, r3
 800149c:	210e      	movs	r1, #14
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f7ff ff17 	bl	80012d2 <sgtl5000_i2c_write_register>

	mask = 0x3C3C;
 80014a4:	f643 433c 	movw	r3, #15420	@ 0x3c3c
 80014a8:	81bb      	strh	r3, [r7, #12]
//	mask = 0x4747;
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DAC_VOL, mask);
 80014aa:	89bb      	ldrh	r3, [r7, #12]
 80014ac:	461a      	mov	r2, r3
 80014ae:	2110      	movs	r1, #16
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff ff0e 	bl	80012d2 <sgtl5000_i2c_write_register>

	mask = 0x0251;	// BIAS_RESISTOR = 2, BIAS_VOLT = 5, GAIN = 1
 80014b6:	f240 2351 	movw	r3, #593	@ 0x251
 80014ba:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_MIC_CTRL, mask);
 80014bc:	89bb      	ldrh	r3, [r7, #12]
 80014be:	461a      	mov	r2, r3
 80014c0:	212a      	movs	r1, #42	@ 0x2a
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f7ff ff05 	bl	80012d2 <sgtl5000_i2c_write_register>
//		uint16_t reg = 0;
//		sgtl5000_i2c_read_register(h_sgtl5000, register_map[i], &reg);
//		printf("%02d: [0x%04x] = 0x%04x\r\n", i, register_map[i], reg);
//	}

	return ret;
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3710      	adds	r7, #16
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80014d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001548 <MX_SPI3_Init+0x74>)
 80014da:	4a1c      	ldr	r2, [pc, #112]	@ (800154c <MX_SPI3_Init+0x78>)
 80014dc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80014de:	4b1a      	ldr	r3, [pc, #104]	@ (8001548 <MX_SPI3_Init+0x74>)
 80014e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80014e4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80014e6:	4b18      	ldr	r3, [pc, #96]	@ (8001548 <MX_SPI3_Init+0x74>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80014ec:	4b16      	ldr	r3, [pc, #88]	@ (8001548 <MX_SPI3_Init+0x74>)
 80014ee:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80014f2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014f4:	4b14      	ldr	r3, [pc, #80]	@ (8001548 <MX_SPI3_Init+0x74>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014fa:	4b13      	ldr	r3, [pc, #76]	@ (8001548 <MX_SPI3_Init+0x74>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001500:	4b11      	ldr	r3, [pc, #68]	@ (8001548 <MX_SPI3_Init+0x74>)
 8001502:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001506:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001508:	4b0f      	ldr	r3, [pc, #60]	@ (8001548 <MX_SPI3_Init+0x74>)
 800150a:	2220      	movs	r2, #32
 800150c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800150e:	4b0e      	ldr	r3, [pc, #56]	@ (8001548 <MX_SPI3_Init+0x74>)
 8001510:	2200      	movs	r2, #0
 8001512:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001514:	4b0c      	ldr	r3, [pc, #48]	@ (8001548 <MX_SPI3_Init+0x74>)
 8001516:	2200      	movs	r2, #0
 8001518:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800151a:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <MX_SPI3_Init+0x74>)
 800151c:	2200      	movs	r2, #0
 800151e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001520:	4b09      	ldr	r3, [pc, #36]	@ (8001548 <MX_SPI3_Init+0x74>)
 8001522:	2207      	movs	r2, #7
 8001524:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001526:	4b08      	ldr	r3, [pc, #32]	@ (8001548 <MX_SPI3_Init+0x74>)
 8001528:	2200      	movs	r2, #0
 800152a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800152c:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <MX_SPI3_Init+0x74>)
 800152e:	2208      	movs	r2, #8
 8001530:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001532:	4805      	ldr	r0, [pc, #20]	@ (8001548 <MX_SPI3_Init+0x74>)
 8001534:	f004 ff06 	bl	8006344 <HAL_SPI_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800153e:	f7ff fd55 	bl	8000fec <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000c3c 	.word	0x20000c3c
 800154c:	40003c00 	.word	0x40003c00

08001550 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08a      	sub	sp, #40	@ 0x28
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
 8001566:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a25      	ldr	r2, [pc, #148]	@ (8001604 <HAL_SPI_MspInit+0xb4>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d144      	bne.n	80015fc <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001572:	4b25      	ldr	r3, [pc, #148]	@ (8001608 <HAL_SPI_MspInit+0xb8>)
 8001574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001576:	4a24      	ldr	r2, [pc, #144]	@ (8001608 <HAL_SPI_MspInit+0xb8>)
 8001578:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800157c:	6593      	str	r3, [r2, #88]	@ 0x58
 800157e:	4b22      	ldr	r3, [pc, #136]	@ (8001608 <HAL_SPI_MspInit+0xb8>)
 8001580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001582:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001586:	613b      	str	r3, [r7, #16]
 8001588:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800158a:	4b1f      	ldr	r3, [pc, #124]	@ (8001608 <HAL_SPI_MspInit+0xb8>)
 800158c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800158e:	4a1e      	ldr	r2, [pc, #120]	@ (8001608 <HAL_SPI_MspInit+0xb8>)
 8001590:	f043 0304 	orr.w	r3, r3, #4
 8001594:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001596:	4b1c      	ldr	r3, [pc, #112]	@ (8001608 <HAL_SPI_MspInit+0xb8>)
 8001598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159a:	f003 0304 	and.w	r3, r3, #4
 800159e:	60fb      	str	r3, [r7, #12]
 80015a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a2:	4b19      	ldr	r3, [pc, #100]	@ (8001608 <HAL_SPI_MspInit+0xb8>)
 80015a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a6:	4a18      	ldr	r2, [pc, #96]	@ (8001608 <HAL_SPI_MspInit+0xb8>)
 80015a8:	f043 0302 	orr.w	r3, r3, #2
 80015ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ae:	4b16      	ldr	r3, [pc, #88]	@ (8001608 <HAL_SPI_MspInit+0xb8>)
 80015b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015ba:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80015be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c0:	2302      	movs	r3, #2
 80015c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c4:	2300      	movs	r3, #0
 80015c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c8:	2303      	movs	r3, #3
 80015ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015cc:	2306      	movs	r3, #6
 80015ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	4619      	mov	r1, r3
 80015d6:	480d      	ldr	r0, [pc, #52]	@ (800160c <HAL_SPI_MspInit+0xbc>)
 80015d8:	f000 fdc6 	bl	8002168 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80015dc:	2320      	movs	r3, #32
 80015de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e0:	2302      	movs	r3, #2
 80015e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e8:	2303      	movs	r3, #3
 80015ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015ec:	2306      	movs	r3, #6
 80015ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f0:	f107 0314 	add.w	r3, r7, #20
 80015f4:	4619      	mov	r1, r3
 80015f6:	4806      	ldr	r0, [pc, #24]	@ (8001610 <HAL_SPI_MspInit+0xc0>)
 80015f8:	f000 fdb6 	bl	8002168 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80015fc:	bf00      	nop
 80015fe:	3728      	adds	r7, #40	@ 0x28
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	40003c00 	.word	0x40003c00
 8001608:	40021000 	.word	0x40021000
 800160c:	48000800 	.word	0x48000800
 8001610:	48000400 	.word	0x48000400

08001614 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800161a:	4b11      	ldr	r3, [pc, #68]	@ (8001660 <HAL_MspInit+0x4c>)
 800161c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800161e:	4a10      	ldr	r2, [pc, #64]	@ (8001660 <HAL_MspInit+0x4c>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6613      	str	r3, [r2, #96]	@ 0x60
 8001626:	4b0e      	ldr	r3, [pc, #56]	@ (8001660 <HAL_MspInit+0x4c>)
 8001628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	607b      	str	r3, [r7, #4]
 8001630:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001632:	4b0b      	ldr	r3, [pc, #44]	@ (8001660 <HAL_MspInit+0x4c>)
 8001634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001636:	4a0a      	ldr	r2, [pc, #40]	@ (8001660 <HAL_MspInit+0x4c>)
 8001638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800163c:	6593      	str	r3, [r2, #88]	@ 0x58
 800163e:	4b08      	ldr	r3, [pc, #32]	@ (8001660 <HAL_MspInit+0x4c>)
 8001640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001646:	603b      	str	r3, [r7, #0]
 8001648:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	210f      	movs	r1, #15
 800164e:	f06f 0001 	mvn.w	r0, #1
 8001652:	f000 fadc 	bl	8001c0e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001656:	bf00      	nop
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	40021000 	.word	0x40021000

08001664 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <NMI_Handler+0x4>

0800166c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001670:	bf00      	nop
 8001672:	e7fd      	b.n	8001670 <HardFault_Handler+0x4>

08001674 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <MemManage_Handler+0x4>

0800167c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001680:	bf00      	nop
 8001682:	e7fd      	b.n	8001680 <BusFault_Handler+0x4>

08001684 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <UsageFault_Handler+0x4>

0800168c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001690:	bf00      	nop
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr

0800169a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800169e:	f000 f997 	bl	80019d0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80016a2:	f008 fa1d 	bl	8009ae0 <xTaskGetSchedulerState>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d001      	beq.n	80016b0 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80016ac:	f008 fce4 	bl	800a078 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016b0:	bf00      	nop
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 80016b8:	4802      	ldr	r0, [pc, #8]	@ (80016c4 <DMA1_Channel6_IRQHandler+0x10>)
 80016ba:	f000 fc76 	bl	8001faa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	20000ba8 	.word	0x20000ba8

080016c8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 80016cc:	4802      	ldr	r0, [pc, #8]	@ (80016d8 <DMA1_Channel7_IRQHandler+0x10>)
 80016ce:	f000 fc6c 	bl	8001faa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000bf0 	.word	0x20000bf0

080016dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016e0:	4802      	ldr	r0, [pc, #8]	@ (80016ec <USART2_IRQHandler+0x10>)
 80016e2:	f005 fcef 	bl	80070c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000ca4 	.word	0x20000ca4

080016f0 <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 80016f4:	4803      	ldr	r0, [pc, #12]	@ (8001704 <SAI2_IRQHandler+0x14>)
 80016f6:	f004 f9e3 	bl	8005ac0 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 80016fa:	4803      	ldr	r0, [pc, #12]	@ (8001708 <SAI2_IRQHandler+0x18>)
 80016fc:	f004 f9e0 	bl	8005ac0 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 8001700:	bf00      	nop
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20000aa0 	.word	0x20000aa0
 8001708:	20000b24 	.word	0x20000b24

0800170c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001714:	4a14      	ldr	r2, [pc, #80]	@ (8001768 <_sbrk+0x5c>)
 8001716:	4b15      	ldr	r3, [pc, #84]	@ (800176c <_sbrk+0x60>)
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001720:	4b13      	ldr	r3, [pc, #76]	@ (8001770 <_sbrk+0x64>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d102      	bne.n	800172e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001728:	4b11      	ldr	r3, [pc, #68]	@ (8001770 <_sbrk+0x64>)
 800172a:	4a12      	ldr	r2, [pc, #72]	@ (8001774 <_sbrk+0x68>)
 800172c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800172e:	4b10      	ldr	r3, [pc, #64]	@ (8001770 <_sbrk+0x64>)
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4413      	add	r3, r2
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	429a      	cmp	r2, r3
 800173a:	d207      	bcs.n	800174c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800173c:	f009 f9b6 	bl	800aaac <__errno>
 8001740:	4603      	mov	r3, r0
 8001742:	220c      	movs	r2, #12
 8001744:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001746:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800174a:	e009      	b.n	8001760 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800174c:	4b08      	ldr	r3, [pc, #32]	@ (8001770 <_sbrk+0x64>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001752:	4b07      	ldr	r3, [pc, #28]	@ (8001770 <_sbrk+0x64>)
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4413      	add	r3, r2
 800175a:	4a05      	ldr	r2, [pc, #20]	@ (8001770 <_sbrk+0x64>)
 800175c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800175e:	68fb      	ldr	r3, [r7, #12]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3718      	adds	r7, #24
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20018000 	.word	0x20018000
 800176c:	00000400 	.word	0x00000400
 8001770:	20000ca0 	.word	0x20000ca0
 8001774:	20001b88 	.word	0x20001b88

08001778 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800177c:	4b06      	ldr	r3, [pc, #24]	@ (8001798 <SystemInit+0x20>)
 800177e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001782:	4a05      	ldr	r2, [pc, #20]	@ (8001798 <SystemInit+0x20>)
 8001784:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001788:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800178c:	bf00      	nop
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	e000ed00 	.word	0xe000ed00

0800179c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017a0:	4b14      	ldr	r3, [pc, #80]	@ (80017f4 <MX_USART2_UART_Init+0x58>)
 80017a2:	4a15      	ldr	r2, [pc, #84]	@ (80017f8 <MX_USART2_UART_Init+0x5c>)
 80017a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017a6:	4b13      	ldr	r3, [pc, #76]	@ (80017f4 <MX_USART2_UART_Init+0x58>)
 80017a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017ae:	4b11      	ldr	r3, [pc, #68]	@ (80017f4 <MX_USART2_UART_Init+0x58>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017b4:	4b0f      	ldr	r3, [pc, #60]	@ (80017f4 <MX_USART2_UART_Init+0x58>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017ba:	4b0e      	ldr	r3, [pc, #56]	@ (80017f4 <MX_USART2_UART_Init+0x58>)
 80017bc:	2200      	movs	r2, #0
 80017be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017c0:	4b0c      	ldr	r3, [pc, #48]	@ (80017f4 <MX_USART2_UART_Init+0x58>)
 80017c2:	220c      	movs	r2, #12
 80017c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017c6:	4b0b      	ldr	r3, [pc, #44]	@ (80017f4 <MX_USART2_UART_Init+0x58>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017cc:	4b09      	ldr	r3, [pc, #36]	@ (80017f4 <MX_USART2_UART_Init+0x58>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017d2:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <MX_USART2_UART_Init+0x58>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017d8:	4b06      	ldr	r3, [pc, #24]	@ (80017f4 <MX_USART2_UART_Init+0x58>)
 80017da:	2200      	movs	r2, #0
 80017dc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017de:	4805      	ldr	r0, [pc, #20]	@ (80017f4 <MX_USART2_UART_Init+0x58>)
 80017e0:	f005 fb4c 	bl	8006e7c <HAL_UART_Init>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80017ea:	f7ff fbff 	bl	8000fec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20000ca4 	.word	0x20000ca4
 80017f8:	40004400 	.word	0x40004400

080017fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b0ac      	sub	sp, #176	@ 0xb0
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001804:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001814:	f107 0314 	add.w	r3, r7, #20
 8001818:	2288      	movs	r2, #136	@ 0x88
 800181a:	2100      	movs	r1, #0
 800181c:	4618      	mov	r0, r3
 800181e:	f009 f93d 	bl	800aa9c <memset>
  if(uartHandle->Instance==USART2)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a25      	ldr	r2, [pc, #148]	@ (80018bc <HAL_UART_MspInit+0xc0>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d143      	bne.n	80018b4 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800182c:	2302      	movs	r3, #2
 800182e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001830:	2300      	movs	r3, #0
 8001832:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001834:	f107 0314 	add.w	r3, r7, #20
 8001838:	4618      	mov	r0, r3
 800183a:	f002 fadf 	bl	8003dfc <HAL_RCCEx_PeriphCLKConfig>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001844:	f7ff fbd2 	bl	8000fec <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001848:	4b1d      	ldr	r3, [pc, #116]	@ (80018c0 <HAL_UART_MspInit+0xc4>)
 800184a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800184c:	4a1c      	ldr	r2, [pc, #112]	@ (80018c0 <HAL_UART_MspInit+0xc4>)
 800184e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001852:	6593      	str	r3, [r2, #88]	@ 0x58
 8001854:	4b1a      	ldr	r3, [pc, #104]	@ (80018c0 <HAL_UART_MspInit+0xc4>)
 8001856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001858:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800185c:	613b      	str	r3, [r7, #16]
 800185e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001860:	4b17      	ldr	r3, [pc, #92]	@ (80018c0 <HAL_UART_MspInit+0xc4>)
 8001862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001864:	4a16      	ldr	r2, [pc, #88]	@ (80018c0 <HAL_UART_MspInit+0xc4>)
 8001866:	f043 0301 	orr.w	r3, r3, #1
 800186a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800186c:	4b14      	ldr	r3, [pc, #80]	@ (80018c0 <HAL_UART_MspInit+0xc4>)
 800186e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001870:	f003 0301 	and.w	r3, r3, #1
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001878:	230c      	movs	r3, #12
 800187a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187e:	2302      	movs	r3, #2
 8001880:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001884:	2300      	movs	r3, #0
 8001886:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188a:	2303      	movs	r3, #3
 800188c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001890:	2307      	movs	r3, #7
 8001892:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001896:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800189a:	4619      	mov	r1, r3
 800189c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018a0:	f000 fc62 	bl	8002168 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80018a4:	2200      	movs	r2, #0
 80018a6:	2105      	movs	r1, #5
 80018a8:	2026      	movs	r0, #38	@ 0x26
 80018aa:	f000 f9b0 	bl	8001c0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80018ae:	2026      	movs	r0, #38	@ 0x26
 80018b0:	f000 f9c9 	bl	8001c46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80018b4:	bf00      	nop
 80018b6:	37b0      	adds	r7, #176	@ 0xb0
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40004400 	.word	0x40004400
 80018c0:	40021000 	.word	0x40021000

080018c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80018c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018fc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018c8:	f7ff ff56 	bl	8001778 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018cc:	480c      	ldr	r0, [pc, #48]	@ (8001900 <LoopForever+0x6>)
  ldr r1, =_edata
 80018ce:	490d      	ldr	r1, [pc, #52]	@ (8001904 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001908 <LoopForever+0xe>)
  movs r3, #0
 80018d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018d4:	e002      	b.n	80018dc <LoopCopyDataInit>

080018d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018da:	3304      	adds	r3, #4

080018dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018e0:	d3f9      	bcc.n	80018d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018e2:	4a0a      	ldr	r2, [pc, #40]	@ (800190c <LoopForever+0x12>)
  ldr r4, =_ebss
 80018e4:	4c0a      	ldr	r4, [pc, #40]	@ (8001910 <LoopForever+0x16>)
  movs r3, #0
 80018e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018e8:	e001      	b.n	80018ee <LoopFillZerobss>

080018ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018ec:	3204      	adds	r2, #4

080018ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018f0:	d3fb      	bcc.n	80018ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018f2:	f009 f8e1 	bl	800aab8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018f6:	f7ff f9c1 	bl	8000c7c <main>

080018fa <LoopForever>:

LoopForever:
    b LoopForever
 80018fa:	e7fe      	b.n	80018fa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80018fc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001900:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001904:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001908:	0800b690 	.word	0x0800b690
  ldr r2, =_sbss
 800190c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001910:	20001b84 	.word	0x20001b84

08001914 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001914:	e7fe      	b.n	8001914 <ADC1_2_IRQHandler>
	...

08001918 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800191e:	2300      	movs	r3, #0
 8001920:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001922:	4b0c      	ldr	r3, [pc, #48]	@ (8001954 <HAL_Init+0x3c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a0b      	ldr	r2, [pc, #44]	@ (8001954 <HAL_Init+0x3c>)
 8001928:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800192c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800192e:	2003      	movs	r0, #3
 8001930:	f000 f962 	bl	8001bf8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001934:	200f      	movs	r0, #15
 8001936:	f000 f80f 	bl	8001958 <HAL_InitTick>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d002      	beq.n	8001946 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	71fb      	strb	r3, [r7, #7]
 8001944:	e001      	b.n	800194a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001946:	f7ff fe65 	bl	8001614 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800194a:	79fb      	ldrb	r3, [r7, #7]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40022000 	.word	0x40022000

08001958 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001960:	2300      	movs	r3, #0
 8001962:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001964:	4b17      	ldr	r3, [pc, #92]	@ (80019c4 <HAL_InitTick+0x6c>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d023      	beq.n	80019b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800196c:	4b16      	ldr	r3, [pc, #88]	@ (80019c8 <HAL_InitTick+0x70>)
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	4b14      	ldr	r3, [pc, #80]	@ (80019c4 <HAL_InitTick+0x6c>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	4619      	mov	r1, r3
 8001976:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800197a:	fbb3 f3f1 	udiv	r3, r3, r1
 800197e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001982:	4618      	mov	r0, r3
 8001984:	f000 f96d 	bl	8001c62 <HAL_SYSTICK_Config>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d10f      	bne.n	80019ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2b0f      	cmp	r3, #15
 8001992:	d809      	bhi.n	80019a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001994:	2200      	movs	r2, #0
 8001996:	6879      	ldr	r1, [r7, #4]
 8001998:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800199c:	f000 f937 	bl	8001c0e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019a0:	4a0a      	ldr	r2, [pc, #40]	@ (80019cc <HAL_InitTick+0x74>)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6013      	str	r3, [r2, #0]
 80019a6:	e007      	b.n	80019b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	73fb      	strb	r3, [r7, #15]
 80019ac:	e004      	b.n	80019b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	73fb      	strb	r3, [r7, #15]
 80019b2:	e001      	b.n	80019b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80019b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	2000001c 	.word	0x2000001c
 80019c8:	20000014 	.word	0x20000014
 80019cc:	20000018 	.word	0x20000018

080019d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019d4:	4b06      	ldr	r3, [pc, #24]	@ (80019f0 <HAL_IncTick+0x20>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	461a      	mov	r2, r3
 80019da:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <HAL_IncTick+0x24>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4413      	add	r3, r2
 80019e0:	4a04      	ldr	r2, [pc, #16]	@ (80019f4 <HAL_IncTick+0x24>)
 80019e2:	6013      	str	r3, [r2, #0]
}
 80019e4:	bf00      	nop
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	2000001c 	.word	0x2000001c
 80019f4:	20000d2c 	.word	0x20000d2c

080019f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  return uwTick;
 80019fc:	4b03      	ldr	r3, [pc, #12]	@ (8001a0c <HAL_GetTick+0x14>)
 80019fe:	681b      	ldr	r3, [r3, #0]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	20000d2c 	.word	0x20000d2c

08001a10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a18:	f7ff ffee 	bl	80019f8 <HAL_GetTick>
 8001a1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a28:	d005      	beq.n	8001a36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001a2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a54 <HAL_Delay+0x44>)
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	461a      	mov	r2, r3
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	4413      	add	r3, r2
 8001a34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a36:	bf00      	nop
 8001a38:	f7ff ffde 	bl	80019f8 <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	68fa      	ldr	r2, [r7, #12]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d8f7      	bhi.n	8001a38 <HAL_Delay+0x28>
  {
  }
}
 8001a48:	bf00      	nop
 8001a4a:	bf00      	nop
 8001a4c:	3710      	adds	r7, #16
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	2000001c 	.word	0x2000001c

08001a58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b085      	sub	sp, #20
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f003 0307 	and.w	r3, r3, #7
 8001a66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a68:	4b0c      	ldr	r3, [pc, #48]	@ (8001a9c <__NVIC_SetPriorityGrouping+0x44>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a6e:	68ba      	ldr	r2, [r7, #8]
 8001a70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a74:	4013      	ands	r3, r2
 8001a76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a8a:	4a04      	ldr	r2, [pc, #16]	@ (8001a9c <__NVIC_SetPriorityGrouping+0x44>)
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	60d3      	str	r3, [r2, #12]
}
 8001a90:	bf00      	nop
 8001a92:	3714      	adds	r7, #20
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	e000ed00 	.word	0xe000ed00

08001aa0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001aa4:	4b04      	ldr	r3, [pc, #16]	@ (8001ab8 <__NVIC_GetPriorityGrouping+0x18>)
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	0a1b      	lsrs	r3, r3, #8
 8001aaa:	f003 0307 	and.w	r3, r3, #7
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	db0b      	blt.n	8001ae6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ace:	79fb      	ldrb	r3, [r7, #7]
 8001ad0:	f003 021f 	and.w	r2, r3, #31
 8001ad4:	4907      	ldr	r1, [pc, #28]	@ (8001af4 <__NVIC_EnableIRQ+0x38>)
 8001ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ada:	095b      	lsrs	r3, r3, #5
 8001adc:	2001      	movs	r0, #1
 8001ade:	fa00 f202 	lsl.w	r2, r0, r2
 8001ae2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ae6:	bf00      	nop
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	e000e100 	.word	0xe000e100

08001af8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	6039      	str	r1, [r7, #0]
 8001b02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	db0a      	blt.n	8001b22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	b2da      	uxtb	r2, r3
 8001b10:	490c      	ldr	r1, [pc, #48]	@ (8001b44 <__NVIC_SetPriority+0x4c>)
 8001b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b16:	0112      	lsls	r2, r2, #4
 8001b18:	b2d2      	uxtb	r2, r2
 8001b1a:	440b      	add	r3, r1
 8001b1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b20:	e00a      	b.n	8001b38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	b2da      	uxtb	r2, r3
 8001b26:	4908      	ldr	r1, [pc, #32]	@ (8001b48 <__NVIC_SetPriority+0x50>)
 8001b28:	79fb      	ldrb	r3, [r7, #7]
 8001b2a:	f003 030f 	and.w	r3, r3, #15
 8001b2e:	3b04      	subs	r3, #4
 8001b30:	0112      	lsls	r2, r2, #4
 8001b32:	b2d2      	uxtb	r2, r2
 8001b34:	440b      	add	r3, r1
 8001b36:	761a      	strb	r2, [r3, #24]
}
 8001b38:	bf00      	nop
 8001b3a:	370c      	adds	r7, #12
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr
 8001b44:	e000e100 	.word	0xe000e100
 8001b48:	e000ed00 	.word	0xe000ed00

08001b4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b089      	sub	sp, #36	@ 0x24
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	60b9      	str	r1, [r7, #8]
 8001b56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	f003 0307 	and.w	r3, r3, #7
 8001b5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	f1c3 0307 	rsb	r3, r3, #7
 8001b66:	2b04      	cmp	r3, #4
 8001b68:	bf28      	it	cs
 8001b6a:	2304      	movcs	r3, #4
 8001b6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	3304      	adds	r3, #4
 8001b72:	2b06      	cmp	r3, #6
 8001b74:	d902      	bls.n	8001b7c <NVIC_EncodePriority+0x30>
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	3b03      	subs	r3, #3
 8001b7a:	e000      	b.n	8001b7e <NVIC_EncodePriority+0x32>
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b84:	69bb      	ldr	r3, [r7, #24]
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	43da      	mvns	r2, r3
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	401a      	ands	r2, r3
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b94:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b9e:	43d9      	mvns	r1, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ba4:	4313      	orrs	r3, r2
         );
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3724      	adds	r7, #36	@ 0x24
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
	...

08001bb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	3b01      	subs	r3, #1
 8001bc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bc4:	d301      	bcc.n	8001bca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e00f      	b.n	8001bea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bca:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf4 <SysTick_Config+0x40>)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bd2:	210f      	movs	r1, #15
 8001bd4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001bd8:	f7ff ff8e 	bl	8001af8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bdc:	4b05      	ldr	r3, [pc, #20]	@ (8001bf4 <SysTick_Config+0x40>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001be2:	4b04      	ldr	r3, [pc, #16]	@ (8001bf4 <SysTick_Config+0x40>)
 8001be4:	2207      	movs	r2, #7
 8001be6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001be8:	2300      	movs	r3, #0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	e000e010 	.word	0xe000e010

08001bf8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f7ff ff29 	bl	8001a58 <__NVIC_SetPriorityGrouping>
}
 8001c06:	bf00      	nop
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b086      	sub	sp, #24
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	4603      	mov	r3, r0
 8001c16:	60b9      	str	r1, [r7, #8]
 8001c18:	607a      	str	r2, [r7, #4]
 8001c1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c20:	f7ff ff3e 	bl	8001aa0 <__NVIC_GetPriorityGrouping>
 8001c24:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c26:	687a      	ldr	r2, [r7, #4]
 8001c28:	68b9      	ldr	r1, [r7, #8]
 8001c2a:	6978      	ldr	r0, [r7, #20]
 8001c2c:	f7ff ff8e 	bl	8001b4c <NVIC_EncodePriority>
 8001c30:	4602      	mov	r2, r0
 8001c32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c36:	4611      	mov	r1, r2
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff ff5d 	bl	8001af8 <__NVIC_SetPriority>
}
 8001c3e:	bf00      	nop
 8001c40:	3718      	adds	r7, #24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b082      	sub	sp, #8
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff ff31 	bl	8001abc <__NVIC_EnableIRQ>
}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7ff ffa2 	bl	8001bb4 <SysTick_Config>
 8001c70:	4603      	mov	r3, r0
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
	...

08001c7c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b085      	sub	sp, #20
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d101      	bne.n	8001c8e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e098      	b.n	8001dc0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	461a      	mov	r2, r3
 8001c94:	4b4d      	ldr	r3, [pc, #308]	@ (8001dcc <HAL_DMA_Init+0x150>)
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d80f      	bhi.n	8001cba <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	4b4b      	ldr	r3, [pc, #300]	@ (8001dd0 <HAL_DMA_Init+0x154>)
 8001ca2:	4413      	add	r3, r2
 8001ca4:	4a4b      	ldr	r2, [pc, #300]	@ (8001dd4 <HAL_DMA_Init+0x158>)
 8001ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8001caa:	091b      	lsrs	r3, r3, #4
 8001cac:	009a      	lsls	r2, r3, #2
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a48      	ldr	r2, [pc, #288]	@ (8001dd8 <HAL_DMA_Init+0x15c>)
 8001cb6:	641a      	str	r2, [r3, #64]	@ 0x40
 8001cb8:	e00e      	b.n	8001cd8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	4b46      	ldr	r3, [pc, #280]	@ (8001ddc <HAL_DMA_Init+0x160>)
 8001cc2:	4413      	add	r3, r2
 8001cc4:	4a43      	ldr	r2, [pc, #268]	@ (8001dd4 <HAL_DMA_Init+0x158>)
 8001cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cca:	091b      	lsrs	r3, r3, #4
 8001ccc:	009a      	lsls	r2, r3, #2
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a42      	ldr	r2, [pc, #264]	@ (8001de0 <HAL_DMA_Init+0x164>)
 8001cd6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2202      	movs	r2, #2
 8001cdc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001cee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001cf2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001cfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	691b      	ldr	r3, [r3, #16]
 8001d02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6a1b      	ldr	r3, [r3, #32]
 8001d1a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001d1c:	68fa      	ldr	r2, [r7, #12]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	68fa      	ldr	r2, [r7, #12]
 8001d28:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001d32:	d039      	beq.n	8001da8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d38:	4a27      	ldr	r2, [pc, #156]	@ (8001dd8 <HAL_DMA_Init+0x15c>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d11a      	bne.n	8001d74 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001d3e:	4b29      	ldr	r3, [pc, #164]	@ (8001de4 <HAL_DMA_Init+0x168>)
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d46:	f003 031c 	and.w	r3, r3, #28
 8001d4a:	210f      	movs	r1, #15
 8001d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d50:	43db      	mvns	r3, r3
 8001d52:	4924      	ldr	r1, [pc, #144]	@ (8001de4 <HAL_DMA_Init+0x168>)
 8001d54:	4013      	ands	r3, r2
 8001d56:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001d58:	4b22      	ldr	r3, [pc, #136]	@ (8001de4 <HAL_DMA_Init+0x168>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6859      	ldr	r1, [r3, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d64:	f003 031c 	and.w	r3, r3, #28
 8001d68:	fa01 f303 	lsl.w	r3, r1, r3
 8001d6c:	491d      	ldr	r1, [pc, #116]	@ (8001de4 <HAL_DMA_Init+0x168>)
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	600b      	str	r3, [r1, #0]
 8001d72:	e019      	b.n	8001da8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001d74:	4b1c      	ldr	r3, [pc, #112]	@ (8001de8 <HAL_DMA_Init+0x16c>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d7c:	f003 031c 	and.w	r3, r3, #28
 8001d80:	210f      	movs	r1, #15
 8001d82:	fa01 f303 	lsl.w	r3, r1, r3
 8001d86:	43db      	mvns	r3, r3
 8001d88:	4917      	ldr	r1, [pc, #92]	@ (8001de8 <HAL_DMA_Init+0x16c>)
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001d8e:	4b16      	ldr	r3, [pc, #88]	@ (8001de8 <HAL_DMA_Init+0x16c>)
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6859      	ldr	r1, [r3, #4]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d9a:	f003 031c 	and.w	r3, r3, #28
 8001d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001da2:	4911      	ldr	r1, [pc, #68]	@ (8001de8 <HAL_DMA_Init+0x16c>)
 8001da4:	4313      	orrs	r3, r2
 8001da6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2201      	movs	r2, #1
 8001db2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	40020407 	.word	0x40020407
 8001dd0:	bffdfff8 	.word	0xbffdfff8
 8001dd4:	cccccccd 	.word	0xcccccccd
 8001dd8:	40020000 	.word	0x40020000
 8001ddc:	bffdfbf8 	.word	0xbffdfbf8
 8001de0:	40020400 	.word	0x40020400
 8001de4:	400200a8 	.word	0x400200a8
 8001de8:	400204a8 	.word	0x400204a8

08001dec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
 8001df8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d101      	bne.n	8001e0c <HAL_DMA_Start_IT+0x20>
 8001e08:	2302      	movs	r3, #2
 8001e0a:	e04b      	b.n	8001ea4 <HAL_DMA_Start_IT+0xb8>
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d13a      	bne.n	8001e96 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2202      	movs	r2, #2
 8001e24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f022 0201 	bic.w	r2, r2, #1
 8001e3c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	68b9      	ldr	r1, [r7, #8]
 8001e44:	68f8      	ldr	r0, [r7, #12]
 8001e46:	f000 f95f 	bl	8002108 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d008      	beq.n	8001e64 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f042 020e 	orr.w	r2, r2, #14
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	e00f      	b.n	8001e84 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f022 0204 	bic.w	r2, r2, #4
 8001e72:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f042 020a 	orr.w	r2, r2, #10
 8001e82:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f042 0201 	orr.w	r2, r2, #1
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	e005      	b.n	8001ea2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001ea2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3718      	adds	r7, #24
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d008      	beq.n	8001ed6 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2204      	movs	r2, #4
 8001ec8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e022      	b.n	8001f1c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f022 020e 	bic.w	r2, r2, #14
 8001ee4:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f022 0201 	bic.w	r2, r2, #1
 8001ef4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efa:	f003 021c 	and.w	r2, r3, #28
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f02:	2101      	movs	r1, #1
 8001f04:	fa01 f202 	lsl.w	r2, r1, r2
 8001f08:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001f1a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f30:	2300      	movs	r3, #0
 8001f32:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d005      	beq.n	8001f4c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2204      	movs	r2, #4
 8001f44:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	73fb      	strb	r3, [r7, #15]
 8001f4a:	e029      	b.n	8001fa0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f022 020e 	bic.w	r2, r2, #14
 8001f5a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f022 0201 	bic.w	r2, r2, #1
 8001f6a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f70:	f003 021c 	and.w	r2, r3, #28
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f78:	2101      	movs	r1, #1
 8001f7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f7e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d003      	beq.n	8001fa0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	4798      	blx	r3
    }
  }
  return status;
 8001fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b084      	sub	sp, #16
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc6:	f003 031c 	and.w	r3, r3, #28
 8001fca:	2204      	movs	r2, #4
 8001fcc:	409a      	lsls	r2, r3
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d026      	beq.n	8002024 <HAL_DMA_IRQHandler+0x7a>
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	f003 0304 	and.w	r3, r3, #4
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d021      	beq.n	8002024 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0320 	and.w	r3, r3, #32
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d107      	bne.n	8001ffe <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f022 0204 	bic.w	r2, r2, #4
 8001ffc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002002:	f003 021c 	and.w	r2, r3, #28
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200a:	2104      	movs	r1, #4
 800200c:	fa01 f202 	lsl.w	r2, r1, r2
 8002010:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002016:	2b00      	cmp	r3, #0
 8002018:	d071      	beq.n	80020fe <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002022:	e06c      	b.n	80020fe <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002028:	f003 031c 	and.w	r3, r3, #28
 800202c:	2202      	movs	r2, #2
 800202e:	409a      	lsls	r2, r3
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	4013      	ands	r3, r2
 8002034:	2b00      	cmp	r3, #0
 8002036:	d02e      	beq.n	8002096 <HAL_DMA_IRQHandler+0xec>
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d029      	beq.n	8002096 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0320 	and.w	r3, r3, #32
 800204c:	2b00      	cmp	r3, #0
 800204e:	d10b      	bne.n	8002068 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f022 020a 	bic.w	r2, r2, #10
 800205e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206c:	f003 021c 	and.w	r2, r3, #28
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002074:	2102      	movs	r1, #2
 8002076:	fa01 f202 	lsl.w	r2, r1, r2
 800207a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002088:	2b00      	cmp	r3, #0
 800208a:	d038      	beq.n	80020fe <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002094:	e033      	b.n	80020fe <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209a:	f003 031c 	and.w	r3, r3, #28
 800209e:	2208      	movs	r2, #8
 80020a0:	409a      	lsls	r2, r3
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	4013      	ands	r3, r2
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d02a      	beq.n	8002100 <HAL_DMA_IRQHandler+0x156>
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	f003 0308 	and.w	r3, r3, #8
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d025      	beq.n	8002100 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f022 020e 	bic.w	r2, r2, #14
 80020c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c8:	f003 021c 	and.w	r2, r3, #28
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d0:	2101      	movs	r1, #1
 80020d2:	fa01 f202 	lsl.w	r2, r1, r2
 80020d6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2201      	movs	r2, #1
 80020e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d004      	beq.n	8002100 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80020fe:	bf00      	nop
 8002100:	bf00      	nop
}
 8002102:	3710      	adds	r7, #16
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
 8002114:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211a:	f003 021c 	and.w	r2, r3, #28
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	2101      	movs	r1, #1
 8002124:	fa01 f202 	lsl.w	r2, r1, r2
 8002128:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	2b10      	cmp	r3, #16
 8002138:	d108      	bne.n	800214c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800214a:	e007      	b.n	800215c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68ba      	ldr	r2, [r7, #8]
 8002152:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	60da      	str	r2, [r3, #12]
}
 800215c:	bf00      	nop
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002168:	b480      	push	{r7}
 800216a:	b087      	sub	sp, #28
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002172:	2300      	movs	r3, #0
 8002174:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002176:	e17f      	b.n	8002478 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	2101      	movs	r1, #1
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	fa01 f303 	lsl.w	r3, r1, r3
 8002184:	4013      	ands	r3, r2
 8002186:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2b00      	cmp	r3, #0
 800218c:	f000 8171 	beq.w	8002472 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f003 0303 	and.w	r3, r3, #3
 8002198:	2b01      	cmp	r3, #1
 800219a:	d005      	beq.n	80021a8 <HAL_GPIO_Init+0x40>
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 0303 	and.w	r3, r3, #3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d130      	bne.n	800220a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	2203      	movs	r2, #3
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	4013      	ands	r3, r2
 80021be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	68da      	ldr	r2, [r3, #12]
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021de:	2201      	movs	r2, #1
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43db      	mvns	r3, r3
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	4013      	ands	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	091b      	lsrs	r3, r3, #4
 80021f4:	f003 0201 	and.w	r2, r3, #1
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	4313      	orrs	r3, r2
 8002202:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f003 0303 	and.w	r3, r3, #3
 8002212:	2b03      	cmp	r3, #3
 8002214:	d118      	bne.n	8002248 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800221a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800221c:	2201      	movs	r2, #1
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	43db      	mvns	r3, r3
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	4013      	ands	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	08db      	lsrs	r3, r3, #3
 8002232:	f003 0201 	and.w	r2, r3, #1
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	fa02 f303 	lsl.w	r3, r2, r3
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	4313      	orrs	r3, r2
 8002240:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f003 0303 	and.w	r3, r3, #3
 8002250:	2b03      	cmp	r3, #3
 8002252:	d017      	beq.n	8002284 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	2203      	movs	r2, #3
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	43db      	mvns	r3, r3
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	4013      	ands	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	689a      	ldr	r2, [r3, #8]
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	693a      	ldr	r2, [r7, #16]
 800227a:	4313      	orrs	r3, r2
 800227c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	693a      	ldr	r2, [r7, #16]
 8002282:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f003 0303 	and.w	r3, r3, #3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d123      	bne.n	80022d8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	08da      	lsrs	r2, r3, #3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	3208      	adds	r2, #8
 8002298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800229c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	f003 0307 	and.w	r3, r3, #7
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	220f      	movs	r2, #15
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	43db      	mvns	r3, r3
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	4013      	ands	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	691a      	ldr	r2, [r3, #16]
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	f003 0307 	and.w	r3, r3, #7
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	08da      	lsrs	r2, r3, #3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	3208      	adds	r2, #8
 80022d2:	6939      	ldr	r1, [r7, #16]
 80022d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	005b      	lsls	r3, r3, #1
 80022e2:	2203      	movs	r2, #3
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	43db      	mvns	r3, r3
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	4013      	ands	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f003 0203 	and.w	r2, r3, #3
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	693a      	ldr	r2, [r7, #16]
 8002302:	4313      	orrs	r3, r2
 8002304:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	693a      	ldr	r2, [r7, #16]
 800230a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002314:	2b00      	cmp	r3, #0
 8002316:	f000 80ac 	beq.w	8002472 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800231a:	4b5f      	ldr	r3, [pc, #380]	@ (8002498 <HAL_GPIO_Init+0x330>)
 800231c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800231e:	4a5e      	ldr	r2, [pc, #376]	@ (8002498 <HAL_GPIO_Init+0x330>)
 8002320:	f043 0301 	orr.w	r3, r3, #1
 8002324:	6613      	str	r3, [r2, #96]	@ 0x60
 8002326:	4b5c      	ldr	r3, [pc, #368]	@ (8002498 <HAL_GPIO_Init+0x330>)
 8002328:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800232a:	f003 0301 	and.w	r3, r3, #1
 800232e:	60bb      	str	r3, [r7, #8]
 8002330:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002332:	4a5a      	ldr	r2, [pc, #360]	@ (800249c <HAL_GPIO_Init+0x334>)
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	089b      	lsrs	r3, r3, #2
 8002338:	3302      	adds	r3, #2
 800233a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800233e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	f003 0303 	and.w	r3, r3, #3
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	220f      	movs	r2, #15
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43db      	mvns	r3, r3
 8002350:	693a      	ldr	r2, [r7, #16]
 8002352:	4013      	ands	r3, r2
 8002354:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800235c:	d025      	beq.n	80023aa <HAL_GPIO_Init+0x242>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a4f      	ldr	r2, [pc, #316]	@ (80024a0 <HAL_GPIO_Init+0x338>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d01f      	beq.n	80023a6 <HAL_GPIO_Init+0x23e>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a4e      	ldr	r2, [pc, #312]	@ (80024a4 <HAL_GPIO_Init+0x33c>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d019      	beq.n	80023a2 <HAL_GPIO_Init+0x23a>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a4d      	ldr	r2, [pc, #308]	@ (80024a8 <HAL_GPIO_Init+0x340>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d013      	beq.n	800239e <HAL_GPIO_Init+0x236>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a4c      	ldr	r2, [pc, #304]	@ (80024ac <HAL_GPIO_Init+0x344>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d00d      	beq.n	800239a <HAL_GPIO_Init+0x232>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a4b      	ldr	r2, [pc, #300]	@ (80024b0 <HAL_GPIO_Init+0x348>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d007      	beq.n	8002396 <HAL_GPIO_Init+0x22e>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a4a      	ldr	r2, [pc, #296]	@ (80024b4 <HAL_GPIO_Init+0x34c>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d101      	bne.n	8002392 <HAL_GPIO_Init+0x22a>
 800238e:	2306      	movs	r3, #6
 8002390:	e00c      	b.n	80023ac <HAL_GPIO_Init+0x244>
 8002392:	2307      	movs	r3, #7
 8002394:	e00a      	b.n	80023ac <HAL_GPIO_Init+0x244>
 8002396:	2305      	movs	r3, #5
 8002398:	e008      	b.n	80023ac <HAL_GPIO_Init+0x244>
 800239a:	2304      	movs	r3, #4
 800239c:	e006      	b.n	80023ac <HAL_GPIO_Init+0x244>
 800239e:	2303      	movs	r3, #3
 80023a0:	e004      	b.n	80023ac <HAL_GPIO_Init+0x244>
 80023a2:	2302      	movs	r3, #2
 80023a4:	e002      	b.n	80023ac <HAL_GPIO_Init+0x244>
 80023a6:	2301      	movs	r3, #1
 80023a8:	e000      	b.n	80023ac <HAL_GPIO_Init+0x244>
 80023aa:	2300      	movs	r3, #0
 80023ac:	697a      	ldr	r2, [r7, #20]
 80023ae:	f002 0203 	and.w	r2, r2, #3
 80023b2:	0092      	lsls	r2, r2, #2
 80023b4:	4093      	lsls	r3, r2
 80023b6:	693a      	ldr	r2, [r7, #16]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023bc:	4937      	ldr	r1, [pc, #220]	@ (800249c <HAL_GPIO_Init+0x334>)
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	089b      	lsrs	r3, r3, #2
 80023c2:	3302      	adds	r3, #2
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023ca:	4b3b      	ldr	r3, [pc, #236]	@ (80024b8 <HAL_GPIO_Init+0x350>)
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	43db      	mvns	r3, r3
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	4013      	ands	r3, r2
 80023d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d003      	beq.n	80023ee <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023ee:	4a32      	ldr	r2, [pc, #200]	@ (80024b8 <HAL_GPIO_Init+0x350>)
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023f4:	4b30      	ldr	r3, [pc, #192]	@ (80024b8 <HAL_GPIO_Init+0x350>)
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	43db      	mvns	r3, r3
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	4013      	ands	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d003      	beq.n	8002418 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	4313      	orrs	r3, r2
 8002416:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002418:	4a27      	ldr	r2, [pc, #156]	@ (80024b8 <HAL_GPIO_Init+0x350>)
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800241e:	4b26      	ldr	r3, [pc, #152]	@ (80024b8 <HAL_GPIO_Init+0x350>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	43db      	mvns	r3, r3
 8002428:	693a      	ldr	r2, [r7, #16]
 800242a:	4013      	ands	r3, r2
 800242c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d003      	beq.n	8002442 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	4313      	orrs	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002442:	4a1d      	ldr	r2, [pc, #116]	@ (80024b8 <HAL_GPIO_Init+0x350>)
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002448:	4b1b      	ldr	r3, [pc, #108]	@ (80024b8 <HAL_GPIO_Init+0x350>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	43db      	mvns	r3, r3
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	4013      	ands	r3, r2
 8002456:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d003      	beq.n	800246c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	4313      	orrs	r3, r2
 800246a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800246c:	4a12      	ldr	r2, [pc, #72]	@ (80024b8 <HAL_GPIO_Init+0x350>)
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	3301      	adds	r3, #1
 8002476:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	fa22 f303 	lsr.w	r3, r2, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	f47f ae78 	bne.w	8002178 <HAL_GPIO_Init+0x10>
  }
}
 8002488:	bf00      	nop
 800248a:	bf00      	nop
 800248c:	371c      	adds	r7, #28
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	40021000 	.word	0x40021000
 800249c:	40010000 	.word	0x40010000
 80024a0:	48000400 	.word	0x48000400
 80024a4:	48000800 	.word	0x48000800
 80024a8:	48000c00 	.word	0x48000c00
 80024ac:	48001000 	.word	0x48001000
 80024b0:	48001400 	.word	0x48001400
 80024b4:	48001800 	.word	0x48001800
 80024b8:	40010400 	.word	0x40010400

080024bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	460b      	mov	r3, r1
 80024c6:	807b      	strh	r3, [r7, #2]
 80024c8:	4613      	mov	r3, r2
 80024ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024cc:	787b      	ldrb	r3, [r7, #1]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d003      	beq.n	80024da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024d2:	887a      	ldrh	r2, [r7, #2]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024d8:	e002      	b.n	80024e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024da:	887a      	ldrh	r2, [r7, #2]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e08d      	b.n	800261a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d106      	bne.n	8002518 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f7fe fa62 	bl	80009dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2224      	movs	r2, #36	@ 0x24
 800251c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f022 0201 	bic.w	r2, r2, #1
 800252e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685a      	ldr	r2, [r3, #4]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800253c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	689a      	ldr	r2, [r3, #8]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800254c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	2b01      	cmp	r3, #1
 8002554:	d107      	bne.n	8002566 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	689a      	ldr	r2, [r3, #8]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002562:	609a      	str	r2, [r3, #8]
 8002564:	e006      	b.n	8002574 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	689a      	ldr	r2, [r3, #8]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002572:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	2b02      	cmp	r3, #2
 800257a:	d108      	bne.n	800258e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	685a      	ldr	r2, [r3, #4]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800258a:	605a      	str	r2, [r3, #4]
 800258c:	e007      	b.n	800259e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	685a      	ldr	r2, [r3, #4]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800259c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	687a      	ldr	r2, [r7, #4]
 80025a6:	6812      	ldr	r2, [r2, #0]
 80025a8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80025ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025b0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	68da      	ldr	r2, [r3, #12]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025c0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	691a      	ldr	r2, [r3, #16]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	699b      	ldr	r3, [r3, #24]
 80025d2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	430a      	orrs	r2, r1
 80025da:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	69d9      	ldr	r1, [r3, #28]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6a1a      	ldr	r2, [r3, #32]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	430a      	orrs	r2, r1
 80025ea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f042 0201 	orr.w	r2, r2, #1
 80025fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2220      	movs	r2, #32
 8002606:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
	...

08002624 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b088      	sub	sp, #32
 8002628:	af02      	add	r7, sp, #8
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	4608      	mov	r0, r1
 800262e:	4611      	mov	r1, r2
 8002630:	461a      	mov	r2, r3
 8002632:	4603      	mov	r3, r0
 8002634:	817b      	strh	r3, [r7, #10]
 8002636:	460b      	mov	r3, r1
 8002638:	813b      	strh	r3, [r7, #8]
 800263a:	4613      	mov	r3, r2
 800263c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002644:	b2db      	uxtb	r3, r3
 8002646:	2b20      	cmp	r3, #32
 8002648:	f040 80f9 	bne.w	800283e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800264c:	6a3b      	ldr	r3, [r7, #32]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d002      	beq.n	8002658 <HAL_I2C_Mem_Write+0x34>
 8002652:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002654:	2b00      	cmp	r3, #0
 8002656:	d105      	bne.n	8002664 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800265e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e0ed      	b.n	8002840 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800266a:	2b01      	cmp	r3, #1
 800266c:	d101      	bne.n	8002672 <HAL_I2C_Mem_Write+0x4e>
 800266e:	2302      	movs	r3, #2
 8002670:	e0e6      	b.n	8002840 <HAL_I2C_Mem_Write+0x21c>
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2201      	movs	r2, #1
 8002676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800267a:	f7ff f9bd 	bl	80019f8 <HAL_GetTick>
 800267e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	9300      	str	r3, [sp, #0]
 8002684:	2319      	movs	r3, #25
 8002686:	2201      	movs	r2, #1
 8002688:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f000 fac3 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e0d1      	b.n	8002840 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2221      	movs	r2, #33	@ 0x21
 80026a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2240      	movs	r2, #64	@ 0x40
 80026a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6a3a      	ldr	r2, [r7, #32]
 80026b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80026bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2200      	movs	r2, #0
 80026c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80026c4:	88f8      	ldrh	r0, [r7, #6]
 80026c6:	893a      	ldrh	r2, [r7, #8]
 80026c8:	8979      	ldrh	r1, [r7, #10]
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	9301      	str	r3, [sp, #4]
 80026ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	4603      	mov	r3, r0
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f000 f9d3 	bl	8002a80 <I2C_RequestMemoryWrite>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d005      	beq.n	80026ec <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e0a9      	b.n	8002840 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	2bff      	cmp	r3, #255	@ 0xff
 80026f4:	d90e      	bls.n	8002714 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	22ff      	movs	r2, #255	@ 0xff
 80026fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002700:	b2da      	uxtb	r2, r3
 8002702:	8979      	ldrh	r1, [r7, #10]
 8002704:	2300      	movs	r3, #0
 8002706:	9300      	str	r3, [sp, #0]
 8002708:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800270c:	68f8      	ldr	r0, [r7, #12]
 800270e:	f000 fc47 	bl	8002fa0 <I2C_TransferConfig>
 8002712:	e00f      	b.n	8002734 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002718:	b29a      	uxth	r2, r3
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002722:	b2da      	uxtb	r2, r3
 8002724:	8979      	ldrh	r1, [r7, #10]
 8002726:	2300      	movs	r3, #0
 8002728:	9300      	str	r3, [sp, #0]
 800272a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800272e:	68f8      	ldr	r0, [r7, #12]
 8002730:	f000 fc36 	bl	8002fa0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002734:	697a      	ldr	r2, [r7, #20]
 8002736:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002738:	68f8      	ldr	r0, [r7, #12]
 800273a:	f000 fac6 	bl	8002cca <I2C_WaitOnTXISFlagUntilTimeout>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e07b      	b.n	8002840 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800274c:	781a      	ldrb	r2, [r3, #0]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002758:	1c5a      	adds	r2, r3, #1
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002762:	b29b      	uxth	r3, r3
 8002764:	3b01      	subs	r3, #1
 8002766:	b29a      	uxth	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002770:	3b01      	subs	r3, #1
 8002772:	b29a      	uxth	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800277c:	b29b      	uxth	r3, r3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d034      	beq.n	80027ec <HAL_I2C_Mem_Write+0x1c8>
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002786:	2b00      	cmp	r3, #0
 8002788:	d130      	bne.n	80027ec <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002790:	2200      	movs	r2, #0
 8002792:	2180      	movs	r1, #128	@ 0x80
 8002794:	68f8      	ldr	r0, [r7, #12]
 8002796:	f000 fa3f 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e04d      	b.n	8002840 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	2bff      	cmp	r3, #255	@ 0xff
 80027ac:	d90e      	bls.n	80027cc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	22ff      	movs	r2, #255	@ 0xff
 80027b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027b8:	b2da      	uxtb	r2, r3
 80027ba:	8979      	ldrh	r1, [r7, #10]
 80027bc:	2300      	movs	r3, #0
 80027be:	9300      	str	r3, [sp, #0]
 80027c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027c4:	68f8      	ldr	r0, [r7, #12]
 80027c6:	f000 fbeb 	bl	8002fa0 <I2C_TransferConfig>
 80027ca:	e00f      	b.n	80027ec <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027da:	b2da      	uxtb	r2, r3
 80027dc:	8979      	ldrh	r1, [r7, #10]
 80027de:	2300      	movs	r3, #0
 80027e0:	9300      	str	r3, [sp, #0]
 80027e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 fbda 	bl	8002fa0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d19e      	bne.n	8002734 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027f6:	697a      	ldr	r2, [r7, #20]
 80027f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f000 faac 	bl	8002d58 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e01a      	b.n	8002840 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2220      	movs	r2, #32
 8002810:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	6859      	ldr	r1, [r3, #4]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	4b0a      	ldr	r3, [pc, #40]	@ (8002848 <HAL_I2C_Mem_Write+0x224>)
 800281e:	400b      	ands	r3, r1
 8002820:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2220      	movs	r2, #32
 8002826:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2200      	movs	r2, #0
 8002836:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800283a:	2300      	movs	r3, #0
 800283c:	e000      	b.n	8002840 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800283e:	2302      	movs	r3, #2
  }
}
 8002840:	4618      	mov	r0, r3
 8002842:	3718      	adds	r7, #24
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	fe00e800 	.word	0xfe00e800

0800284c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b088      	sub	sp, #32
 8002850:	af02      	add	r7, sp, #8
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	4608      	mov	r0, r1
 8002856:	4611      	mov	r1, r2
 8002858:	461a      	mov	r2, r3
 800285a:	4603      	mov	r3, r0
 800285c:	817b      	strh	r3, [r7, #10]
 800285e:	460b      	mov	r3, r1
 8002860:	813b      	strh	r3, [r7, #8]
 8002862:	4613      	mov	r3, r2
 8002864:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b20      	cmp	r3, #32
 8002870:	f040 80fd 	bne.w	8002a6e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002874:	6a3b      	ldr	r3, [r7, #32]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d002      	beq.n	8002880 <HAL_I2C_Mem_Read+0x34>
 800287a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800287c:	2b00      	cmp	r3, #0
 800287e:	d105      	bne.n	800288c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002886:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e0f1      	b.n	8002a70 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002892:	2b01      	cmp	r3, #1
 8002894:	d101      	bne.n	800289a <HAL_I2C_Mem_Read+0x4e>
 8002896:	2302      	movs	r3, #2
 8002898:	e0ea      	b.n	8002a70 <HAL_I2C_Mem_Read+0x224>
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2201      	movs	r2, #1
 800289e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028a2:	f7ff f8a9 	bl	80019f8 <HAL_GetTick>
 80028a6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	9300      	str	r3, [sp, #0]
 80028ac:	2319      	movs	r3, #25
 80028ae:	2201      	movs	r2, #1
 80028b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028b4:	68f8      	ldr	r0, [r7, #12]
 80028b6:	f000 f9af 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e0d5      	b.n	8002a70 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2222      	movs	r2, #34	@ 0x22
 80028c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2240      	movs	r2, #64	@ 0x40
 80028d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2200      	movs	r2, #0
 80028d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6a3a      	ldr	r2, [r7, #32]
 80028de:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80028e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2200      	movs	r2, #0
 80028ea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80028ec:	88f8      	ldrh	r0, [r7, #6]
 80028ee:	893a      	ldrh	r2, [r7, #8]
 80028f0:	8979      	ldrh	r1, [r7, #10]
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	9301      	str	r3, [sp, #4]
 80028f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	4603      	mov	r3, r0
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f000 f913 	bl	8002b28 <I2C_RequestMemoryRead>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d005      	beq.n	8002914 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e0ad      	b.n	8002a70 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002918:	b29b      	uxth	r3, r3
 800291a:	2bff      	cmp	r3, #255	@ 0xff
 800291c:	d90e      	bls.n	800293c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2201      	movs	r2, #1
 8002922:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002928:	b2da      	uxtb	r2, r3
 800292a:	8979      	ldrh	r1, [r7, #10]
 800292c:	4b52      	ldr	r3, [pc, #328]	@ (8002a78 <HAL_I2C_Mem_Read+0x22c>)
 800292e:	9300      	str	r3, [sp, #0]
 8002930:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002934:	68f8      	ldr	r0, [r7, #12]
 8002936:	f000 fb33 	bl	8002fa0 <I2C_TransferConfig>
 800293a:	e00f      	b.n	800295c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002940:	b29a      	uxth	r2, r3
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800294a:	b2da      	uxtb	r2, r3
 800294c:	8979      	ldrh	r1, [r7, #10]
 800294e:	4b4a      	ldr	r3, [pc, #296]	@ (8002a78 <HAL_I2C_Mem_Read+0x22c>)
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002956:	68f8      	ldr	r0, [r7, #12]
 8002958:	f000 fb22 	bl	8002fa0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	9300      	str	r3, [sp, #0]
 8002960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002962:	2200      	movs	r2, #0
 8002964:	2104      	movs	r1, #4
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f000 f956 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e07c      	b.n	8002a70 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002980:	b2d2      	uxtb	r2, r2
 8002982:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002988:	1c5a      	adds	r2, r3, #1
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002992:	3b01      	subs	r3, #1
 8002994:	b29a      	uxth	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800299e:	b29b      	uxth	r3, r3
 80029a0:	3b01      	subs	r3, #1
 80029a2:	b29a      	uxth	r2, r3
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d034      	beq.n	8002a1c <HAL_I2C_Mem_Read+0x1d0>
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d130      	bne.n	8002a1c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029c0:	2200      	movs	r2, #0
 80029c2:	2180      	movs	r1, #128	@ 0x80
 80029c4:	68f8      	ldr	r0, [r7, #12]
 80029c6:	f000 f927 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d001      	beq.n	80029d4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e04d      	b.n	8002a70 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029d8:	b29b      	uxth	r3, r3
 80029da:	2bff      	cmp	r3, #255	@ 0xff
 80029dc:	d90e      	bls.n	80029fc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2201      	movs	r2, #1
 80029e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029e8:	b2da      	uxtb	r2, r3
 80029ea:	8979      	ldrh	r1, [r7, #10]
 80029ec:	2300      	movs	r3, #0
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029f4:	68f8      	ldr	r0, [r7, #12]
 80029f6:	f000 fad3 	bl	8002fa0 <I2C_TransferConfig>
 80029fa:	e00f      	b.n	8002a1c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a0a:	b2da      	uxtb	r2, r3
 8002a0c:	8979      	ldrh	r1, [r7, #10]
 8002a0e:	2300      	movs	r3, #0
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	f000 fac2 	bl	8002fa0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d19a      	bne.n	800295c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a26:	697a      	ldr	r2, [r7, #20]
 8002a28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 f994 	bl	8002d58 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e01a      	b.n	8002a70 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2220      	movs	r2, #32
 8002a40:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	6859      	ldr	r1, [r3, #4]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002a7c <HAL_I2C_Mem_Read+0x230>)
 8002a4e:	400b      	ands	r3, r1
 8002a50:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2220      	movs	r2, #32
 8002a56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	e000      	b.n	8002a70 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002a6e:	2302      	movs	r3, #2
  }
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3718      	adds	r7, #24
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	80002400 	.word	0x80002400
 8002a7c:	fe00e800 	.word	0xfe00e800

08002a80 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af02      	add	r7, sp, #8
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	4608      	mov	r0, r1
 8002a8a:	4611      	mov	r1, r2
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	4603      	mov	r3, r0
 8002a90:	817b      	strh	r3, [r7, #10]
 8002a92:	460b      	mov	r3, r1
 8002a94:	813b      	strh	r3, [r7, #8]
 8002a96:	4613      	mov	r3, r2
 8002a98:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002a9a:	88fb      	ldrh	r3, [r7, #6]
 8002a9c:	b2da      	uxtb	r2, r3
 8002a9e:	8979      	ldrh	r1, [r7, #10]
 8002aa0:	4b20      	ldr	r3, [pc, #128]	@ (8002b24 <I2C_RequestMemoryWrite+0xa4>)
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f000 fa79 	bl	8002fa0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aae:	69fa      	ldr	r2, [r7, #28]
 8002ab0:	69b9      	ldr	r1, [r7, #24]
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	f000 f909 	bl	8002cca <I2C_WaitOnTXISFlagUntilTimeout>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d001      	beq.n	8002ac2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e02c      	b.n	8002b1c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ac2:	88fb      	ldrh	r3, [r7, #6]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d105      	bne.n	8002ad4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ac8:	893b      	ldrh	r3, [r7, #8]
 8002aca:	b2da      	uxtb	r2, r3
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ad2:	e015      	b.n	8002b00 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ad4:	893b      	ldrh	r3, [r7, #8]
 8002ad6:	0a1b      	lsrs	r3, r3, #8
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	b2da      	uxtb	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ae2:	69fa      	ldr	r2, [r7, #28]
 8002ae4:	69b9      	ldr	r1, [r7, #24]
 8002ae6:	68f8      	ldr	r0, [r7, #12]
 8002ae8:	f000 f8ef 	bl	8002cca <I2C_WaitOnTXISFlagUntilTimeout>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e012      	b.n	8002b1c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002af6:	893b      	ldrh	r3, [r7, #8]
 8002af8:	b2da      	uxtb	r2, r3
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	9300      	str	r3, [sp, #0]
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	2200      	movs	r2, #0
 8002b08:	2180      	movs	r1, #128	@ 0x80
 8002b0a:	68f8      	ldr	r0, [r7, #12]
 8002b0c:	f000 f884 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e000      	b.n	8002b1c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3710      	adds	r7, #16
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	80002000 	.word	0x80002000

08002b28 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af02      	add	r7, sp, #8
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	4608      	mov	r0, r1
 8002b32:	4611      	mov	r1, r2
 8002b34:	461a      	mov	r2, r3
 8002b36:	4603      	mov	r3, r0
 8002b38:	817b      	strh	r3, [r7, #10]
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	813b      	strh	r3, [r7, #8]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002b42:	88fb      	ldrh	r3, [r7, #6]
 8002b44:	b2da      	uxtb	r2, r3
 8002b46:	8979      	ldrh	r1, [r7, #10]
 8002b48:	4b20      	ldr	r3, [pc, #128]	@ (8002bcc <I2C_RequestMemoryRead+0xa4>)
 8002b4a:	9300      	str	r3, [sp, #0]
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	68f8      	ldr	r0, [r7, #12]
 8002b50:	f000 fa26 	bl	8002fa0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b54:	69fa      	ldr	r2, [r7, #28]
 8002b56:	69b9      	ldr	r1, [r7, #24]
 8002b58:	68f8      	ldr	r0, [r7, #12]
 8002b5a:	f000 f8b6 	bl	8002cca <I2C_WaitOnTXISFlagUntilTimeout>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d001      	beq.n	8002b68 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e02c      	b.n	8002bc2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b68:	88fb      	ldrh	r3, [r7, #6]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d105      	bne.n	8002b7a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b6e:	893b      	ldrh	r3, [r7, #8]
 8002b70:	b2da      	uxtb	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b78:	e015      	b.n	8002ba6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002b7a:	893b      	ldrh	r3, [r7, #8]
 8002b7c:	0a1b      	lsrs	r3, r3, #8
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	b2da      	uxtb	r2, r3
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b88:	69fa      	ldr	r2, [r7, #28]
 8002b8a:	69b9      	ldr	r1, [r7, #24]
 8002b8c:	68f8      	ldr	r0, [r7, #12]
 8002b8e:	f000 f89c 	bl	8002cca <I2C_WaitOnTXISFlagUntilTimeout>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d001      	beq.n	8002b9c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e012      	b.n	8002bc2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b9c:	893b      	ldrh	r3, [r7, #8]
 8002b9e:	b2da      	uxtb	r2, r3
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	9300      	str	r3, [sp, #0]
 8002baa:	69bb      	ldr	r3, [r7, #24]
 8002bac:	2200      	movs	r2, #0
 8002bae:	2140      	movs	r1, #64	@ 0x40
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f000 f831 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e000      	b.n	8002bc2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3710      	adds	r7, #16
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	80002000 	.word	0x80002000

08002bd0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	699b      	ldr	r3, [r3, #24]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d103      	bne.n	8002bee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2200      	movs	r2, #0
 8002bec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d007      	beq.n	8002c0c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	699a      	ldr	r2, [r3, #24]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f042 0201 	orr.w	r2, r2, #1
 8002c0a:	619a      	str	r2, [r3, #24]
  }
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr

08002c18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	603b      	str	r3, [r7, #0]
 8002c24:	4613      	mov	r3, r2
 8002c26:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c28:	e03b      	b.n	8002ca2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c2a:	69ba      	ldr	r2, [r7, #24]
 8002c2c:	6839      	ldr	r1, [r7, #0]
 8002c2e:	68f8      	ldr	r0, [r7, #12]
 8002c30:	f000 f8d6 	bl	8002de0 <I2C_IsErrorOccurred>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e041      	b.n	8002cc2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c44:	d02d      	beq.n	8002ca2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c46:	f7fe fed7 	bl	80019f8 <HAL_GetTick>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	683a      	ldr	r2, [r7, #0]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d302      	bcc.n	8002c5c <I2C_WaitOnFlagUntilTimeout+0x44>
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d122      	bne.n	8002ca2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	699a      	ldr	r2, [r3, #24]
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	4013      	ands	r3, r2
 8002c66:	68ba      	ldr	r2, [r7, #8]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	bf0c      	ite	eq
 8002c6c:	2301      	moveq	r3, #1
 8002c6e:	2300      	movne	r3, #0
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	461a      	mov	r2, r3
 8002c74:	79fb      	ldrb	r3, [r7, #7]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d113      	bne.n	8002ca2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c7e:	f043 0220 	orr.w	r2, r3, #32
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2220      	movs	r2, #32
 8002c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e00f      	b.n	8002cc2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	699a      	ldr	r2, [r3, #24]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	4013      	ands	r3, r2
 8002cac:	68ba      	ldr	r2, [r7, #8]
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	bf0c      	ite	eq
 8002cb2:	2301      	moveq	r3, #1
 8002cb4:	2300      	movne	r3, #0
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	461a      	mov	r2, r3
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d0b4      	beq.n	8002c2a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b084      	sub	sp, #16
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	60f8      	str	r0, [r7, #12]
 8002cd2:	60b9      	str	r1, [r7, #8]
 8002cd4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002cd6:	e033      	b.n	8002d40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	68b9      	ldr	r1, [r7, #8]
 8002cdc:	68f8      	ldr	r0, [r7, #12]
 8002cde:	f000 f87f 	bl	8002de0 <I2C_IsErrorOccurred>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e031      	b.n	8002d50 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002cf2:	d025      	beq.n	8002d40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cf4:	f7fe fe80 	bl	80019f8 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	68ba      	ldr	r2, [r7, #8]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d302      	bcc.n	8002d0a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d11a      	bne.n	8002d40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	f003 0302 	and.w	r3, r3, #2
 8002d14:	2b02      	cmp	r3, #2
 8002d16:	d013      	beq.n	8002d40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d1c:	f043 0220 	orr.w	r2, r3, #32
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2220      	movs	r2, #32
 8002d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e007      	b.n	8002d50 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	699b      	ldr	r3, [r3, #24]
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d1c4      	bne.n	8002cd8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3710      	adds	r7, #16
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d64:	e02f      	b.n	8002dc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	68b9      	ldr	r1, [r7, #8]
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f000 f838 	bl	8002de0 <I2C_IsErrorOccurred>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e02d      	b.n	8002dd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d7a:	f7fe fe3d 	bl	80019f8 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	68ba      	ldr	r2, [r7, #8]
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d302      	bcc.n	8002d90 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d11a      	bne.n	8002dc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	f003 0320 	and.w	r3, r3, #32
 8002d9a:	2b20      	cmp	r3, #32
 8002d9c:	d013      	beq.n	8002dc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da2:	f043 0220 	orr.w	r2, r3, #32
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2220      	movs	r2, #32
 8002dae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e007      	b.n	8002dd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	f003 0320 	and.w	r3, r3, #32
 8002dd0:	2b20      	cmp	r3, #32
 8002dd2:	d1c8      	bne.n	8002d66 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002dd4:	2300      	movs	r3, #0
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
	...

08002de0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b08a      	sub	sp, #40	@ 0x28
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dec:	2300      	movs	r3, #0
 8002dee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	f003 0310 	and.w	r3, r3, #16
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d068      	beq.n	8002ede <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2210      	movs	r2, #16
 8002e12:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e14:	e049      	b.n	8002eaa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e1c:	d045      	beq.n	8002eaa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e1e:	f7fe fdeb 	bl	80019f8 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	68ba      	ldr	r2, [r7, #8]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d302      	bcc.n	8002e34 <I2C_IsErrorOccurred+0x54>
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d13a      	bne.n	8002eaa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e3e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002e46:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e56:	d121      	bne.n	8002e9c <I2C_IsErrorOccurred+0xbc>
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e5e:	d01d      	beq.n	8002e9c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002e60:	7cfb      	ldrb	r3, [r7, #19]
 8002e62:	2b20      	cmp	r3, #32
 8002e64:	d01a      	beq.n	8002e9c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	685a      	ldr	r2, [r3, #4]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e74:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002e76:	f7fe fdbf 	bl	80019f8 <HAL_GetTick>
 8002e7a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e7c:	e00e      	b.n	8002e9c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002e7e:	f7fe fdbb 	bl	80019f8 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b19      	cmp	r3, #25
 8002e8a:	d907      	bls.n	8002e9c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002e8c:	6a3b      	ldr	r3, [r7, #32]
 8002e8e:	f043 0320 	orr.w	r3, r3, #32
 8002e92:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002e9a:	e006      	b.n	8002eaa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	699b      	ldr	r3, [r3, #24]
 8002ea2:	f003 0320 	and.w	r3, r3, #32
 8002ea6:	2b20      	cmp	r3, #32
 8002ea8:	d1e9      	bne.n	8002e7e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	699b      	ldr	r3, [r3, #24]
 8002eb0:	f003 0320 	and.w	r3, r3, #32
 8002eb4:	2b20      	cmp	r3, #32
 8002eb6:	d003      	beq.n	8002ec0 <I2C_IsErrorOccurred+0xe0>
 8002eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d0aa      	beq.n	8002e16 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002ec0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d103      	bne.n	8002ed0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2220      	movs	r2, #32
 8002ece:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002ed0:	6a3b      	ldr	r3, [r7, #32]
 8002ed2:	f043 0304 	orr.w	r3, r3, #4
 8002ed6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d00b      	beq.n	8002f08 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002ef0:	6a3b      	ldr	r3, [r7, #32]
 8002ef2:	f043 0301 	orr.w	r3, r3, #1
 8002ef6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f00:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00b      	beq.n	8002f2a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002f12:	6a3b      	ldr	r3, [r7, #32]
 8002f14:	f043 0308 	orr.w	r3, r3, #8
 8002f18:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f22:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00b      	beq.n	8002f4c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002f34:	6a3b      	ldr	r3, [r7, #32]
 8002f36:	f043 0302 	orr.w	r3, r3, #2
 8002f3a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002f4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d01c      	beq.n	8002f8e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002f54:	68f8      	ldr	r0, [r7, #12]
 8002f56:	f7ff fe3b 	bl	8002bd0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	6859      	ldr	r1, [r3, #4]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	4b0d      	ldr	r3, [pc, #52]	@ (8002f9c <I2C_IsErrorOccurred+0x1bc>)
 8002f66:	400b      	ands	r3, r1
 8002f68:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f6e:	6a3b      	ldr	r3, [r7, #32]
 8002f70:	431a      	orrs	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002f8e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3728      	adds	r7, #40	@ 0x28
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	fe00e800 	.word	0xfe00e800

08002fa0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b087      	sub	sp, #28
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	607b      	str	r3, [r7, #4]
 8002faa:	460b      	mov	r3, r1
 8002fac:	817b      	strh	r3, [r7, #10]
 8002fae:	4613      	mov	r3, r2
 8002fb0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fb2:	897b      	ldrh	r3, [r7, #10]
 8002fb4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002fb8:	7a7b      	ldrb	r3, [r7, #9]
 8002fba:	041b      	lsls	r3, r3, #16
 8002fbc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fc0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fc6:	6a3b      	ldr	r3, [r7, #32]
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002fce:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	6a3b      	ldr	r3, [r7, #32]
 8002fd8:	0d5b      	lsrs	r3, r3, #21
 8002fda:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002fde:	4b08      	ldr	r3, [pc, #32]	@ (8003000 <I2C_TransferConfig+0x60>)
 8002fe0:	430b      	orrs	r3, r1
 8002fe2:	43db      	mvns	r3, r3
 8002fe4:	ea02 0103 	and.w	r1, r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	697a      	ldr	r2, [r7, #20]
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002ff2:	bf00      	nop
 8002ff4:	371c      	adds	r7, #28
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr
 8002ffe:	bf00      	nop
 8003000:	03ff63ff 	.word	0x03ff63ff

08003004 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b20      	cmp	r3, #32
 8003018:	d138      	bne.n	800308c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003020:	2b01      	cmp	r3, #1
 8003022:	d101      	bne.n	8003028 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003024:	2302      	movs	r3, #2
 8003026:	e032      	b.n	800308e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2224      	movs	r2, #36	@ 0x24
 8003034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 0201 	bic.w	r2, r2, #1
 8003046:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003056:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	6819      	ldr	r1, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	683a      	ldr	r2, [r7, #0]
 8003064:	430a      	orrs	r2, r1
 8003066:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f042 0201 	orr.w	r2, r2, #1
 8003076:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2220      	movs	r2, #32
 800307c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003088:	2300      	movs	r3, #0
 800308a:	e000      	b.n	800308e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800308c:	2302      	movs	r3, #2
  }
}
 800308e:	4618      	mov	r0, r3
 8003090:	370c      	adds	r7, #12
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr

0800309a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800309a:	b480      	push	{r7}
 800309c:	b085      	sub	sp, #20
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
 80030a2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	2b20      	cmp	r3, #32
 80030ae:	d139      	bne.n	8003124 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d101      	bne.n	80030be <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80030ba:	2302      	movs	r3, #2
 80030bc:	e033      	b.n	8003126 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2224      	movs	r2, #36	@ 0x24
 80030ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 0201 	bic.w	r2, r2, #1
 80030dc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80030ec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	021b      	lsls	r3, r3, #8
 80030f2:	68fa      	ldr	r2, [r7, #12]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68fa      	ldr	r2, [r7, #12]
 80030fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f042 0201 	orr.w	r2, r2, #1
 800310e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2220      	movs	r2, #32
 8003114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003120:	2300      	movs	r3, #0
 8003122:	e000      	b.n	8003126 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003124:	2302      	movs	r3, #2
  }
}
 8003126:	4618      	mov	r0, r3
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
	...

08003134 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003138:	4b04      	ldr	r3, [pc, #16]	@ (800314c <HAL_PWREx_GetVoltageRange+0x18>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003140:	4618      	mov	r0, r3
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	40007000 	.word	0x40007000

08003150 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003150:	b480      	push	{r7}
 8003152:	b085      	sub	sp, #20
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800315e:	d130      	bne.n	80031c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003160:	4b23      	ldr	r3, [pc, #140]	@ (80031f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003168:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800316c:	d038      	beq.n	80031e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800316e:	4b20      	ldr	r3, [pc, #128]	@ (80031f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003176:	4a1e      	ldr	r2, [pc, #120]	@ (80031f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003178:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800317c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800317e:	4b1d      	ldr	r3, [pc, #116]	@ (80031f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2232      	movs	r2, #50	@ 0x32
 8003184:	fb02 f303 	mul.w	r3, r2, r3
 8003188:	4a1b      	ldr	r2, [pc, #108]	@ (80031f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800318a:	fba2 2303 	umull	r2, r3, r2, r3
 800318e:	0c9b      	lsrs	r3, r3, #18
 8003190:	3301      	adds	r3, #1
 8003192:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003194:	e002      	b.n	800319c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	3b01      	subs	r3, #1
 800319a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800319c:	4b14      	ldr	r3, [pc, #80]	@ (80031f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800319e:	695b      	ldr	r3, [r3, #20]
 80031a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031a8:	d102      	bne.n	80031b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d1f2      	bne.n	8003196 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031b0:	4b0f      	ldr	r3, [pc, #60]	@ (80031f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031b2:	695b      	ldr	r3, [r3, #20]
 80031b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031bc:	d110      	bne.n	80031e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	e00f      	b.n	80031e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80031c2:	4b0b      	ldr	r3, [pc, #44]	@ (80031f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ce:	d007      	beq.n	80031e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80031d0:	4b07      	ldr	r3, [pc, #28]	@ (80031f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031d8:	4a05      	ldr	r2, [pc, #20]	@ (80031f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3714      	adds	r7, #20
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	40007000 	.word	0x40007000
 80031f4:	20000014 	.word	0x20000014
 80031f8:	431bde83 	.word	0x431bde83

080031fc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b088      	sub	sp, #32
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e3ca      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800320e:	4b97      	ldr	r3, [pc, #604]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f003 030c 	and.w	r3, r3, #12
 8003216:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003218:	4b94      	ldr	r3, [pc, #592]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	f003 0303 	and.w	r3, r3, #3
 8003220:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0310 	and.w	r3, r3, #16
 800322a:	2b00      	cmp	r3, #0
 800322c:	f000 80e4 	beq.w	80033f8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d007      	beq.n	8003246 <HAL_RCC_OscConfig+0x4a>
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	2b0c      	cmp	r3, #12
 800323a:	f040 808b 	bne.w	8003354 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	2b01      	cmp	r3, #1
 8003242:	f040 8087 	bne.w	8003354 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003246:	4b89      	ldr	r3, [pc, #548]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0302 	and.w	r3, r3, #2
 800324e:	2b00      	cmp	r3, #0
 8003250:	d005      	beq.n	800325e <HAL_RCC_OscConfig+0x62>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e3a2      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a1a      	ldr	r2, [r3, #32]
 8003262:	4b82      	ldr	r3, [pc, #520]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0308 	and.w	r3, r3, #8
 800326a:	2b00      	cmp	r3, #0
 800326c:	d004      	beq.n	8003278 <HAL_RCC_OscConfig+0x7c>
 800326e:	4b7f      	ldr	r3, [pc, #508]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003276:	e005      	b.n	8003284 <HAL_RCC_OscConfig+0x88>
 8003278:	4b7c      	ldr	r3, [pc, #496]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 800327a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800327e:	091b      	lsrs	r3, r3, #4
 8003280:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003284:	4293      	cmp	r3, r2
 8003286:	d223      	bcs.n	80032d0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6a1b      	ldr	r3, [r3, #32]
 800328c:	4618      	mov	r0, r3
 800328e:	f000 fd55 	bl	8003d3c <RCC_SetFlashLatencyFromMSIRange>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e383      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800329c:	4b73      	ldr	r3, [pc, #460]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a72      	ldr	r2, [pc, #456]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80032a2:	f043 0308 	orr.w	r3, r3, #8
 80032a6:	6013      	str	r3, [r2, #0]
 80032a8:	4b70      	ldr	r3, [pc, #448]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6a1b      	ldr	r3, [r3, #32]
 80032b4:	496d      	ldr	r1, [pc, #436]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80032b6:	4313      	orrs	r3, r2
 80032b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032ba:	4b6c      	ldr	r3, [pc, #432]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	69db      	ldr	r3, [r3, #28]
 80032c6:	021b      	lsls	r3, r3, #8
 80032c8:	4968      	ldr	r1, [pc, #416]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	604b      	str	r3, [r1, #4]
 80032ce:	e025      	b.n	800331c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032d0:	4b66      	ldr	r3, [pc, #408]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a65      	ldr	r2, [pc, #404]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80032d6:	f043 0308 	orr.w	r3, r3, #8
 80032da:	6013      	str	r3, [r2, #0]
 80032dc:	4b63      	ldr	r3, [pc, #396]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6a1b      	ldr	r3, [r3, #32]
 80032e8:	4960      	ldr	r1, [pc, #384]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032ee:	4b5f      	ldr	r3, [pc, #380]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	69db      	ldr	r3, [r3, #28]
 80032fa:	021b      	lsls	r3, r3, #8
 80032fc:	495b      	ldr	r1, [pc, #364]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d109      	bne.n	800331c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a1b      	ldr	r3, [r3, #32]
 800330c:	4618      	mov	r0, r3
 800330e:	f000 fd15 	bl	8003d3c <RCC_SetFlashLatencyFromMSIRange>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e343      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800331c:	f000 fc4a 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8003320:	4602      	mov	r2, r0
 8003322:	4b52      	ldr	r3, [pc, #328]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	091b      	lsrs	r3, r3, #4
 8003328:	f003 030f 	and.w	r3, r3, #15
 800332c:	4950      	ldr	r1, [pc, #320]	@ (8003470 <HAL_RCC_OscConfig+0x274>)
 800332e:	5ccb      	ldrb	r3, [r1, r3]
 8003330:	f003 031f 	and.w	r3, r3, #31
 8003334:	fa22 f303 	lsr.w	r3, r2, r3
 8003338:	4a4e      	ldr	r2, [pc, #312]	@ (8003474 <HAL_RCC_OscConfig+0x278>)
 800333a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800333c:	4b4e      	ldr	r3, [pc, #312]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4618      	mov	r0, r3
 8003342:	f7fe fb09 	bl	8001958 <HAL_InitTick>
 8003346:	4603      	mov	r3, r0
 8003348:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800334a:	7bfb      	ldrb	r3, [r7, #15]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d052      	beq.n	80033f6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003350:	7bfb      	ldrb	r3, [r7, #15]
 8003352:	e327      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	699b      	ldr	r3, [r3, #24]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d032      	beq.n	80033c2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800335c:	4b43      	ldr	r3, [pc, #268]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a42      	ldr	r2, [pc, #264]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 8003362:	f043 0301 	orr.w	r3, r3, #1
 8003366:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003368:	f7fe fb46 	bl	80019f8 <HAL_GetTick>
 800336c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800336e:	e008      	b.n	8003382 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003370:	f7fe fb42 	bl	80019f8 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e310      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003382:	4b3a      	ldr	r3, [pc, #232]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0302 	and.w	r3, r3, #2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d0f0      	beq.n	8003370 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800338e:	4b37      	ldr	r3, [pc, #220]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a36      	ldr	r2, [pc, #216]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 8003394:	f043 0308 	orr.w	r3, r3, #8
 8003398:	6013      	str	r3, [r2, #0]
 800339a:	4b34      	ldr	r3, [pc, #208]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6a1b      	ldr	r3, [r3, #32]
 80033a6:	4931      	ldr	r1, [pc, #196]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033ac:	4b2f      	ldr	r3, [pc, #188]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	69db      	ldr	r3, [r3, #28]
 80033b8:	021b      	lsls	r3, r3, #8
 80033ba:	492c      	ldr	r1, [pc, #176]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	604b      	str	r3, [r1, #4]
 80033c0:	e01a      	b.n	80033f8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80033c2:	4b2a      	ldr	r3, [pc, #168]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a29      	ldr	r2, [pc, #164]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80033c8:	f023 0301 	bic.w	r3, r3, #1
 80033cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033ce:	f7fe fb13 	bl	80019f8 <HAL_GetTick>
 80033d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80033d4:	e008      	b.n	80033e8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033d6:	f7fe fb0f 	bl	80019f8 <HAL_GetTick>
 80033da:	4602      	mov	r2, r0
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d901      	bls.n	80033e8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e2dd      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80033e8:	4b20      	ldr	r3, [pc, #128]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0302 	and.w	r3, r3, #2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d1f0      	bne.n	80033d6 <HAL_RCC_OscConfig+0x1da>
 80033f4:	e000      	b.n	80033f8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80033f6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 0301 	and.w	r3, r3, #1
 8003400:	2b00      	cmp	r3, #0
 8003402:	d074      	beq.n	80034ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	2b08      	cmp	r3, #8
 8003408:	d005      	beq.n	8003416 <HAL_RCC_OscConfig+0x21a>
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	2b0c      	cmp	r3, #12
 800340e:	d10e      	bne.n	800342e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	2b03      	cmp	r3, #3
 8003414:	d10b      	bne.n	800342e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003416:	4b15      	ldr	r3, [pc, #84]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d064      	beq.n	80034ec <HAL_RCC_OscConfig+0x2f0>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d160      	bne.n	80034ec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e2ba      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003436:	d106      	bne.n	8003446 <HAL_RCC_OscConfig+0x24a>
 8003438:	4b0c      	ldr	r3, [pc, #48]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a0b      	ldr	r2, [pc, #44]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 800343e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003442:	6013      	str	r3, [r2, #0]
 8003444:	e026      	b.n	8003494 <HAL_RCC_OscConfig+0x298>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800344e:	d115      	bne.n	800347c <HAL_RCC_OscConfig+0x280>
 8003450:	4b06      	ldr	r3, [pc, #24]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a05      	ldr	r2, [pc, #20]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 8003456:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800345a:	6013      	str	r3, [r2, #0]
 800345c:	4b03      	ldr	r3, [pc, #12]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a02      	ldr	r2, [pc, #8]	@ (800346c <HAL_RCC_OscConfig+0x270>)
 8003462:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003466:	6013      	str	r3, [r2, #0]
 8003468:	e014      	b.n	8003494 <HAL_RCC_OscConfig+0x298>
 800346a:	bf00      	nop
 800346c:	40021000 	.word	0x40021000
 8003470:	0800b4fc 	.word	0x0800b4fc
 8003474:	20000014 	.word	0x20000014
 8003478:	20000018 	.word	0x20000018
 800347c:	4ba0      	ldr	r3, [pc, #640]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a9f      	ldr	r2, [pc, #636]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 8003482:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003486:	6013      	str	r3, [r2, #0]
 8003488:	4b9d      	ldr	r3, [pc, #628]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a9c      	ldr	r2, [pc, #624]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 800348e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003492:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d013      	beq.n	80034c4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800349c:	f7fe faac 	bl	80019f8 <HAL_GetTick>
 80034a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034a2:	e008      	b.n	80034b6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034a4:	f7fe faa8 	bl	80019f8 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b64      	cmp	r3, #100	@ 0x64
 80034b0:	d901      	bls.n	80034b6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e276      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034b6:	4b92      	ldr	r3, [pc, #584]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d0f0      	beq.n	80034a4 <HAL_RCC_OscConfig+0x2a8>
 80034c2:	e014      	b.n	80034ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c4:	f7fe fa98 	bl	80019f8 <HAL_GetTick>
 80034c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034ca:	e008      	b.n	80034de <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034cc:	f7fe fa94 	bl	80019f8 <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b64      	cmp	r3, #100	@ 0x64
 80034d8:	d901      	bls.n	80034de <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e262      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034de:	4b88      	ldr	r3, [pc, #544]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1f0      	bne.n	80034cc <HAL_RCC_OscConfig+0x2d0>
 80034ea:	e000      	b.n	80034ee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0302 	and.w	r3, r3, #2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d060      	beq.n	80035bc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	2b04      	cmp	r3, #4
 80034fe:	d005      	beq.n	800350c <HAL_RCC_OscConfig+0x310>
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	2b0c      	cmp	r3, #12
 8003504:	d119      	bne.n	800353a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	2b02      	cmp	r3, #2
 800350a:	d116      	bne.n	800353a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800350c:	4b7c      	ldr	r3, [pc, #496]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003514:	2b00      	cmp	r3, #0
 8003516:	d005      	beq.n	8003524 <HAL_RCC_OscConfig+0x328>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d101      	bne.n	8003524 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e23f      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003524:	4b76      	ldr	r3, [pc, #472]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	691b      	ldr	r3, [r3, #16]
 8003530:	061b      	lsls	r3, r3, #24
 8003532:	4973      	ldr	r1, [pc, #460]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 8003534:	4313      	orrs	r3, r2
 8003536:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003538:	e040      	b.n	80035bc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d023      	beq.n	800358a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003542:	4b6f      	ldr	r3, [pc, #444]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a6e      	ldr	r2, [pc, #440]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 8003548:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800354c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354e:	f7fe fa53 	bl	80019f8 <HAL_GetTick>
 8003552:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003554:	e008      	b.n	8003568 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003556:	f7fe fa4f 	bl	80019f8 <HAL_GetTick>
 800355a:	4602      	mov	r2, r0
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	2b02      	cmp	r3, #2
 8003562:	d901      	bls.n	8003568 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003564:	2303      	movs	r3, #3
 8003566:	e21d      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003568:	4b65      	ldr	r3, [pc, #404]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003570:	2b00      	cmp	r3, #0
 8003572:	d0f0      	beq.n	8003556 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003574:	4b62      	ldr	r3, [pc, #392]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	691b      	ldr	r3, [r3, #16]
 8003580:	061b      	lsls	r3, r3, #24
 8003582:	495f      	ldr	r1, [pc, #380]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 8003584:	4313      	orrs	r3, r2
 8003586:	604b      	str	r3, [r1, #4]
 8003588:	e018      	b.n	80035bc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800358a:	4b5d      	ldr	r3, [pc, #372]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a5c      	ldr	r2, [pc, #368]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 8003590:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003594:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003596:	f7fe fa2f 	bl	80019f8 <HAL_GetTick>
 800359a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800359c:	e008      	b.n	80035b0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800359e:	f7fe fa2b 	bl	80019f8 <HAL_GetTick>
 80035a2:	4602      	mov	r2, r0
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d901      	bls.n	80035b0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e1f9      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035b0:	4b53      	ldr	r3, [pc, #332]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d1f0      	bne.n	800359e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0308 	and.w	r3, r3, #8
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d03c      	beq.n	8003642 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d01c      	beq.n	800360a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035d0:	4b4b      	ldr	r3, [pc, #300]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 80035d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035d6:	4a4a      	ldr	r2, [pc, #296]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 80035d8:	f043 0301 	orr.w	r3, r3, #1
 80035dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e0:	f7fe fa0a 	bl	80019f8 <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035e8:	f7fe fa06 	bl	80019f8 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e1d4      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035fa:	4b41      	ldr	r3, [pc, #260]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 80035fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003600:	f003 0302 	and.w	r3, r3, #2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d0ef      	beq.n	80035e8 <HAL_RCC_OscConfig+0x3ec>
 8003608:	e01b      	b.n	8003642 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800360a:	4b3d      	ldr	r3, [pc, #244]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 800360c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003610:	4a3b      	ldr	r2, [pc, #236]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 8003612:	f023 0301 	bic.w	r3, r3, #1
 8003616:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800361a:	f7fe f9ed 	bl	80019f8 <HAL_GetTick>
 800361e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003620:	e008      	b.n	8003634 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003622:	f7fe f9e9 	bl	80019f8 <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b02      	cmp	r3, #2
 800362e:	d901      	bls.n	8003634 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e1b7      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003634:	4b32      	ldr	r3, [pc, #200]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 8003636:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	2b00      	cmp	r3, #0
 8003640:	d1ef      	bne.n	8003622 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	2b00      	cmp	r3, #0
 800364c:	f000 80a6 	beq.w	800379c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003650:	2300      	movs	r3, #0
 8003652:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003654:	4b2a      	ldr	r3, [pc, #168]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 8003656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003658:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d10d      	bne.n	800367c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003660:	4b27      	ldr	r3, [pc, #156]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 8003662:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003664:	4a26      	ldr	r2, [pc, #152]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 8003666:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800366a:	6593      	str	r3, [r2, #88]	@ 0x58
 800366c:	4b24      	ldr	r3, [pc, #144]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 800366e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003670:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003674:	60bb      	str	r3, [r7, #8]
 8003676:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003678:	2301      	movs	r3, #1
 800367a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800367c:	4b21      	ldr	r3, [pc, #132]	@ (8003704 <HAL_RCC_OscConfig+0x508>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003684:	2b00      	cmp	r3, #0
 8003686:	d118      	bne.n	80036ba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003688:	4b1e      	ldr	r3, [pc, #120]	@ (8003704 <HAL_RCC_OscConfig+0x508>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a1d      	ldr	r2, [pc, #116]	@ (8003704 <HAL_RCC_OscConfig+0x508>)
 800368e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003692:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003694:	f7fe f9b0 	bl	80019f8 <HAL_GetTick>
 8003698:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800369a:	e008      	b.n	80036ae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800369c:	f7fe f9ac 	bl	80019f8 <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e17a      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036ae:	4b15      	ldr	r3, [pc, #84]	@ (8003704 <HAL_RCC_OscConfig+0x508>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d0f0      	beq.n	800369c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d108      	bne.n	80036d4 <HAL_RCC_OscConfig+0x4d8>
 80036c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 80036c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 80036ca:	f043 0301 	orr.w	r3, r3, #1
 80036ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036d2:	e029      	b.n	8003728 <HAL_RCC_OscConfig+0x52c>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	2b05      	cmp	r3, #5
 80036da:	d115      	bne.n	8003708 <HAL_RCC_OscConfig+0x50c>
 80036dc:	4b08      	ldr	r3, [pc, #32]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 80036de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036e2:	4a07      	ldr	r2, [pc, #28]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 80036e4:	f043 0304 	orr.w	r3, r3, #4
 80036e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036ec:	4b04      	ldr	r3, [pc, #16]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 80036ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036f2:	4a03      	ldr	r2, [pc, #12]	@ (8003700 <HAL_RCC_OscConfig+0x504>)
 80036f4:	f043 0301 	orr.w	r3, r3, #1
 80036f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036fc:	e014      	b.n	8003728 <HAL_RCC_OscConfig+0x52c>
 80036fe:	bf00      	nop
 8003700:	40021000 	.word	0x40021000
 8003704:	40007000 	.word	0x40007000
 8003708:	4b9c      	ldr	r3, [pc, #624]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 800370a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800370e:	4a9b      	ldr	r2, [pc, #620]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 8003710:	f023 0301 	bic.w	r3, r3, #1
 8003714:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003718:	4b98      	ldr	r3, [pc, #608]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 800371a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800371e:	4a97      	ldr	r2, [pc, #604]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 8003720:	f023 0304 	bic.w	r3, r3, #4
 8003724:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d016      	beq.n	800375e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003730:	f7fe f962 	bl	80019f8 <HAL_GetTick>
 8003734:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003736:	e00a      	b.n	800374e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003738:	f7fe f95e 	bl	80019f8 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003746:	4293      	cmp	r3, r2
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e12a      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800374e:	4b8b      	ldr	r3, [pc, #556]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 8003750:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003754:	f003 0302 	and.w	r3, r3, #2
 8003758:	2b00      	cmp	r3, #0
 800375a:	d0ed      	beq.n	8003738 <HAL_RCC_OscConfig+0x53c>
 800375c:	e015      	b.n	800378a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800375e:	f7fe f94b 	bl	80019f8 <HAL_GetTick>
 8003762:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003764:	e00a      	b.n	800377c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003766:	f7fe f947 	bl	80019f8 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003774:	4293      	cmp	r3, r2
 8003776:	d901      	bls.n	800377c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e113      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800377c:	4b7f      	ldr	r3, [pc, #508]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 800377e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d1ed      	bne.n	8003766 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800378a:	7ffb      	ldrb	r3, [r7, #31]
 800378c:	2b01      	cmp	r3, #1
 800378e:	d105      	bne.n	800379c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003790:	4b7a      	ldr	r3, [pc, #488]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 8003792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003794:	4a79      	ldr	r2, [pc, #484]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 8003796:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800379a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	f000 80fe 	beq.w	80039a2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	f040 80d0 	bne.w	8003950 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80037b0:	4b72      	ldr	r3, [pc, #456]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	f003 0203 	and.w	r2, r3, #3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d130      	bne.n	8003826 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ce:	3b01      	subs	r3, #1
 80037d0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d127      	bne.n	8003826 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037e0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d11f      	bne.n	8003826 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80037f0:	2a07      	cmp	r2, #7
 80037f2:	bf14      	ite	ne
 80037f4:	2201      	movne	r2, #1
 80037f6:	2200      	moveq	r2, #0
 80037f8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d113      	bne.n	8003826 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003808:	085b      	lsrs	r3, r3, #1
 800380a:	3b01      	subs	r3, #1
 800380c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800380e:	429a      	cmp	r2, r3
 8003810:	d109      	bne.n	8003826 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381c:	085b      	lsrs	r3, r3, #1
 800381e:	3b01      	subs	r3, #1
 8003820:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003822:	429a      	cmp	r2, r3
 8003824:	d06e      	beq.n	8003904 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	2b0c      	cmp	r3, #12
 800382a:	d069      	beq.n	8003900 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800382c:	4b53      	ldr	r3, [pc, #332]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d105      	bne.n	8003844 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003838:	4b50      	ldr	r3, [pc, #320]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d001      	beq.n	8003848 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e0ad      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003848:	4b4c      	ldr	r3, [pc, #304]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a4b      	ldr	r2, [pc, #300]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 800384e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003852:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003854:	f7fe f8d0 	bl	80019f8 <HAL_GetTick>
 8003858:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800385a:	e008      	b.n	800386e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800385c:	f7fe f8cc 	bl	80019f8 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b02      	cmp	r3, #2
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e09a      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800386e:	4b43      	ldr	r3, [pc, #268]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1f0      	bne.n	800385c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800387a:	4b40      	ldr	r3, [pc, #256]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 800387c:	68da      	ldr	r2, [r3, #12]
 800387e:	4b40      	ldr	r3, [pc, #256]	@ (8003980 <HAL_RCC_OscConfig+0x784>)
 8003880:	4013      	ands	r3, r2
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800388a:	3a01      	subs	r2, #1
 800388c:	0112      	lsls	r2, r2, #4
 800388e:	4311      	orrs	r1, r2
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003894:	0212      	lsls	r2, r2, #8
 8003896:	4311      	orrs	r1, r2
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800389c:	0852      	lsrs	r2, r2, #1
 800389e:	3a01      	subs	r2, #1
 80038a0:	0552      	lsls	r2, r2, #21
 80038a2:	4311      	orrs	r1, r2
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80038a8:	0852      	lsrs	r2, r2, #1
 80038aa:	3a01      	subs	r2, #1
 80038ac:	0652      	lsls	r2, r2, #25
 80038ae:	4311      	orrs	r1, r2
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80038b4:	0912      	lsrs	r2, r2, #4
 80038b6:	0452      	lsls	r2, r2, #17
 80038b8:	430a      	orrs	r2, r1
 80038ba:	4930      	ldr	r1, [pc, #192]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80038c0:	4b2e      	ldr	r3, [pc, #184]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a2d      	ldr	r2, [pc, #180]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 80038c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038ca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80038cc:	4b2b      	ldr	r3, [pc, #172]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	4a2a      	ldr	r2, [pc, #168]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 80038d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038d6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038d8:	f7fe f88e 	bl	80019f8 <HAL_GetTick>
 80038dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038de:	e008      	b.n	80038f2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038e0:	f7fe f88a 	bl	80019f8 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d901      	bls.n	80038f2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e058      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038f2:	4b22      	ldr	r3, [pc, #136]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d0f0      	beq.n	80038e0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80038fe:	e050      	b.n	80039a2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e04f      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003904:	4b1d      	ldr	r3, [pc, #116]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d148      	bne.n	80039a2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003910:	4b1a      	ldr	r3, [pc, #104]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a19      	ldr	r2, [pc, #100]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 8003916:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800391a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800391c:	4b17      	ldr	r3, [pc, #92]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	4a16      	ldr	r2, [pc, #88]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 8003922:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003926:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003928:	f7fe f866 	bl	80019f8 <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003930:	f7fe f862 	bl	80019f8 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e030      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003942:	4b0e      	ldr	r3, [pc, #56]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d0f0      	beq.n	8003930 <HAL_RCC_OscConfig+0x734>
 800394e:	e028      	b.n	80039a2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	2b0c      	cmp	r3, #12
 8003954:	d023      	beq.n	800399e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003956:	4b09      	ldr	r3, [pc, #36]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a08      	ldr	r2, [pc, #32]	@ (800397c <HAL_RCC_OscConfig+0x780>)
 800395c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003960:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003962:	f7fe f849 	bl	80019f8 <HAL_GetTick>
 8003966:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003968:	e00c      	b.n	8003984 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800396a:	f7fe f845 	bl	80019f8 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d905      	bls.n	8003984 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e013      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
 800397c:	40021000 	.word	0x40021000
 8003980:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003984:	4b09      	ldr	r3, [pc, #36]	@ (80039ac <HAL_RCC_OscConfig+0x7b0>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800398c:	2b00      	cmp	r3, #0
 800398e:	d1ec      	bne.n	800396a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003990:	4b06      	ldr	r3, [pc, #24]	@ (80039ac <HAL_RCC_OscConfig+0x7b0>)
 8003992:	68da      	ldr	r2, [r3, #12]
 8003994:	4905      	ldr	r1, [pc, #20]	@ (80039ac <HAL_RCC_OscConfig+0x7b0>)
 8003996:	4b06      	ldr	r3, [pc, #24]	@ (80039b0 <HAL_RCC_OscConfig+0x7b4>)
 8003998:	4013      	ands	r3, r2
 800399a:	60cb      	str	r3, [r1, #12]
 800399c:	e001      	b.n	80039a2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e000      	b.n	80039a4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3720      	adds	r7, #32
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	40021000 	.word	0x40021000
 80039b0:	feeefffc 	.word	0xfeeefffc

080039b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d101      	bne.n	80039c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e0e7      	b.n	8003b98 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039c8:	4b75      	ldr	r3, [pc, #468]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1ec>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0307 	and.w	r3, r3, #7
 80039d0:	683a      	ldr	r2, [r7, #0]
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d910      	bls.n	80039f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039d6:	4b72      	ldr	r3, [pc, #456]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1ec>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f023 0207 	bic.w	r2, r3, #7
 80039de:	4970      	ldr	r1, [pc, #448]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1ec>)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039e6:	4b6e      	ldr	r3, [pc, #440]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1ec>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0307 	and.w	r3, r3, #7
 80039ee:	683a      	ldr	r2, [r7, #0]
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d001      	beq.n	80039f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e0cf      	b.n	8003b98 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0302 	and.w	r3, r3, #2
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d010      	beq.n	8003a26 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	4b66      	ldr	r3, [pc, #408]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d908      	bls.n	8003a26 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a14:	4b63      	ldr	r3, [pc, #396]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	4960      	ldr	r1, [pc, #384]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d04c      	beq.n	8003acc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	2b03      	cmp	r3, #3
 8003a38:	d107      	bne.n	8003a4a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a3a:	4b5a      	ldr	r3, [pc, #360]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d121      	bne.n	8003a8a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e0a6      	b.n	8003b98 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d107      	bne.n	8003a62 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a52:	4b54      	ldr	r3, [pc, #336]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d115      	bne.n	8003a8a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e09a      	b.n	8003b98 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d107      	bne.n	8003a7a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a6a:	4b4e      	ldr	r3, [pc, #312]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d109      	bne.n	8003a8a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e08e      	b.n	8003b98 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a7a:	4b4a      	ldr	r3, [pc, #296]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d101      	bne.n	8003a8a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e086      	b.n	8003b98 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003a8a:	4b46      	ldr	r3, [pc, #280]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f023 0203 	bic.w	r2, r3, #3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	4943      	ldr	r1, [pc, #268]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a9c:	f7fd ffac 	bl	80019f8 <HAL_GetTick>
 8003aa0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aa2:	e00a      	b.n	8003aba <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aa4:	f7fd ffa8 	bl	80019f8 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d901      	bls.n	8003aba <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e06e      	b.n	8003b98 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aba:	4b3a      	ldr	r3, [pc, #232]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f003 020c 	and.w	r2, r3, #12
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d1eb      	bne.n	8003aa4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d010      	beq.n	8003afa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	689a      	ldr	r2, [r3, #8]
 8003adc:	4b31      	ldr	r3, [pc, #196]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d208      	bcs.n	8003afa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ae8:	4b2e      	ldr	r3, [pc, #184]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	492b      	ldr	r1, [pc, #172]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003afa:	4b29      	ldr	r3, [pc, #164]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1ec>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0307 	and.w	r3, r3, #7
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d210      	bcs.n	8003b2a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b08:	4b25      	ldr	r3, [pc, #148]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1ec>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f023 0207 	bic.w	r2, r3, #7
 8003b10:	4923      	ldr	r1, [pc, #140]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1ec>)
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b18:	4b21      	ldr	r3, [pc, #132]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1ec>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0307 	and.w	r3, r3, #7
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d001      	beq.n	8003b2a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e036      	b.n	8003b98 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0304 	and.w	r3, r3, #4
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d008      	beq.n	8003b48 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b36:	4b1b      	ldr	r3, [pc, #108]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	4918      	ldr	r1, [pc, #96]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0308 	and.w	r3, r3, #8
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d009      	beq.n	8003b68 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b54:	4b13      	ldr	r3, [pc, #76]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	691b      	ldr	r3, [r3, #16]
 8003b60:	00db      	lsls	r3, r3, #3
 8003b62:	4910      	ldr	r1, [pc, #64]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b68:	f000 f824 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	091b      	lsrs	r3, r3, #4
 8003b74:	f003 030f 	and.w	r3, r3, #15
 8003b78:	490b      	ldr	r1, [pc, #44]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1f4>)
 8003b7a:	5ccb      	ldrb	r3, [r1, r3]
 8003b7c:	f003 031f 	and.w	r3, r3, #31
 8003b80:	fa22 f303 	lsr.w	r3, r2, r3
 8003b84:	4a09      	ldr	r2, [pc, #36]	@ (8003bac <HAL_RCC_ClockConfig+0x1f8>)
 8003b86:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003b88:	4b09      	ldr	r3, [pc, #36]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1fc>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7fd fee3 	bl	8001958 <HAL_InitTick>
 8003b92:	4603      	mov	r3, r0
 8003b94:	72fb      	strb	r3, [r7, #11]

  return status;
 8003b96:	7afb      	ldrb	r3, [r7, #11]
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3710      	adds	r7, #16
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	40022000 	.word	0x40022000
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	0800b4fc 	.word	0x0800b4fc
 8003bac:	20000014 	.word	0x20000014
 8003bb0:	20000018 	.word	0x20000018

08003bb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b089      	sub	sp, #36	@ 0x24
 8003bb8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	61fb      	str	r3, [r7, #28]
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bc2:	4b3e      	ldr	r3, [pc, #248]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x108>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f003 030c 	and.w	r3, r3, #12
 8003bca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bcc:	4b3b      	ldr	r3, [pc, #236]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x108>)
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	f003 0303 	and.w	r3, r3, #3
 8003bd4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d005      	beq.n	8003be8 <HAL_RCC_GetSysClockFreq+0x34>
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	2b0c      	cmp	r3, #12
 8003be0:	d121      	bne.n	8003c26 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d11e      	bne.n	8003c26 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003be8:	4b34      	ldr	r3, [pc, #208]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x108>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0308 	and.w	r3, r3, #8
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d107      	bne.n	8003c04 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003bf4:	4b31      	ldr	r3, [pc, #196]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x108>)
 8003bf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bfa:	0a1b      	lsrs	r3, r3, #8
 8003bfc:	f003 030f 	and.w	r3, r3, #15
 8003c00:	61fb      	str	r3, [r7, #28]
 8003c02:	e005      	b.n	8003c10 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c04:	4b2d      	ldr	r3, [pc, #180]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x108>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	091b      	lsrs	r3, r3, #4
 8003c0a:	f003 030f 	and.w	r3, r3, #15
 8003c0e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c10:	4a2b      	ldr	r2, [pc, #172]	@ (8003cc0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c18:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d10d      	bne.n	8003c3c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c24:	e00a      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	2b04      	cmp	r3, #4
 8003c2a:	d102      	bne.n	8003c32 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c2c:	4b25      	ldr	r3, [pc, #148]	@ (8003cc4 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c2e:	61bb      	str	r3, [r7, #24]
 8003c30:	e004      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	2b08      	cmp	r3, #8
 8003c36:	d101      	bne.n	8003c3c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c38:	4b23      	ldr	r3, [pc, #140]	@ (8003cc8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003c3a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	2b0c      	cmp	r3, #12
 8003c40:	d134      	bne.n	8003cac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c42:	4b1e      	ldr	r3, [pc, #120]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x108>)
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	f003 0303 	and.w	r3, r3, #3
 8003c4a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d003      	beq.n	8003c5a <HAL_RCC_GetSysClockFreq+0xa6>
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	2b03      	cmp	r3, #3
 8003c56:	d003      	beq.n	8003c60 <HAL_RCC_GetSysClockFreq+0xac>
 8003c58:	e005      	b.n	8003c66 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8003cc4 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c5c:	617b      	str	r3, [r7, #20]
      break;
 8003c5e:	e005      	b.n	8003c6c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003c60:	4b19      	ldr	r3, [pc, #100]	@ (8003cc8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003c62:	617b      	str	r3, [r7, #20]
      break;
 8003c64:	e002      	b.n	8003c6c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	617b      	str	r3, [r7, #20]
      break;
 8003c6a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c6c:	4b13      	ldr	r3, [pc, #76]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x108>)
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	091b      	lsrs	r3, r3, #4
 8003c72:	f003 0307 	and.w	r3, r3, #7
 8003c76:	3301      	adds	r3, #1
 8003c78:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c7a:	4b10      	ldr	r3, [pc, #64]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x108>)
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	0a1b      	lsrs	r3, r3, #8
 8003c80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	fb03 f202 	mul.w	r2, r3, r2
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c90:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c92:	4b0a      	ldr	r3, [pc, #40]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x108>)
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	0e5b      	lsrs	r3, r3, #25
 8003c98:	f003 0303 	and.w	r3, r3, #3
 8003c9c:	3301      	adds	r3, #1
 8003c9e:	005b      	lsls	r3, r3, #1
 8003ca0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003ca2:	697a      	ldr	r2, [r7, #20]
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003caa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003cac:	69bb      	ldr	r3, [r7, #24]
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3724      	adds	r7, #36	@ 0x24
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	40021000 	.word	0x40021000
 8003cc0:	0800b514 	.word	0x0800b514
 8003cc4:	00f42400 	.word	0x00f42400
 8003cc8:	007a1200 	.word	0x007a1200

08003ccc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cd0:	4b03      	ldr	r3, [pc, #12]	@ (8003ce0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	20000014 	.word	0x20000014

08003ce4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003ce8:	f7ff fff0 	bl	8003ccc <HAL_RCC_GetHCLKFreq>
 8003cec:	4602      	mov	r2, r0
 8003cee:	4b06      	ldr	r3, [pc, #24]	@ (8003d08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	0a1b      	lsrs	r3, r3, #8
 8003cf4:	f003 0307 	and.w	r3, r3, #7
 8003cf8:	4904      	ldr	r1, [pc, #16]	@ (8003d0c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003cfa:	5ccb      	ldrb	r3, [r1, r3]
 8003cfc:	f003 031f 	and.w	r3, r3, #31
 8003d00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	40021000 	.word	0x40021000
 8003d0c:	0800b50c 	.word	0x0800b50c

08003d10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003d14:	f7ff ffda 	bl	8003ccc <HAL_RCC_GetHCLKFreq>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	4b06      	ldr	r3, [pc, #24]	@ (8003d34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	0adb      	lsrs	r3, r3, #11
 8003d20:	f003 0307 	and.w	r3, r3, #7
 8003d24:	4904      	ldr	r1, [pc, #16]	@ (8003d38 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d26:	5ccb      	ldrb	r3, [r1, r3]
 8003d28:	f003 031f 	and.w	r3, r3, #31
 8003d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	40021000 	.word	0x40021000
 8003d38:	0800b50c 	.word	0x0800b50c

08003d3c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003d44:	2300      	movs	r3, #0
 8003d46:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003d48:	4b2a      	ldr	r3, [pc, #168]	@ (8003df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d003      	beq.n	8003d5c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003d54:	f7ff f9ee 	bl	8003134 <HAL_PWREx_GetVoltageRange>
 8003d58:	6178      	str	r0, [r7, #20]
 8003d5a:	e014      	b.n	8003d86 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003d5c:	4b25      	ldr	r3, [pc, #148]	@ (8003df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d60:	4a24      	ldr	r2, [pc, #144]	@ (8003df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d66:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d68:	4b22      	ldr	r3, [pc, #136]	@ (8003df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d70:	60fb      	str	r3, [r7, #12]
 8003d72:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003d74:	f7ff f9de 	bl	8003134 <HAL_PWREx_GetVoltageRange>
 8003d78:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003d7a:	4b1e      	ldr	r3, [pc, #120]	@ (8003df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7e:	4a1d      	ldr	r2, [pc, #116]	@ (8003df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d84:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d8c:	d10b      	bne.n	8003da6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2b80      	cmp	r3, #128	@ 0x80
 8003d92:	d919      	bls.n	8003dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2ba0      	cmp	r3, #160	@ 0xa0
 8003d98:	d902      	bls.n	8003da0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d9a:	2302      	movs	r3, #2
 8003d9c:	613b      	str	r3, [r7, #16]
 8003d9e:	e013      	b.n	8003dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003da0:	2301      	movs	r3, #1
 8003da2:	613b      	str	r3, [r7, #16]
 8003da4:	e010      	b.n	8003dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2b80      	cmp	r3, #128	@ 0x80
 8003daa:	d902      	bls.n	8003db2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003dac:	2303      	movs	r3, #3
 8003dae:	613b      	str	r3, [r7, #16]
 8003db0:	e00a      	b.n	8003dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2b80      	cmp	r3, #128	@ 0x80
 8003db6:	d102      	bne.n	8003dbe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003db8:	2302      	movs	r3, #2
 8003dba:	613b      	str	r3, [r7, #16]
 8003dbc:	e004      	b.n	8003dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2b70      	cmp	r3, #112	@ 0x70
 8003dc2:	d101      	bne.n	8003dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8003df8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f023 0207 	bic.w	r2, r3, #7
 8003dd0:	4909      	ldr	r1, [pc, #36]	@ (8003df8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003dd8:	4b07      	ldr	r3, [pc, #28]	@ (8003df8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0307 	and.w	r3, r3, #7
 8003de0:	693a      	ldr	r2, [r7, #16]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d001      	beq.n	8003dea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e000      	b.n	8003dec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3718      	adds	r7, #24
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	40021000 	.word	0x40021000
 8003df8:	40022000 	.word	0x40022000

08003dfc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b086      	sub	sp, #24
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e04:	2300      	movs	r3, #0
 8003e06:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e08:	2300      	movs	r3, #0
 8003e0a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d041      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e1c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e20:	d02a      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003e22:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e26:	d824      	bhi.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003e28:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e2c:	d008      	beq.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003e2e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e32:	d81e      	bhi.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00a      	beq.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003e38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e3c:	d010      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003e3e:	e018      	b.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e40:	4b86      	ldr	r3, [pc, #536]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	4a85      	ldr	r2, [pc, #532]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e4a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e4c:	e015      	b.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	3304      	adds	r3, #4
 8003e52:	2100      	movs	r1, #0
 8003e54:	4618      	mov	r0, r3
 8003e56:	f001 f829 	bl	8004eac <RCCEx_PLLSAI1_Config>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e5e:	e00c      	b.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	3320      	adds	r3, #32
 8003e64:	2100      	movs	r1, #0
 8003e66:	4618      	mov	r0, r3
 8003e68:	f001 f914 	bl	8005094 <RCCEx_PLLSAI2_Config>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e70:	e003      	b.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	74fb      	strb	r3, [r7, #19]
      break;
 8003e76:	e000      	b.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003e78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e7a:	7cfb      	ldrb	r3, [r7, #19]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d10b      	bne.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e80:	4b76      	ldr	r3, [pc, #472]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e86:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e8e:	4973      	ldr	r1, [pc, #460]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003e96:	e001      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e98:	7cfb      	ldrb	r3, [r7, #19]
 8003e9a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d041      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003eac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003eb0:	d02a      	beq.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003eb2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003eb6:	d824      	bhi.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003eb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ebc:	d008      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003ebe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ec2:	d81e      	bhi.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00a      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003ec8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ecc:	d010      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003ece:	e018      	b.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003ed0:	4b62      	ldr	r3, [pc, #392]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	4a61      	ldr	r2, [pc, #388]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ed6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eda:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003edc:	e015      	b.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	3304      	adds	r3, #4
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f000 ffe1 	bl	8004eac <RCCEx_PLLSAI1_Config>
 8003eea:	4603      	mov	r3, r0
 8003eec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003eee:	e00c      	b.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	3320      	adds	r3, #32
 8003ef4:	2100      	movs	r1, #0
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f001 f8cc 	bl	8005094 <RCCEx_PLLSAI2_Config>
 8003efc:	4603      	mov	r3, r0
 8003efe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f00:	e003      	b.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	74fb      	strb	r3, [r7, #19]
      break;
 8003f06:	e000      	b.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003f08:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f0a:	7cfb      	ldrb	r3, [r7, #19]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d10b      	bne.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003f10:	4b52      	ldr	r3, [pc, #328]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f16:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f1e:	494f      	ldr	r1, [pc, #316]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f20:	4313      	orrs	r3, r2
 8003f22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003f26:	e001      	b.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f28:	7cfb      	ldrb	r3, [r7, #19]
 8003f2a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	f000 80a0 	beq.w	800407a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003f3e:	4b47      	ldr	r3, [pc, #284]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d101      	bne.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e000      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003f4e:	2300      	movs	r3, #0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00d      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f54:	4b41      	ldr	r3, [pc, #260]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f58:	4a40      	ldr	r2, [pc, #256]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f60:	4b3e      	ldr	r3, [pc, #248]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f68:	60bb      	str	r3, [r7, #8]
 8003f6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f70:	4b3b      	ldr	r3, [pc, #236]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a3a      	ldr	r2, [pc, #232]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f7a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f7c:	f7fd fd3c 	bl	80019f8 <HAL_GetTick>
 8003f80:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f82:	e009      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f84:	f7fd fd38 	bl	80019f8 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d902      	bls.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	74fb      	strb	r3, [r7, #19]
        break;
 8003f96:	e005      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f98:	4b31      	ldr	r3, [pc, #196]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d0ef      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003fa4:	7cfb      	ldrb	r3, [r7, #19]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d15c      	bne.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003faa:	4b2c      	ldr	r3, [pc, #176]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fb0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fb4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d01f      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fc2:	697a      	ldr	r2, [r7, #20]
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d019      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003fc8:	4b24      	ldr	r3, [pc, #144]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fd2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003fd4:	4b21      	ldr	r3, [pc, #132]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fda:	4a20      	ldr	r2, [pc, #128]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fe0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003fe4:	4b1d      	ldr	r3, [pc, #116]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fea:	4a1c      	ldr	r2, [pc, #112]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ff0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ff4:	4a19      	ldr	r2, [pc, #100]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	f003 0301 	and.w	r3, r3, #1
 8004002:	2b00      	cmp	r3, #0
 8004004:	d016      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004006:	f7fd fcf7 	bl	80019f8 <HAL_GetTick>
 800400a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800400c:	e00b      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800400e:	f7fd fcf3 	bl	80019f8 <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	f241 3288 	movw	r2, #5000	@ 0x1388
 800401c:	4293      	cmp	r3, r2
 800401e:	d902      	bls.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	74fb      	strb	r3, [r7, #19]
            break;
 8004024:	e006      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004026:	4b0d      	ldr	r3, [pc, #52]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004028:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800402c:	f003 0302 	and.w	r3, r3, #2
 8004030:	2b00      	cmp	r3, #0
 8004032:	d0ec      	beq.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004034:	7cfb      	ldrb	r3, [r7, #19]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d10c      	bne.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800403a:	4b08      	ldr	r3, [pc, #32]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800403c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004040:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800404a:	4904      	ldr	r1, [pc, #16]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800404c:	4313      	orrs	r3, r2
 800404e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004052:	e009      	b.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004054:	7cfb      	ldrb	r3, [r7, #19]
 8004056:	74bb      	strb	r3, [r7, #18]
 8004058:	e006      	b.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800405a:	bf00      	nop
 800405c:	40021000 	.word	0x40021000
 8004060:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004064:	7cfb      	ldrb	r3, [r7, #19]
 8004066:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004068:	7c7b      	ldrb	r3, [r7, #17]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d105      	bne.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800406e:	4b9e      	ldr	r3, [pc, #632]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004070:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004072:	4a9d      	ldr	r2, [pc, #628]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004074:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004078:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0301 	and.w	r3, r3, #1
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00a      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004086:	4b98      	ldr	r3, [pc, #608]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800408c:	f023 0203 	bic.w	r2, r3, #3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004094:	4994      	ldr	r1, [pc, #592]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004096:	4313      	orrs	r3, r2
 8004098:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00a      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80040a8:	4b8f      	ldr	r3, [pc, #572]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ae:	f023 020c 	bic.w	r2, r3, #12
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b6:	498c      	ldr	r1, [pc, #560]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0304 	and.w	r3, r3, #4
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00a      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80040ca:	4b87      	ldr	r3, [pc, #540]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d8:	4983      	ldr	r1, [pc, #524]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040da:	4313      	orrs	r3, r2
 80040dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0308 	and.w	r3, r3, #8
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d00a      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80040ec:	4b7e      	ldr	r3, [pc, #504]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040fa:	497b      	ldr	r1, [pc, #492]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040fc:	4313      	orrs	r3, r2
 80040fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0310 	and.w	r3, r3, #16
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00a      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800410e:	4b76      	ldr	r3, [pc, #472]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004114:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800411c:	4972      	ldr	r1, [pc, #456]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800411e:	4313      	orrs	r3, r2
 8004120:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0320 	and.w	r3, r3, #32
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00a      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004130:	4b6d      	ldr	r3, [pc, #436]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004136:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800413e:	496a      	ldr	r1, [pc, #424]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004140:	4313      	orrs	r3, r2
 8004142:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00a      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004152:	4b65      	ldr	r3, [pc, #404]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004154:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004158:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004160:	4961      	ldr	r1, [pc, #388]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004162:	4313      	orrs	r3, r2
 8004164:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00a      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004174:	4b5c      	ldr	r3, [pc, #368]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800417a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004182:	4959      	ldr	r1, [pc, #356]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004184:	4313      	orrs	r3, r2
 8004186:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00a      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004196:	4b54      	ldr	r3, [pc, #336]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004198:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800419c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041a4:	4950      	ldr	r1, [pc, #320]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00a      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80041b8:	4b4b      	ldr	r3, [pc, #300]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041be:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c6:	4948      	ldr	r1, [pc, #288]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00a      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80041da:	4b43      	ldr	r3, [pc, #268]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e8:	493f      	ldr	r1, [pc, #252]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d028      	beq.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041fc:	4b3a      	ldr	r3, [pc, #232]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004202:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800420a:	4937      	ldr	r1, [pc, #220]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800420c:	4313      	orrs	r3, r2
 800420e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004216:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800421a:	d106      	bne.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800421c:	4b32      	ldr	r3, [pc, #200]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	4a31      	ldr	r2, [pc, #196]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004222:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004226:	60d3      	str	r3, [r2, #12]
 8004228:	e011      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800422e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004232:	d10c      	bne.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3304      	adds	r3, #4
 8004238:	2101      	movs	r1, #1
 800423a:	4618      	mov	r0, r3
 800423c:	f000 fe36 	bl	8004eac <RCCEx_PLLSAI1_Config>
 8004240:	4603      	mov	r3, r0
 8004242:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004244:	7cfb      	ldrb	r3, [r7, #19]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d001      	beq.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800424a:	7cfb      	ldrb	r3, [r7, #19]
 800424c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d028      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800425a:	4b23      	ldr	r3, [pc, #140]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800425c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004260:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004268:	491f      	ldr	r1, [pc, #124]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800426a:	4313      	orrs	r3, r2
 800426c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004274:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004278:	d106      	bne.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800427a:	4b1b      	ldr	r3, [pc, #108]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	4a1a      	ldr	r2, [pc, #104]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004280:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004284:	60d3      	str	r3, [r2, #12]
 8004286:	e011      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800428c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004290:	d10c      	bne.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	3304      	adds	r3, #4
 8004296:	2101      	movs	r1, #1
 8004298:	4618      	mov	r0, r3
 800429a:	f000 fe07 	bl	8004eac <RCCEx_PLLSAI1_Config>
 800429e:	4603      	mov	r3, r0
 80042a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042a2:	7cfb      	ldrb	r3, [r7, #19]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d001      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80042a8:	7cfb      	ldrb	r3, [r7, #19]
 80042aa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d02b      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042b8:	4b0b      	ldr	r3, [pc, #44]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042c6:	4908      	ldr	r1, [pc, #32]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042d6:	d109      	bne.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042d8:	4b03      	ldr	r3, [pc, #12]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	4a02      	ldr	r2, [pc, #8]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042e2:	60d3      	str	r3, [r2, #12]
 80042e4:	e014      	b.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80042e6:	bf00      	nop
 80042e8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042f4:	d10c      	bne.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	3304      	adds	r3, #4
 80042fa:	2101      	movs	r1, #1
 80042fc:	4618      	mov	r0, r3
 80042fe:	f000 fdd5 	bl	8004eac <RCCEx_PLLSAI1_Config>
 8004302:	4603      	mov	r3, r0
 8004304:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004306:	7cfb      	ldrb	r3, [r7, #19]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d001      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800430c:	7cfb      	ldrb	r3, [r7, #19]
 800430e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d02f      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800431c:	4b2b      	ldr	r3, [pc, #172]	@ (80043cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800431e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004322:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800432a:	4928      	ldr	r1, [pc, #160]	@ (80043cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800432c:	4313      	orrs	r3, r2
 800432e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004336:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800433a:	d10d      	bne.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	3304      	adds	r3, #4
 8004340:	2102      	movs	r1, #2
 8004342:	4618      	mov	r0, r3
 8004344:	f000 fdb2 	bl	8004eac <RCCEx_PLLSAI1_Config>
 8004348:	4603      	mov	r3, r0
 800434a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800434c:	7cfb      	ldrb	r3, [r7, #19]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d014      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004352:	7cfb      	ldrb	r3, [r7, #19]
 8004354:	74bb      	strb	r3, [r7, #18]
 8004356:	e011      	b.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800435c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004360:	d10c      	bne.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	3320      	adds	r3, #32
 8004366:	2102      	movs	r1, #2
 8004368:	4618      	mov	r0, r3
 800436a:	f000 fe93 	bl	8005094 <RCCEx_PLLSAI2_Config>
 800436e:	4603      	mov	r3, r0
 8004370:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004372:	7cfb      	ldrb	r3, [r7, #19]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d001      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004378:	7cfb      	ldrb	r3, [r7, #19]
 800437a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d00a      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004388:	4b10      	ldr	r3, [pc, #64]	@ (80043cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800438a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800438e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004396:	490d      	ldr	r1, [pc, #52]	@ (80043cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004398:	4313      	orrs	r3, r2
 800439a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00b      	beq.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80043aa:	4b08      	ldr	r3, [pc, #32]	@ (80043cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80043ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043ba:	4904      	ldr	r1, [pc, #16]	@ (80043cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80043bc:	4313      	orrs	r3, r2
 80043be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80043c2:	7cbb      	ldrb	r3, [r7, #18]
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3718      	adds	r7, #24
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	40021000 	.word	0x40021000

080043d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b088      	sub	sp, #32
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80043d8:	2300      	movs	r3, #0
 80043da:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043e2:	d13e      	bne.n	8004462 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80043e4:	4bb2      	ldr	r3, [pc, #712]	@ (80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80043e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043ee:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043f6:	d028      	beq.n	800444a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043fe:	f200 8542 	bhi.w	8004e86 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004408:	d005      	beq.n	8004416 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004410:	d00e      	beq.n	8004430 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8004412:	f000 bd38 	b.w	8004e86 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004416:	4ba6      	ldr	r3, [pc, #664]	@ (80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	2b02      	cmp	r3, #2
 8004422:	f040 8532 	bne.w	8004e8a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8004426:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800442a:	61fb      	str	r3, [r7, #28]
      break;
 800442c:	f000 bd2d 	b.w	8004e8a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004430:	4b9f      	ldr	r3, [pc, #636]	@ (80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004432:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004436:	f003 0302 	and.w	r3, r3, #2
 800443a:	2b02      	cmp	r3, #2
 800443c:	f040 8527 	bne.w	8004e8e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8004440:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004444:	61fb      	str	r3, [r7, #28]
      break;
 8004446:	f000 bd22 	b.w	8004e8e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800444a:	4b99      	ldr	r3, [pc, #612]	@ (80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004452:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004456:	f040 851c 	bne.w	8004e92 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 800445a:	4b96      	ldr	r3, [pc, #600]	@ (80046b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800445c:	61fb      	str	r3, [r7, #28]
      break;
 800445e:	f000 bd18 	b.w	8004e92 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004462:	4b93      	ldr	r3, [pc, #588]	@ (80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	f003 0303 	and.w	r3, r3, #3
 800446a:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	2b03      	cmp	r3, #3
 8004470:	d036      	beq.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	2b03      	cmp	r3, #3
 8004476:	d840      	bhi.n	80044fa <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	2b01      	cmp	r3, #1
 800447c:	d003      	beq.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	2b02      	cmp	r3, #2
 8004482:	d020      	beq.n	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004484:	e039      	b.n	80044fa <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004486:	4b8a      	ldr	r3, [pc, #552]	@ (80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b02      	cmp	r3, #2
 8004490:	d116      	bne.n	80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004492:	4b87      	ldr	r3, [pc, #540]	@ (80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0308 	and.w	r3, r3, #8
 800449a:	2b00      	cmp	r3, #0
 800449c:	d005      	beq.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800449e:	4b84      	ldr	r3, [pc, #528]	@ (80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	091b      	lsrs	r3, r3, #4
 80044a4:	f003 030f 	and.w	r3, r3, #15
 80044a8:	e005      	b.n	80044b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80044aa:	4b81      	ldr	r3, [pc, #516]	@ (80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80044ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044b0:	0a1b      	lsrs	r3, r3, #8
 80044b2:	f003 030f 	and.w	r3, r3, #15
 80044b6:	4a80      	ldr	r2, [pc, #512]	@ (80046b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80044b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044bc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80044be:	e01f      	b.n	8004500 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80044c0:	2300      	movs	r3, #0
 80044c2:	61bb      	str	r3, [r7, #24]
      break;
 80044c4:	e01c      	b.n	8004500 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80044c6:	4b7a      	ldr	r3, [pc, #488]	@ (80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044d2:	d102      	bne.n	80044da <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80044d4:	4b79      	ldr	r3, [pc, #484]	@ (80046bc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80044d6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80044d8:	e012      	b.n	8004500 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80044da:	2300      	movs	r3, #0
 80044dc:	61bb      	str	r3, [r7, #24]
      break;
 80044de:	e00f      	b.n	8004500 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80044e0:	4b73      	ldr	r3, [pc, #460]	@ (80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044ec:	d102      	bne.n	80044f4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80044ee:	4b74      	ldr	r3, [pc, #464]	@ (80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80044f0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80044f2:	e005      	b.n	8004500 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80044f4:	2300      	movs	r3, #0
 80044f6:	61bb      	str	r3, [r7, #24]
      break;
 80044f8:	e002      	b.n	8004500 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80044fa:	2300      	movs	r3, #0
 80044fc:	61bb      	str	r3, [r7, #24]
      break;
 80044fe:	bf00      	nop
    }

    switch(PeriphClk)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004506:	f000 80dd 	beq.w	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004510:	f200 84c1 	bhi.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800451a:	f000 80d3 	beq.w	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004524:	f200 84b7 	bhi.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800452e:	f000 835f 	beq.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004538:	f200 84ad 	bhi.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004542:	f000 847e 	beq.w	8004e42 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800454c:	f200 84a3 	bhi.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004556:	f000 82cd 	beq.w	8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004560:	f200 8499 	bhi.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800456a:	f000 80ab 	beq.w	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004574:	f200 848f 	bhi.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800457e:	f000 8090 	beq.w	80046a2 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004588:	f200 8485 	bhi.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004592:	d07f      	beq.n	8004694 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800459a:	f200 847c 	bhi.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045a4:	f000 8403 	beq.w	8004dae <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045ae:	f200 8472 	bhi.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045b8:	f000 83af 	beq.w	8004d1a <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045c2:	f200 8468 	bhi.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045cc:	f000 8379 	beq.w	8004cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045d6:	f200 845e 	bhi.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2b80      	cmp	r3, #128	@ 0x80
 80045de:	f000 8344 	beq.w	8004c6a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2b80      	cmp	r3, #128	@ 0x80
 80045e6:	f200 8456 	bhi.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2b20      	cmp	r3, #32
 80045ee:	d84b      	bhi.n	8004688 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	f000 844f 	beq.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	3b01      	subs	r3, #1
 80045fc:	2b1f      	cmp	r3, #31
 80045fe:	f200 844a 	bhi.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004602:	a201      	add	r2, pc, #4	@ (adr r2, 8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004608:	080047f1 	.word	0x080047f1
 800460c:	0800485f 	.word	0x0800485f
 8004610:	08004e97 	.word	0x08004e97
 8004614:	080048f3 	.word	0x080048f3
 8004618:	08004e97 	.word	0x08004e97
 800461c:	08004e97 	.word	0x08004e97
 8004620:	08004e97 	.word	0x08004e97
 8004624:	08004979 	.word	0x08004979
 8004628:	08004e97 	.word	0x08004e97
 800462c:	08004e97 	.word	0x08004e97
 8004630:	08004e97 	.word	0x08004e97
 8004634:	08004e97 	.word	0x08004e97
 8004638:	08004e97 	.word	0x08004e97
 800463c:	08004e97 	.word	0x08004e97
 8004640:	08004e97 	.word	0x08004e97
 8004644:	080049f1 	.word	0x080049f1
 8004648:	08004e97 	.word	0x08004e97
 800464c:	08004e97 	.word	0x08004e97
 8004650:	08004e97 	.word	0x08004e97
 8004654:	08004e97 	.word	0x08004e97
 8004658:	08004e97 	.word	0x08004e97
 800465c:	08004e97 	.word	0x08004e97
 8004660:	08004e97 	.word	0x08004e97
 8004664:	08004e97 	.word	0x08004e97
 8004668:	08004e97 	.word	0x08004e97
 800466c:	08004e97 	.word	0x08004e97
 8004670:	08004e97 	.word	0x08004e97
 8004674:	08004e97 	.word	0x08004e97
 8004678:	08004e97 	.word	0x08004e97
 800467c:	08004e97 	.word	0x08004e97
 8004680:	08004e97 	.word	0x08004e97
 8004684:	08004a73 	.word	0x08004a73
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2b40      	cmp	r3, #64	@ 0x40
 800468c:	f000 82c1 	beq.w	8004c12 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8004690:	f000 bc01 	b.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004694:	69b9      	ldr	r1, [r7, #24]
 8004696:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800469a:	f000 fdd9 	bl	8005250 <RCCEx_GetSAIxPeriphCLKFreq>
 800469e:	61f8      	str	r0, [r7, #28]
      break;
 80046a0:	e3fa      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80046a2:	69b9      	ldr	r1, [r7, #24]
 80046a4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80046a8:	f000 fdd2 	bl	8005250 <RCCEx_GetSAIxPeriphCLKFreq>
 80046ac:	61f8      	str	r0, [r7, #28]
      break;
 80046ae:	e3f3      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80046b0:	40021000 	.word	0x40021000
 80046b4:	0003d090 	.word	0x0003d090
 80046b8:	0800b514 	.word	0x0800b514
 80046bc:	00f42400 	.word	0x00f42400
 80046c0:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80046c4:	4ba9      	ldr	r3, [pc, #676]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80046c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ca:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80046ce:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80046d6:	d00c      	beq.n	80046f2 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80046de:	d87f      	bhi.n	80047e0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80046e6:	d04e      	beq.n	8004786 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046ee:	d01d      	beq.n	800472c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80046f0:	e076      	b.n	80047e0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80046f2:	4b9e      	ldr	r3, [pc, #632]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d172      	bne.n	80047e4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80046fe:	4b9b      	ldr	r3, [pc, #620]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0308 	and.w	r3, r3, #8
 8004706:	2b00      	cmp	r3, #0
 8004708:	d005      	beq.n	8004716 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 800470a:	4b98      	ldr	r3, [pc, #608]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	091b      	lsrs	r3, r3, #4
 8004710:	f003 030f 	and.w	r3, r3, #15
 8004714:	e005      	b.n	8004722 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8004716:	4b95      	ldr	r3, [pc, #596]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004718:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800471c:	0a1b      	lsrs	r3, r3, #8
 800471e:	f003 030f 	and.w	r3, r3, #15
 8004722:	4a93      	ldr	r2, [pc, #588]	@ (8004970 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004724:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004728:	61fb      	str	r3, [r7, #28]
          break;
 800472a:	e05b      	b.n	80047e4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800472c:	4b8f      	ldr	r3, [pc, #572]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004734:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004738:	d156      	bne.n	80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800473a:	4b8c      	ldr	r3, [pc, #560]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004742:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004746:	d14f      	bne.n	80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004748:	4b88      	ldr	r3, [pc, #544]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	0a1b      	lsrs	r3, r3, #8
 800474e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004752:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	fb03 f202 	mul.w	r2, r3, r2
 800475c:	4b83      	ldr	r3, [pc, #524]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	091b      	lsrs	r3, r3, #4
 8004762:	f003 0307 	and.w	r3, r3, #7
 8004766:	3301      	adds	r3, #1
 8004768:	fbb2 f3f3 	udiv	r3, r2, r3
 800476c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800476e:	4b7f      	ldr	r3, [pc, #508]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	0d5b      	lsrs	r3, r3, #21
 8004774:	f003 0303 	and.w	r3, r3, #3
 8004778:	3301      	adds	r3, #1
 800477a:	005b      	lsls	r3, r3, #1
 800477c:	69ba      	ldr	r2, [r7, #24]
 800477e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004782:	61fb      	str	r3, [r7, #28]
          break;
 8004784:	e030      	b.n	80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004786:	4b79      	ldr	r3, [pc, #484]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800478e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004792:	d12b      	bne.n	80047ec <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004794:	4b75      	ldr	r3, [pc, #468]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800479c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047a0:	d124      	bne.n	80047ec <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80047a2:	4b72      	ldr	r3, [pc, #456]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80047a4:	691b      	ldr	r3, [r3, #16]
 80047a6:	0a1b      	lsrs	r3, r3, #8
 80047a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047ac:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	fb03 f202 	mul.w	r2, r3, r2
 80047b6:	4b6d      	ldr	r3, [pc, #436]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	091b      	lsrs	r3, r3, #4
 80047bc:	f003 0307 	and.w	r3, r3, #7
 80047c0:	3301      	adds	r3, #1
 80047c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c6:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80047c8:	4b68      	ldr	r3, [pc, #416]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	0d5b      	lsrs	r3, r3, #21
 80047ce:	f003 0303 	and.w	r3, r3, #3
 80047d2:	3301      	adds	r3, #1
 80047d4:	005b      	lsls	r3, r3, #1
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047dc:	61fb      	str	r3, [r7, #28]
          break;
 80047de:	e005      	b.n	80047ec <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80047e0:	bf00      	nop
 80047e2:	e359      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80047e4:	bf00      	nop
 80047e6:	e357      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80047e8:	bf00      	nop
 80047ea:	e355      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80047ec:	bf00      	nop
        break;
 80047ee:	e353      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80047f0:	4b5e      	ldr	r3, [pc, #376]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80047f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047f6:	f003 0303 	and.w	r3, r3, #3
 80047fa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	2b03      	cmp	r3, #3
 8004800:	d827      	bhi.n	8004852 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8004802:	a201      	add	r2, pc, #4	@ (adr r2, 8004808 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8004804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004808:	08004819 	.word	0x08004819
 800480c:	08004821 	.word	0x08004821
 8004810:	08004829 	.word	0x08004829
 8004814:	0800483d 	.word	0x0800483d
          frequency = HAL_RCC_GetPCLK2Freq();
 8004818:	f7ff fa7a 	bl	8003d10 <HAL_RCC_GetPCLK2Freq>
 800481c:	61f8      	str	r0, [r7, #28]
          break;
 800481e:	e01d      	b.n	800485c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8004820:	f7ff f9c8 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8004824:	61f8      	str	r0, [r7, #28]
          break;
 8004826:	e019      	b.n	800485c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004828:	4b50      	ldr	r3, [pc, #320]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004830:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004834:	d10f      	bne.n	8004856 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8004836:	4b4f      	ldr	r3, [pc, #316]	@ (8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004838:	61fb      	str	r3, [r7, #28]
          break;
 800483a:	e00c      	b.n	8004856 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800483c:	4b4b      	ldr	r3, [pc, #300]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800483e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	2b02      	cmp	r3, #2
 8004848:	d107      	bne.n	800485a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 800484a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800484e:	61fb      	str	r3, [r7, #28]
          break;
 8004850:	e003      	b.n	800485a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8004852:	bf00      	nop
 8004854:	e320      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004856:	bf00      	nop
 8004858:	e31e      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800485a:	bf00      	nop
        break;
 800485c:	e31c      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800485e:	4b43      	ldr	r3, [pc, #268]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004860:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004864:	f003 030c 	and.w	r3, r3, #12
 8004868:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	2b0c      	cmp	r3, #12
 800486e:	d83a      	bhi.n	80048e6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8004870:	a201      	add	r2, pc, #4	@ (adr r2, 8004878 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8004872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004876:	bf00      	nop
 8004878:	080048ad 	.word	0x080048ad
 800487c:	080048e7 	.word	0x080048e7
 8004880:	080048e7 	.word	0x080048e7
 8004884:	080048e7 	.word	0x080048e7
 8004888:	080048b5 	.word	0x080048b5
 800488c:	080048e7 	.word	0x080048e7
 8004890:	080048e7 	.word	0x080048e7
 8004894:	080048e7 	.word	0x080048e7
 8004898:	080048bd 	.word	0x080048bd
 800489c:	080048e7 	.word	0x080048e7
 80048a0:	080048e7 	.word	0x080048e7
 80048a4:	080048e7 	.word	0x080048e7
 80048a8:	080048d1 	.word	0x080048d1
          frequency = HAL_RCC_GetPCLK1Freq();
 80048ac:	f7ff fa1a 	bl	8003ce4 <HAL_RCC_GetPCLK1Freq>
 80048b0:	61f8      	str	r0, [r7, #28]
          break;
 80048b2:	e01d      	b.n	80048f0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 80048b4:	f7ff f97e 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 80048b8:	61f8      	str	r0, [r7, #28]
          break;
 80048ba:	e019      	b.n	80048f0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80048bc:	4b2b      	ldr	r3, [pc, #172]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048c8:	d10f      	bne.n	80048ea <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80048ca:	4b2a      	ldr	r3, [pc, #168]	@ (8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80048cc:	61fb      	str	r3, [r7, #28]
          break;
 80048ce:	e00c      	b.n	80048ea <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80048d0:	4b26      	ldr	r3, [pc, #152]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80048d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d107      	bne.n	80048ee <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80048de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048e2:	61fb      	str	r3, [r7, #28]
          break;
 80048e4:	e003      	b.n	80048ee <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80048e6:	bf00      	nop
 80048e8:	e2d6      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048ea:	bf00      	nop
 80048ec:	e2d4      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048ee:	bf00      	nop
        break;
 80048f0:	e2d2      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80048f2:	4b1e      	ldr	r3, [pc, #120]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80048f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048f8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80048fc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	2b30      	cmp	r3, #48	@ 0x30
 8004902:	d021      	beq.n	8004948 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	2b30      	cmp	r3, #48	@ 0x30
 8004908:	d829      	bhi.n	800495e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	2b20      	cmp	r3, #32
 800490e:	d011      	beq.n	8004934 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	2b20      	cmp	r3, #32
 8004914:	d823      	bhi.n	800495e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d003      	beq.n	8004924 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	2b10      	cmp	r3, #16
 8004920:	d004      	beq.n	800492c <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8004922:	e01c      	b.n	800495e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004924:	f7ff f9de 	bl	8003ce4 <HAL_RCC_GetPCLK1Freq>
 8004928:	61f8      	str	r0, [r7, #28]
          break;
 800492a:	e01d      	b.n	8004968 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 800492c:	f7ff f942 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8004930:	61f8      	str	r0, [r7, #28]
          break;
 8004932:	e019      	b.n	8004968 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004934:	4b0d      	ldr	r3, [pc, #52]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800493c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004940:	d10f      	bne.n	8004962 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004942:	4b0c      	ldr	r3, [pc, #48]	@ (8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004944:	61fb      	str	r3, [r7, #28]
          break;
 8004946:	e00c      	b.n	8004962 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004948:	4b08      	ldr	r3, [pc, #32]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800494a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800494e:	f003 0302 	and.w	r3, r3, #2
 8004952:	2b02      	cmp	r3, #2
 8004954:	d107      	bne.n	8004966 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004956:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800495a:	61fb      	str	r3, [r7, #28]
          break;
 800495c:	e003      	b.n	8004966 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 800495e:	bf00      	nop
 8004960:	e29a      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004962:	bf00      	nop
 8004964:	e298      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004966:	bf00      	nop
        break;
 8004968:	e296      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800496a:	bf00      	nop
 800496c:	40021000 	.word	0x40021000
 8004970:	0800b514 	.word	0x0800b514
 8004974:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004978:	4b9b      	ldr	r3, [pc, #620]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800497a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800497e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004982:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	2bc0      	cmp	r3, #192	@ 0xc0
 8004988:	d021      	beq.n	80049ce <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	2bc0      	cmp	r3, #192	@ 0xc0
 800498e:	d829      	bhi.n	80049e4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	2b80      	cmp	r3, #128	@ 0x80
 8004994:	d011      	beq.n	80049ba <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	2b80      	cmp	r3, #128	@ 0x80
 800499a:	d823      	bhi.n	80049e4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d003      	beq.n	80049aa <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	2b40      	cmp	r3, #64	@ 0x40
 80049a6:	d004      	beq.n	80049b2 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 80049a8:	e01c      	b.n	80049e4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 80049aa:	f7ff f99b 	bl	8003ce4 <HAL_RCC_GetPCLK1Freq>
 80049ae:	61f8      	str	r0, [r7, #28]
          break;
 80049b0:	e01d      	b.n	80049ee <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 80049b2:	f7ff f8ff 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 80049b6:	61f8      	str	r0, [r7, #28]
          break;
 80049b8:	e019      	b.n	80049ee <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80049ba:	4b8b      	ldr	r3, [pc, #556]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049c6:	d10f      	bne.n	80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 80049c8:	4b88      	ldr	r3, [pc, #544]	@ (8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80049ca:	61fb      	str	r3, [r7, #28]
          break;
 80049cc:	e00c      	b.n	80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80049ce:	4b86      	ldr	r3, [pc, #536]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049d4:	f003 0302 	and.w	r3, r3, #2
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d107      	bne.n	80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80049dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049e0:	61fb      	str	r3, [r7, #28]
          break;
 80049e2:	e003      	b.n	80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80049e4:	bf00      	nop
 80049e6:	e257      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049e8:	bf00      	nop
 80049ea:	e255      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049ec:	bf00      	nop
        break;
 80049ee:	e253      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80049f0:	4b7d      	ldr	r3, [pc, #500]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049fa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a02:	d025      	beq.n	8004a50 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a0a:	d82c      	bhi.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a12:	d013      	beq.n	8004a3c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a1a:	d824      	bhi.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d004      	beq.n	8004a2c <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a28:	d004      	beq.n	8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8004a2a:	e01c      	b.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004a2c:	f7ff f95a 	bl	8003ce4 <HAL_RCC_GetPCLK1Freq>
 8004a30:	61f8      	str	r0, [r7, #28]
          break;
 8004a32:	e01d      	b.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a34:	f7ff f8be 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8004a38:	61f8      	str	r0, [r7, #28]
          break;
 8004a3a:	e019      	b.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a3c:	4b6a      	ldr	r3, [pc, #424]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a48:	d10f      	bne.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8004a4a:	4b68      	ldr	r3, [pc, #416]	@ (8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004a4c:	61fb      	str	r3, [r7, #28]
          break;
 8004a4e:	e00c      	b.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004a50:	4b65      	ldr	r3, [pc, #404]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d107      	bne.n	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8004a5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a62:	61fb      	str	r3, [r7, #28]
          break;
 8004a64:	e003      	b.n	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8004a66:	bf00      	nop
 8004a68:	e216      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a6a:	bf00      	nop
 8004a6c:	e214      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a6e:	bf00      	nop
        break;
 8004a70:	e212      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004a72:	4b5d      	ldr	r3, [pc, #372]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a78:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004a7c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a84:	d025      	beq.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a8c:	d82c      	bhi.n	8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a94:	d013      	beq.n	8004abe <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a9c:	d824      	bhi.n	8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d004      	beq.n	8004aae <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aaa:	d004      	beq.n	8004ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8004aac:	e01c      	b.n	8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004aae:	f7ff f919 	bl	8003ce4 <HAL_RCC_GetPCLK1Freq>
 8004ab2:	61f8      	str	r0, [r7, #28]
          break;
 8004ab4:	e01d      	b.n	8004af2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8004ab6:	f7ff f87d 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8004aba:	61f8      	str	r0, [r7, #28]
          break;
 8004abc:	e019      	b.n	8004af2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004abe:	4b4a      	ldr	r3, [pc, #296]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ac6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aca:	d10f      	bne.n	8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8004acc:	4b47      	ldr	r3, [pc, #284]	@ (8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004ace:	61fb      	str	r3, [r7, #28]
          break;
 8004ad0:	e00c      	b.n	8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004ad2:	4b45      	ldr	r3, [pc, #276]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d107      	bne.n	8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8004ae0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ae4:	61fb      	str	r3, [r7, #28]
          break;
 8004ae6:	e003      	b.n	8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8004ae8:	bf00      	nop
 8004aea:	e1d5      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004aec:	bf00      	nop
 8004aee:	e1d3      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004af0:	bf00      	nop
        break;
 8004af2:	e1d1      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004af4:	4b3c      	ldr	r3, [pc, #240]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004afa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004afe:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004b06:	d00c      	beq.n	8004b22 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004b0e:	d864      	bhi.n	8004bda <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b16:	d008      	beq.n	8004b2a <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b1e:	d030      	beq.n	8004b82 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004b20:	e05b      	b.n	8004bda <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004b22:	f7ff f847 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8004b26:	61f8      	str	r0, [r7, #28]
          break;
 8004b28:	e05c      	b.n	8004be4 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004b2a:	4b2f      	ldr	r3, [pc, #188]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b36:	d152      	bne.n	8004bde <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8004b38:	4b2b      	ldr	r3, [pc, #172]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d04c      	beq.n	8004bde <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004b44:	4b28      	ldr	r3, [pc, #160]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b46:	691b      	ldr	r3, [r3, #16]
 8004b48:	0a1b      	lsrs	r3, r3, #8
 8004b4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b4e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	68fa      	ldr	r2, [r7, #12]
 8004b54:	fb03 f202 	mul.w	r2, r3, r2
 8004b58:	4b23      	ldr	r3, [pc, #140]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	091b      	lsrs	r3, r3, #4
 8004b5e:	f003 0307 	and.w	r3, r3, #7
 8004b62:	3301      	adds	r3, #1
 8004b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b68:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	0e5b      	lsrs	r3, r3, #25
 8004b70:	f003 0303 	and.w	r3, r3, #3
 8004b74:	3301      	adds	r3, #1
 8004b76:	005b      	lsls	r3, r3, #1
 8004b78:	69ba      	ldr	r2, [r7, #24]
 8004b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b7e:	61fb      	str	r3, [r7, #28]
          break;
 8004b80:	e02d      	b.n	8004bde <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8004b82:	4b19      	ldr	r3, [pc, #100]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b8e:	d128      	bne.n	8004be2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8004b90:	4b15      	ldr	r3, [pc, #84]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b92:	695b      	ldr	r3, [r3, #20]
 8004b94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d022      	beq.n	8004be2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004b9c:	4b12      	ldr	r3, [pc, #72]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b9e:	695b      	ldr	r3, [r3, #20]
 8004ba0:	0a1b      	lsrs	r3, r3, #8
 8004ba2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ba6:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	68fa      	ldr	r2, [r7, #12]
 8004bac:	fb03 f202 	mul.w	r2, r3, r2
 8004bb0:	4b0d      	ldr	r3, [pc, #52]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	091b      	lsrs	r3, r3, #4
 8004bb6:	f003 0307 	and.w	r3, r3, #7
 8004bba:	3301      	adds	r3, #1
 8004bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc0:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8004bc2:	4b09      	ldr	r3, [pc, #36]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	0e5b      	lsrs	r3, r3, #25
 8004bc8:	f003 0303 	and.w	r3, r3, #3
 8004bcc:	3301      	adds	r3, #1
 8004bce:	005b      	lsls	r3, r3, #1
 8004bd0:	69ba      	ldr	r2, [r7, #24]
 8004bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bd6:	61fb      	str	r3, [r7, #28]
          break;
 8004bd8:	e003      	b.n	8004be2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8004bda:	bf00      	nop
 8004bdc:	e15c      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004bde:	bf00      	nop
 8004be0:	e15a      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004be2:	bf00      	nop
        break;
 8004be4:	e158      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004be6:	bf00      	nop
 8004be8:	40021000 	.word	0x40021000
 8004bec:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8004bf0:	4b9d      	ldr	r3, [pc, #628]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004bfa:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d103      	bne.n	8004c0a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8004c02:	f7ff f885 	bl	8003d10 <HAL_RCC_GetPCLK2Freq>
 8004c06:	61f8      	str	r0, [r7, #28]
        break;
 8004c08:	e146      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8004c0a:	f7fe ffd3 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8004c0e:	61f8      	str	r0, [r7, #28]
        break;
 8004c10:	e142      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004c12:	4b95      	ldr	r3, [pc, #596]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c18:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004c1c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c24:	d013      	beq.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c2c:	d819      	bhi.n	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d004      	beq.n	8004c3e <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c3a:	d004      	beq.n	8004c46 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004c3c:	e011      	b.n	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c3e:	f7ff f851 	bl	8003ce4 <HAL_RCC_GetPCLK1Freq>
 8004c42:	61f8      	str	r0, [r7, #28]
          break;
 8004c44:	e010      	b.n	8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8004c46:	f7fe ffb5 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8004c4a:	61f8      	str	r0, [r7, #28]
          break;
 8004c4c:	e00c      	b.n	8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c4e:	4b86      	ldr	r3, [pc, #536]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c5a:	d104      	bne.n	8004c66 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004c5c:	4b83      	ldr	r3, [pc, #524]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004c5e:	61fb      	str	r3, [r7, #28]
          break;
 8004c60:	e001      	b.n	8004c66 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8004c62:	bf00      	nop
 8004c64:	e118      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c66:	bf00      	nop
        break;
 8004c68:	e116      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004c6a:	4b7f      	ldr	r3, [pc, #508]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c70:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004c74:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c7c:	d013      	beq.n	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c84:	d819      	bhi.n	8004cba <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d004      	beq.n	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c92:	d004      	beq.n	8004c9e <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8004c94:	e011      	b.n	8004cba <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c96:	f7ff f825 	bl	8003ce4 <HAL_RCC_GetPCLK1Freq>
 8004c9a:	61f8      	str	r0, [r7, #28]
          break;
 8004c9c:	e010      	b.n	8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004c9e:	f7fe ff89 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8004ca2:	61f8      	str	r0, [r7, #28]
          break;
 8004ca4:	e00c      	b.n	8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ca6:	4b70      	ldr	r3, [pc, #448]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cb2:	d104      	bne.n	8004cbe <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8004cb4:	4b6d      	ldr	r3, [pc, #436]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004cb6:	61fb      	str	r3, [r7, #28]
          break;
 8004cb8:	e001      	b.n	8004cbe <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8004cba:	bf00      	nop
 8004cbc:	e0ec      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004cbe:	bf00      	nop
        break;
 8004cc0:	e0ea      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004cc2:	4b69      	ldr	r3, [pc, #420]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cc8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ccc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004cd4:	d013      	beq.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004cdc:	d819      	bhi.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d004      	beq.n	8004cee <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cea:	d004      	beq.n	8004cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8004cec:	e011      	b.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004cee:	f7fe fff9 	bl	8003ce4 <HAL_RCC_GetPCLK1Freq>
 8004cf2:	61f8      	str	r0, [r7, #28]
          break;
 8004cf4:	e010      	b.n	8004d18 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8004cf6:	f7fe ff5d 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8004cfa:	61f8      	str	r0, [r7, #28]
          break;
 8004cfc:	e00c      	b.n	8004d18 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004cfe:	4b5a      	ldr	r3, [pc, #360]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d0a:	d104      	bne.n	8004d16 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8004d0c:	4b57      	ldr	r3, [pc, #348]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004d0e:	61fb      	str	r3, [r7, #28]
          break;
 8004d10:	e001      	b.n	8004d16 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8004d12:	bf00      	nop
 8004d14:	e0c0      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d16:	bf00      	nop
        break;
 8004d18:	e0be      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004d1a:	4b53      	ldr	r3, [pc, #332]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d20:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004d24:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004d2c:	d02c      	beq.n	8004d88 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004d34:	d833      	bhi.n	8004d9e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004d3c:	d01a      	beq.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004d44:	d82b      	bhi.n	8004d9e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d004      	beq.n	8004d56 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004d52:	d004      	beq.n	8004d5e <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8004d54:	e023      	b.n	8004d9e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004d56:	f7fe ffc5 	bl	8003ce4 <HAL_RCC_GetPCLK1Freq>
 8004d5a:	61f8      	str	r0, [r7, #28]
          break;
 8004d5c:	e026      	b.n	8004dac <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004d5e:	4b42      	ldr	r3, [pc, #264]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004d60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d64:	f003 0302 	and.w	r3, r3, #2
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d11a      	bne.n	8004da2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8004d6c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004d70:	61fb      	str	r3, [r7, #28]
          break;
 8004d72:	e016      	b.n	8004da2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d74:	4b3c      	ldr	r3, [pc, #240]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d80:	d111      	bne.n	8004da6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8004d82:	4b3a      	ldr	r3, [pc, #232]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004d84:	61fb      	str	r3, [r7, #28]
          break;
 8004d86:	e00e      	b.n	8004da6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004d88:	4b37      	ldr	r3, [pc, #220]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d8e:	f003 0302 	and.w	r3, r3, #2
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d109      	bne.n	8004daa <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8004d96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d9a:	61fb      	str	r3, [r7, #28]
          break;
 8004d9c:	e005      	b.n	8004daa <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8004d9e:	bf00      	nop
 8004da0:	e07a      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004da2:	bf00      	nop
 8004da4:	e078      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004da6:	bf00      	nop
 8004da8:	e076      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004daa:	bf00      	nop
        break;
 8004dac:	e074      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004dae:	4b2e      	ldr	r3, [pc, #184]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004db4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004db8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004dc0:	d02c      	beq.n	8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004dc8:	d833      	bhi.n	8004e32 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004dd0:	d01a      	beq.n	8004e08 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004dd8:	d82b      	bhi.n	8004e32 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d004      	beq.n	8004dea <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004de6:	d004      	beq.n	8004df2 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8004de8:	e023      	b.n	8004e32 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004dea:	f7fe ff7b 	bl	8003ce4 <HAL_RCC_GetPCLK1Freq>
 8004dee:	61f8      	str	r0, [r7, #28]
          break;
 8004df0:	e026      	b.n	8004e40 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004df2:	4b1d      	ldr	r3, [pc, #116]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004df4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004df8:	f003 0302 	and.w	r3, r3, #2
 8004dfc:	2b02      	cmp	r3, #2
 8004dfe:	d11a      	bne.n	8004e36 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8004e00:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004e04:	61fb      	str	r3, [r7, #28]
          break;
 8004e06:	e016      	b.n	8004e36 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e08:	4b17      	ldr	r3, [pc, #92]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e14:	d111      	bne.n	8004e3a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8004e16:	4b15      	ldr	r3, [pc, #84]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004e18:	61fb      	str	r3, [r7, #28]
          break;
 8004e1a:	e00e      	b.n	8004e3a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004e1c:	4b12      	ldr	r3, [pc, #72]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e22:	f003 0302 	and.w	r3, r3, #2
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d109      	bne.n	8004e3e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8004e2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e2e:	61fb      	str	r3, [r7, #28]
          break;
 8004e30:	e005      	b.n	8004e3e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8004e32:	bf00      	nop
 8004e34:	e030      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e36:	bf00      	nop
 8004e38:	e02e      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e3a:	bf00      	nop
 8004e3c:	e02c      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e3e:	bf00      	nop
        break;
 8004e40:	e02a      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8004e42:	4b09      	ldr	r3, [pc, #36]	@ (8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e48:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004e4c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d004      	beq.n	8004e5e <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e5a:	d009      	beq.n	8004e70 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8004e5c:	e012      	b.n	8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004e5e:	f7fe ff41 	bl	8003ce4 <HAL_RCC_GetPCLK1Freq>
 8004e62:	61f8      	str	r0, [r7, #28]
          break;
 8004e64:	e00e      	b.n	8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8004e66:	bf00      	nop
 8004e68:	40021000 	.word	0x40021000
 8004e6c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e70:	4b0c      	ldr	r3, [pc, #48]	@ (8004ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e7c:	d101      	bne.n	8004e82 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8004e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8004e80:	61fb      	str	r3, [r7, #28]
          break;
 8004e82:	bf00      	nop
        break;
 8004e84:	e008      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004e86:	bf00      	nop
 8004e88:	e006      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004e8a:	bf00      	nop
 8004e8c:	e004      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004e8e:	bf00      	nop
 8004e90:	e002      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004e92:	bf00      	nop
 8004e94:	e000      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004e96:	bf00      	nop
    }
  }

  return(frequency);
 8004e98:	69fb      	ldr	r3, [r7, #28]
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3720      	adds	r7, #32
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	40021000 	.word	0x40021000
 8004ea8:	00f42400 	.word	0x00f42400

08004eac <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004eba:	4b75      	ldr	r3, [pc, #468]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ebc:	68db      	ldr	r3, [r3, #12]
 8004ebe:	f003 0303 	and.w	r3, r3, #3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d018      	beq.n	8004ef8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004ec6:	4b72      	ldr	r3, [pc, #456]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	f003 0203 	and.w	r2, r3, #3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d10d      	bne.n	8004ef2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
       ||
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d009      	beq.n	8004ef2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004ede:	4b6c      	ldr	r3, [pc, #432]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	091b      	lsrs	r3, r3, #4
 8004ee4:	f003 0307 	and.w	r3, r3, #7
 8004ee8:	1c5a      	adds	r2, r3, #1
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	685b      	ldr	r3, [r3, #4]
       ||
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d047      	beq.n	8004f82 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	73fb      	strb	r3, [r7, #15]
 8004ef6:	e044      	b.n	8004f82 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	2b03      	cmp	r3, #3
 8004efe:	d018      	beq.n	8004f32 <RCCEx_PLLSAI1_Config+0x86>
 8004f00:	2b03      	cmp	r3, #3
 8004f02:	d825      	bhi.n	8004f50 <RCCEx_PLLSAI1_Config+0xa4>
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d002      	beq.n	8004f0e <RCCEx_PLLSAI1_Config+0x62>
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d009      	beq.n	8004f20 <RCCEx_PLLSAI1_Config+0x74>
 8004f0c:	e020      	b.n	8004f50 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f0e:	4b60      	ldr	r3, [pc, #384]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d11d      	bne.n	8004f56 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f1e:	e01a      	b.n	8004f56 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f20:	4b5b      	ldr	r3, [pc, #364]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d116      	bne.n	8004f5a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f30:	e013      	b.n	8004f5a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f32:	4b57      	ldr	r3, [pc, #348]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d10f      	bne.n	8004f5e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f3e:	4b54      	ldr	r3, [pc, #336]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d109      	bne.n	8004f5e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f4e:	e006      	b.n	8004f5e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	73fb      	strb	r3, [r7, #15]
      break;
 8004f54:	e004      	b.n	8004f60 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004f56:	bf00      	nop
 8004f58:	e002      	b.n	8004f60 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004f5a:	bf00      	nop
 8004f5c:	e000      	b.n	8004f60 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004f5e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f60:	7bfb      	ldrb	r3, [r7, #15]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10d      	bne.n	8004f82 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004f66:	4b4a      	ldr	r3, [pc, #296]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6819      	ldr	r1, [r3, #0]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	3b01      	subs	r3, #1
 8004f78:	011b      	lsls	r3, r3, #4
 8004f7a:	430b      	orrs	r3, r1
 8004f7c:	4944      	ldr	r1, [pc, #272]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004f82:	7bfb      	ldrb	r3, [r7, #15]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d17d      	bne.n	8005084 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004f88:	4b41      	ldr	r3, [pc, #260]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a40      	ldr	r2, [pc, #256]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f8e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f94:	f7fc fd30 	bl	80019f8 <HAL_GetTick>
 8004f98:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f9a:	e009      	b.n	8004fb0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f9c:	f7fc fd2c 	bl	80019f8 <HAL_GetTick>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	1ad3      	subs	r3, r2, r3
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d902      	bls.n	8004fb0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004faa:	2303      	movs	r3, #3
 8004fac:	73fb      	strb	r3, [r7, #15]
        break;
 8004fae:	e005      	b.n	8004fbc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004fb0:	4b37      	ldr	r3, [pc, #220]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1ef      	bne.n	8004f9c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004fbc:	7bfb      	ldrb	r3, [r7, #15]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d160      	bne.n	8005084 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d111      	bne.n	8004fec <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004fc8:	4b31      	ldr	r3, [pc, #196]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004fd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	6892      	ldr	r2, [r2, #8]
 8004fd8:	0211      	lsls	r1, r2, #8
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	68d2      	ldr	r2, [r2, #12]
 8004fde:	0912      	lsrs	r2, r2, #4
 8004fe0:	0452      	lsls	r2, r2, #17
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	492a      	ldr	r1, [pc, #168]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	610b      	str	r3, [r1, #16]
 8004fea:	e027      	b.n	800503c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d112      	bne.n	8005018 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ff2:	4b27      	ldr	r3, [pc, #156]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004ffa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	6892      	ldr	r2, [r2, #8]
 8005002:	0211      	lsls	r1, r2, #8
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	6912      	ldr	r2, [r2, #16]
 8005008:	0852      	lsrs	r2, r2, #1
 800500a:	3a01      	subs	r2, #1
 800500c:	0552      	lsls	r2, r2, #21
 800500e:	430a      	orrs	r2, r1
 8005010:	491f      	ldr	r1, [pc, #124]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005012:	4313      	orrs	r3, r2
 8005014:	610b      	str	r3, [r1, #16]
 8005016:	e011      	b.n	800503c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005018:	4b1d      	ldr	r3, [pc, #116]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 800501a:	691b      	ldr	r3, [r3, #16]
 800501c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005020:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	6892      	ldr	r2, [r2, #8]
 8005028:	0211      	lsls	r1, r2, #8
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	6952      	ldr	r2, [r2, #20]
 800502e:	0852      	lsrs	r2, r2, #1
 8005030:	3a01      	subs	r2, #1
 8005032:	0652      	lsls	r2, r2, #25
 8005034:	430a      	orrs	r2, r1
 8005036:	4916      	ldr	r1, [pc, #88]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005038:	4313      	orrs	r3, r2
 800503a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800503c:	4b14      	ldr	r3, [pc, #80]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a13      	ldr	r2, [pc, #76]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005042:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005046:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005048:	f7fc fcd6 	bl	80019f8 <HAL_GetTick>
 800504c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800504e:	e009      	b.n	8005064 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005050:	f7fc fcd2 	bl	80019f8 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b02      	cmp	r3, #2
 800505c:	d902      	bls.n	8005064 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	73fb      	strb	r3, [r7, #15]
          break;
 8005062:	e005      	b.n	8005070 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005064:	4b0a      	ldr	r3, [pc, #40]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d0ef      	beq.n	8005050 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005070:	7bfb      	ldrb	r3, [r7, #15]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d106      	bne.n	8005084 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005076:	4b06      	ldr	r3, [pc, #24]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005078:	691a      	ldr	r2, [r3, #16]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	699b      	ldr	r3, [r3, #24]
 800507e:	4904      	ldr	r1, [pc, #16]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005080:	4313      	orrs	r3, r2
 8005082:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005084:	7bfb      	ldrb	r3, [r7, #15]
}
 8005086:	4618      	mov	r0, r3
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	40021000 	.word	0x40021000

08005094 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b084      	sub	sp, #16
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800509e:	2300      	movs	r3, #0
 80050a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80050a2:	4b6a      	ldr	r3, [pc, #424]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	f003 0303 	and.w	r3, r3, #3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d018      	beq.n	80050e0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80050ae:	4b67      	ldr	r3, [pc, #412]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	f003 0203 	and.w	r2, r3, #3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d10d      	bne.n	80050da <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
       ||
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d009      	beq.n	80050da <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80050c6:	4b61      	ldr	r3, [pc, #388]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	091b      	lsrs	r3, r3, #4
 80050cc:	f003 0307 	and.w	r3, r3, #7
 80050d0:	1c5a      	adds	r2, r3, #1
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	685b      	ldr	r3, [r3, #4]
       ||
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d047      	beq.n	800516a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	73fb      	strb	r3, [r7, #15]
 80050de:	e044      	b.n	800516a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2b03      	cmp	r3, #3
 80050e6:	d018      	beq.n	800511a <RCCEx_PLLSAI2_Config+0x86>
 80050e8:	2b03      	cmp	r3, #3
 80050ea:	d825      	bhi.n	8005138 <RCCEx_PLLSAI2_Config+0xa4>
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d002      	beq.n	80050f6 <RCCEx_PLLSAI2_Config+0x62>
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d009      	beq.n	8005108 <RCCEx_PLLSAI2_Config+0x74>
 80050f4:	e020      	b.n	8005138 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80050f6:	4b55      	ldr	r3, [pc, #340]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 0302 	and.w	r3, r3, #2
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d11d      	bne.n	800513e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005106:	e01a      	b.n	800513e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005108:	4b50      	ldr	r3, [pc, #320]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005110:	2b00      	cmp	r3, #0
 8005112:	d116      	bne.n	8005142 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005118:	e013      	b.n	8005142 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800511a:	4b4c      	ldr	r3, [pc, #304]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10f      	bne.n	8005146 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005126:	4b49      	ldr	r3, [pc, #292]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d109      	bne.n	8005146 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005136:	e006      	b.n	8005146 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	73fb      	strb	r3, [r7, #15]
      break;
 800513c:	e004      	b.n	8005148 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800513e:	bf00      	nop
 8005140:	e002      	b.n	8005148 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005142:	bf00      	nop
 8005144:	e000      	b.n	8005148 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005146:	bf00      	nop
    }

    if(status == HAL_OK)
 8005148:	7bfb      	ldrb	r3, [r7, #15]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d10d      	bne.n	800516a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800514e:	4b3f      	ldr	r3, [pc, #252]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6819      	ldr	r1, [r3, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	3b01      	subs	r3, #1
 8005160:	011b      	lsls	r3, r3, #4
 8005162:	430b      	orrs	r3, r1
 8005164:	4939      	ldr	r1, [pc, #228]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005166:	4313      	orrs	r3, r2
 8005168:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800516a:	7bfb      	ldrb	r3, [r7, #15]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d167      	bne.n	8005240 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005170:	4b36      	ldr	r3, [pc, #216]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a35      	ldr	r2, [pc, #212]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005176:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800517a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800517c:	f7fc fc3c 	bl	80019f8 <HAL_GetTick>
 8005180:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005182:	e009      	b.n	8005198 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005184:	f7fc fc38 	bl	80019f8 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	2b02      	cmp	r3, #2
 8005190:	d902      	bls.n	8005198 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	73fb      	strb	r3, [r7, #15]
        break;
 8005196:	e005      	b.n	80051a4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005198:	4b2c      	ldr	r3, [pc, #176]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d1ef      	bne.n	8005184 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80051a4:	7bfb      	ldrb	r3, [r7, #15]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d14a      	bne.n	8005240 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d111      	bne.n	80051d4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80051b0:	4b26      	ldr	r3, [pc, #152]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 80051b2:	695b      	ldr	r3, [r3, #20]
 80051b4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80051b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	6892      	ldr	r2, [r2, #8]
 80051c0:	0211      	lsls	r1, r2, #8
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	68d2      	ldr	r2, [r2, #12]
 80051c6:	0912      	lsrs	r2, r2, #4
 80051c8:	0452      	lsls	r2, r2, #17
 80051ca:	430a      	orrs	r2, r1
 80051cc:	491f      	ldr	r1, [pc, #124]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 80051ce:	4313      	orrs	r3, r2
 80051d0:	614b      	str	r3, [r1, #20]
 80051d2:	e011      	b.n	80051f8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80051d4:	4b1d      	ldr	r3, [pc, #116]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 80051d6:	695b      	ldr	r3, [r3, #20]
 80051d8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80051dc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	6892      	ldr	r2, [r2, #8]
 80051e4:	0211      	lsls	r1, r2, #8
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	6912      	ldr	r2, [r2, #16]
 80051ea:	0852      	lsrs	r2, r2, #1
 80051ec:	3a01      	subs	r2, #1
 80051ee:	0652      	lsls	r2, r2, #25
 80051f0:	430a      	orrs	r2, r1
 80051f2:	4916      	ldr	r1, [pc, #88]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 80051f4:	4313      	orrs	r3, r2
 80051f6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80051f8:	4b14      	ldr	r3, [pc, #80]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a13      	ldr	r2, [pc, #76]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 80051fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005202:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005204:	f7fc fbf8 	bl	80019f8 <HAL_GetTick>
 8005208:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800520a:	e009      	b.n	8005220 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800520c:	f7fc fbf4 	bl	80019f8 <HAL_GetTick>
 8005210:	4602      	mov	r2, r0
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	2b02      	cmp	r3, #2
 8005218:	d902      	bls.n	8005220 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	73fb      	strb	r3, [r7, #15]
          break;
 800521e:	e005      	b.n	800522c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005220:	4b0a      	ldr	r3, [pc, #40]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005228:	2b00      	cmp	r3, #0
 800522a:	d0ef      	beq.n	800520c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800522c:	7bfb      	ldrb	r3, [r7, #15]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d106      	bne.n	8005240 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005232:	4b06      	ldr	r3, [pc, #24]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005234:	695a      	ldr	r2, [r3, #20]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	695b      	ldr	r3, [r3, #20]
 800523a:	4904      	ldr	r1, [pc, #16]	@ (800524c <RCCEx_PLLSAI2_Config+0x1b8>)
 800523c:	4313      	orrs	r3, r2
 800523e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005240:	7bfb      	ldrb	r3, [r7, #15]
}
 8005242:	4618      	mov	r0, r3
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
 800524a:	bf00      	nop
 800524c:	40021000 	.word	0x40021000

08005250 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8005250:	b480      	push	{r7}
 8005252:	b089      	sub	sp, #36	@ 0x24
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800525a:	2300      	movs	r3, #0
 800525c:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800525e:	2300      	movs	r3, #0
 8005260:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8005262:	2300      	movs	r3, #0
 8005264:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800526c:	d10c      	bne.n	8005288 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800526e:	4b6e      	ldr	r3, [pc, #440]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005270:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005274:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005278:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800527a:	69bb      	ldr	r3, [r7, #24]
 800527c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005280:	d112      	bne.n	80052a8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005282:	4b6a      	ldr	r3, [pc, #424]	@ (800542c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005284:	61fb      	str	r3, [r7, #28]
 8005286:	e00f      	b.n	80052a8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800528e:	d10b      	bne.n	80052a8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005290:	4b65      	ldr	r3, [pc, #404]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005296:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800529a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80052a2:	d101      	bne.n	80052a8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80052a4:	4b61      	ldr	r3, [pc, #388]	@ (800542c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80052a6:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	f040 80b4 	bne.w	8005418 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80052ba:	d003      	beq.n	80052c4 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052c2:	d135      	bne.n	8005330 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80052c4:	4b58      	ldr	r3, [pc, #352]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052d0:	f040 80a1 	bne.w	8005416 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80052d4:	4b54      	ldr	r3, [pc, #336]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 809a 	beq.w	8005416 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80052e2:	4b51      	ldr	r3, [pc, #324]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	091b      	lsrs	r3, r3, #4
 80052e8:	f003 0307 	and.w	r3, r3, #7
 80052ec:	3301      	adds	r3, #1
 80052ee:	693a      	ldr	r2, [r7, #16]
 80052f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052f4:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80052f6:	4b4c      	ldr	r3, [pc, #304]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	0a1b      	lsrs	r3, r3, #8
 80052fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005300:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d10a      	bne.n	800531e <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8005308:	4b47      	ldr	r3, [pc, #284]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005310:	2b00      	cmp	r3, #0
 8005312:	d002      	beq.n	800531a <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8005314:	2311      	movs	r3, #17
 8005316:	617b      	str	r3, [r7, #20]
 8005318:	e001      	b.n	800531e <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 800531a:	2307      	movs	r3, #7
 800531c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	fb03 f202 	mul.w	r2, r3, r2
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	fbb2 f3f3 	udiv	r3, r2, r3
 800532c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800532e:	e072      	b.n	8005416 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8005330:	69bb      	ldr	r3, [r7, #24]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d133      	bne.n	800539e <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8005336:	4b3c      	ldr	r3, [pc, #240]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800533e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005342:	d169      	bne.n	8005418 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005344:	4b38      	ldr	r3, [pc, #224]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800534c:	2b00      	cmp	r3, #0
 800534e:	d063      	beq.n	8005418 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005350:	4b35      	ldr	r3, [pc, #212]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	091b      	lsrs	r3, r3, #4
 8005356:	f003 0307 	and.w	r3, r3, #7
 800535a:	3301      	adds	r3, #1
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005362:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005364:	4b30      	ldr	r3, [pc, #192]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005366:	691b      	ldr	r3, [r3, #16]
 8005368:	0a1b      	lsrs	r3, r3, #8
 800536a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800536e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d10a      	bne.n	800538c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005376:	4b2c      	ldr	r3, [pc, #176]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800537e:	2b00      	cmp	r3, #0
 8005380:	d002      	beq.n	8005388 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8005382:	2311      	movs	r3, #17
 8005384:	617b      	str	r3, [r7, #20]
 8005386:	e001      	b.n	800538c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005388:	2307      	movs	r3, #7
 800538a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	fb03 f202 	mul.w	r2, r3, r2
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	fbb2 f3f3 	udiv	r3, r2, r3
 800539a:	61fb      	str	r3, [r7, #28]
 800539c:	e03c      	b.n	8005418 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800539e:	69bb      	ldr	r3, [r7, #24]
 80053a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053a4:	d003      	beq.n	80053ae <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 80053a6:	69bb      	ldr	r3, [r7, #24]
 80053a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80053ac:	d134      	bne.n	8005418 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80053ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80053b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053ba:	d12d      	bne.n	8005418 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80053bc:	4b1a      	ldr	r3, [pc, #104]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d027      	beq.n	8005418 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80053c8:	4b17      	ldr	r3, [pc, #92]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	091b      	lsrs	r3, r3, #4
 80053ce:	f003 0307 	and.w	r3, r3, #7
 80053d2:	3301      	adds	r3, #1
 80053d4:	693a      	ldr	r2, [r7, #16]
 80053d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053da:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80053dc:	4b12      	ldr	r3, [pc, #72]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80053de:	695b      	ldr	r3, [r3, #20]
 80053e0:	0a1b      	lsrs	r3, r3, #8
 80053e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053e6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10a      	bne.n	8005404 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80053ee:	4b0e      	ldr	r3, [pc, #56]	@ (8005428 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80053f0:	695b      	ldr	r3, [r3, #20]
 80053f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d002      	beq.n	8005400 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80053fa:	2311      	movs	r3, #17
 80053fc:	617b      	str	r3, [r7, #20]
 80053fe:	e001      	b.n	8005404 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8005400:	2307      	movs	r3, #7
 8005402:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	fb03 f202 	mul.w	r2, r3, r2
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005412:	61fb      	str	r3, [r7, #28]
 8005414:	e000      	b.n	8005418 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005416:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8005418:	69fb      	ldr	r3, [r7, #28]
}
 800541a:	4618      	mov	r0, r3
 800541c:	3724      	adds	r7, #36	@ 0x24
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr
 8005426:	bf00      	nop
 8005428:	40021000 	.word	0x40021000
 800542c:	001fff68 	.word	0x001fff68

08005430 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b086      	sub	sp, #24
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
 800543c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	2b02      	cmp	r3, #2
 8005442:	d904      	bls.n	800544e <HAL_SAI_InitProtocol+0x1e>
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	3b03      	subs	r3, #3
 8005448:	2b01      	cmp	r3, #1
 800544a:	d812      	bhi.n	8005472 <HAL_SAI_InitProtocol+0x42>
 800544c:	e008      	b.n	8005460 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	68b9      	ldr	r1, [r7, #8]
 8005454:	68f8      	ldr	r0, [r7, #12]
 8005456:	f000 fcf5 	bl	8005e44 <SAI_InitI2S>
 800545a:	4603      	mov	r3, r0
 800545c:	75fb      	strb	r3, [r7, #23]
      break;
 800545e:	e00b      	b.n	8005478 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	68b9      	ldr	r1, [r7, #8]
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f000 fd9e 	bl	8005fa8 <SAI_InitPCM>
 800546c:	4603      	mov	r3, r0
 800546e:	75fb      	strb	r3, [r7, #23]
      break;
 8005470:	e002      	b.n	8005478 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	75fb      	strb	r3, [r7, #23]
      break;
 8005476:	bf00      	nop
  }

  if (status == HAL_OK)
 8005478:	7dfb      	ldrb	r3, [r7, #23]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d104      	bne.n	8005488 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f000 f808 	bl	8005494 <HAL_SAI_Init>
 8005484:	4603      	mov	r3, r0
 8005486:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005488:	7dfb      	ldrb	r3, [r7, #23]
}
 800548a:	4618      	mov	r0, r3
 800548c:	3718      	adds	r7, #24
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
	...

08005494 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b088      	sub	sp, #32
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d101      	bne.n	80054a6 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e155      	b.n	8005752 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d106      	bne.n	80054c0 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f7fb fdfc 	bl	80010b8 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f000 fe2b 	bl	800611c <SAI_Disable>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d001      	beq.n	80054d0 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e140      	b.n	8005752 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2202      	movs	r2, #2
 80054d4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d00c      	beq.n	80054fa <HAL_SAI_Init+0x66>
 80054e0:	2b02      	cmp	r3, #2
 80054e2:	d80d      	bhi.n	8005500 <HAL_SAI_Init+0x6c>
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d002      	beq.n	80054ee <HAL_SAI_Init+0x5a>
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d003      	beq.n	80054f4 <HAL_SAI_Init+0x60>
 80054ec:	e008      	b.n	8005500 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80054ee:	2300      	movs	r3, #0
 80054f0:	61fb      	str	r3, [r7, #28]
      break;
 80054f2:	e008      	b.n	8005506 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80054f4:	2310      	movs	r3, #16
 80054f6:	61fb      	str	r3, [r7, #28]
      break;
 80054f8:	e005      	b.n	8005506 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80054fa:	2320      	movs	r3, #32
 80054fc:	61fb      	str	r3, [r7, #28]
      break;
 80054fe:	e002      	b.n	8005506 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8005500:	2300      	movs	r3, #0
 8005502:	61fb      	str	r3, [r7, #28]
      break;
 8005504:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	2b03      	cmp	r3, #3
 800550c:	d81d      	bhi.n	800554a <HAL_SAI_Init+0xb6>
 800550e:	a201      	add	r2, pc, #4	@ (adr r2, 8005514 <HAL_SAI_Init+0x80>)
 8005510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005514:	08005525 	.word	0x08005525
 8005518:	0800552b 	.word	0x0800552b
 800551c:	08005533 	.word	0x08005533
 8005520:	0800553b 	.word	0x0800553b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005524:	2300      	movs	r3, #0
 8005526:	617b      	str	r3, [r7, #20]
      break;
 8005528:	e012      	b.n	8005550 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800552a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800552e:	617b      	str	r3, [r7, #20]
      break;
 8005530:	e00e      	b.n	8005550 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005532:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005536:	617b      	str	r3, [r7, #20]
      break;
 8005538:	e00a      	b.n	8005550 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800553a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800553e:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	f043 0301 	orr.w	r3, r3, #1
 8005546:	61fb      	str	r3, [r7, #28]
      break;
 8005548:	e002      	b.n	8005550 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800554a:	2300      	movs	r3, #0
 800554c:	617b      	str	r3, [r7, #20]
      break;
 800554e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a81      	ldr	r2, [pc, #516]	@ (800575c <HAL_SAI_Init+0x2c8>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d004      	beq.n	8005564 <HAL_SAI_Init+0xd0>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a80      	ldr	r2, [pc, #512]	@ (8005760 <HAL_SAI_Init+0x2cc>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d103      	bne.n	800556c <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005564:	4a7f      	ldr	r2, [pc, #508]	@ (8005764 <HAL_SAI_Init+0x2d0>)
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	6013      	str	r3, [r2, #0]
 800556a:	e002      	b.n	8005572 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800556c:	4a7e      	ldr	r2, [pc, #504]	@ (8005768 <HAL_SAI_Init+0x2d4>)
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	69db      	ldr	r3, [r3, #28]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d041      	beq.n	80055fe <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a77      	ldr	r2, [pc, #476]	@ (800575c <HAL_SAI_Init+0x2c8>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d004      	beq.n	800558e <HAL_SAI_Init+0xfa>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a75      	ldr	r2, [pc, #468]	@ (8005760 <HAL_SAI_Init+0x2cc>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d105      	bne.n	800559a <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800558e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005592:	f7fe ff1d 	bl	80043d0 <HAL_RCCEx_GetPeriphCLKFreq>
 8005596:	6138      	str	r0, [r7, #16]
 8005598:	e004      	b.n	80055a4 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800559a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800559e:	f7fe ff17 	bl	80043d0 <HAL_RCCEx_GetPeriphCLKFreq>
 80055a2:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	4613      	mov	r3, r2
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	4413      	add	r3, r2
 80055ac:	005b      	lsls	r3, r3, #1
 80055ae:	461a      	mov	r2, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	69db      	ldr	r3, [r3, #28]
 80055b4:	025b      	lsls	r3, r3, #9
 80055b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80055ba:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	4a6b      	ldr	r2, [pc, #428]	@ (800576c <HAL_SAI_Init+0x2d8>)
 80055c0:	fba2 2303 	umull	r2, r3, r2, r3
 80055c4:	08da      	lsrs	r2, r3, #3
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80055ca:	68f9      	ldr	r1, [r7, #12]
 80055cc:	4b67      	ldr	r3, [pc, #412]	@ (800576c <HAL_SAI_Init+0x2d8>)
 80055ce:	fba3 2301 	umull	r2, r3, r3, r1
 80055d2:	08da      	lsrs	r2, r3, #3
 80055d4:	4613      	mov	r3, r2
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	4413      	add	r3, r2
 80055da:	005b      	lsls	r3, r3, #1
 80055dc:	1aca      	subs	r2, r1, r3
 80055de:	2a08      	cmp	r2, #8
 80055e0:	d904      	bls.n	80055ec <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a1b      	ldr	r3, [r3, #32]
 80055e6:	1c5a      	adds	r2, r3, #1
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055f0:	2b04      	cmp	r3, #4
 80055f2:	d104      	bne.n	80055fe <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6a1b      	ldr	r3, [r3, #32]
 80055f8:	085a      	lsrs	r2, r3, #1
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d003      	beq.n	800560e <HAL_SAI_Init+0x17a>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	2b02      	cmp	r3, #2
 800560c:	d109      	bne.n	8005622 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005612:	2b01      	cmp	r3, #1
 8005614:	d101      	bne.n	800561a <HAL_SAI_Init+0x186>
 8005616:	2300      	movs	r3, #0
 8005618:	e001      	b.n	800561e <HAL_SAI_Init+0x18a>
 800561a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800561e:	61bb      	str	r3, [r7, #24]
 8005620:	e008      	b.n	8005634 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005626:	2b01      	cmp	r3, #1
 8005628:	d102      	bne.n	8005630 <HAL_SAI_Init+0x19c>
 800562a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800562e:	e000      	b.n	8005632 <HAL_SAI_Init+0x19e>
 8005630:	2300      	movs	r3, #0
 8005632:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	6819      	ldr	r1, [r3, #0]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	4b4c      	ldr	r3, [pc, #304]	@ (8005770 <HAL_SAI_Init+0x2dc>)
 8005640:	400b      	ands	r3, r1
 8005642:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	6819      	ldr	r1, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685a      	ldr	r2, [r3, #4]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005652:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005658:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800565e:	431a      	orrs	r2, r3
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 800566c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005678:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a1b      	ldr	r3, [r3, #32]
 800567e:	051b      	lsls	r3, r3, #20
 8005680:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	430a      	orrs	r2, r1
 8005688:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	6812      	ldr	r2, [r2, #0]
 8005694:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005698:	f023 030f 	bic.w	r3, r3, #15
 800569c:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	6859      	ldr	r1, [r3, #4]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	699a      	ldr	r2, [r3, #24]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ac:	431a      	orrs	r2, r3
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056b2:	431a      	orrs	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	430a      	orrs	r2, r1
 80056ba:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	6899      	ldr	r1, [r3, #8]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	4b2b      	ldr	r3, [pc, #172]	@ (8005774 <HAL_SAI_Init+0x2e0>)
 80056c8:	400b      	ands	r3, r1
 80056ca:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	6899      	ldr	r1, [r3, #8]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d6:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80056dc:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80056e2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80056e8:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ee:	3b01      	subs	r3, #1
 80056f0:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80056f2:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	430a      	orrs	r2, r1
 80056fa:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68d9      	ldr	r1, [r3, #12]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800570a:	400b      	ands	r3, r1
 800570c:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68d9      	ldr	r1, [r3, #12]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800571c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005722:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005724:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800572a:	3b01      	subs	r3, #1
 800572c:	021b      	lsls	r3, r3, #8
 800572e:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	430a      	orrs	r2, r1
 8005736:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2200      	movs	r2, #0
 800574c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8005750:	2300      	movs	r3, #0
}
 8005752:	4618      	mov	r0, r3
 8005754:	3720      	adds	r7, #32
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	40015404 	.word	0x40015404
 8005760:	40015424 	.word	0x40015424
 8005764:	40015400 	.word	0x40015400
 8005768:	40015800 	.word	0x40015800
 800576c:	cccccccd 	.word	0xcccccccd
 8005770:	ff05c010 	.word	0xff05c010
 8005774:	fff88000 	.word	0xfff88000

08005778 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005780:	2300      	movs	r3, #0
 8005782:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800578a:	2b01      	cmp	r3, #1
 800578c:	d101      	bne.n	8005792 <HAL_SAI_Abort+0x1a>
 800578e:	2302      	movs	r3, #2
 8005790:	e053      	b.n	800583a <HAL_SAI_Abort+0xc2>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2201      	movs	r2, #1
 8005796:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 fcbe 	bl	800611c <SAI_Disable>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d001      	beq.n	80057aa <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057b8:	d125      	bne.n	8005806 <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80057c8:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b12      	cmp	r3, #18
 80057d4:	d108      	bne.n	80057e8 <HAL_SAI_Abort+0x70>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d004      	beq.n	80057e8 <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7fc fb62 	bl	8001eac <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	2b22      	cmp	r3, #34	@ 0x22
 80057f2:	d108      	bne.n	8005806 <HAL_SAI_Abort+0x8e>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d004      	beq.n	8005806 <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005800:	4618      	mov	r0, r3
 8005802:	f7fc fb53 	bl	8001eac <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	2200      	movs	r2, #0
 800580c:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005816:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	685a      	ldr	r2, [r3, #4]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f042 0208 	orr.w	r2, r2, #8
 8005826:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8005838:	7bfb      	ldrb	r3, [r7, #15]
}
 800583a:	4618      	mov	r0, r3
 800583c:	3710      	adds	r7, #16
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
	...

08005844 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b086      	sub	sp, #24
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	4613      	mov	r3, r2
 8005850:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8005852:	f7fc f8d1 	bl	80019f8 <HAL_GetTick>
 8005856:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d002      	beq.n	8005864 <HAL_SAI_Transmit_DMA+0x20>
 800585e:	88fb      	ldrh	r3, [r7, #6]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d101      	bne.n	8005868 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e093      	b.n	8005990 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800586e:	b2db      	uxtb	r3, r3
 8005870:	2b01      	cmp	r3, #1
 8005872:	f040 808c 	bne.w	800598e <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800587c:	2b01      	cmp	r3, #1
 800587e:	d101      	bne.n	8005884 <HAL_SAI_Transmit_DMA+0x40>
 8005880:	2302      	movs	r3, #2
 8005882:	e085      	b.n	8005990 <HAL_SAI_Transmit_DMA+0x14c>
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	68ba      	ldr	r2, [r7, #8]
 8005890:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	88fa      	ldrh	r2, [r7, #6]
 8005896:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	88fa      	ldrh	r2, [r7, #6]
 800589e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2212      	movs	r2, #18
 80058ae:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058b6:	4a38      	ldr	r2, [pc, #224]	@ (8005998 <HAL_SAI_Transmit_DMA+0x154>)
 80058b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058be:	4a37      	ldr	r2, [pc, #220]	@ (800599c <HAL_SAI_Transmit_DMA+0x158>)
 80058c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058c6:	4a36      	ldr	r2, [pc, #216]	@ (80059a0 <HAL_SAI_Transmit_DMA+0x15c>)
 80058c8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058ce:	2200      	movs	r2, #0
 80058d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058da:	4619      	mov	r1, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	331c      	adds	r3, #28
 80058e2:	461a      	mov	r2, r3
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80058ea:	f7fc fa7f 	bl	8001dec <HAL_DMA_Start_IT>
 80058ee:	4603      	mov	r3, r0
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d005      	beq.n	8005900 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e047      	b.n	8005990 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005900:	2100      	movs	r1, #0
 8005902:	68f8      	ldr	r0, [r7, #12]
 8005904:	f000 fbd2 	bl	80060ac <SAI_InterruptFlag>
 8005908:	4601      	mov	r1, r0
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	691a      	ldr	r2, [r3, #16]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	430a      	orrs	r2, r1
 8005916:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005926:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005928:	e015      	b.n	8005956 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800592a:	f7fc f865 	bl	80019f8 <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005938:	d90d      	bls.n	8005956 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005940:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005952:	2303      	movs	r3, #3
 8005954:	e01c      	b.n	8005990 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	695b      	ldr	r3, [r3, #20]
 800595c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005960:	2b00      	cmp	r3, #0
 8005962:	d0e2      	beq.n	800592a <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800596e:	2b00      	cmp	r3, #0
 8005970:	d107      	bne.n	8005982 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005980:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800598a:	2300      	movs	r3, #0
 800598c:	e000      	b.n	8005990 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800598e:	2302      	movs	r3, #2
  }
}
 8005990:	4618      	mov	r0, r3
 8005992:	3718      	adds	r7, #24
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}
 8005998:	080061ef 	.word	0x080061ef
 800599c:	08006191 	.word	0x08006191
 80059a0:	08006285 	.word	0x08006285

080059a4 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b084      	sub	sp, #16
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	60b9      	str	r1, [r7, #8]
 80059ae:	4613      	mov	r3, r2
 80059b0:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d002      	beq.n	80059be <HAL_SAI_Receive_DMA+0x1a>
 80059b8:	88fb      	ldrh	r3, [r7, #6]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e074      	b.n	8005aac <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d16d      	bne.n	8005aaa <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d101      	bne.n	80059dc <HAL_SAI_Receive_DMA+0x38>
 80059d8:	2302      	movs	r3, #2
 80059da:	e067      	b.n	8005aac <HAL_SAI_Receive_DMA+0x108>
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	68ba      	ldr	r2, [r7, #8]
 80059e8:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	88fa      	ldrh	r2, [r7, #6]
 80059ee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	88fa      	ldrh	r2, [r7, #6]
 80059f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2222      	movs	r2, #34	@ 0x22
 8005a06:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a0e:	4a29      	ldr	r2, [pc, #164]	@ (8005ab4 <HAL_SAI_Receive_DMA+0x110>)
 8005a10:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a16:	4a28      	ldr	r2, [pc, #160]	@ (8005ab8 <HAL_SAI_Receive_DMA+0x114>)
 8005a18:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a1e:	4a27      	ldr	r2, [pc, #156]	@ (8005abc <HAL_SAI_Receive_DMA+0x118>)
 8005a20:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a26:	2200      	movs	r2, #0
 8005a28:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	331c      	adds	r3, #28
 8005a34:	4619      	mov	r1, r3
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005a42:	f7fc f9d3 	bl	8001dec <HAL_DMA_Start_IT>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d005      	beq.n	8005a58 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e029      	b.n	8005aac <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005a58:	2100      	movs	r1, #0
 8005a5a:	68f8      	ldr	r0, [r7, #12]
 8005a5c:	f000 fb26 	bl	80060ac <SAI_InterruptFlag>
 8005a60:	4601      	mov	r1, r0
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	691a      	ldr	r2, [r3, #16]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	430a      	orrs	r2, r1
 8005a6e:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005a7e:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d107      	bne.n	8005a9e <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005a9c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	e000      	b.n	8005aac <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8005aaa:	2302      	movs	r3, #2
  }
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3710      	adds	r7, #16
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}
 8005ab4:	08006269 	.word	0x08006269
 8005ab8:	0800620b 	.word	0x0800620b
 8005abc:	08006285 	.word	0x08006285

08005ac0 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b086      	sub	sp, #24
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	f000 8192 	beq.w	8005dfa <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	695b      	ldr	r3, [r3, #20]
 8005adc:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	691b      	ldr	r3, [r3, #16]
 8005ae4:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	f003 0308 	and.w	r3, r3, #8
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d009      	beq.n	8005b0c <HAL_SAI_IRQHandler+0x4c>
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	f003 0308 	and.w	r3, r3, #8
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d004      	beq.n	8005b0c <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	4798      	blx	r3
 8005b0a:	e176      	b.n	8005dfa <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	f003 0301 	and.w	r3, r3, #1
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d01e      	beq.n	8005b54 <HAL_SAI_IRQHandler+0x94>
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	f003 0301 	and.w	r3, r3, #1
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d019      	beq.n	8005b54 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2201      	movs	r2, #1
 8005b26:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	2b22      	cmp	r3, #34	@ 0x22
 8005b32:	d101      	bne.n	8005b38 <HAL_SAI_IRQHandler+0x78>
 8005b34:	2301      	movs	r3, #1
 8005b36:	e000      	b.n	8005b3a <HAL_SAI_IRQHandler+0x7a>
 8005b38:	2302      	movs	r3, #2
 8005b3a:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	431a      	orrs	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005b4c:	6878      	ldr	r0, [r7, #4]
 8005b4e:	f000 f96f 	bl	8005e30 <HAL_SAI_ErrorCallback>
 8005b52:	e152      	b.n	8005dfa <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	f003 0302 	and.w	r3, r3, #2
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d011      	beq.n	8005b82 <HAL_SAI_IRQHandler+0xc2>
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	f003 0302 	and.w	r3, r3, #2
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d00c      	beq.n	8005b82 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2202      	movs	r2, #2
 8005b6e:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	f000 8140 	beq.w	8005dfa <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b7e:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8005b80:	e13b      	b.n	8005dfa <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	f003 0320 	and.w	r3, r3, #32
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d055      	beq.n	8005c38 <HAL_SAI_IRQHandler+0x178>
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	f003 0320 	and.w	r3, r3, #32
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d050      	beq.n	8005c38 <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	2220      	movs	r2, #32
 8005b9c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ba4:	f043 0204 	orr.w	r2, r3, #4
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d038      	beq.n	8005c2a <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d016      	beq.n	8005bee <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bc4:	4a8f      	ldr	r2, [pc, #572]	@ (8005e04 <HAL_SAI_IRQHandler+0x344>)
 8005bc6:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f7fc f9ab 	bl	8001f28 <HAL_DMA_Abort_IT>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d00a      	beq.n	8005bee <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bde:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 f921 	bl	8005e30 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	f000 80fc 	beq.w	8005df0 <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bfc:	4a81      	ldr	r2, [pc, #516]	@ (8005e04 <HAL_SAI_IRQHandler+0x344>)
 8005bfe:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c04:	4618      	mov	r0, r3
 8005c06:	f7fc f98f 	bl	8001f28 <HAL_DMA_Abort_IT>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	f000 80ef 	beq.w	8005df0 <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c18:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 f904 	bl	8005e30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005c28:	e0e2      	b.n	8005df0 <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f7ff fda4 	bl	8005778 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f000 f8fd 	bl	8005e30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005c36:	e0db      	b.n	8005df0 <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d055      	beq.n	8005cee <HAL_SAI_IRQHandler+0x22e>
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d050      	beq.n	8005cee <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2240      	movs	r2, #64	@ 0x40
 8005c52:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c5a:	f043 0208 	orr.w	r2, r3, #8
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d038      	beq.n	8005ce0 <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d016      	beq.n	8005ca4 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c7a:	4a62      	ldr	r2, [pc, #392]	@ (8005e04 <HAL_SAI_IRQHandler+0x344>)
 8005c7c:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c82:	4618      	mov	r0, r3
 8005c84:	f7fc f950 	bl	8001f28 <HAL_DMA_Abort_IT>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00a      	beq.n	8005ca4 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c94:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 f8c6 	bl	8005e30 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	f000 80a3 	beq.w	8005df4 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cb2:	4a54      	ldr	r2, [pc, #336]	@ (8005e04 <HAL_SAI_IRQHandler+0x344>)
 8005cb4:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f7fc f934 	bl	8001f28 <HAL_DMA_Abort_IT>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	f000 8096 	beq.w	8005df4 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cce:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f000 f8a9 	bl	8005e30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005cde:	e089      	b.n	8005df4 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f7ff fd49 	bl	8005778 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f000 f8a2 	bl	8005e30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005cec:	e082      	b.n	8005df4 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	f003 0304 	and.w	r3, r3, #4
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d061      	beq.n	8005dbc <HAL_SAI_IRQHandler+0x2fc>
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	f003 0304 	and.w	r3, r3, #4
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d05c      	beq.n	8005dbc <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	2204      	movs	r2, #4
 8005d08:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d10:	f043 0220 	orr.w	r2, r3, #32
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d036      	beq.n	8005d92 <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d016      	beq.n	8005d5a <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d30:	4a34      	ldr	r2, [pc, #208]	@ (8005e04 <HAL_SAI_IRQHandler+0x344>)
 8005d32:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f7fc f8f5 	bl	8001f28 <HAL_DMA_Abort_IT>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d00a      	beq.n	8005d5a <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d4a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f000 f86b 	bl	8005e30 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d04a      	beq.n	8005df8 <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d66:	4a27      	ldr	r2, [pc, #156]	@ (8005e04 <HAL_SAI_IRQHandler+0x344>)
 8005d68:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f7fc f8da 	bl	8001f28 <HAL_DMA_Abort_IT>
 8005d74:	4603      	mov	r3, r0
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d03e      	beq.n	8005df8 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d80:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 f850 	bl	8005e30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005d90:	e032      	b.n	8005df8 <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2200      	movs	r2, #0
 8005d98:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005da2:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 f83b 	bl	8005e30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005dba:	e01d      	b.n	8005df8 <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	f003 0310 	and.w	r3, r3, #16
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d019      	beq.n	8005dfa <HAL_SAI_IRQHandler+0x33a>
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	f003 0310 	and.w	r3, r3, #16
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d014      	beq.n	8005dfa <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2210      	movs	r2, #16
 8005dd6:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dde:	f043 0210 	orr.w	r2, r3, #16
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f000 f821 	bl	8005e30 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8005dee:	e004      	b.n	8005dfa <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005df0:	bf00      	nop
 8005df2:	e002      	b.n	8005dfa <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005df4:	bf00      	nop
 8005df6:	e000      	b.n	8005dfa <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005df8:	bf00      	nop
}
 8005dfa:	bf00      	nop
 8005dfc:	3718      	adds	r7, #24
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop
 8005e04:	080062d7 	.word	0x080062d7

08005e08 <HAL_SAI_RxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxCpltCallback could be implemented in the user file
   */
}
 8005e10:	bf00      	nop
 8005e12:	370c      	adds	r7, #12
 8005e14:	46bd      	mov	sp, r7
 8005e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1a:	4770      	bx	lr

08005e1c <HAL_SAI_RxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b083      	sub	sp, #12
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005e24:	bf00      	nop
 8005e26:	370c      	adds	r7, #12
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8005e38:	bf00      	nop
 8005e3a:	370c      	adds	r7, #12
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr

08005e44 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b087      	sub	sp, #28
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	607a      	str	r2, [r7, #4]
 8005e50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e52:	2300      	movs	r3, #0
 8005e54:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d003      	beq.n	8005e72 <SAI_InitI2S+0x2e>
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	2b02      	cmp	r3, #2
 8005e70:	d103      	bne.n	8005e7a <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005e78:	e002      	b.n	8005e80 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005e86:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005e8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	683a      	ldr	r2, [r7, #0]
 8005e9a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	f003 0301 	and.w	r3, r3, #1
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d001      	beq.n	8005eaa <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e077      	b.n	8005f9a <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d107      	bne.n	8005ec0 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005ebc:	651a      	str	r2, [r3, #80]	@ 0x50
 8005ebe:	e006      	b.n	8005ece <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005ec6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2b03      	cmp	r3, #3
 8005ed2:	d84f      	bhi.n	8005f74 <SAI_InitI2S+0x130>
 8005ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8005edc <SAI_InitI2S+0x98>)
 8005ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eda:	bf00      	nop
 8005edc:	08005eed 	.word	0x08005eed
 8005ee0:	08005f0f 	.word	0x08005f0f
 8005ee4:	08005f31 	.word	0x08005f31
 8005ee8:	08005f53 	.word	0x08005f53
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2280      	movs	r2, #128	@ 0x80
 8005ef0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	085b      	lsrs	r3, r3, #1
 8005ef6:	015a      	lsls	r2, r3, #5
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	085b      	lsrs	r3, r3, #1
 8005f00:	011a      	lsls	r2, r3, #4
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2240      	movs	r2, #64	@ 0x40
 8005f0a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005f0c:	e035      	b.n	8005f7a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2280      	movs	r2, #128	@ 0x80
 8005f12:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	085b      	lsrs	r3, r3, #1
 8005f18:	019a      	lsls	r2, r3, #6
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	085b      	lsrs	r3, r3, #1
 8005f22:	015a      	lsls	r2, r3, #5
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2280      	movs	r2, #128	@ 0x80
 8005f2c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005f2e:	e024      	b.n	8005f7a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	22c0      	movs	r2, #192	@ 0xc0
 8005f34:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	085b      	lsrs	r3, r3, #1
 8005f3a:	019a      	lsls	r2, r3, #6
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	085b      	lsrs	r3, r3, #1
 8005f44:	015a      	lsls	r2, r3, #5
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2280      	movs	r2, #128	@ 0x80
 8005f4e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005f50:	e013      	b.n	8005f7a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	22e0      	movs	r2, #224	@ 0xe0
 8005f56:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	085b      	lsrs	r3, r3, #1
 8005f5c:	019a      	lsls	r2, r3, #6
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	085b      	lsrs	r3, r3, #1
 8005f66:	015a      	lsls	r2, r3, #5
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2280      	movs	r2, #128	@ 0x80
 8005f70:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005f72:	e002      	b.n	8005f7a <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	75fb      	strb	r3, [r7, #23]
      break;
 8005f78:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	2b02      	cmp	r3, #2
 8005f7e:	d10b      	bne.n	8005f98 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	d102      	bne.n	8005f8c <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2210      	movs	r2, #16
 8005f8a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d102      	bne.n	8005f98 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2208      	movs	r2, #8
 8005f96:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8005f98:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	371c      	adds	r7, #28
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr
 8005fa6:	bf00      	nop

08005fa8 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b087      	sub	sp, #28
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	607a      	str	r2, [r7, #4]
 8005fb4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d003      	beq.n	8005fd6 <SAI_InitPCM+0x2e>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	2b02      	cmp	r3, #2
 8005fd4:	d103      	bne.n	8005fde <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005fdc:	e002      	b.n	8005fe4 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005ff0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005ff8:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	683a      	ldr	r2, [r7, #0]
 8006004:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800600c:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	2b04      	cmp	r3, #4
 8006012:	d103      	bne.n	800601c <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2201      	movs	r2, #1
 8006018:	645a      	str	r2, [r3, #68]	@ 0x44
 800601a:	e002      	b.n	8006022 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	220d      	movs	r2, #13
 8006020:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2b03      	cmp	r3, #3
 8006026:	d837      	bhi.n	8006098 <SAI_InitPCM+0xf0>
 8006028:	a201      	add	r2, pc, #4	@ (adr r2, 8006030 <SAI_InitPCM+0x88>)
 800602a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800602e:	bf00      	nop
 8006030:	08006041 	.word	0x08006041
 8006034:	08006057 	.word	0x08006057
 8006038:	0800606d 	.word	0x0800606d
 800603c:	08006083 	.word	0x08006083
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2280      	movs	r2, #128	@ 0x80
 8006044:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	011a      	lsls	r2, r3, #4
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2240      	movs	r2, #64	@ 0x40
 8006052:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006054:	e023      	b.n	800609e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2280      	movs	r2, #128	@ 0x80
 800605a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	015a      	lsls	r2, r3, #5
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2280      	movs	r2, #128	@ 0x80
 8006068:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800606a:	e018      	b.n	800609e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	22c0      	movs	r2, #192	@ 0xc0
 8006070:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	015a      	lsls	r2, r3, #5
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2280      	movs	r2, #128	@ 0x80
 800607e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006080:	e00d      	b.n	800609e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	22e0      	movs	r2, #224	@ 0xe0
 8006086:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	015a      	lsls	r2, r3, #5
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2280      	movs	r2, #128	@ 0x80
 8006094:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006096:	e002      	b.n	800609e <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	75fb      	strb	r3, [r7, #23]
      break;
 800609c:	bf00      	nop
  }

  return status;
 800609e:	7dfb      	ldrb	r3, [r7, #23]
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	371c      	adds	r7, #28
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	460b      	mov	r3, r1
 80060b6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 80060bc:	78fb      	ldrb	r3, [r7, #3]
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d103      	bne.n	80060ca <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f043 0308 	orr.w	r3, r3, #8
 80060c8:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ce:	2b08      	cmp	r3, #8
 80060d0:	d10b      	bne.n	80060ea <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80060d6:	2b03      	cmp	r3, #3
 80060d8:	d003      	beq.n	80060e2 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d103      	bne.n	80060ea <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f043 0310 	orr.w	r3, r3, #16
 80060e8:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	2b03      	cmp	r3, #3
 80060f0:	d003      	beq.n	80060fa <SAI_InterruptFlag+0x4e>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d104      	bne.n	8006104 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006100:	60fb      	str	r3, [r7, #12]
 8006102:	e003      	b.n	800610c <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f043 0304 	orr.w	r3, r3, #4
 800610a:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800610c:	68fb      	ldr	r3, [r7, #12]
}
 800610e:	4618      	mov	r0, r3
 8006110:	3714      	adds	r7, #20
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
	...

0800611c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800611c:	b480      	push	{r7}
 800611e:	b085      	sub	sp, #20
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8006124:	4b18      	ldr	r3, [pc, #96]	@ (8006188 <SAI_Disable+0x6c>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a18      	ldr	r2, [pc, #96]	@ (800618c <SAI_Disable+0x70>)
 800612a:	fba2 2303 	umull	r2, r3, r2, r3
 800612e:	0b1b      	lsrs	r3, r3, #12
 8006130:	009b      	lsls	r3, r3, #2
 8006132:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8006134:	2300      	movs	r3, #0
 8006136:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006146:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d10a      	bne.n	8006164 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006154:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800615e:	2303      	movs	r3, #3
 8006160:	72fb      	strb	r3, [r7, #11]
      break;
 8006162:	e009      	b.n	8006178 <SAI_Disable+0x5c>
    }
    count--;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	3b01      	subs	r3, #1
 8006168:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006174:	2b00      	cmp	r3, #0
 8006176:	d1e7      	bne.n	8006148 <SAI_Disable+0x2c>

  return status;
 8006178:	7afb      	ldrb	r3, [r7, #11]
}
 800617a:	4618      	mov	r0, r3
 800617c:	3714      	adds	r7, #20
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr
 8006186:	bf00      	nop
 8006188:	20000014 	.word	0x20000014
 800618c:	95cbec1b 	.word	0x95cbec1b

08006190 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800619c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	69db      	ldr	r3, [r3, #28]
 80061a2:	2b20      	cmp	r3, #32
 80061a4:	d01c      	beq.n	80061e0 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80061bc:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80061be:	2100      	movs	r1, #0
 80061c0:	68f8      	ldr	r0, [r7, #12]
 80061c2:	f7ff ff73 	bl	80060ac <SAI_InterruptFlag>
 80061c6:	4603      	mov	r3, r0
 80061c8:	43d9      	mvns	r1, r3
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	691a      	ldr	r2, [r3, #16]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	400a      	ands	r2, r1
 80061d6:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 80061e0:	68f8      	ldr	r0, [r7, #12]
 80061e2:	f7fa fef9 	bl	8000fd8 <HAL_SAI_TxCpltCallback>
#endif
}
 80061e6:	bf00      	nop
 80061e8:	3710      	adds	r7, #16
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}

080061ee <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80061ee:	b580      	push	{r7, lr}
 80061f0:	b084      	sub	sp, #16
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061fa:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	f7fa fee1 	bl	8000fc4 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8006202:	bf00      	nop
 8006204:	3710      	adds	r7, #16
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}

0800620a <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800620a:	b580      	push	{r7, lr}
 800620c:	b084      	sub	sp, #16
 800620e:	af00      	add	r7, sp, #0
 8006210:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006216:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	69db      	ldr	r3, [r3, #28]
 800621c:	2b20      	cmp	r3, #32
 800621e:	d01c      	beq.n	800625a <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800622e:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2200      	movs	r2, #0
 8006234:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006238:	2100      	movs	r1, #0
 800623a:	68f8      	ldr	r0, [r7, #12]
 800623c:	f7ff ff36 	bl	80060ac <SAI_InterruptFlag>
 8006240:	4603      	mov	r3, r0
 8006242:	43d9      	mvns	r1, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	691a      	ldr	r2, [r3, #16]
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	400a      	ands	r2, r1
 8006250:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2201      	movs	r2, #1
 8006256:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800625a:	68f8      	ldr	r0, [r7, #12]
 800625c:	f7ff fdd4 	bl	8005e08 <HAL_SAI_RxCpltCallback>
#endif
}
 8006260:	bf00      	nop
 8006262:	3710      	adds	r7, #16
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}

08006268 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006274:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8006276:	68f8      	ldr	r0, [r7, #12]
 8006278:	f7ff fdd0 	bl	8005e1c <HAL_SAI_RxHalfCpltCallback>
#endif
}
 800627c:	bf00      	nop
 800627e:	3710      	adds	r7, #16
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}

08006284 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b084      	sub	sp, #16
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006290:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006298:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80062b0:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 80062b2:	68f8      	ldr	r0, [r7, #12]
 80062b4:	f7ff ff32 	bl	800611c <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80062c8:	68f8      	ldr	r0, [r7, #12]
 80062ca:	f7ff fdb1 	bl	8005e30 <HAL_SAI_ErrorCallback>
#endif
}
 80062ce:	bf00      	nop
 80062d0:	3710      	adds	r7, #16
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80062d6:	b580      	push	{r7, lr}
 80062d8:	b084      	sub	sp, #16
 80062da:	af00      	add	r7, sp, #0
 80062dc:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e2:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80062f2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2200      	movs	r2, #0
 80062fa:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006304:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800630c:	2b20      	cmp	r3, #32
 800630e:	d00a      	beq.n	8006326 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8006310:	68f8      	ldr	r0, [r7, #12]
 8006312:	f7ff ff03 	bl	800611c <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	685a      	ldr	r2, [r3, #4]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f042 0208 	orr.w	r2, r2, #8
 8006324:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2201      	movs	r2, #1
 800632a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2200      	movs	r2, #0
 8006332:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006336:	68f8      	ldr	r0, [r7, #12]
 8006338:	f7ff fd7a 	bl	8005e30 <HAL_SAI_ErrorCallback>
#endif
}
 800633c:	bf00      	nop
 800633e:	3710      	adds	r7, #16
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}

08006344 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b084      	sub	sp, #16
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d101      	bne.n	8006356 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e095      	b.n	8006482 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800635a:	2b00      	cmp	r3, #0
 800635c:	d108      	bne.n	8006370 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006366:	d009      	beq.n	800637c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2200      	movs	r2, #0
 800636c:	61da      	str	r2, [r3, #28]
 800636e:	e005      	b.n	800637c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2200      	movs	r2, #0
 800637a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2200      	movs	r2, #0
 8006380:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b00      	cmp	r3, #0
 800638c:	d106      	bne.n	800639c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f7fb f8da 	bl	8001550 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2202      	movs	r2, #2
 80063a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063b2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80063bc:	d902      	bls.n	80063c4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80063be:	2300      	movs	r3, #0
 80063c0:	60fb      	str	r3, [r7, #12]
 80063c2:	e002      	b.n	80063ca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80063c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80063c8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	68db      	ldr	r3, [r3, #12]
 80063ce:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80063d2:	d007      	beq.n	80063e4 <HAL_SPI_Init+0xa0>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80063dc:	d002      	beq.n	80063e4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80063f4:	431a      	orrs	r2, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	691b      	ldr	r3, [r3, #16]
 80063fa:	f003 0302 	and.w	r3, r3, #2
 80063fe:	431a      	orrs	r2, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	695b      	ldr	r3, [r3, #20]
 8006404:	f003 0301 	and.w	r3, r3, #1
 8006408:	431a      	orrs	r2, r3
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	699b      	ldr	r3, [r3, #24]
 800640e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006412:	431a      	orrs	r2, r3
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	69db      	ldr	r3, [r3, #28]
 8006418:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800641c:	431a      	orrs	r2, r3
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6a1b      	ldr	r3, [r3, #32]
 8006422:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006426:	ea42 0103 	orr.w	r1, r2, r3
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800642e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	430a      	orrs	r2, r1
 8006438:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	0c1b      	lsrs	r3, r3, #16
 8006440:	f003 0204 	and.w	r2, r3, #4
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006448:	f003 0310 	and.w	r3, r3, #16
 800644c:	431a      	orrs	r2, r3
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006452:	f003 0308 	and.w	r3, r3, #8
 8006456:	431a      	orrs	r2, r3
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	68db      	ldr	r3, [r3, #12]
 800645c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006460:	ea42 0103 	orr.w	r1, r2, r3
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	430a      	orrs	r2, r1
 8006470:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006480:	2300      	movs	r3, #0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3710      	adds	r7, #16
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800648a:	b580      	push	{r7, lr}
 800648c:	b088      	sub	sp, #32
 800648e:	af00      	add	r7, sp, #0
 8006490:	60f8      	str	r0, [r7, #12]
 8006492:	60b9      	str	r1, [r7, #8]
 8006494:	603b      	str	r3, [r7, #0]
 8006496:	4613      	mov	r3, r2
 8006498:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800649a:	f7fb faad 	bl	80019f8 <HAL_GetTick>
 800649e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80064a0:	88fb      	ldrh	r3, [r7, #6]
 80064a2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80064aa:	b2db      	uxtb	r3, r3
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d001      	beq.n	80064b4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80064b0:	2302      	movs	r3, #2
 80064b2:	e15c      	b.n	800676e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d002      	beq.n	80064c0 <HAL_SPI_Transmit+0x36>
 80064ba:	88fb      	ldrh	r3, [r7, #6]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d101      	bne.n	80064c4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e154      	b.n	800676e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d101      	bne.n	80064d2 <HAL_SPI_Transmit+0x48>
 80064ce:	2302      	movs	r3, #2
 80064d0:	e14d      	b.n	800676e <HAL_SPI_Transmit+0x2e4>
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2201      	movs	r2, #1
 80064d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2203      	movs	r2, #3
 80064de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2200      	movs	r2, #0
 80064e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	68ba      	ldr	r2, [r7, #8]
 80064ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	88fa      	ldrh	r2, [r7, #6]
 80064f2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	88fa      	ldrh	r2, [r7, #6]
 80064f8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2200      	movs	r2, #0
 80064fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2200      	movs	r2, #0
 800650c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006524:	d10f      	bne.n	8006546 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006534:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006544:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006550:	2b40      	cmp	r3, #64	@ 0x40
 8006552:	d007      	beq.n	8006564 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681a      	ldr	r2, [r3, #0]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006562:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	68db      	ldr	r3, [r3, #12]
 8006568:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800656c:	d952      	bls.n	8006614 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d002      	beq.n	800657c <HAL_SPI_Transmit+0xf2>
 8006576:	8b7b      	ldrh	r3, [r7, #26]
 8006578:	2b01      	cmp	r3, #1
 800657a:	d145      	bne.n	8006608 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006580:	881a      	ldrh	r2, [r3, #0]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800658c:	1c9a      	adds	r2, r3, #2
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006596:	b29b      	uxth	r3, r3
 8006598:	3b01      	subs	r3, #1
 800659a:	b29a      	uxth	r2, r3
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80065a0:	e032      	b.n	8006608 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	f003 0302 	and.w	r3, r3, #2
 80065ac:	2b02      	cmp	r3, #2
 80065ae:	d112      	bne.n	80065d6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065b4:	881a      	ldrh	r2, [r3, #0]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c0:	1c9a      	adds	r2, r3, #2
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	3b01      	subs	r3, #1
 80065ce:	b29a      	uxth	r2, r3
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80065d4:	e018      	b.n	8006608 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065d6:	f7fb fa0f 	bl	80019f8 <HAL_GetTick>
 80065da:	4602      	mov	r2, r0
 80065dc:	69fb      	ldr	r3, [r7, #28]
 80065de:	1ad3      	subs	r3, r2, r3
 80065e0:	683a      	ldr	r2, [r7, #0]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d803      	bhi.n	80065ee <HAL_SPI_Transmit+0x164>
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065ec:	d102      	bne.n	80065f4 <HAL_SPI_Transmit+0x16a>
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d109      	bne.n	8006608 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2200      	movs	r2, #0
 8006600:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006604:	2303      	movs	r3, #3
 8006606:	e0b2      	b.n	800676e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800660c:	b29b      	uxth	r3, r3
 800660e:	2b00      	cmp	r3, #0
 8006610:	d1c7      	bne.n	80065a2 <HAL_SPI_Transmit+0x118>
 8006612:	e083      	b.n	800671c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d002      	beq.n	8006622 <HAL_SPI_Transmit+0x198>
 800661c:	8b7b      	ldrh	r3, [r7, #26]
 800661e:	2b01      	cmp	r3, #1
 8006620:	d177      	bne.n	8006712 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006626:	b29b      	uxth	r3, r3
 8006628:	2b01      	cmp	r3, #1
 800662a:	d912      	bls.n	8006652 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006630:	881a      	ldrh	r2, [r3, #0]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800663c:	1c9a      	adds	r2, r3, #2
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006646:	b29b      	uxth	r3, r3
 8006648:	3b02      	subs	r3, #2
 800664a:	b29a      	uxth	r2, r3
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006650:	e05f      	b.n	8006712 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	330c      	adds	r3, #12
 800665c:	7812      	ldrb	r2, [r2, #0]
 800665e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006664:	1c5a      	adds	r2, r3, #1
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800666e:	b29b      	uxth	r3, r3
 8006670:	3b01      	subs	r3, #1
 8006672:	b29a      	uxth	r2, r3
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006678:	e04b      	b.n	8006712 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	f003 0302 	and.w	r3, r3, #2
 8006684:	2b02      	cmp	r3, #2
 8006686:	d12b      	bne.n	80066e0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800668c:	b29b      	uxth	r3, r3
 800668e:	2b01      	cmp	r3, #1
 8006690:	d912      	bls.n	80066b8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006696:	881a      	ldrh	r2, [r3, #0]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066a2:	1c9a      	adds	r2, r3, #2
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	3b02      	subs	r3, #2
 80066b0:	b29a      	uxth	r2, r3
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80066b6:	e02c      	b.n	8006712 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	330c      	adds	r3, #12
 80066c2:	7812      	ldrb	r2, [r2, #0]
 80066c4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ca:	1c5a      	adds	r2, r3, #1
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	3b01      	subs	r3, #1
 80066d8:	b29a      	uxth	r2, r3
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80066de:	e018      	b.n	8006712 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066e0:	f7fb f98a 	bl	80019f8 <HAL_GetTick>
 80066e4:	4602      	mov	r2, r0
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	1ad3      	subs	r3, r2, r3
 80066ea:	683a      	ldr	r2, [r7, #0]
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d803      	bhi.n	80066f8 <HAL_SPI_Transmit+0x26e>
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066f6:	d102      	bne.n	80066fe <HAL_SPI_Transmit+0x274>
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d109      	bne.n	8006712 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800670e:	2303      	movs	r3, #3
 8006710:	e02d      	b.n	800676e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006716:	b29b      	uxth	r3, r3
 8006718:	2b00      	cmp	r3, #0
 800671a:	d1ae      	bne.n	800667a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800671c:	69fa      	ldr	r2, [r7, #28]
 800671e:	6839      	ldr	r1, [r7, #0]
 8006720:	68f8      	ldr	r0, [r7, #12]
 8006722:	f000 fb65 	bl	8006df0 <SPI_EndRxTxTransaction>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d002      	beq.n	8006732 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2220      	movs	r2, #32
 8006730:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d10a      	bne.n	8006750 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800673a:	2300      	movs	r3, #0
 800673c:	617b      	str	r3, [r7, #20]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	617b      	str	r3, [r7, #20]
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	617b      	str	r3, [r7, #20]
 800674e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2201      	movs	r2, #1
 8006754:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2200      	movs	r2, #0
 800675c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006764:	2b00      	cmp	r3, #0
 8006766:	d001      	beq.n	800676c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	e000      	b.n	800676e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800676c:	2300      	movs	r3, #0
  }
}
 800676e:	4618      	mov	r0, r3
 8006770:	3720      	adds	r7, #32
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}

08006776 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006776:	b580      	push	{r7, lr}
 8006778:	b08a      	sub	sp, #40	@ 0x28
 800677a:	af00      	add	r7, sp, #0
 800677c:	60f8      	str	r0, [r7, #12]
 800677e:	60b9      	str	r1, [r7, #8]
 8006780:	607a      	str	r2, [r7, #4]
 8006782:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006784:	2301      	movs	r3, #1
 8006786:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006788:	f7fb f936 	bl	80019f8 <HAL_GetTick>
 800678c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006794:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800679c:	887b      	ldrh	r3, [r7, #2]
 800679e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80067a0:	887b      	ldrh	r3, [r7, #2]
 80067a2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80067a4:	7ffb      	ldrb	r3, [r7, #31]
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d00c      	beq.n	80067c4 <HAL_SPI_TransmitReceive+0x4e>
 80067aa:	69bb      	ldr	r3, [r7, #24]
 80067ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067b0:	d106      	bne.n	80067c0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d102      	bne.n	80067c0 <HAL_SPI_TransmitReceive+0x4a>
 80067ba:	7ffb      	ldrb	r3, [r7, #31]
 80067bc:	2b04      	cmp	r3, #4
 80067be:	d001      	beq.n	80067c4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80067c0:	2302      	movs	r3, #2
 80067c2:	e1f3      	b.n	8006bac <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d005      	beq.n	80067d6 <HAL_SPI_TransmitReceive+0x60>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d002      	beq.n	80067d6 <HAL_SPI_TransmitReceive+0x60>
 80067d0:	887b      	ldrh	r3, [r7, #2]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d101      	bne.n	80067da <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e1e8      	b.n	8006bac <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d101      	bne.n	80067e8 <HAL_SPI_TransmitReceive+0x72>
 80067e4:	2302      	movs	r3, #2
 80067e6:	e1e1      	b.n	8006bac <HAL_SPI_TransmitReceive+0x436>
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	2b04      	cmp	r3, #4
 80067fa:	d003      	beq.n	8006804 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2205      	movs	r2, #5
 8006800:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2200      	movs	r2, #0
 8006808:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	687a      	ldr	r2, [r7, #4]
 800680e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	887a      	ldrh	r2, [r7, #2]
 8006814:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	887a      	ldrh	r2, [r7, #2]
 800681c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	68ba      	ldr	r2, [r7, #8]
 8006824:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	887a      	ldrh	r2, [r7, #2]
 800682a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	887a      	ldrh	r2, [r7, #2]
 8006830:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2200      	movs	r2, #0
 8006836:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2200      	movs	r2, #0
 800683c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	68db      	ldr	r3, [r3, #12]
 8006842:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006846:	d802      	bhi.n	800684e <HAL_SPI_TransmitReceive+0xd8>
 8006848:	8abb      	ldrh	r3, [r7, #20]
 800684a:	2b01      	cmp	r3, #1
 800684c:	d908      	bls.n	8006860 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	685a      	ldr	r2, [r3, #4]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800685c:	605a      	str	r2, [r3, #4]
 800685e:	e007      	b.n	8006870 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	685a      	ldr	r2, [r3, #4]
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800686e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800687a:	2b40      	cmp	r3, #64	@ 0x40
 800687c:	d007      	beq.n	800688e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800688c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006896:	f240 8083 	bls.w	80069a0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d002      	beq.n	80068a8 <HAL_SPI_TransmitReceive+0x132>
 80068a2:	8afb      	ldrh	r3, [r7, #22]
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d16f      	bne.n	8006988 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ac:	881a      	ldrh	r2, [r3, #0]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068b8:	1c9a      	adds	r2, r3, #2
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	3b01      	subs	r3, #1
 80068c6:	b29a      	uxth	r2, r3
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068cc:	e05c      	b.n	8006988 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	f003 0302 	and.w	r3, r3, #2
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d11b      	bne.n	8006914 <HAL_SPI_TransmitReceive+0x19e>
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d016      	beq.n	8006914 <HAL_SPI_TransmitReceive+0x19e>
 80068e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d113      	bne.n	8006914 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f0:	881a      	ldrh	r2, [r3, #0]
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068fc:	1c9a      	adds	r2, r3, #2
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006906:	b29b      	uxth	r3, r3
 8006908:	3b01      	subs	r3, #1
 800690a:	b29a      	uxth	r2, r3
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006910:	2300      	movs	r3, #0
 8006912:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	f003 0301 	and.w	r3, r3, #1
 800691e:	2b01      	cmp	r3, #1
 8006920:	d11c      	bne.n	800695c <HAL_SPI_TransmitReceive+0x1e6>
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006928:	b29b      	uxth	r3, r3
 800692a:	2b00      	cmp	r3, #0
 800692c:	d016      	beq.n	800695c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	68da      	ldr	r2, [r3, #12]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006938:	b292      	uxth	r2, r2
 800693a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006940:	1c9a      	adds	r2, r3, #2
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800694c:	b29b      	uxth	r3, r3
 800694e:	3b01      	subs	r3, #1
 8006950:	b29a      	uxth	r2, r3
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006958:	2301      	movs	r3, #1
 800695a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800695c:	f7fb f84c 	bl	80019f8 <HAL_GetTick>
 8006960:	4602      	mov	r2, r0
 8006962:	6a3b      	ldr	r3, [r7, #32]
 8006964:	1ad3      	subs	r3, r2, r3
 8006966:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006968:	429a      	cmp	r2, r3
 800696a:	d80d      	bhi.n	8006988 <HAL_SPI_TransmitReceive+0x212>
 800696c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800696e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006972:	d009      	beq.n	8006988 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2201      	movs	r2, #1
 8006978:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2200      	movs	r2, #0
 8006980:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006984:	2303      	movs	r3, #3
 8006986:	e111      	b.n	8006bac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800698c:	b29b      	uxth	r3, r3
 800698e:	2b00      	cmp	r3, #0
 8006990:	d19d      	bne.n	80068ce <HAL_SPI_TransmitReceive+0x158>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006998:	b29b      	uxth	r3, r3
 800699a:	2b00      	cmp	r3, #0
 800699c:	d197      	bne.n	80068ce <HAL_SPI_TransmitReceive+0x158>
 800699e:	e0e5      	b.n	8006b6c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d003      	beq.n	80069b0 <HAL_SPI_TransmitReceive+0x23a>
 80069a8:	8afb      	ldrh	r3, [r7, #22]
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	f040 80d1 	bne.w	8006b52 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d912      	bls.n	80069e0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069be:	881a      	ldrh	r2, [r3, #0]
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069ca:	1c9a      	adds	r2, r3, #2
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	3b02      	subs	r3, #2
 80069d8:	b29a      	uxth	r2, r3
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80069de:	e0b8      	b.n	8006b52 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	330c      	adds	r3, #12
 80069ea:	7812      	ldrb	r2, [r2, #0]
 80069ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069f2:	1c5a      	adds	r2, r3, #1
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	3b01      	subs	r3, #1
 8006a00:	b29a      	uxth	r2, r3
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a06:	e0a4      	b.n	8006b52 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	f003 0302 	and.w	r3, r3, #2
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	d134      	bne.n	8006a80 <HAL_SPI_TransmitReceive+0x30a>
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d02f      	beq.n	8006a80 <HAL_SPI_TransmitReceive+0x30a>
 8006a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d12c      	bne.n	8006a80 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d912      	bls.n	8006a56 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a34:	881a      	ldrh	r2, [r3, #0]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a40:	1c9a      	adds	r2, r3, #2
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	3b02      	subs	r3, #2
 8006a4e:	b29a      	uxth	r2, r3
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006a54:	e012      	b.n	8006a7c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	330c      	adds	r3, #12
 8006a60:	7812      	ldrb	r2, [r2, #0]
 8006a62:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a68:	1c5a      	adds	r2, r3, #1
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	3b01      	subs	r3, #1
 8006a76:	b29a      	uxth	r2, r3
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	f003 0301 	and.w	r3, r3, #1
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d148      	bne.n	8006b20 <HAL_SPI_TransmitReceive+0x3aa>
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d042      	beq.n	8006b20 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d923      	bls.n	8006aee <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	68da      	ldr	r2, [r3, #12]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab0:	b292      	uxth	r2, r2
 8006ab2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab8:	1c9a      	adds	r2, r3, #2
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	3b02      	subs	r3, #2
 8006ac8:	b29a      	uxth	r2, r3
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d81f      	bhi.n	8006b1c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	685a      	ldr	r2, [r3, #4]
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006aea:	605a      	str	r2, [r3, #4]
 8006aec:	e016      	b.n	8006b1c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f103 020c 	add.w	r2, r3, #12
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006afa:	7812      	ldrb	r2, [r2, #0]
 8006afc:	b2d2      	uxtb	r2, r2
 8006afe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b04:	1c5a      	adds	r2, r3, #1
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	3b01      	subs	r3, #1
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006b20:	f7fa ff6a 	bl	80019f8 <HAL_GetTick>
 8006b24:	4602      	mov	r2, r0
 8006b26:	6a3b      	ldr	r3, [r7, #32]
 8006b28:	1ad3      	subs	r3, r2, r3
 8006b2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	d803      	bhi.n	8006b38 <HAL_SPI_TransmitReceive+0x3c2>
 8006b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b36:	d102      	bne.n	8006b3e <HAL_SPI_TransmitReceive+0x3c8>
 8006b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d109      	bne.n	8006b52 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2201      	movs	r2, #1
 8006b42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006b4e:	2303      	movs	r3, #3
 8006b50:	e02c      	b.n	8006bac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	f47f af55 	bne.w	8006a08 <HAL_SPI_TransmitReceive+0x292>
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	f47f af4e 	bne.w	8006a08 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b6c:	6a3a      	ldr	r2, [r7, #32]
 8006b6e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006b70:	68f8      	ldr	r0, [r7, #12]
 8006b72:	f000 f93d 	bl	8006df0 <SPI_EndRxTxTransaction>
 8006b76:	4603      	mov	r3, r0
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d008      	beq.n	8006b8e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2220      	movs	r2, #32
 8006b80:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2200      	movs	r2, #0
 8006b86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	e00e      	b.n	8006bac <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2201      	movs	r2, #1
 8006b92:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d001      	beq.n	8006baa <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e000      	b.n	8006bac <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006baa:	2300      	movs	r3, #0
  }
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3728      	adds	r7, #40	@ 0x28
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}

08006bb4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b088      	sub	sp, #32
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	60f8      	str	r0, [r7, #12]
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	603b      	str	r3, [r7, #0]
 8006bc0:	4613      	mov	r3, r2
 8006bc2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006bc4:	f7fa ff18 	bl	80019f8 <HAL_GetTick>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bcc:	1a9b      	subs	r3, r3, r2
 8006bce:	683a      	ldr	r2, [r7, #0]
 8006bd0:	4413      	add	r3, r2
 8006bd2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006bd4:	f7fa ff10 	bl	80019f8 <HAL_GetTick>
 8006bd8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006bda:	4b39      	ldr	r3, [pc, #228]	@ (8006cc0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	015b      	lsls	r3, r3, #5
 8006be0:	0d1b      	lsrs	r3, r3, #20
 8006be2:	69fa      	ldr	r2, [r7, #28]
 8006be4:	fb02 f303 	mul.w	r3, r2, r3
 8006be8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006bea:	e054      	b.n	8006c96 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bf2:	d050      	beq.n	8006c96 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006bf4:	f7fa ff00 	bl	80019f8 <HAL_GetTick>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	69bb      	ldr	r3, [r7, #24]
 8006bfc:	1ad3      	subs	r3, r2, r3
 8006bfe:	69fa      	ldr	r2, [r7, #28]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d902      	bls.n	8006c0a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006c04:	69fb      	ldr	r3, [r7, #28]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d13d      	bne.n	8006c86 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	685a      	ldr	r2, [r3, #4]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006c18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c22:	d111      	bne.n	8006c48 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c2c:	d004      	beq.n	8006c38 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c36:	d107      	bne.n	8006c48 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c50:	d10f      	bne.n	8006c72 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c60:	601a      	str	r2, [r3, #0]
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2201      	movs	r2, #1
 8006c76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006c82:	2303      	movs	r3, #3
 8006c84:	e017      	b.n	8006cb6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d101      	bne.n	8006c90 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	3b01      	subs	r3, #1
 8006c94:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	689a      	ldr	r2, [r3, #8]
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	4013      	ands	r3, r2
 8006ca0:	68ba      	ldr	r2, [r7, #8]
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	bf0c      	ite	eq
 8006ca6:	2301      	moveq	r3, #1
 8006ca8:	2300      	movne	r3, #0
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	461a      	mov	r2, r3
 8006cae:	79fb      	ldrb	r3, [r7, #7]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d19b      	bne.n	8006bec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3720      	adds	r7, #32
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	20000014 	.word	0x20000014

08006cc4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b08a      	sub	sp, #40	@ 0x28
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	607a      	str	r2, [r7, #4]
 8006cd0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006cd6:	f7fa fe8f 	bl	80019f8 <HAL_GetTick>
 8006cda:	4602      	mov	r2, r0
 8006cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cde:	1a9b      	subs	r3, r3, r2
 8006ce0:	683a      	ldr	r2, [r7, #0]
 8006ce2:	4413      	add	r3, r2
 8006ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006ce6:	f7fa fe87 	bl	80019f8 <HAL_GetTick>
 8006cea:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	330c      	adds	r3, #12
 8006cf2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006cf4:	4b3d      	ldr	r3, [pc, #244]	@ (8006dec <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	4613      	mov	r3, r2
 8006cfa:	009b      	lsls	r3, r3, #2
 8006cfc:	4413      	add	r3, r2
 8006cfe:	00da      	lsls	r2, r3, #3
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	0d1b      	lsrs	r3, r3, #20
 8006d04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d06:	fb02 f303 	mul.w	r3, r2, r3
 8006d0a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006d0c:	e060      	b.n	8006dd0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006d14:	d107      	bne.n	8006d26 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d104      	bne.n	8006d26 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006d1c:	69fb      	ldr	r3, [r7, #28]
 8006d1e:	781b      	ldrb	r3, [r3, #0]
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006d24:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d2c:	d050      	beq.n	8006dd0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d2e:	f7fa fe63 	bl	80019f8 <HAL_GetTick>
 8006d32:	4602      	mov	r2, r0
 8006d34:	6a3b      	ldr	r3, [r7, #32]
 8006d36:	1ad3      	subs	r3, r2, r3
 8006d38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	d902      	bls.n	8006d44 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d13d      	bne.n	8006dc0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	685a      	ldr	r2, [r3, #4]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006d52:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d5c:	d111      	bne.n	8006d82 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d66:	d004      	beq.n	8006d72 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d70:	d107      	bne.n	8006d82 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d80:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d8a:	d10f      	bne.n	8006dac <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d9a:	601a      	str	r2, [r3, #0]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006daa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2201      	movs	r2, #1
 8006db0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006dbc:	2303      	movs	r3, #3
 8006dbe:	e010      	b.n	8006de2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006dc0:	69bb      	ldr	r3, [r7, #24]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d101      	bne.n	8006dca <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006dca:	69bb      	ldr	r3, [r7, #24]
 8006dcc:	3b01      	subs	r3, #1
 8006dce:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	689a      	ldr	r2, [r3, #8]
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	4013      	ands	r3, r2
 8006dda:	687a      	ldr	r2, [r7, #4]
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d196      	bne.n	8006d0e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006de0:	2300      	movs	r3, #0
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3728      	adds	r7, #40	@ 0x28
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
 8006dea:	bf00      	nop
 8006dec:	20000014 	.word	0x20000014

08006df0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b086      	sub	sp, #24
 8006df4:	af02      	add	r7, sp, #8
 8006df6:	60f8      	str	r0, [r7, #12]
 8006df8:	60b9      	str	r1, [r7, #8]
 8006dfa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	9300      	str	r3, [sp, #0]
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	2200      	movs	r2, #0
 8006e04:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006e08:	68f8      	ldr	r0, [r7, #12]
 8006e0a:	f7ff ff5b 	bl	8006cc4 <SPI_WaitFifoStateUntilTimeout>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d007      	beq.n	8006e24 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e18:	f043 0220 	orr.w	r2, r3, #32
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006e20:	2303      	movs	r3, #3
 8006e22:	e027      	b.n	8006e74 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	9300      	str	r3, [sp, #0]
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	2180      	movs	r1, #128	@ 0x80
 8006e2e:	68f8      	ldr	r0, [r7, #12]
 8006e30:	f7ff fec0 	bl	8006bb4 <SPI_WaitFlagStateUntilTimeout>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d007      	beq.n	8006e4a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e3e:	f043 0220 	orr.w	r2, r3, #32
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006e46:	2303      	movs	r3, #3
 8006e48:	e014      	b.n	8006e74 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	9300      	str	r3, [sp, #0]
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	2200      	movs	r2, #0
 8006e52:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006e56:	68f8      	ldr	r0, [r7, #12]
 8006e58:	f7ff ff34 	bl	8006cc4 <SPI_WaitFifoStateUntilTimeout>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d007      	beq.n	8006e72 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e66:	f043 0220 	orr.w	r2, r3, #32
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006e6e:	2303      	movs	r3, #3
 8006e70:	e000      	b.n	8006e74 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006e72:	2300      	movs	r3, #0
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3710      	adds	r7, #16
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}

08006e7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b082      	sub	sp, #8
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d101      	bne.n	8006e8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e040      	b.n	8006f10 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d106      	bne.n	8006ea4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f7fa fcac 	bl	80017fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2224      	movs	r2, #36	@ 0x24
 8006ea8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f022 0201 	bic.w	r2, r2, #1
 8006eb8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d002      	beq.n	8006ec8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 fedc 	bl	8007c80 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f000 fc21 	bl	8007710 <UART_SetConfig>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d101      	bne.n	8006ed8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	e01b      	b.n	8006f10 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	685a      	ldr	r2, [r3, #4]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ee6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	689a      	ldr	r2, [r3, #8]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ef6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f042 0201 	orr.w	r2, r2, #1
 8006f06:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f000 ff5b 	bl	8007dc4 <UART_CheckIdleState>
 8006f0e:	4603      	mov	r3, r0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3708      	adds	r7, #8
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b08a      	sub	sp, #40	@ 0x28
 8006f1c:	af02      	add	r7, sp, #8
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	60b9      	str	r1, [r7, #8]
 8006f22:	603b      	str	r3, [r7, #0]
 8006f24:	4613      	mov	r3, r2
 8006f26:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f2c:	2b20      	cmp	r3, #32
 8006f2e:	d177      	bne.n	8007020 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d002      	beq.n	8006f3c <HAL_UART_Transmit+0x24>
 8006f36:	88fb      	ldrh	r3, [r7, #6]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d101      	bne.n	8006f40 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	e070      	b.n	8007022 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2200      	movs	r2, #0
 8006f44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2221      	movs	r2, #33	@ 0x21
 8006f4c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f4e:	f7fa fd53 	bl	80019f8 <HAL_GetTick>
 8006f52:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	88fa      	ldrh	r2, [r7, #6]
 8006f58:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	88fa      	ldrh	r2, [r7, #6]
 8006f60:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f6c:	d108      	bne.n	8006f80 <HAL_UART_Transmit+0x68>
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	691b      	ldr	r3, [r3, #16]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d104      	bne.n	8006f80 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006f76:	2300      	movs	r3, #0
 8006f78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	61bb      	str	r3, [r7, #24]
 8006f7e:	e003      	b.n	8006f88 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f84:	2300      	movs	r3, #0
 8006f86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f88:	e02f      	b.n	8006fea <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	9300      	str	r3, [sp, #0]
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	2200      	movs	r2, #0
 8006f92:	2180      	movs	r1, #128	@ 0x80
 8006f94:	68f8      	ldr	r0, [r7, #12]
 8006f96:	f000 ffbd 	bl	8007f14 <UART_WaitOnFlagUntilTimeout>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d004      	beq.n	8006faa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2220      	movs	r2, #32
 8006fa4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006fa6:	2303      	movs	r3, #3
 8006fa8:	e03b      	b.n	8007022 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d10b      	bne.n	8006fc8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	881a      	ldrh	r2, [r3, #0]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fbc:	b292      	uxth	r2, r2
 8006fbe:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	3302      	adds	r3, #2
 8006fc4:	61bb      	str	r3, [r7, #24]
 8006fc6:	e007      	b.n	8006fd8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006fc8:	69fb      	ldr	r3, [r7, #28]
 8006fca:	781a      	ldrb	r2, [r3, #0]
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006fd2:	69fb      	ldr	r3, [r7, #28]
 8006fd4:	3301      	adds	r3, #1
 8006fd6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	3b01      	subs	r3, #1
 8006fe2:	b29a      	uxth	r2, r3
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d1c9      	bne.n	8006f8a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	9300      	str	r3, [sp, #0]
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	2140      	movs	r1, #64	@ 0x40
 8007000:	68f8      	ldr	r0, [r7, #12]
 8007002:	f000 ff87 	bl	8007f14 <UART_WaitOnFlagUntilTimeout>
 8007006:	4603      	mov	r3, r0
 8007008:	2b00      	cmp	r3, #0
 800700a:	d004      	beq.n	8007016 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2220      	movs	r2, #32
 8007010:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e005      	b.n	8007022 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2220      	movs	r2, #32
 800701a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800701c:	2300      	movs	r3, #0
 800701e:	e000      	b.n	8007022 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007020:	2302      	movs	r3, #2
  }
}
 8007022:	4618      	mov	r0, r3
 8007024:	3720      	adds	r7, #32
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}
	...

0800702c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b08a      	sub	sp, #40	@ 0x28
 8007030:	af00      	add	r7, sp, #0
 8007032:	60f8      	str	r0, [r7, #12]
 8007034:	60b9      	str	r1, [r7, #8]
 8007036:	4613      	mov	r3, r2
 8007038:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007040:	2b20      	cmp	r3, #32
 8007042:	d137      	bne.n	80070b4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d002      	beq.n	8007050 <HAL_UART_Receive_IT+0x24>
 800704a:	88fb      	ldrh	r3, [r7, #6]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d101      	bne.n	8007054 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	e030      	b.n	80070b6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2200      	movs	r2, #0
 8007058:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a18      	ldr	r2, [pc, #96]	@ (80070c0 <HAL_UART_Receive_IT+0x94>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d01f      	beq.n	80070a4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800706e:	2b00      	cmp	r3, #0
 8007070:	d018      	beq.n	80070a4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	e853 3f00 	ldrex	r3, [r3]
 800707e:	613b      	str	r3, [r7, #16]
   return(result);
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007086:	627b      	str	r3, [r7, #36]	@ 0x24
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	461a      	mov	r2, r3
 800708e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007090:	623b      	str	r3, [r7, #32]
 8007092:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007094:	69f9      	ldr	r1, [r7, #28]
 8007096:	6a3a      	ldr	r2, [r7, #32]
 8007098:	e841 2300 	strex	r3, r2, [r1]
 800709c:	61bb      	str	r3, [r7, #24]
   return(result);
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d1e6      	bne.n	8007072 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80070a4:	88fb      	ldrh	r3, [r7, #6]
 80070a6:	461a      	mov	r2, r3
 80070a8:	68b9      	ldr	r1, [r7, #8]
 80070aa:	68f8      	ldr	r0, [r7, #12]
 80070ac:	f000 ffa0 	bl	8007ff0 <UART_Start_Receive_IT>
 80070b0:	4603      	mov	r3, r0
 80070b2:	e000      	b.n	80070b6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80070b4:	2302      	movs	r3, #2
  }
}
 80070b6:	4618      	mov	r0, r3
 80070b8:	3728      	adds	r7, #40	@ 0x28
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bd80      	pop	{r7, pc}
 80070be:	bf00      	nop
 80070c0:	40008000 	.word	0x40008000

080070c4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b0ba      	sub	sp, #232	@ 0xe8
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	69db      	ldr	r3, [r3, #28]
 80070d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80070ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80070ee:	f640 030f 	movw	r3, #2063	@ 0x80f
 80070f2:	4013      	ands	r3, r2
 80070f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80070f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d115      	bne.n	800712c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007104:	f003 0320 	and.w	r3, r3, #32
 8007108:	2b00      	cmp	r3, #0
 800710a:	d00f      	beq.n	800712c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800710c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007110:	f003 0320 	and.w	r3, r3, #32
 8007114:	2b00      	cmp	r3, #0
 8007116:	d009      	beq.n	800712c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800711c:	2b00      	cmp	r3, #0
 800711e:	f000 82ca 	beq.w	80076b6 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	4798      	blx	r3
      }
      return;
 800712a:	e2c4      	b.n	80076b6 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800712c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007130:	2b00      	cmp	r3, #0
 8007132:	f000 8117 	beq.w	8007364 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007136:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800713a:	f003 0301 	and.w	r3, r3, #1
 800713e:	2b00      	cmp	r3, #0
 8007140:	d106      	bne.n	8007150 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007142:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007146:	4b85      	ldr	r3, [pc, #532]	@ (800735c <HAL_UART_IRQHandler+0x298>)
 8007148:	4013      	ands	r3, r2
 800714a:	2b00      	cmp	r3, #0
 800714c:	f000 810a 	beq.w	8007364 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007154:	f003 0301 	and.w	r3, r3, #1
 8007158:	2b00      	cmp	r3, #0
 800715a:	d011      	beq.n	8007180 <HAL_UART_IRQHandler+0xbc>
 800715c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00b      	beq.n	8007180 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2201      	movs	r2, #1
 800716e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007176:	f043 0201 	orr.w	r2, r3, #1
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007180:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007184:	f003 0302 	and.w	r3, r3, #2
 8007188:	2b00      	cmp	r3, #0
 800718a:	d011      	beq.n	80071b0 <HAL_UART_IRQHandler+0xec>
 800718c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007190:	f003 0301 	and.w	r3, r3, #1
 8007194:	2b00      	cmp	r3, #0
 8007196:	d00b      	beq.n	80071b0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	2202      	movs	r2, #2
 800719e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071a6:	f043 0204 	orr.w	r2, r3, #4
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80071b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071b4:	f003 0304 	and.w	r3, r3, #4
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d011      	beq.n	80071e0 <HAL_UART_IRQHandler+0x11c>
 80071bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071c0:	f003 0301 	and.w	r3, r3, #1
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d00b      	beq.n	80071e0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	2204      	movs	r2, #4
 80071ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071d6:	f043 0202 	orr.w	r2, r3, #2
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80071e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071e4:	f003 0308 	and.w	r3, r3, #8
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d017      	beq.n	800721c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80071ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071f0:	f003 0320 	and.w	r3, r3, #32
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d105      	bne.n	8007204 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80071f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071fc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007200:	2b00      	cmp	r3, #0
 8007202:	d00b      	beq.n	800721c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	2208      	movs	r2, #8
 800720a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007212:	f043 0208 	orr.w	r2, r3, #8
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800721c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007220:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007224:	2b00      	cmp	r3, #0
 8007226:	d012      	beq.n	800724e <HAL_UART_IRQHandler+0x18a>
 8007228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800722c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d00c      	beq.n	800724e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800723c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007244:	f043 0220 	orr.w	r2, r3, #32
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007254:	2b00      	cmp	r3, #0
 8007256:	f000 8230 	beq.w	80076ba <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800725a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800725e:	f003 0320 	and.w	r3, r3, #32
 8007262:	2b00      	cmp	r3, #0
 8007264:	d00d      	beq.n	8007282 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007266:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800726a:	f003 0320 	and.w	r3, r3, #32
 800726e:	2b00      	cmp	r3, #0
 8007270:	d007      	beq.n	8007282 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007276:	2b00      	cmp	r3, #0
 8007278:	d003      	beq.n	8007282 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007288:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	689b      	ldr	r3, [r3, #8]
 8007292:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007296:	2b40      	cmp	r3, #64	@ 0x40
 8007298:	d005      	beq.n	80072a6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800729a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800729e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d04f      	beq.n	8007346 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f000 ff68 	bl	800817c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072b6:	2b40      	cmp	r3, #64	@ 0x40
 80072b8:	d141      	bne.n	800733e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	3308      	adds	r3, #8
 80072c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80072c8:	e853 3f00 	ldrex	r3, [r3]
 80072cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80072d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80072d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	3308      	adds	r3, #8
 80072e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80072e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80072ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80072f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80072f6:	e841 2300 	strex	r3, r2, [r1]
 80072fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80072fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1d9      	bne.n	80072ba <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800730a:	2b00      	cmp	r3, #0
 800730c:	d013      	beq.n	8007336 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007312:	4a13      	ldr	r2, [pc, #76]	@ (8007360 <HAL_UART_IRQHandler+0x29c>)
 8007314:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800731a:	4618      	mov	r0, r3
 800731c:	f7fa fe04 	bl	8001f28 <HAL_DMA_Abort_IT>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d017      	beq.n	8007356 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800732a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007330:	4610      	mov	r0, r2
 8007332:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007334:	e00f      	b.n	8007356 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 f9d4 	bl	80076e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800733c:	e00b      	b.n	8007356 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 f9d0 	bl	80076e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007344:	e007      	b.n	8007356 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 f9cc 	bl	80076e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2200      	movs	r2, #0
 8007350:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007354:	e1b1      	b.n	80076ba <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007356:	bf00      	nop
    return;
 8007358:	e1af      	b.n	80076ba <HAL_UART_IRQHandler+0x5f6>
 800735a:	bf00      	nop
 800735c:	04000120 	.word	0x04000120
 8007360:	08008245 	.word	0x08008245

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007368:	2b01      	cmp	r3, #1
 800736a:	f040 816a 	bne.w	8007642 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800736e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007372:	f003 0310 	and.w	r3, r3, #16
 8007376:	2b00      	cmp	r3, #0
 8007378:	f000 8163 	beq.w	8007642 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800737c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007380:	f003 0310 	and.w	r3, r3, #16
 8007384:	2b00      	cmp	r3, #0
 8007386:	f000 815c 	beq.w	8007642 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2210      	movs	r2, #16
 8007390:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800739c:	2b40      	cmp	r3, #64	@ 0x40
 800739e:	f040 80d4 	bne.w	800754a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80073ae:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	f000 80ad 	beq.w	8007512 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80073be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80073c2:	429a      	cmp	r2, r3
 80073c4:	f080 80a5 	bcs.w	8007512 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80073ce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f003 0320 	and.w	r3, r3, #32
 80073de:	2b00      	cmp	r3, #0
 80073e0:	f040 8086 	bne.w	80074f0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80073f0:	e853 3f00 	ldrex	r3, [r3]
 80073f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80073f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80073fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007400:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	461a      	mov	r2, r3
 800740a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800740e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007412:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007416:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800741a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800741e:	e841 2300 	strex	r3, r2, [r1]
 8007422:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007426:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1da      	bne.n	80073e4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	3308      	adds	r3, #8
 8007434:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007436:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007438:	e853 3f00 	ldrex	r3, [r3]
 800743c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800743e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007440:	f023 0301 	bic.w	r3, r3, #1
 8007444:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	3308      	adds	r3, #8
 800744e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007452:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007456:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007458:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800745a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800745e:	e841 2300 	strex	r3, r2, [r1]
 8007462:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007464:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007466:	2b00      	cmp	r3, #0
 8007468:	d1e1      	bne.n	800742e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	3308      	adds	r3, #8
 8007470:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007472:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007474:	e853 3f00 	ldrex	r3, [r3]
 8007478:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800747a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800747c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007480:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	3308      	adds	r3, #8
 800748a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800748e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007490:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007492:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007494:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007496:	e841 2300 	strex	r3, r2, [r1]
 800749a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800749c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d1e3      	bne.n	800746a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2220      	movs	r2, #32
 80074a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074b8:	e853 3f00 	ldrex	r3, [r3]
 80074bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80074be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074c0:	f023 0310 	bic.w	r3, r3, #16
 80074c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	461a      	mov	r2, r3
 80074ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80074d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80074d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80074da:	e841 2300 	strex	r3, r2, [r1]
 80074de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80074e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d1e4      	bne.n	80074b0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074ea:	4618      	mov	r0, r3
 80074ec:	f7fa fcde 	bl	8001eac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2202      	movs	r2, #2
 80074f4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007502:	b29b      	uxth	r3, r3
 8007504:	1ad3      	subs	r3, r2, r3
 8007506:	b29b      	uxth	r3, r3
 8007508:	4619      	mov	r1, r3
 800750a:	6878      	ldr	r0, [r7, #4]
 800750c:	f000 f8f4 	bl	80076f8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007510:	e0d5      	b.n	80076be <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007518:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800751c:	429a      	cmp	r2, r3
 800751e:	f040 80ce 	bne.w	80076be <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f003 0320 	and.w	r3, r3, #32
 800752e:	2b20      	cmp	r3, #32
 8007530:	f040 80c5 	bne.w	80076be <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2202      	movs	r2, #2
 8007538:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007540:	4619      	mov	r1, r3
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 f8d8 	bl	80076f8 <HAL_UARTEx_RxEventCallback>
      return;
 8007548:	e0b9      	b.n	80076be <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007556:	b29b      	uxth	r3, r3
 8007558:	1ad3      	subs	r3, r2, r3
 800755a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007564:	b29b      	uxth	r3, r3
 8007566:	2b00      	cmp	r3, #0
 8007568:	f000 80ab 	beq.w	80076c2 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800756c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007570:	2b00      	cmp	r3, #0
 8007572:	f000 80a6 	beq.w	80076c2 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800757c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800757e:	e853 3f00 	ldrex	r3, [r3]
 8007582:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007586:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800758a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	461a      	mov	r2, r3
 8007594:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007598:	647b      	str	r3, [r7, #68]	@ 0x44
 800759a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800759c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800759e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075a0:	e841 2300 	strex	r3, r2, [r1]
 80075a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80075a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d1e4      	bne.n	8007576 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	3308      	adds	r3, #8
 80075b2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b6:	e853 3f00 	ldrex	r3, [r3]
 80075ba:	623b      	str	r3, [r7, #32]
   return(result);
 80075bc:	6a3b      	ldr	r3, [r7, #32]
 80075be:	f023 0301 	bic.w	r3, r3, #1
 80075c2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	3308      	adds	r3, #8
 80075cc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80075d0:	633a      	str	r2, [r7, #48]	@ 0x30
 80075d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80075d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075d8:	e841 2300 	strex	r3, r2, [r1]
 80075dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80075de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d1e3      	bne.n	80075ac <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2220      	movs	r2, #32
 80075e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2200      	movs	r2, #0
 80075f0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2200      	movs	r2, #0
 80075f6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fe:	693b      	ldr	r3, [r7, #16]
 8007600:	e853 3f00 	ldrex	r3, [r3]
 8007604:	60fb      	str	r3, [r7, #12]
   return(result);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f023 0310 	bic.w	r3, r3, #16
 800760c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	461a      	mov	r2, r3
 8007616:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800761a:	61fb      	str	r3, [r7, #28]
 800761c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761e:	69b9      	ldr	r1, [r7, #24]
 8007620:	69fa      	ldr	r2, [r7, #28]
 8007622:	e841 2300 	strex	r3, r2, [r1]
 8007626:	617b      	str	r3, [r7, #20]
   return(result);
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d1e4      	bne.n	80075f8 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2202      	movs	r2, #2
 8007632:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007634:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007638:	4619      	mov	r1, r3
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f000 f85c 	bl	80076f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007640:	e03f      	b.n	80076c2 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007646:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00e      	beq.n	800766c <HAL_UART_IRQHandler+0x5a8>
 800764e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007652:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007656:	2b00      	cmp	r3, #0
 8007658:	d008      	beq.n	800766c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007662:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f000 ffe9 	bl	800863c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800766a:	e02d      	b.n	80076c8 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800766c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007674:	2b00      	cmp	r3, #0
 8007676:	d00e      	beq.n	8007696 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800767c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007680:	2b00      	cmp	r3, #0
 8007682:	d008      	beq.n	8007696 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007688:	2b00      	cmp	r3, #0
 800768a:	d01c      	beq.n	80076c6 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	4798      	blx	r3
    }
    return;
 8007694:	e017      	b.n	80076c6 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800769a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d012      	beq.n	80076c8 <HAL_UART_IRQHandler+0x604>
 80076a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d00c      	beq.n	80076c8 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 fdde 	bl	8008270 <UART_EndTransmit_IT>
    return;
 80076b4:	e008      	b.n	80076c8 <HAL_UART_IRQHandler+0x604>
      return;
 80076b6:	bf00      	nop
 80076b8:	e006      	b.n	80076c8 <HAL_UART_IRQHandler+0x604>
    return;
 80076ba:	bf00      	nop
 80076bc:	e004      	b.n	80076c8 <HAL_UART_IRQHandler+0x604>
      return;
 80076be:	bf00      	nop
 80076c0:	e002      	b.n	80076c8 <HAL_UART_IRQHandler+0x604>
      return;
 80076c2:	bf00      	nop
 80076c4:	e000      	b.n	80076c8 <HAL_UART_IRQHandler+0x604>
    return;
 80076c6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80076c8:	37e8      	adds	r7, #232	@ 0xe8
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop

080076d0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80076d8:	bf00      	nop
 80076da:	370c      	adds	r7, #12
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80076ec:	bf00      	nop
 80076ee:	370c      	adds	r7, #12
 80076f0:	46bd      	mov	sp, r7
 80076f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f6:	4770      	bx	lr

080076f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80076f8:	b480      	push	{r7}
 80076fa:	b083      	sub	sp, #12
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	460b      	mov	r3, r1
 8007702:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007704:	bf00      	nop
 8007706:	370c      	adds	r7, #12
 8007708:	46bd      	mov	sp, r7
 800770a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770e:	4770      	bx	lr

08007710 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007710:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007714:	b08a      	sub	sp, #40	@ 0x28
 8007716:	af00      	add	r7, sp, #0
 8007718:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800771a:	2300      	movs	r3, #0
 800771c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	689a      	ldr	r2, [r3, #8]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	691b      	ldr	r3, [r3, #16]
 8007728:	431a      	orrs	r2, r3
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	695b      	ldr	r3, [r3, #20]
 800772e:	431a      	orrs	r2, r3
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	69db      	ldr	r3, [r3, #28]
 8007734:	4313      	orrs	r3, r2
 8007736:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	4ba4      	ldr	r3, [pc, #656]	@ (80079d0 <UART_SetConfig+0x2c0>)
 8007740:	4013      	ands	r3, r2
 8007742:	68fa      	ldr	r2, [r7, #12]
 8007744:	6812      	ldr	r2, [r2, #0]
 8007746:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007748:	430b      	orrs	r3, r1
 800774a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	68da      	ldr	r2, [r3, #12]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	430a      	orrs	r2, r1
 8007760:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	699b      	ldr	r3, [r3, #24]
 8007766:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a99      	ldr	r2, [pc, #612]	@ (80079d4 <UART_SetConfig+0x2c4>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d004      	beq.n	800777c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6a1b      	ldr	r3, [r3, #32]
 8007776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007778:	4313      	orrs	r3, r2
 800777a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	689b      	ldr	r3, [r3, #8]
 8007782:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800778c:	430a      	orrs	r2, r1
 800778e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a90      	ldr	r2, [pc, #576]	@ (80079d8 <UART_SetConfig+0x2c8>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d126      	bne.n	80077e8 <UART_SetConfig+0xd8>
 800779a:	4b90      	ldr	r3, [pc, #576]	@ (80079dc <UART_SetConfig+0x2cc>)
 800779c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077a0:	f003 0303 	and.w	r3, r3, #3
 80077a4:	2b03      	cmp	r3, #3
 80077a6:	d81b      	bhi.n	80077e0 <UART_SetConfig+0xd0>
 80077a8:	a201      	add	r2, pc, #4	@ (adr r2, 80077b0 <UART_SetConfig+0xa0>)
 80077aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ae:	bf00      	nop
 80077b0:	080077c1 	.word	0x080077c1
 80077b4:	080077d1 	.word	0x080077d1
 80077b8:	080077c9 	.word	0x080077c9
 80077bc:	080077d9 	.word	0x080077d9
 80077c0:	2301      	movs	r3, #1
 80077c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077c6:	e116      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80077c8:	2302      	movs	r3, #2
 80077ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077ce:	e112      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80077d0:	2304      	movs	r3, #4
 80077d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077d6:	e10e      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80077d8:	2308      	movs	r3, #8
 80077da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077de:	e10a      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80077e0:	2310      	movs	r3, #16
 80077e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077e6:	e106      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a7c      	ldr	r2, [pc, #496]	@ (80079e0 <UART_SetConfig+0x2d0>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d138      	bne.n	8007864 <UART_SetConfig+0x154>
 80077f2:	4b7a      	ldr	r3, [pc, #488]	@ (80079dc <UART_SetConfig+0x2cc>)
 80077f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077f8:	f003 030c 	and.w	r3, r3, #12
 80077fc:	2b0c      	cmp	r3, #12
 80077fe:	d82d      	bhi.n	800785c <UART_SetConfig+0x14c>
 8007800:	a201      	add	r2, pc, #4	@ (adr r2, 8007808 <UART_SetConfig+0xf8>)
 8007802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007806:	bf00      	nop
 8007808:	0800783d 	.word	0x0800783d
 800780c:	0800785d 	.word	0x0800785d
 8007810:	0800785d 	.word	0x0800785d
 8007814:	0800785d 	.word	0x0800785d
 8007818:	0800784d 	.word	0x0800784d
 800781c:	0800785d 	.word	0x0800785d
 8007820:	0800785d 	.word	0x0800785d
 8007824:	0800785d 	.word	0x0800785d
 8007828:	08007845 	.word	0x08007845
 800782c:	0800785d 	.word	0x0800785d
 8007830:	0800785d 	.word	0x0800785d
 8007834:	0800785d 	.word	0x0800785d
 8007838:	08007855 	.word	0x08007855
 800783c:	2300      	movs	r3, #0
 800783e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007842:	e0d8      	b.n	80079f6 <UART_SetConfig+0x2e6>
 8007844:	2302      	movs	r3, #2
 8007846:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800784a:	e0d4      	b.n	80079f6 <UART_SetConfig+0x2e6>
 800784c:	2304      	movs	r3, #4
 800784e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007852:	e0d0      	b.n	80079f6 <UART_SetConfig+0x2e6>
 8007854:	2308      	movs	r3, #8
 8007856:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800785a:	e0cc      	b.n	80079f6 <UART_SetConfig+0x2e6>
 800785c:	2310      	movs	r3, #16
 800785e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007862:	e0c8      	b.n	80079f6 <UART_SetConfig+0x2e6>
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a5e      	ldr	r2, [pc, #376]	@ (80079e4 <UART_SetConfig+0x2d4>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d125      	bne.n	80078ba <UART_SetConfig+0x1aa>
 800786e:	4b5b      	ldr	r3, [pc, #364]	@ (80079dc <UART_SetConfig+0x2cc>)
 8007870:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007874:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007878:	2b30      	cmp	r3, #48	@ 0x30
 800787a:	d016      	beq.n	80078aa <UART_SetConfig+0x19a>
 800787c:	2b30      	cmp	r3, #48	@ 0x30
 800787e:	d818      	bhi.n	80078b2 <UART_SetConfig+0x1a2>
 8007880:	2b20      	cmp	r3, #32
 8007882:	d00a      	beq.n	800789a <UART_SetConfig+0x18a>
 8007884:	2b20      	cmp	r3, #32
 8007886:	d814      	bhi.n	80078b2 <UART_SetConfig+0x1a2>
 8007888:	2b00      	cmp	r3, #0
 800788a:	d002      	beq.n	8007892 <UART_SetConfig+0x182>
 800788c:	2b10      	cmp	r3, #16
 800788e:	d008      	beq.n	80078a2 <UART_SetConfig+0x192>
 8007890:	e00f      	b.n	80078b2 <UART_SetConfig+0x1a2>
 8007892:	2300      	movs	r3, #0
 8007894:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007898:	e0ad      	b.n	80079f6 <UART_SetConfig+0x2e6>
 800789a:	2302      	movs	r3, #2
 800789c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078a0:	e0a9      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80078a2:	2304      	movs	r3, #4
 80078a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078a8:	e0a5      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80078aa:	2308      	movs	r3, #8
 80078ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078b0:	e0a1      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80078b2:	2310      	movs	r3, #16
 80078b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078b8:	e09d      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a4a      	ldr	r2, [pc, #296]	@ (80079e8 <UART_SetConfig+0x2d8>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d125      	bne.n	8007910 <UART_SetConfig+0x200>
 80078c4:	4b45      	ldr	r3, [pc, #276]	@ (80079dc <UART_SetConfig+0x2cc>)
 80078c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078ca:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80078ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80078d0:	d016      	beq.n	8007900 <UART_SetConfig+0x1f0>
 80078d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80078d4:	d818      	bhi.n	8007908 <UART_SetConfig+0x1f8>
 80078d6:	2b80      	cmp	r3, #128	@ 0x80
 80078d8:	d00a      	beq.n	80078f0 <UART_SetConfig+0x1e0>
 80078da:	2b80      	cmp	r3, #128	@ 0x80
 80078dc:	d814      	bhi.n	8007908 <UART_SetConfig+0x1f8>
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d002      	beq.n	80078e8 <UART_SetConfig+0x1d8>
 80078e2:	2b40      	cmp	r3, #64	@ 0x40
 80078e4:	d008      	beq.n	80078f8 <UART_SetConfig+0x1e8>
 80078e6:	e00f      	b.n	8007908 <UART_SetConfig+0x1f8>
 80078e8:	2300      	movs	r3, #0
 80078ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078ee:	e082      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80078f0:	2302      	movs	r3, #2
 80078f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078f6:	e07e      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80078f8:	2304      	movs	r3, #4
 80078fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078fe:	e07a      	b.n	80079f6 <UART_SetConfig+0x2e6>
 8007900:	2308      	movs	r3, #8
 8007902:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007906:	e076      	b.n	80079f6 <UART_SetConfig+0x2e6>
 8007908:	2310      	movs	r3, #16
 800790a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800790e:	e072      	b.n	80079f6 <UART_SetConfig+0x2e6>
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a35      	ldr	r2, [pc, #212]	@ (80079ec <UART_SetConfig+0x2dc>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d12a      	bne.n	8007970 <UART_SetConfig+0x260>
 800791a:	4b30      	ldr	r3, [pc, #192]	@ (80079dc <UART_SetConfig+0x2cc>)
 800791c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007920:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007924:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007928:	d01a      	beq.n	8007960 <UART_SetConfig+0x250>
 800792a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800792e:	d81b      	bhi.n	8007968 <UART_SetConfig+0x258>
 8007930:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007934:	d00c      	beq.n	8007950 <UART_SetConfig+0x240>
 8007936:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800793a:	d815      	bhi.n	8007968 <UART_SetConfig+0x258>
 800793c:	2b00      	cmp	r3, #0
 800793e:	d003      	beq.n	8007948 <UART_SetConfig+0x238>
 8007940:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007944:	d008      	beq.n	8007958 <UART_SetConfig+0x248>
 8007946:	e00f      	b.n	8007968 <UART_SetConfig+0x258>
 8007948:	2300      	movs	r3, #0
 800794a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800794e:	e052      	b.n	80079f6 <UART_SetConfig+0x2e6>
 8007950:	2302      	movs	r3, #2
 8007952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007956:	e04e      	b.n	80079f6 <UART_SetConfig+0x2e6>
 8007958:	2304      	movs	r3, #4
 800795a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800795e:	e04a      	b.n	80079f6 <UART_SetConfig+0x2e6>
 8007960:	2308      	movs	r3, #8
 8007962:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007966:	e046      	b.n	80079f6 <UART_SetConfig+0x2e6>
 8007968:	2310      	movs	r3, #16
 800796a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800796e:	e042      	b.n	80079f6 <UART_SetConfig+0x2e6>
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a17      	ldr	r2, [pc, #92]	@ (80079d4 <UART_SetConfig+0x2c4>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d13a      	bne.n	80079f0 <UART_SetConfig+0x2e0>
 800797a:	4b18      	ldr	r3, [pc, #96]	@ (80079dc <UART_SetConfig+0x2cc>)
 800797c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007980:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007984:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007988:	d01a      	beq.n	80079c0 <UART_SetConfig+0x2b0>
 800798a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800798e:	d81b      	bhi.n	80079c8 <UART_SetConfig+0x2b8>
 8007990:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007994:	d00c      	beq.n	80079b0 <UART_SetConfig+0x2a0>
 8007996:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800799a:	d815      	bhi.n	80079c8 <UART_SetConfig+0x2b8>
 800799c:	2b00      	cmp	r3, #0
 800799e:	d003      	beq.n	80079a8 <UART_SetConfig+0x298>
 80079a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079a4:	d008      	beq.n	80079b8 <UART_SetConfig+0x2a8>
 80079a6:	e00f      	b.n	80079c8 <UART_SetConfig+0x2b8>
 80079a8:	2300      	movs	r3, #0
 80079aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079ae:	e022      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80079b0:	2302      	movs	r3, #2
 80079b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079b6:	e01e      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80079b8:	2304      	movs	r3, #4
 80079ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079be:	e01a      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80079c0:	2308      	movs	r3, #8
 80079c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079c6:	e016      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80079c8:	2310      	movs	r3, #16
 80079ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079ce:	e012      	b.n	80079f6 <UART_SetConfig+0x2e6>
 80079d0:	efff69f3 	.word	0xefff69f3
 80079d4:	40008000 	.word	0x40008000
 80079d8:	40013800 	.word	0x40013800
 80079dc:	40021000 	.word	0x40021000
 80079e0:	40004400 	.word	0x40004400
 80079e4:	40004800 	.word	0x40004800
 80079e8:	40004c00 	.word	0x40004c00
 80079ec:	40005000 	.word	0x40005000
 80079f0:	2310      	movs	r3, #16
 80079f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a9f      	ldr	r2, [pc, #636]	@ (8007c78 <UART_SetConfig+0x568>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d17a      	bne.n	8007af6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007a00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007a04:	2b08      	cmp	r3, #8
 8007a06:	d824      	bhi.n	8007a52 <UART_SetConfig+0x342>
 8007a08:	a201      	add	r2, pc, #4	@ (adr r2, 8007a10 <UART_SetConfig+0x300>)
 8007a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a0e:	bf00      	nop
 8007a10:	08007a35 	.word	0x08007a35
 8007a14:	08007a53 	.word	0x08007a53
 8007a18:	08007a3d 	.word	0x08007a3d
 8007a1c:	08007a53 	.word	0x08007a53
 8007a20:	08007a43 	.word	0x08007a43
 8007a24:	08007a53 	.word	0x08007a53
 8007a28:	08007a53 	.word	0x08007a53
 8007a2c:	08007a53 	.word	0x08007a53
 8007a30:	08007a4b 	.word	0x08007a4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a34:	f7fc f956 	bl	8003ce4 <HAL_RCC_GetPCLK1Freq>
 8007a38:	61f8      	str	r0, [r7, #28]
        break;
 8007a3a:	e010      	b.n	8007a5e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a3c:	4b8f      	ldr	r3, [pc, #572]	@ (8007c7c <UART_SetConfig+0x56c>)
 8007a3e:	61fb      	str	r3, [r7, #28]
        break;
 8007a40:	e00d      	b.n	8007a5e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a42:	f7fc f8b7 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8007a46:	61f8      	str	r0, [r7, #28]
        break;
 8007a48:	e009      	b.n	8007a5e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a4e:	61fb      	str	r3, [r7, #28]
        break;
 8007a50:	e005      	b.n	8007a5e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007a52:	2300      	movs	r3, #0
 8007a54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007a5c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	f000 80fb 	beq.w	8007c5c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	685a      	ldr	r2, [r3, #4]
 8007a6a:	4613      	mov	r3, r2
 8007a6c:	005b      	lsls	r3, r3, #1
 8007a6e:	4413      	add	r3, r2
 8007a70:	69fa      	ldr	r2, [r7, #28]
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d305      	bcc.n	8007a82 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a7c:	69fa      	ldr	r2, [r7, #28]
 8007a7e:	429a      	cmp	r2, r3
 8007a80:	d903      	bls.n	8007a8a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007a82:	2301      	movs	r3, #1
 8007a84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007a88:	e0e8      	b.n	8007c5c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007a8a:	69fb      	ldr	r3, [r7, #28]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	461c      	mov	r4, r3
 8007a90:	4615      	mov	r5, r2
 8007a92:	f04f 0200 	mov.w	r2, #0
 8007a96:	f04f 0300 	mov.w	r3, #0
 8007a9a:	022b      	lsls	r3, r5, #8
 8007a9c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007aa0:	0222      	lsls	r2, r4, #8
 8007aa2:	68f9      	ldr	r1, [r7, #12]
 8007aa4:	6849      	ldr	r1, [r1, #4]
 8007aa6:	0849      	lsrs	r1, r1, #1
 8007aa8:	2000      	movs	r0, #0
 8007aaa:	4688      	mov	r8, r1
 8007aac:	4681      	mov	r9, r0
 8007aae:	eb12 0a08 	adds.w	sl, r2, r8
 8007ab2:	eb43 0b09 	adc.w	fp, r3, r9
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	603b      	str	r3, [r7, #0]
 8007abe:	607a      	str	r2, [r7, #4]
 8007ac0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ac4:	4650      	mov	r0, sl
 8007ac6:	4659      	mov	r1, fp
 8007ac8:	f7f8 fbd2 	bl	8000270 <__aeabi_uldivmod>
 8007acc:	4602      	mov	r2, r0
 8007ace:	460b      	mov	r3, r1
 8007ad0:	4613      	mov	r3, r2
 8007ad2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007ad4:	69bb      	ldr	r3, [r7, #24]
 8007ad6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ada:	d308      	bcc.n	8007aee <UART_SetConfig+0x3de>
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ae2:	d204      	bcs.n	8007aee <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	69ba      	ldr	r2, [r7, #24]
 8007aea:	60da      	str	r2, [r3, #12]
 8007aec:	e0b6      	b.n	8007c5c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007aee:	2301      	movs	r3, #1
 8007af0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007af4:	e0b2      	b.n	8007c5c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	69db      	ldr	r3, [r3, #28]
 8007afa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007afe:	d15e      	bne.n	8007bbe <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007b00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007b04:	2b08      	cmp	r3, #8
 8007b06:	d828      	bhi.n	8007b5a <UART_SetConfig+0x44a>
 8007b08:	a201      	add	r2, pc, #4	@ (adr r2, 8007b10 <UART_SetConfig+0x400>)
 8007b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b0e:	bf00      	nop
 8007b10:	08007b35 	.word	0x08007b35
 8007b14:	08007b3d 	.word	0x08007b3d
 8007b18:	08007b45 	.word	0x08007b45
 8007b1c:	08007b5b 	.word	0x08007b5b
 8007b20:	08007b4b 	.word	0x08007b4b
 8007b24:	08007b5b 	.word	0x08007b5b
 8007b28:	08007b5b 	.word	0x08007b5b
 8007b2c:	08007b5b 	.word	0x08007b5b
 8007b30:	08007b53 	.word	0x08007b53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b34:	f7fc f8d6 	bl	8003ce4 <HAL_RCC_GetPCLK1Freq>
 8007b38:	61f8      	str	r0, [r7, #28]
        break;
 8007b3a:	e014      	b.n	8007b66 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b3c:	f7fc f8e8 	bl	8003d10 <HAL_RCC_GetPCLK2Freq>
 8007b40:	61f8      	str	r0, [r7, #28]
        break;
 8007b42:	e010      	b.n	8007b66 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b44:	4b4d      	ldr	r3, [pc, #308]	@ (8007c7c <UART_SetConfig+0x56c>)
 8007b46:	61fb      	str	r3, [r7, #28]
        break;
 8007b48:	e00d      	b.n	8007b66 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b4a:	f7fc f833 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8007b4e:	61f8      	str	r0, [r7, #28]
        break;
 8007b50:	e009      	b.n	8007b66 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b56:	61fb      	str	r3, [r7, #28]
        break;
 8007b58:	e005      	b.n	8007b66 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007b64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b66:	69fb      	ldr	r3, [r7, #28]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d077      	beq.n	8007c5c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b6c:	69fb      	ldr	r3, [r7, #28]
 8007b6e:	005a      	lsls	r2, r3, #1
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	085b      	lsrs	r3, r3, #1
 8007b76:	441a      	add	r2, r3
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b80:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b82:	69bb      	ldr	r3, [r7, #24]
 8007b84:	2b0f      	cmp	r3, #15
 8007b86:	d916      	bls.n	8007bb6 <UART_SetConfig+0x4a6>
 8007b88:	69bb      	ldr	r3, [r7, #24]
 8007b8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b8e:	d212      	bcs.n	8007bb6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b90:	69bb      	ldr	r3, [r7, #24]
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	f023 030f 	bic.w	r3, r3, #15
 8007b98:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b9a:	69bb      	ldr	r3, [r7, #24]
 8007b9c:	085b      	lsrs	r3, r3, #1
 8007b9e:	b29b      	uxth	r3, r3
 8007ba0:	f003 0307 	and.w	r3, r3, #7
 8007ba4:	b29a      	uxth	r2, r3
 8007ba6:	8afb      	ldrh	r3, [r7, #22]
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	8afa      	ldrh	r2, [r7, #22]
 8007bb2:	60da      	str	r2, [r3, #12]
 8007bb4:	e052      	b.n	8007c5c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007bbc:	e04e      	b.n	8007c5c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007bbe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007bc2:	2b08      	cmp	r3, #8
 8007bc4:	d827      	bhi.n	8007c16 <UART_SetConfig+0x506>
 8007bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8007bcc <UART_SetConfig+0x4bc>)
 8007bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bcc:	08007bf1 	.word	0x08007bf1
 8007bd0:	08007bf9 	.word	0x08007bf9
 8007bd4:	08007c01 	.word	0x08007c01
 8007bd8:	08007c17 	.word	0x08007c17
 8007bdc:	08007c07 	.word	0x08007c07
 8007be0:	08007c17 	.word	0x08007c17
 8007be4:	08007c17 	.word	0x08007c17
 8007be8:	08007c17 	.word	0x08007c17
 8007bec:	08007c0f 	.word	0x08007c0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bf0:	f7fc f878 	bl	8003ce4 <HAL_RCC_GetPCLK1Freq>
 8007bf4:	61f8      	str	r0, [r7, #28]
        break;
 8007bf6:	e014      	b.n	8007c22 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007bf8:	f7fc f88a 	bl	8003d10 <HAL_RCC_GetPCLK2Freq>
 8007bfc:	61f8      	str	r0, [r7, #28]
        break;
 8007bfe:	e010      	b.n	8007c22 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c00:	4b1e      	ldr	r3, [pc, #120]	@ (8007c7c <UART_SetConfig+0x56c>)
 8007c02:	61fb      	str	r3, [r7, #28]
        break;
 8007c04:	e00d      	b.n	8007c22 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c06:	f7fb ffd5 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8007c0a:	61f8      	str	r0, [r7, #28]
        break;
 8007c0c:	e009      	b.n	8007c22 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c12:	61fb      	str	r3, [r7, #28]
        break;
 8007c14:	e005      	b.n	8007c22 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007c16:	2300      	movs	r3, #0
 8007c18:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007c20:	bf00      	nop
    }

    if (pclk != 0U)
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d019      	beq.n	8007c5c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	085a      	lsrs	r2, r3, #1
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	441a      	add	r2, r3
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c3a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c3c:	69bb      	ldr	r3, [r7, #24]
 8007c3e:	2b0f      	cmp	r3, #15
 8007c40:	d909      	bls.n	8007c56 <UART_SetConfig+0x546>
 8007c42:	69bb      	ldr	r3, [r7, #24]
 8007c44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c48:	d205      	bcs.n	8007c56 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c4a:	69bb      	ldr	r3, [r7, #24]
 8007c4c:	b29a      	uxth	r2, r3
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	60da      	str	r2, [r3, #12]
 8007c54:	e002      	b.n	8007c5c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2200      	movs	r2, #0
 8007c66:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007c68:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3728      	adds	r7, #40	@ 0x28
 8007c70:	46bd      	mov	sp, r7
 8007c72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c76:	bf00      	nop
 8007c78:	40008000 	.word	0x40008000
 8007c7c:	00f42400 	.word	0x00f42400

08007c80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c8c:	f003 0308 	and.w	r3, r3, #8
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00a      	beq.n	8007caa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	430a      	orrs	r2, r1
 8007ca8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cae:	f003 0301 	and.w	r3, r3, #1
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d00a      	beq.n	8007ccc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	430a      	orrs	r2, r1
 8007cca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cd0:	f003 0302 	and.w	r3, r3, #2
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d00a      	beq.n	8007cee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	430a      	orrs	r2, r1
 8007cec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf2:	f003 0304 	and.w	r3, r3, #4
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d00a      	beq.n	8007d10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	430a      	orrs	r2, r1
 8007d0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d14:	f003 0310 	and.w	r3, r3, #16
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d00a      	beq.n	8007d32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	430a      	orrs	r2, r1
 8007d30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d36:	f003 0320 	and.w	r3, r3, #32
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d00a      	beq.n	8007d54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	430a      	orrs	r2, r1
 8007d52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d01a      	beq.n	8007d96 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	430a      	orrs	r2, r1
 8007d74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d7e:	d10a      	bne.n	8007d96 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	685b      	ldr	r3, [r3, #4]
 8007d86:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	430a      	orrs	r2, r1
 8007d94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d00a      	beq.n	8007db8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	430a      	orrs	r2, r1
 8007db6:	605a      	str	r2, [r3, #4]
  }
}
 8007db8:	bf00      	nop
 8007dba:	370c      	adds	r7, #12
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b098      	sub	sp, #96	@ 0x60
 8007dc8:	af02      	add	r7, sp, #8
 8007dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007dd4:	f7f9 fe10 	bl	80019f8 <HAL_GetTick>
 8007dd8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f003 0308 	and.w	r3, r3, #8
 8007de4:	2b08      	cmp	r3, #8
 8007de6:	d12e      	bne.n	8007e46 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007de8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007dec:	9300      	str	r3, [sp, #0]
 8007dee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007df0:	2200      	movs	r2, #0
 8007df2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f000 f88c 	bl	8007f14 <UART_WaitOnFlagUntilTimeout>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d021      	beq.n	8007e46 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e0a:	e853 3f00 	ldrex	r3, [r3]
 8007e0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e16:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e20:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e22:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e28:	e841 2300 	strex	r3, r2, [r1]
 8007e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d1e6      	bne.n	8007e02 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2220      	movs	r2, #32
 8007e38:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e42:	2303      	movs	r3, #3
 8007e44:	e062      	b.n	8007f0c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f003 0304 	and.w	r3, r3, #4
 8007e50:	2b04      	cmp	r3, #4
 8007e52:	d149      	bne.n	8007ee8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e54:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007e58:	9300      	str	r3, [sp, #0]
 8007e5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f000 f856 	bl	8007f14 <UART_WaitOnFlagUntilTimeout>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d03c      	beq.n	8007ee8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e76:	e853 3f00 	ldrex	r3, [r3]
 8007e7a:	623b      	str	r3, [r7, #32]
   return(result);
 8007e7c:	6a3b      	ldr	r3, [r7, #32]
 8007e7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	461a      	mov	r2, r3
 8007e8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e90:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e94:	e841 2300 	strex	r3, r2, [r1]
 8007e98:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d1e6      	bne.n	8007e6e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	3308      	adds	r3, #8
 8007ea6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	e853 3f00 	ldrex	r3, [r3]
 8007eae:	60fb      	str	r3, [r7, #12]
   return(result);
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f023 0301 	bic.w	r3, r3, #1
 8007eb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	3308      	adds	r3, #8
 8007ebe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ec0:	61fa      	str	r2, [r7, #28]
 8007ec2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec4:	69b9      	ldr	r1, [r7, #24]
 8007ec6:	69fa      	ldr	r2, [r7, #28]
 8007ec8:	e841 2300 	strex	r3, r2, [r1]
 8007ecc:	617b      	str	r3, [r7, #20]
   return(result);
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d1e5      	bne.n	8007ea0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2220      	movs	r2, #32
 8007ed8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ee4:	2303      	movs	r3, #3
 8007ee6:	e011      	b.n	8007f0c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2220      	movs	r2, #32
 8007eec:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2220      	movs	r2, #32
 8007ef2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2200      	movs	r2, #0
 8007f00:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2200      	movs	r2, #0
 8007f06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007f0a:	2300      	movs	r3, #0
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3758      	adds	r7, #88	@ 0x58
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}

08007f14 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	603b      	str	r3, [r7, #0]
 8007f20:	4613      	mov	r3, r2
 8007f22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f24:	e04f      	b.n	8007fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f26:	69bb      	ldr	r3, [r7, #24]
 8007f28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f2c:	d04b      	beq.n	8007fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f2e:	f7f9 fd63 	bl	80019f8 <HAL_GetTick>
 8007f32:	4602      	mov	r2, r0
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	1ad3      	subs	r3, r2, r3
 8007f38:	69ba      	ldr	r2, [r7, #24]
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d302      	bcc.n	8007f44 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f3e:	69bb      	ldr	r3, [r7, #24]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d101      	bne.n	8007f48 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007f44:	2303      	movs	r3, #3
 8007f46:	e04e      	b.n	8007fe6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f003 0304 	and.w	r3, r3, #4
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d037      	beq.n	8007fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	2b80      	cmp	r3, #128	@ 0x80
 8007f5a:	d034      	beq.n	8007fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	2b40      	cmp	r3, #64	@ 0x40
 8007f60:	d031      	beq.n	8007fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	69db      	ldr	r3, [r3, #28]
 8007f68:	f003 0308 	and.w	r3, r3, #8
 8007f6c:	2b08      	cmp	r3, #8
 8007f6e:	d110      	bne.n	8007f92 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	2208      	movs	r2, #8
 8007f76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f78:	68f8      	ldr	r0, [r7, #12]
 8007f7a:	f000 f8ff 	bl	800817c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2208      	movs	r2, #8
 8007f82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e029      	b.n	8007fe6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	69db      	ldr	r3, [r3, #28]
 8007f98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007fa0:	d111      	bne.n	8007fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007faa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007fac:	68f8      	ldr	r0, [r7, #12]
 8007fae:	f000 f8e5 	bl	800817c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2220      	movs	r2, #32
 8007fb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007fc2:	2303      	movs	r3, #3
 8007fc4:	e00f      	b.n	8007fe6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	69da      	ldr	r2, [r3, #28]
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	4013      	ands	r3, r2
 8007fd0:	68ba      	ldr	r2, [r7, #8]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	bf0c      	ite	eq
 8007fd6:	2301      	moveq	r3, #1
 8007fd8:	2300      	movne	r3, #0
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	461a      	mov	r2, r3
 8007fde:	79fb      	ldrb	r3, [r7, #7]
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d0a0      	beq.n	8007f26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fe4:	2300      	movs	r3, #0
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3710      	adds	r7, #16
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}
	...

08007ff0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b097      	sub	sp, #92	@ 0x5c
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	60f8      	str	r0, [r7, #12]
 8007ff8:	60b9      	str	r1, [r7, #8]
 8007ffa:	4613      	mov	r3, r2
 8007ffc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	68ba      	ldr	r2, [r7, #8]
 8008002:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	88fa      	ldrh	r2, [r7, #6]
 8008008:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	88fa      	ldrh	r2, [r7, #6]
 8008010:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2200      	movs	r2, #0
 8008018:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	689b      	ldr	r3, [r3, #8]
 800801e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008022:	d10e      	bne.n	8008042 <UART_Start_Receive_IT+0x52>
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	691b      	ldr	r3, [r3, #16]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d105      	bne.n	8008038 <UART_Start_Receive_IT+0x48>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008032:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008036:	e02d      	b.n	8008094 <UART_Start_Receive_IT+0xa4>
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	22ff      	movs	r2, #255	@ 0xff
 800803c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008040:	e028      	b.n	8008094 <UART_Start_Receive_IT+0xa4>
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	689b      	ldr	r3, [r3, #8]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d10d      	bne.n	8008066 <UART_Start_Receive_IT+0x76>
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	691b      	ldr	r3, [r3, #16]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d104      	bne.n	800805c <UART_Start_Receive_IT+0x6c>
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	22ff      	movs	r2, #255	@ 0xff
 8008056:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800805a:	e01b      	b.n	8008094 <UART_Start_Receive_IT+0xa4>
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	227f      	movs	r2, #127	@ 0x7f
 8008060:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008064:	e016      	b.n	8008094 <UART_Start_Receive_IT+0xa4>
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800806e:	d10d      	bne.n	800808c <UART_Start_Receive_IT+0x9c>
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	691b      	ldr	r3, [r3, #16]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d104      	bne.n	8008082 <UART_Start_Receive_IT+0x92>
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	227f      	movs	r2, #127	@ 0x7f
 800807c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008080:	e008      	b.n	8008094 <UART_Start_Receive_IT+0xa4>
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	223f      	movs	r2, #63	@ 0x3f
 8008086:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800808a:	e003      	b.n	8008094 <UART_Start_Receive_IT+0xa4>
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2200      	movs	r2, #0
 8008090:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2200      	movs	r2, #0
 8008098:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2222      	movs	r2, #34	@ 0x22
 80080a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	3308      	adds	r3, #8
 80080aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080ae:	e853 3f00 	ldrex	r3, [r3]
 80080b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80080b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b6:	f043 0301 	orr.w	r3, r3, #1
 80080ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	3308      	adds	r3, #8
 80080c2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80080c4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80080c6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80080ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080cc:	e841 2300 	strex	r3, r2, [r1]
 80080d0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80080d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d1e5      	bne.n	80080a4 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080e0:	d107      	bne.n	80080f2 <UART_Start_Receive_IT+0x102>
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	691b      	ldr	r3, [r3, #16]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d103      	bne.n	80080f2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	4a21      	ldr	r2, [pc, #132]	@ (8008174 <UART_Start_Receive_IT+0x184>)
 80080ee:	669a      	str	r2, [r3, #104]	@ 0x68
 80080f0:	e002      	b.n	80080f8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	4a20      	ldr	r2, [pc, #128]	@ (8008178 <UART_Start_Receive_IT+0x188>)
 80080f6:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	691b      	ldr	r3, [r3, #16]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d019      	beq.n	8008134 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008108:	e853 3f00 	ldrex	r3, [r3]
 800810c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800810e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008110:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008114:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	461a      	mov	r2, r3
 800811c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800811e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008120:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008122:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008124:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008126:	e841 2300 	strex	r3, r2, [r1]
 800812a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800812c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800812e:	2b00      	cmp	r3, #0
 8008130:	d1e6      	bne.n	8008100 <UART_Start_Receive_IT+0x110>
 8008132:	e018      	b.n	8008166 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	e853 3f00 	ldrex	r3, [r3]
 8008140:	613b      	str	r3, [r7, #16]
   return(result);
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	f043 0320 	orr.w	r3, r3, #32
 8008148:	653b      	str	r3, [r7, #80]	@ 0x50
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	461a      	mov	r2, r3
 8008150:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008152:	623b      	str	r3, [r7, #32]
 8008154:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008156:	69f9      	ldr	r1, [r7, #28]
 8008158:	6a3a      	ldr	r2, [r7, #32]
 800815a:	e841 2300 	strex	r3, r2, [r1]
 800815e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008160:	69bb      	ldr	r3, [r7, #24]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d1e6      	bne.n	8008134 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8008166:	2300      	movs	r3, #0
}
 8008168:	4618      	mov	r0, r3
 800816a:	375c      	adds	r7, #92	@ 0x5c
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr
 8008174:	08008481 	.word	0x08008481
 8008178:	080082c5 	.word	0x080082c5

0800817c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800817c:	b480      	push	{r7}
 800817e:	b095      	sub	sp, #84	@ 0x54
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800818c:	e853 3f00 	ldrex	r3, [r3]
 8008190:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008194:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008198:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	461a      	mov	r2, r3
 80081a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80081a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80081a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80081aa:	e841 2300 	strex	r3, r2, [r1]
 80081ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80081b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d1e6      	bne.n	8008184 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	3308      	adds	r3, #8
 80081bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081be:	6a3b      	ldr	r3, [r7, #32]
 80081c0:	e853 3f00 	ldrex	r3, [r3]
 80081c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80081c6:	69fb      	ldr	r3, [r7, #28]
 80081c8:	f023 0301 	bic.w	r3, r3, #1
 80081cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	3308      	adds	r3, #8
 80081d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80081d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80081d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80081dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081de:	e841 2300 	strex	r3, r2, [r1]
 80081e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80081e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d1e5      	bne.n	80081b6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d118      	bne.n	8008224 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	e853 3f00 	ldrex	r3, [r3]
 80081fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	f023 0310 	bic.w	r3, r3, #16
 8008206:	647b      	str	r3, [r7, #68]	@ 0x44
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	461a      	mov	r2, r3
 800820e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008210:	61bb      	str	r3, [r7, #24]
 8008212:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008214:	6979      	ldr	r1, [r7, #20]
 8008216:	69ba      	ldr	r2, [r7, #24]
 8008218:	e841 2300 	strex	r3, r2, [r1]
 800821c:	613b      	str	r3, [r7, #16]
   return(result);
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d1e6      	bne.n	80081f2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2220      	movs	r2, #32
 8008228:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2200      	movs	r2, #0
 8008230:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008238:	bf00      	nop
 800823a:	3754      	adds	r7, #84	@ 0x54
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr

08008244 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b084      	sub	sp, #16
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008250:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2200      	movs	r2, #0
 8008256:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	2200      	movs	r2, #0
 800825e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008262:	68f8      	ldr	r0, [r7, #12]
 8008264:	f7ff fa3e 	bl	80076e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008268:	bf00      	nop
 800826a:	3710      	adds	r7, #16
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}

08008270 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b088      	sub	sp, #32
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	e853 3f00 	ldrex	r3, [r3]
 8008284:	60bb      	str	r3, [r7, #8]
   return(result);
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800828c:	61fb      	str	r3, [r7, #28]
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	461a      	mov	r2, r3
 8008294:	69fb      	ldr	r3, [r7, #28]
 8008296:	61bb      	str	r3, [r7, #24]
 8008298:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800829a:	6979      	ldr	r1, [r7, #20]
 800829c:	69ba      	ldr	r2, [r7, #24]
 800829e:	e841 2300 	strex	r3, r2, [r1]
 80082a2:	613b      	str	r3, [r7, #16]
   return(result);
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d1e6      	bne.n	8008278 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2220      	movs	r2, #32
 80082ae:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2200      	movs	r2, #0
 80082b4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f7ff fa0a 	bl	80076d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082bc:	bf00      	nop
 80082be:	3720      	adds	r7, #32
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}

080082c4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b09c      	sub	sp, #112	@ 0x70
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082d2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082dc:	2b22      	cmp	r3, #34	@ 0x22
 80082de:	f040 80be 	bne.w	800845e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80082e8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80082ec:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80082f0:	b2d9      	uxtb	r1, r3
 80082f2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80082f6:	b2da      	uxtb	r2, r3
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082fc:	400a      	ands	r2, r1
 80082fe:	b2d2      	uxtb	r2, r2
 8008300:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008306:	1c5a      	adds	r2, r3, #1
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008312:	b29b      	uxth	r3, r3
 8008314:	3b01      	subs	r3, #1
 8008316:	b29a      	uxth	r2, r3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008324:	b29b      	uxth	r3, r3
 8008326:	2b00      	cmp	r3, #0
 8008328:	f040 80a3 	bne.w	8008472 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008332:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008334:	e853 3f00 	ldrex	r3, [r3]
 8008338:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800833a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800833c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008340:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	461a      	mov	r2, r3
 8008348:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800834a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800834c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800834e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008350:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008352:	e841 2300 	strex	r3, r2, [r1]
 8008356:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008358:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800835a:	2b00      	cmp	r3, #0
 800835c:	d1e6      	bne.n	800832c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	3308      	adds	r3, #8
 8008364:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008368:	e853 3f00 	ldrex	r3, [r3]
 800836c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800836e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008370:	f023 0301 	bic.w	r3, r3, #1
 8008374:	667b      	str	r3, [r7, #100]	@ 0x64
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	3308      	adds	r3, #8
 800837c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800837e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008380:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008382:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008384:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008386:	e841 2300 	strex	r3, r2, [r1]
 800838a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800838c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800838e:	2b00      	cmp	r3, #0
 8008390:	d1e5      	bne.n	800835e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2220      	movs	r2, #32
 8008396:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2200      	movs	r2, #0
 800839e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2200      	movs	r2, #0
 80083a4:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a34      	ldr	r2, [pc, #208]	@ (800847c <UART_RxISR_8BIT+0x1b8>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d01f      	beq.n	80083f0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	685b      	ldr	r3, [r3, #4]
 80083b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d018      	beq.n	80083f0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c6:	e853 3f00 	ldrex	r3, [r3]
 80083ca:	623b      	str	r3, [r7, #32]
   return(result);
 80083cc:	6a3b      	ldr	r3, [r7, #32]
 80083ce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80083d2:	663b      	str	r3, [r7, #96]	@ 0x60
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	461a      	mov	r2, r3
 80083da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80083dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80083de:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083e4:	e841 2300 	strex	r3, r2, [r1]
 80083e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d1e6      	bne.n	80083be <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	d12e      	bne.n	8008456 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2200      	movs	r2, #0
 80083fc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	e853 3f00 	ldrex	r3, [r3]
 800840a:	60fb      	str	r3, [r7, #12]
   return(result);
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f023 0310 	bic.w	r3, r3, #16
 8008412:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	461a      	mov	r2, r3
 800841a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800841c:	61fb      	str	r3, [r7, #28]
 800841e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008420:	69b9      	ldr	r1, [r7, #24]
 8008422:	69fa      	ldr	r2, [r7, #28]
 8008424:	e841 2300 	strex	r3, r2, [r1]
 8008428:	617b      	str	r3, [r7, #20]
   return(result);
 800842a:	697b      	ldr	r3, [r7, #20]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d1e6      	bne.n	80083fe <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	69db      	ldr	r3, [r3, #28]
 8008436:	f003 0310 	and.w	r3, r3, #16
 800843a:	2b10      	cmp	r3, #16
 800843c:	d103      	bne.n	8008446 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	2210      	movs	r2, #16
 8008444:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800844c:	4619      	mov	r1, r3
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f7ff f952 	bl	80076f8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008454:	e00d      	b.n	8008472 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f7f8 fd24 	bl	8000ea4 <HAL_UART_RxCpltCallback>
}
 800845c:	e009      	b.n	8008472 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	8b1b      	ldrh	r3, [r3, #24]
 8008464:	b29a      	uxth	r2, r3
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f042 0208 	orr.w	r2, r2, #8
 800846e:	b292      	uxth	r2, r2
 8008470:	831a      	strh	r2, [r3, #24]
}
 8008472:	bf00      	nop
 8008474:	3770      	adds	r7, #112	@ 0x70
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}
 800847a:	bf00      	nop
 800847c:	40008000 	.word	0x40008000

08008480 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b09c      	sub	sp, #112	@ 0x70
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800848e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008498:	2b22      	cmp	r3, #34	@ 0x22
 800849a:	f040 80be 	bne.w	800861a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80084a4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084ac:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80084ae:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80084b2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80084b6:	4013      	ands	r3, r2
 80084b8:	b29a      	uxth	r2, r3
 80084ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80084bc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084c2:	1c9a      	adds	r2, r3, #2
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	3b01      	subs	r3, #1
 80084d2:	b29a      	uxth	r2, r3
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80084e0:	b29b      	uxth	r3, r3
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	f040 80a3 	bne.w	800862e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084f0:	e853 3f00 	ldrex	r3, [r3]
 80084f4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80084f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	461a      	mov	r2, r3
 8008504:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008506:	657b      	str	r3, [r7, #84]	@ 0x54
 8008508:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800850a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800850c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800850e:	e841 2300 	strex	r3, r2, [r1]
 8008512:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008514:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008516:	2b00      	cmp	r3, #0
 8008518:	d1e6      	bne.n	80084e8 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	3308      	adds	r3, #8
 8008520:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008524:	e853 3f00 	ldrex	r3, [r3]
 8008528:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800852a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800852c:	f023 0301 	bic.w	r3, r3, #1
 8008530:	663b      	str	r3, [r7, #96]	@ 0x60
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	3308      	adds	r3, #8
 8008538:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800853a:	643a      	str	r2, [r7, #64]	@ 0x40
 800853c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008540:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008542:	e841 2300 	strex	r3, r2, [r1]
 8008546:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800854a:	2b00      	cmp	r3, #0
 800854c:	d1e5      	bne.n	800851a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2220      	movs	r2, #32
 8008552:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2200      	movs	r2, #0
 800855a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2200      	movs	r2, #0
 8008560:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4a34      	ldr	r2, [pc, #208]	@ (8008638 <UART_RxISR_16BIT+0x1b8>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d01f      	beq.n	80085ac <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008576:	2b00      	cmp	r3, #0
 8008578:	d018      	beq.n	80085ac <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008580:	6a3b      	ldr	r3, [r7, #32]
 8008582:	e853 3f00 	ldrex	r3, [r3]
 8008586:	61fb      	str	r3, [r7, #28]
   return(result);
 8008588:	69fb      	ldr	r3, [r7, #28]
 800858a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800858e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	461a      	mov	r2, r3
 8008596:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008598:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800859a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800859e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085a0:	e841 2300 	strex	r3, r2, [r1]
 80085a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80085a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d1e6      	bne.n	800857a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d12e      	bne.n	8008612 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2200      	movs	r2, #0
 80085b8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	e853 3f00 	ldrex	r3, [r3]
 80085c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	f023 0310 	bic.w	r3, r3, #16
 80085ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	461a      	mov	r2, r3
 80085d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80085d8:	61bb      	str	r3, [r7, #24]
 80085da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085dc:	6979      	ldr	r1, [r7, #20]
 80085de:	69ba      	ldr	r2, [r7, #24]
 80085e0:	e841 2300 	strex	r3, r2, [r1]
 80085e4:	613b      	str	r3, [r7, #16]
   return(result);
 80085e6:	693b      	ldr	r3, [r7, #16]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d1e6      	bne.n	80085ba <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	69db      	ldr	r3, [r3, #28]
 80085f2:	f003 0310 	and.w	r3, r3, #16
 80085f6:	2b10      	cmp	r3, #16
 80085f8:	d103      	bne.n	8008602 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	2210      	movs	r2, #16
 8008600:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008608:	4619      	mov	r1, r3
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f7ff f874 	bl	80076f8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008610:	e00d      	b.n	800862e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f7f8 fc46 	bl	8000ea4 <HAL_UART_RxCpltCallback>
}
 8008618:	e009      	b.n	800862e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	8b1b      	ldrh	r3, [r3, #24]
 8008620:	b29a      	uxth	r2, r3
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f042 0208 	orr.w	r2, r2, #8
 800862a:	b292      	uxth	r2, r2
 800862c:	831a      	strh	r2, [r3, #24]
}
 800862e:	bf00      	nop
 8008630:	3770      	adds	r7, #112	@ 0x70
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
 8008636:	bf00      	nop
 8008638:	40008000 	.word	0x40008000

0800863c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800863c:	b480      	push	{r7}
 800863e:	b083      	sub	sp, #12
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008644:	bf00      	nop
 8008646:	370c      	adds	r7, #12
 8008648:	46bd      	mov	sp, r7
 800864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864e:	4770      	bx	lr

08008650 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008650:	b480      	push	{r7}
 8008652:	b085      	sub	sp, #20
 8008654:	af00      	add	r7, sp, #0
 8008656:	4603      	mov	r3, r0
 8008658:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800865a:	2300      	movs	r3, #0
 800865c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800865e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008662:	2b84      	cmp	r3, #132	@ 0x84
 8008664:	d005      	beq.n	8008672 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008666:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	4413      	add	r3, r2
 800866e:	3303      	adds	r3, #3
 8008670:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008672:	68fb      	ldr	r3, [r7, #12]
}
 8008674:	4618      	mov	r0, r3
 8008676:	3714      	adds	r7, #20
 8008678:	46bd      	mov	sp, r7
 800867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867e:	4770      	bx	lr

08008680 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008684:	f000 fe22 	bl	80092cc <vTaskStartScheduler>
  
  return osOK;
 8008688:	2300      	movs	r3, #0
}
 800868a:	4618      	mov	r0, r3
 800868c:	bd80      	pop	{r7, pc}

0800868e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800868e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008690:	b089      	sub	sp, #36	@ 0x24
 8008692:	af04      	add	r7, sp, #16
 8008694:	6078      	str	r0, [r7, #4]
 8008696:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	695b      	ldr	r3, [r3, #20]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d020      	beq.n	80086e2 <osThreadCreate+0x54>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	699b      	ldr	r3, [r3, #24]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d01c      	beq.n	80086e2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	685c      	ldr	r4, [r3, #4]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	691e      	ldr	r6, [r3, #16]
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086ba:	4618      	mov	r0, r3
 80086bc:	f7ff ffc8 	bl	8008650 <makeFreeRtosPriority>
 80086c0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	695b      	ldr	r3, [r3, #20]
 80086c6:	687a      	ldr	r2, [r7, #4]
 80086c8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086ca:	9202      	str	r2, [sp, #8]
 80086cc:	9301      	str	r3, [sp, #4]
 80086ce:	9100      	str	r1, [sp, #0]
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	4632      	mov	r2, r6
 80086d4:	4629      	mov	r1, r5
 80086d6:	4620      	mov	r0, r4
 80086d8:	f000 fc2a 	bl	8008f30 <xTaskCreateStatic>
 80086dc:	4603      	mov	r3, r0
 80086de:	60fb      	str	r3, [r7, #12]
 80086e0:	e01c      	b.n	800871c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	685c      	ldr	r4, [r3, #4]
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086ee:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086f6:	4618      	mov	r0, r3
 80086f8:	f7ff ffaa 	bl	8008650 <makeFreeRtosPriority>
 80086fc:	4602      	mov	r2, r0
 80086fe:	f107 030c 	add.w	r3, r7, #12
 8008702:	9301      	str	r3, [sp, #4]
 8008704:	9200      	str	r2, [sp, #0]
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	4632      	mov	r2, r6
 800870a:	4629      	mov	r1, r5
 800870c:	4620      	mov	r0, r4
 800870e:	f000 fc6f 	bl	8008ff0 <xTaskCreate>
 8008712:	4603      	mov	r3, r0
 8008714:	2b01      	cmp	r3, #1
 8008716:	d001      	beq.n	800871c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008718:	2300      	movs	r3, #0
 800871a:	e000      	b.n	800871e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800871c:	68fb      	ldr	r3, [r7, #12]
}
 800871e:	4618      	mov	r0, r3
 8008720:	3714      	adds	r7, #20
 8008722:	46bd      	mov	sp, r7
 8008724:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008726 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008726:	b580      	push	{r7, lr}
 8008728:	b084      	sub	sp, #16
 800872a:	af00      	add	r7, sp, #0
 800872c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d001      	beq.n	800873c <osDelay+0x16>
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	e000      	b.n	800873e <osDelay+0x18>
 800873c:	2301      	movs	r3, #1
 800873e:	4618      	mov	r0, r3
 8008740:	f000 fd8e 	bl	8009260 <vTaskDelay>
  
  return osOK;
 8008744:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008746:	4618      	mov	r0, r3
 8008748:	3710      	adds	r7, #16
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}

0800874e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800874e:	b480      	push	{r7}
 8008750:	b083      	sub	sp, #12
 8008752:	af00      	add	r7, sp, #0
 8008754:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f103 0208 	add.w	r2, r3, #8
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008766:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f103 0208 	add.w	r2, r3, #8
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f103 0208 	add.w	r2, r3, #8
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2200      	movs	r2, #0
 8008780:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008782:	bf00      	nop
 8008784:	370c      	adds	r7, #12
 8008786:	46bd      	mov	sp, r7
 8008788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878c:	4770      	bx	lr

0800878e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800878e:	b480      	push	{r7}
 8008790:	b083      	sub	sp, #12
 8008792:	af00      	add	r7, sp, #0
 8008794:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2200      	movs	r2, #0
 800879a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800879c:	bf00      	nop
 800879e:	370c      	adds	r7, #12
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr

080087a8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80087a8:	b480      	push	{r7}
 80087aa:	b085      	sub	sp, #20
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	68fa      	ldr	r2, [r7, #12]
 80087bc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	689a      	ldr	r2, [r3, #8]
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	683a      	ldr	r2, [r7, #0]
 80087cc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	683a      	ldr	r2, [r7, #0]
 80087d2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	687a      	ldr	r2, [r7, #4]
 80087d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	1c5a      	adds	r2, r3, #1
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	601a      	str	r2, [r3, #0]
}
 80087e4:	bf00      	nop
 80087e6:	3714      	adds	r7, #20
 80087e8:	46bd      	mov	sp, r7
 80087ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ee:	4770      	bx	lr

080087f0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80087f0:	b480      	push	{r7}
 80087f2:	b085      	sub	sp, #20
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
 80087f8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008806:	d103      	bne.n	8008810 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	691b      	ldr	r3, [r3, #16]
 800880c:	60fb      	str	r3, [r7, #12]
 800880e:	e00c      	b.n	800882a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	3308      	adds	r3, #8
 8008814:	60fb      	str	r3, [r7, #12]
 8008816:	e002      	b.n	800881e <vListInsert+0x2e>
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	60fb      	str	r3, [r7, #12]
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	68ba      	ldr	r2, [r7, #8]
 8008826:	429a      	cmp	r2, r3
 8008828:	d2f6      	bcs.n	8008818 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	685a      	ldr	r2, [r3, #4]
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	683a      	ldr	r2, [r7, #0]
 8008838:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	68fa      	ldr	r2, [r7, #12]
 800883e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	683a      	ldr	r2, [r7, #0]
 8008844:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	687a      	ldr	r2, [r7, #4]
 800884a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	1c5a      	adds	r2, r3, #1
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	601a      	str	r2, [r3, #0]
}
 8008856:	bf00      	nop
 8008858:	3714      	adds	r7, #20
 800885a:	46bd      	mov	sp, r7
 800885c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008860:	4770      	bx	lr

08008862 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008862:	b480      	push	{r7}
 8008864:	b085      	sub	sp, #20
 8008866:	af00      	add	r7, sp, #0
 8008868:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	691b      	ldr	r3, [r3, #16]
 800886e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	687a      	ldr	r2, [r7, #4]
 8008876:	6892      	ldr	r2, [r2, #8]
 8008878:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	689b      	ldr	r3, [r3, #8]
 800887e:	687a      	ldr	r2, [r7, #4]
 8008880:	6852      	ldr	r2, [r2, #4]
 8008882:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	685b      	ldr	r3, [r3, #4]
 8008888:	687a      	ldr	r2, [r7, #4]
 800888a:	429a      	cmp	r2, r3
 800888c:	d103      	bne.n	8008896 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	689a      	ldr	r2, [r3, #8]
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2200      	movs	r2, #0
 800889a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	1e5a      	subs	r2, r3, #1
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3714      	adds	r7, #20
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr
	...

080088b8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b084      	sub	sp, #16
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
 80088c0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d10b      	bne.n	80088e4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80088cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d0:	f383 8811 	msr	BASEPRI, r3
 80088d4:	f3bf 8f6f 	isb	sy
 80088d8:	f3bf 8f4f 	dsb	sy
 80088dc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80088de:	bf00      	nop
 80088e0:	bf00      	nop
 80088e2:	e7fd      	b.n	80088e0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80088e4:	f001 fb38 	bl	8009f58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088f0:	68f9      	ldr	r1, [r7, #12]
 80088f2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80088f4:	fb01 f303 	mul.w	r3, r1, r3
 80088f8:	441a      	add	r2, r3
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2200      	movs	r2, #0
 8008902:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681a      	ldr	r2, [r3, #0]
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681a      	ldr	r2, [r3, #0]
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008914:	3b01      	subs	r3, #1
 8008916:	68f9      	ldr	r1, [r7, #12]
 8008918:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800891a:	fb01 f303 	mul.w	r3, r1, r3
 800891e:	441a      	add	r2, r3
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	22ff      	movs	r2, #255	@ 0xff
 8008928:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	22ff      	movs	r2, #255	@ 0xff
 8008930:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d114      	bne.n	8008964 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	691b      	ldr	r3, [r3, #16]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d01a      	beq.n	8008978 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	3310      	adds	r3, #16
 8008946:	4618      	mov	r0, r3
 8008948:	f000 ff0a 	bl	8009760 <xTaskRemoveFromEventList>
 800894c:	4603      	mov	r3, r0
 800894e:	2b00      	cmp	r3, #0
 8008950:	d012      	beq.n	8008978 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008952:	4b0d      	ldr	r3, [pc, #52]	@ (8008988 <xQueueGenericReset+0xd0>)
 8008954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008958:	601a      	str	r2, [r3, #0]
 800895a:	f3bf 8f4f 	dsb	sy
 800895e:	f3bf 8f6f 	isb	sy
 8008962:	e009      	b.n	8008978 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	3310      	adds	r3, #16
 8008968:	4618      	mov	r0, r3
 800896a:	f7ff fef0 	bl	800874e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	3324      	adds	r3, #36	@ 0x24
 8008972:	4618      	mov	r0, r3
 8008974:	f7ff feeb 	bl	800874e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008978:	f001 fb20 	bl	8009fbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800897c:	2301      	movs	r3, #1
}
 800897e:	4618      	mov	r0, r3
 8008980:	3710      	adds	r7, #16
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}
 8008986:	bf00      	nop
 8008988:	e000ed04 	.word	0xe000ed04

0800898c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800898c:	b580      	push	{r7, lr}
 800898e:	b08a      	sub	sp, #40	@ 0x28
 8008990:	af02      	add	r7, sp, #8
 8008992:	60f8      	str	r0, [r7, #12]
 8008994:	60b9      	str	r1, [r7, #8]
 8008996:	4613      	mov	r3, r2
 8008998:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d10b      	bne.n	80089b8 <xQueueGenericCreate+0x2c>
	__asm volatile
 80089a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089a4:	f383 8811 	msr	BASEPRI, r3
 80089a8:	f3bf 8f6f 	isb	sy
 80089ac:	f3bf 8f4f 	dsb	sy
 80089b0:	613b      	str	r3, [r7, #16]
}
 80089b2:	bf00      	nop
 80089b4:	bf00      	nop
 80089b6:	e7fd      	b.n	80089b4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	68ba      	ldr	r2, [r7, #8]
 80089bc:	fb02 f303 	mul.w	r3, r2, r3
 80089c0:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80089c2:	69fb      	ldr	r3, [r7, #28]
 80089c4:	3348      	adds	r3, #72	@ 0x48
 80089c6:	4618      	mov	r0, r3
 80089c8:	f001 fbe8 	bl	800a19c <pvPortMalloc>
 80089cc:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d011      	beq.n	80089f8 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80089d4:	69bb      	ldr	r3, [r7, #24]
 80089d6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	3348      	adds	r3, #72	@ 0x48
 80089dc:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80089de:	69bb      	ldr	r3, [r7, #24]
 80089e0:	2200      	movs	r2, #0
 80089e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80089e6:	79fa      	ldrb	r2, [r7, #7]
 80089e8:	69bb      	ldr	r3, [r7, #24]
 80089ea:	9300      	str	r3, [sp, #0]
 80089ec:	4613      	mov	r3, r2
 80089ee:	697a      	ldr	r2, [r7, #20]
 80089f0:	68b9      	ldr	r1, [r7, #8]
 80089f2:	68f8      	ldr	r0, [r7, #12]
 80089f4:	f000 f805 	bl	8008a02 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80089f8:	69bb      	ldr	r3, [r7, #24]
	}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3720      	adds	r7, #32
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}

08008a02 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008a02:	b580      	push	{r7, lr}
 8008a04:	b084      	sub	sp, #16
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	60f8      	str	r0, [r7, #12]
 8008a0a:	60b9      	str	r1, [r7, #8]
 8008a0c:	607a      	str	r2, [r7, #4]
 8008a0e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d103      	bne.n	8008a1e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008a16:	69bb      	ldr	r3, [r7, #24]
 8008a18:	69ba      	ldr	r2, [r7, #24]
 8008a1a:	601a      	str	r2, [r3, #0]
 8008a1c:	e002      	b.n	8008a24 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008a1e:	69bb      	ldr	r3, [r7, #24]
 8008a20:	687a      	ldr	r2, [r7, #4]
 8008a22:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008a24:	69bb      	ldr	r3, [r7, #24]
 8008a26:	68fa      	ldr	r2, [r7, #12]
 8008a28:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008a2a:	69bb      	ldr	r3, [r7, #24]
 8008a2c:	68ba      	ldr	r2, [r7, #8]
 8008a2e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008a30:	2101      	movs	r1, #1
 8008a32:	69b8      	ldr	r0, [r7, #24]
 8008a34:	f7ff ff40 	bl	80088b8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008a38:	bf00      	nop
 8008a3a:	3710      	adds	r7, #16
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}

08008a40 <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b090      	sub	sp, #64	@ 0x40
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	60b9      	str	r1, [r7, #8]
 8008a4a:	607a      	str	r2, [r7, #4]
 8008a4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d10b      	bne.n	8008a70 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a5c:	f383 8811 	msr	BASEPRI, r3
 8008a60:	f3bf 8f6f 	isb	sy
 8008a64:	f3bf 8f4f 	dsb	sy
 8008a68:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008a6a:	bf00      	nop
 8008a6c:	bf00      	nop
 8008a6e:	e7fd      	b.n	8008a6c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d103      	bne.n	8008a7e <xQueueGenericSendFromISR+0x3e>
 8008a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d101      	bne.n	8008a82 <xQueueGenericSendFromISR+0x42>
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e000      	b.n	8008a84 <xQueueGenericSendFromISR+0x44>
 8008a82:	2300      	movs	r3, #0
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d10b      	bne.n	8008aa0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a8c:	f383 8811 	msr	BASEPRI, r3
 8008a90:	f3bf 8f6f 	isb	sy
 8008a94:	f3bf 8f4f 	dsb	sy
 8008a98:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008a9a:	bf00      	nop
 8008a9c:	bf00      	nop
 8008a9e:	e7fd      	b.n	8008a9c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	2b02      	cmp	r3, #2
 8008aa4:	d103      	bne.n	8008aae <xQueueGenericSendFromISR+0x6e>
 8008aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aaa:	2b01      	cmp	r3, #1
 8008aac:	d101      	bne.n	8008ab2 <xQueueGenericSendFromISR+0x72>
 8008aae:	2301      	movs	r3, #1
 8008ab0:	e000      	b.n	8008ab4 <xQueueGenericSendFromISR+0x74>
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d10b      	bne.n	8008ad0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008abc:	f383 8811 	msr	BASEPRI, r3
 8008ac0:	f3bf 8f6f 	isb	sy
 8008ac4:	f3bf 8f4f 	dsb	sy
 8008ac8:	623b      	str	r3, [r7, #32]
}
 8008aca:	bf00      	nop
 8008acc:	bf00      	nop
 8008ace:	e7fd      	b.n	8008acc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008ad0:	f001 fb22 	bl	800a118 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008ad4:	f3ef 8211 	mrs	r2, BASEPRI
 8008ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008adc:	f383 8811 	msr	BASEPRI, r3
 8008ae0:	f3bf 8f6f 	isb	sy
 8008ae4:	f3bf 8f4f 	dsb	sy
 8008ae8:	61fa      	str	r2, [r7, #28]
 8008aea:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008aec:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008aee:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008af2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008af4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008af8:	429a      	cmp	r2, r3
 8008afa:	d302      	bcc.n	8008b02 <xQueueGenericSendFromISR+0xc2>
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	2b02      	cmp	r3, #2
 8008b00:	d12f      	bne.n	8008b62 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b08:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008b12:	683a      	ldr	r2, [r7, #0]
 8008b14:	68b9      	ldr	r1, [r7, #8]
 8008b16:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008b18:	f000 f912 	bl	8008d40 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008b1c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008b20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b24:	d112      	bne.n	8008b4c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d016      	beq.n	8008b5c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b30:	3324      	adds	r3, #36	@ 0x24
 8008b32:	4618      	mov	r0, r3
 8008b34:	f000 fe14 	bl	8009760 <xTaskRemoveFromEventList>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d00e      	beq.n	8008b5c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d00b      	beq.n	8008b5c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2201      	movs	r2, #1
 8008b48:	601a      	str	r2, [r3, #0]
 8008b4a:	e007      	b.n	8008b5c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008b4c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008b50:	3301      	adds	r3, #1
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	b25a      	sxtb	r2, r3
 8008b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008b60:	e001      	b.n	8008b66 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008b62:	2300      	movs	r3, #0
 8008b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b68:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008b70:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008b72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3740      	adds	r7, #64	@ 0x40
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b08c      	sub	sp, #48	@ 0x30
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	60f8      	str	r0, [r7, #12]
 8008b84:	60b9      	str	r1, [r7, #8]
 8008b86:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d10b      	bne.n	8008bae <xQueueReceive+0x32>
	__asm volatile
 8008b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b9a:	f383 8811 	msr	BASEPRI, r3
 8008b9e:	f3bf 8f6f 	isb	sy
 8008ba2:	f3bf 8f4f 	dsb	sy
 8008ba6:	623b      	str	r3, [r7, #32]
}
 8008ba8:	bf00      	nop
 8008baa:	bf00      	nop
 8008bac:	e7fd      	b.n	8008baa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d103      	bne.n	8008bbc <xQueueReceive+0x40>
 8008bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d101      	bne.n	8008bc0 <xQueueReceive+0x44>
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	e000      	b.n	8008bc2 <xQueueReceive+0x46>
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d10b      	bne.n	8008bde <xQueueReceive+0x62>
	__asm volatile
 8008bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bca:	f383 8811 	msr	BASEPRI, r3
 8008bce:	f3bf 8f6f 	isb	sy
 8008bd2:	f3bf 8f4f 	dsb	sy
 8008bd6:	61fb      	str	r3, [r7, #28]
}
 8008bd8:	bf00      	nop
 8008bda:	bf00      	nop
 8008bdc:	e7fd      	b.n	8008bda <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008bde:	f000 ff7f 	bl	8009ae0 <xTaskGetSchedulerState>
 8008be2:	4603      	mov	r3, r0
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d102      	bne.n	8008bee <xQueueReceive+0x72>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d101      	bne.n	8008bf2 <xQueueReceive+0x76>
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e000      	b.n	8008bf4 <xQueueReceive+0x78>
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d10b      	bne.n	8008c10 <xQueueReceive+0x94>
	__asm volatile
 8008bf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfc:	f383 8811 	msr	BASEPRI, r3
 8008c00:	f3bf 8f6f 	isb	sy
 8008c04:	f3bf 8f4f 	dsb	sy
 8008c08:	61bb      	str	r3, [r7, #24]
}
 8008c0a:	bf00      	nop
 8008c0c:	bf00      	nop
 8008c0e:	e7fd      	b.n	8008c0c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c10:	f001 f9a2 	bl	8009f58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c18:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d01f      	beq.n	8008c60 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008c20:	68b9      	ldr	r1, [r7, #8]
 8008c22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c24:	f000 f8f6 	bl	8008e14 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c2a:	1e5a      	subs	r2, r3, #1
 8008c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c2e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c32:	691b      	ldr	r3, [r3, #16]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d00f      	beq.n	8008c58 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c3a:	3310      	adds	r3, #16
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f000 fd8f 	bl	8009760 <xTaskRemoveFromEventList>
 8008c42:	4603      	mov	r3, r0
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d007      	beq.n	8008c58 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008c48:	4b3c      	ldr	r3, [pc, #240]	@ (8008d3c <xQueueReceive+0x1c0>)
 8008c4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c4e:	601a      	str	r2, [r3, #0]
 8008c50:	f3bf 8f4f 	dsb	sy
 8008c54:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008c58:	f001 f9b0 	bl	8009fbc <vPortExitCritical>
				return pdPASS;
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	e069      	b.n	8008d34 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d103      	bne.n	8008c6e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c66:	f001 f9a9 	bl	8009fbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	e062      	b.n	8008d34 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d106      	bne.n	8008c82 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c74:	f107 0310 	add.w	r3, r7, #16
 8008c78:	4618      	mov	r0, r3
 8008c7a:	f000 fdd5 	bl	8009828 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008c82:	f001 f99b 	bl	8009fbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008c86:	f000 fb83 	bl	8009390 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008c8a:	f001 f965 	bl	8009f58 <vPortEnterCritical>
 8008c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008c94:	b25b      	sxtb	r3, r3
 8008c96:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c9a:	d103      	bne.n	8008ca4 <xQueueReceive+0x128>
 8008c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ca6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008caa:	b25b      	sxtb	r3, r3
 8008cac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008cb0:	d103      	bne.n	8008cba <xQueueReceive+0x13e>
 8008cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008cba:	f001 f97f 	bl	8009fbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008cbe:	1d3a      	adds	r2, r7, #4
 8008cc0:	f107 0310 	add.w	r3, r7, #16
 8008cc4:	4611      	mov	r1, r2
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f000 fdc4 	bl	8009854 <xTaskCheckForTimeOut>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d123      	bne.n	8008d1a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008cd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cd4:	f000 f916 	bl	8008f04 <prvIsQueueEmpty>
 8008cd8:	4603      	mov	r3, r0
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d017      	beq.n	8008d0e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce0:	3324      	adds	r3, #36	@ 0x24
 8008ce2:	687a      	ldr	r2, [r7, #4]
 8008ce4:	4611      	mov	r1, r2
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f000 fd14 	bl	8009714 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008cec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cee:	f000 f8b7 	bl	8008e60 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008cf2:	f000 fb5b 	bl	80093ac <xTaskResumeAll>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d189      	bne.n	8008c10 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8008d3c <xQueueReceive+0x1c0>)
 8008cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d02:	601a      	str	r2, [r3, #0]
 8008d04:	f3bf 8f4f 	dsb	sy
 8008d08:	f3bf 8f6f 	isb	sy
 8008d0c:	e780      	b.n	8008c10 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008d0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d10:	f000 f8a6 	bl	8008e60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008d14:	f000 fb4a 	bl	80093ac <xTaskResumeAll>
 8008d18:	e77a      	b.n	8008c10 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008d1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d1c:	f000 f8a0 	bl	8008e60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008d20:	f000 fb44 	bl	80093ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d26:	f000 f8ed 	bl	8008f04 <prvIsQueueEmpty>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	f43f af6f 	beq.w	8008c10 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008d32:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	3730      	adds	r7, #48	@ 0x30
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}
 8008d3c:	e000ed04 	.word	0xe000ed04

08008d40 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b086      	sub	sp, #24
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	60f8      	str	r0, [r7, #12]
 8008d48:	60b9      	str	r1, [r7, #8]
 8008d4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d54:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d10d      	bne.n	8008d7a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d14d      	bne.n	8008e02 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	689b      	ldr	r3, [r3, #8]
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f000 fed6 	bl	8009b1c <xTaskPriorityDisinherit>
 8008d70:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	2200      	movs	r2, #0
 8008d76:	609a      	str	r2, [r3, #8]
 8008d78:	e043      	b.n	8008e02 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d119      	bne.n	8008db4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	6858      	ldr	r0, [r3, #4]
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d88:	461a      	mov	r2, r3
 8008d8a:	68b9      	ldr	r1, [r7, #8]
 8008d8c:	f001 feba 	bl	800ab04 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	685a      	ldr	r2, [r3, #4]
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d98:	441a      	add	r2, r3
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	685a      	ldr	r2, [r3, #4]
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	689b      	ldr	r3, [r3, #8]
 8008da6:	429a      	cmp	r2, r3
 8008da8:	d32b      	bcc.n	8008e02 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681a      	ldr	r2, [r3, #0]
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	605a      	str	r2, [r3, #4]
 8008db2:	e026      	b.n	8008e02 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	68d8      	ldr	r0, [r3, #12]
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	68b9      	ldr	r1, [r7, #8]
 8008dc0:	f001 fea0 	bl	800ab04 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	68da      	ldr	r2, [r3, #12]
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dcc:	425b      	negs	r3, r3
 8008dce:	441a      	add	r2, r3
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	68da      	ldr	r2, [r3, #12]
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d207      	bcs.n	8008df0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	689a      	ldr	r2, [r3, #8]
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008de8:	425b      	negs	r3, r3
 8008dea:	441a      	add	r2, r3
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2b02      	cmp	r3, #2
 8008df4:	d105      	bne.n	8008e02 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008df6:	693b      	ldr	r3, [r7, #16]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d002      	beq.n	8008e02 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	3b01      	subs	r3, #1
 8008e00:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	1c5a      	adds	r2, r3, #1
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008e0a:	697b      	ldr	r3, [r7, #20]
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3718      	adds	r7, #24
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}

08008e14 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b082      	sub	sp, #8
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
 8008e1c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d018      	beq.n	8008e58 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	68da      	ldr	r2, [r3, #12]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e2e:	441a      	add	r2, r3
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	68da      	ldr	r2, [r3, #12]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	689b      	ldr	r3, [r3, #8]
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d303      	bcc.n	8008e48 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681a      	ldr	r2, [r3, #0]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	68d9      	ldr	r1, [r3, #12]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e50:	461a      	mov	r2, r3
 8008e52:	6838      	ldr	r0, [r7, #0]
 8008e54:	f001 fe56 	bl	800ab04 <memcpy>
	}
}
 8008e58:	bf00      	nop
 8008e5a:	3708      	adds	r7, #8
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}

08008e60 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b084      	sub	sp, #16
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008e68:	f001 f876 	bl	8009f58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e72:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008e74:	e011      	b.n	8008e9a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d012      	beq.n	8008ea4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	3324      	adds	r3, #36	@ 0x24
 8008e82:	4618      	mov	r0, r3
 8008e84:	f000 fc6c 	bl	8009760 <xTaskRemoveFromEventList>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d001      	beq.n	8008e92 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008e8e:	f000 fd45 	bl	800991c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008e92:	7bfb      	ldrb	r3, [r7, #15]
 8008e94:	3b01      	subs	r3, #1
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008e9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	dce9      	bgt.n	8008e76 <prvUnlockQueue+0x16>
 8008ea2:	e000      	b.n	8008ea6 <prvUnlockQueue+0x46>
					break;
 8008ea4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	22ff      	movs	r2, #255	@ 0xff
 8008eaa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008eae:	f001 f885 	bl	8009fbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008eb2:	f001 f851 	bl	8009f58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008ebc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008ebe:	e011      	b.n	8008ee4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	691b      	ldr	r3, [r3, #16]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d012      	beq.n	8008eee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	3310      	adds	r3, #16
 8008ecc:	4618      	mov	r0, r3
 8008ece:	f000 fc47 	bl	8009760 <xTaskRemoveFromEventList>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d001      	beq.n	8008edc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008ed8:	f000 fd20 	bl	800991c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008edc:	7bbb      	ldrb	r3, [r7, #14]
 8008ede:	3b01      	subs	r3, #1
 8008ee0:	b2db      	uxtb	r3, r3
 8008ee2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008ee4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	dce9      	bgt.n	8008ec0 <prvUnlockQueue+0x60>
 8008eec:	e000      	b.n	8008ef0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008eee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	22ff      	movs	r2, #255	@ 0xff
 8008ef4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008ef8:	f001 f860 	bl	8009fbc <vPortExitCritical>
}
 8008efc:	bf00      	nop
 8008efe:	3710      	adds	r7, #16
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b084      	sub	sp, #16
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008f0c:	f001 f824 	bl	8009f58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d102      	bne.n	8008f1e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	60fb      	str	r3, [r7, #12]
 8008f1c:	e001      	b.n	8008f22 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008f1e:	2300      	movs	r3, #0
 8008f20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008f22:	f001 f84b 	bl	8009fbc <vPortExitCritical>

	return xReturn;
 8008f26:	68fb      	ldr	r3, [r7, #12]
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3710      	adds	r7, #16
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}

08008f30 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b08e      	sub	sp, #56	@ 0x38
 8008f34:	af04      	add	r7, sp, #16
 8008f36:	60f8      	str	r0, [r7, #12]
 8008f38:	60b9      	str	r1, [r7, #8]
 8008f3a:	607a      	str	r2, [r7, #4]
 8008f3c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d10b      	bne.n	8008f5c <xTaskCreateStatic+0x2c>
	__asm volatile
 8008f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f48:	f383 8811 	msr	BASEPRI, r3
 8008f4c:	f3bf 8f6f 	isb	sy
 8008f50:	f3bf 8f4f 	dsb	sy
 8008f54:	623b      	str	r3, [r7, #32]
}
 8008f56:	bf00      	nop
 8008f58:	bf00      	nop
 8008f5a:	e7fd      	b.n	8008f58 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d10b      	bne.n	8008f7a <xTaskCreateStatic+0x4a>
	__asm volatile
 8008f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f66:	f383 8811 	msr	BASEPRI, r3
 8008f6a:	f3bf 8f6f 	isb	sy
 8008f6e:	f3bf 8f4f 	dsb	sy
 8008f72:	61fb      	str	r3, [r7, #28]
}
 8008f74:	bf00      	nop
 8008f76:	bf00      	nop
 8008f78:	e7fd      	b.n	8008f76 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008f7a:	2354      	movs	r3, #84	@ 0x54
 8008f7c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	2b54      	cmp	r3, #84	@ 0x54
 8008f82:	d00b      	beq.n	8008f9c <xTaskCreateStatic+0x6c>
	__asm volatile
 8008f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f88:	f383 8811 	msr	BASEPRI, r3
 8008f8c:	f3bf 8f6f 	isb	sy
 8008f90:	f3bf 8f4f 	dsb	sy
 8008f94:	61bb      	str	r3, [r7, #24]
}
 8008f96:	bf00      	nop
 8008f98:	bf00      	nop
 8008f9a:	e7fd      	b.n	8008f98 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008f9c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d01e      	beq.n	8008fe2 <xTaskCreateStatic+0xb2>
 8008fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d01b      	beq.n	8008fe2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fac:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008fb2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb6:	2202      	movs	r2, #2
 8008fb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	9303      	str	r3, [sp, #12]
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc2:	9302      	str	r3, [sp, #8]
 8008fc4:	f107 0314 	add.w	r3, r7, #20
 8008fc8:	9301      	str	r3, [sp, #4]
 8008fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fcc:	9300      	str	r3, [sp, #0]
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	687a      	ldr	r2, [r7, #4]
 8008fd2:	68b9      	ldr	r1, [r7, #8]
 8008fd4:	68f8      	ldr	r0, [r7, #12]
 8008fd6:	f000 f850 	bl	800907a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008fda:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008fdc:	f000 f8d6 	bl	800918c <prvAddNewTaskToReadyList>
 8008fe0:	e001      	b.n	8008fe6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008fe6:	697b      	ldr	r3, [r7, #20]
	}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3728      	adds	r7, #40	@ 0x28
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}

08008ff0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b08c      	sub	sp, #48	@ 0x30
 8008ff4:	af04      	add	r7, sp, #16
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	60b9      	str	r1, [r7, #8]
 8008ffa:	603b      	str	r3, [r7, #0]
 8008ffc:	4613      	mov	r3, r2
 8008ffe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009000:	88fb      	ldrh	r3, [r7, #6]
 8009002:	009b      	lsls	r3, r3, #2
 8009004:	4618      	mov	r0, r3
 8009006:	f001 f8c9 	bl	800a19c <pvPortMalloc>
 800900a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d00e      	beq.n	8009030 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009012:	2054      	movs	r0, #84	@ 0x54
 8009014:	f001 f8c2 	bl	800a19c <pvPortMalloc>
 8009018:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800901a:	69fb      	ldr	r3, [r7, #28]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d003      	beq.n	8009028 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009020:	69fb      	ldr	r3, [r7, #28]
 8009022:	697a      	ldr	r2, [r7, #20]
 8009024:	631a      	str	r2, [r3, #48]	@ 0x30
 8009026:	e005      	b.n	8009034 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009028:	6978      	ldr	r0, [r7, #20]
 800902a:	f001 f985 	bl	800a338 <vPortFree>
 800902e:	e001      	b.n	8009034 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009030:	2300      	movs	r3, #0
 8009032:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009034:	69fb      	ldr	r3, [r7, #28]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d017      	beq.n	800906a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800903a:	69fb      	ldr	r3, [r7, #28]
 800903c:	2200      	movs	r2, #0
 800903e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009042:	88fa      	ldrh	r2, [r7, #6]
 8009044:	2300      	movs	r3, #0
 8009046:	9303      	str	r3, [sp, #12]
 8009048:	69fb      	ldr	r3, [r7, #28]
 800904a:	9302      	str	r3, [sp, #8]
 800904c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800904e:	9301      	str	r3, [sp, #4]
 8009050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009052:	9300      	str	r3, [sp, #0]
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	68b9      	ldr	r1, [r7, #8]
 8009058:	68f8      	ldr	r0, [r7, #12]
 800905a:	f000 f80e 	bl	800907a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800905e:	69f8      	ldr	r0, [r7, #28]
 8009060:	f000 f894 	bl	800918c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009064:	2301      	movs	r3, #1
 8009066:	61bb      	str	r3, [r7, #24]
 8009068:	e002      	b.n	8009070 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800906a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800906e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009070:	69bb      	ldr	r3, [r7, #24]
	}
 8009072:	4618      	mov	r0, r3
 8009074:	3720      	adds	r7, #32
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}

0800907a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800907a:	b580      	push	{r7, lr}
 800907c:	b088      	sub	sp, #32
 800907e:	af00      	add	r7, sp, #0
 8009080:	60f8      	str	r0, [r7, #12]
 8009082:	60b9      	str	r1, [r7, #8]
 8009084:	607a      	str	r2, [r7, #4]
 8009086:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800908a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009092:	3b01      	subs	r3, #1
 8009094:	009b      	lsls	r3, r3, #2
 8009096:	4413      	add	r3, r2
 8009098:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800909a:	69bb      	ldr	r3, [r7, #24]
 800909c:	f023 0307 	bic.w	r3, r3, #7
 80090a0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80090a2:	69bb      	ldr	r3, [r7, #24]
 80090a4:	f003 0307 	and.w	r3, r3, #7
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d00b      	beq.n	80090c4 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80090ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090b0:	f383 8811 	msr	BASEPRI, r3
 80090b4:	f3bf 8f6f 	isb	sy
 80090b8:	f3bf 8f4f 	dsb	sy
 80090bc:	617b      	str	r3, [r7, #20]
}
 80090be:	bf00      	nop
 80090c0:	bf00      	nop
 80090c2:	e7fd      	b.n	80090c0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d01f      	beq.n	800910a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80090ca:	2300      	movs	r3, #0
 80090cc:	61fb      	str	r3, [r7, #28]
 80090ce:	e012      	b.n	80090f6 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80090d0:	68ba      	ldr	r2, [r7, #8]
 80090d2:	69fb      	ldr	r3, [r7, #28]
 80090d4:	4413      	add	r3, r2
 80090d6:	7819      	ldrb	r1, [r3, #0]
 80090d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090da:	69fb      	ldr	r3, [r7, #28]
 80090dc:	4413      	add	r3, r2
 80090de:	3334      	adds	r3, #52	@ 0x34
 80090e0:	460a      	mov	r2, r1
 80090e2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80090e4:	68ba      	ldr	r2, [r7, #8]
 80090e6:	69fb      	ldr	r3, [r7, #28]
 80090e8:	4413      	add	r3, r2
 80090ea:	781b      	ldrb	r3, [r3, #0]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d006      	beq.n	80090fe <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80090f0:	69fb      	ldr	r3, [r7, #28]
 80090f2:	3301      	adds	r3, #1
 80090f4:	61fb      	str	r3, [r7, #28]
 80090f6:	69fb      	ldr	r3, [r7, #28]
 80090f8:	2b0f      	cmp	r3, #15
 80090fa:	d9e9      	bls.n	80090d0 <prvInitialiseNewTask+0x56>
 80090fc:	e000      	b.n	8009100 <prvInitialiseNewTask+0x86>
			{
				break;
 80090fe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009102:	2200      	movs	r2, #0
 8009104:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009108:	e003      	b.n	8009112 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800910a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800910c:	2200      	movs	r2, #0
 800910e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009114:	2b06      	cmp	r3, #6
 8009116:	d901      	bls.n	800911c <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009118:	2306      	movs	r3, #6
 800911a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800911c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800911e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009120:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009124:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009126:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800912a:	2200      	movs	r2, #0
 800912c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800912e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009130:	3304      	adds	r3, #4
 8009132:	4618      	mov	r0, r3
 8009134:	f7ff fb2b 	bl	800878e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800913a:	3318      	adds	r3, #24
 800913c:	4618      	mov	r0, r3
 800913e:	f7ff fb26 	bl	800878e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009144:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009146:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800914a:	f1c3 0207 	rsb	r2, r3, #7
 800914e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009150:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009154:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009156:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800915a:	2200      	movs	r2, #0
 800915c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800915e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009160:	2200      	movs	r2, #0
 8009162:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009166:	683a      	ldr	r2, [r7, #0]
 8009168:	68f9      	ldr	r1, [r7, #12]
 800916a:	69b8      	ldr	r0, [r7, #24]
 800916c:	f000 fdc4 	bl	8009cf8 <pxPortInitialiseStack>
 8009170:	4602      	mov	r2, r0
 8009172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009174:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009178:	2b00      	cmp	r3, #0
 800917a:	d002      	beq.n	8009182 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800917c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800917e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009180:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009182:	bf00      	nop
 8009184:	3720      	adds	r7, #32
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}
	...

0800918c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b082      	sub	sp, #8
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009194:	f000 fee0 	bl	8009f58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009198:	4b2a      	ldr	r3, [pc, #168]	@ (8009244 <prvAddNewTaskToReadyList+0xb8>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	3301      	adds	r3, #1
 800919e:	4a29      	ldr	r2, [pc, #164]	@ (8009244 <prvAddNewTaskToReadyList+0xb8>)
 80091a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80091a2:	4b29      	ldr	r3, [pc, #164]	@ (8009248 <prvAddNewTaskToReadyList+0xbc>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d109      	bne.n	80091be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80091aa:	4a27      	ldr	r2, [pc, #156]	@ (8009248 <prvAddNewTaskToReadyList+0xbc>)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80091b0:	4b24      	ldr	r3, [pc, #144]	@ (8009244 <prvAddNewTaskToReadyList+0xb8>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	d110      	bne.n	80091da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80091b8:	f000 fbd4 	bl	8009964 <prvInitialiseTaskLists>
 80091bc:	e00d      	b.n	80091da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80091be:	4b23      	ldr	r3, [pc, #140]	@ (800924c <prvAddNewTaskToReadyList+0xc0>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d109      	bne.n	80091da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80091c6:	4b20      	ldr	r3, [pc, #128]	@ (8009248 <prvAddNewTaskToReadyList+0xbc>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d802      	bhi.n	80091da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80091d4:	4a1c      	ldr	r2, [pc, #112]	@ (8009248 <prvAddNewTaskToReadyList+0xbc>)
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80091da:	4b1d      	ldr	r3, [pc, #116]	@ (8009250 <prvAddNewTaskToReadyList+0xc4>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	3301      	adds	r3, #1
 80091e0:	4a1b      	ldr	r2, [pc, #108]	@ (8009250 <prvAddNewTaskToReadyList+0xc4>)
 80091e2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091e8:	2201      	movs	r2, #1
 80091ea:	409a      	lsls	r2, r3
 80091ec:	4b19      	ldr	r3, [pc, #100]	@ (8009254 <prvAddNewTaskToReadyList+0xc8>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4313      	orrs	r3, r2
 80091f2:	4a18      	ldr	r2, [pc, #96]	@ (8009254 <prvAddNewTaskToReadyList+0xc8>)
 80091f4:	6013      	str	r3, [r2, #0]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091fa:	4613      	mov	r3, r2
 80091fc:	009b      	lsls	r3, r3, #2
 80091fe:	4413      	add	r3, r2
 8009200:	009b      	lsls	r3, r3, #2
 8009202:	4a15      	ldr	r2, [pc, #84]	@ (8009258 <prvAddNewTaskToReadyList+0xcc>)
 8009204:	441a      	add	r2, r3
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	3304      	adds	r3, #4
 800920a:	4619      	mov	r1, r3
 800920c:	4610      	mov	r0, r2
 800920e:	f7ff facb 	bl	80087a8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009212:	f000 fed3 	bl	8009fbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009216:	4b0d      	ldr	r3, [pc, #52]	@ (800924c <prvAddNewTaskToReadyList+0xc0>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d00e      	beq.n	800923c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800921e:	4b0a      	ldr	r3, [pc, #40]	@ (8009248 <prvAddNewTaskToReadyList+0xbc>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009228:	429a      	cmp	r2, r3
 800922a:	d207      	bcs.n	800923c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800922c:	4b0b      	ldr	r3, [pc, #44]	@ (800925c <prvAddNewTaskToReadyList+0xd0>)
 800922e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009232:	601a      	str	r2, [r3, #0]
 8009234:	f3bf 8f4f 	dsb	sy
 8009238:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800923c:	bf00      	nop
 800923e:	3708      	adds	r7, #8
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}
 8009244:	20000e30 	.word	0x20000e30
 8009248:	20000d30 	.word	0x20000d30
 800924c:	20000e3c 	.word	0x20000e3c
 8009250:	20000e4c 	.word	0x20000e4c
 8009254:	20000e38 	.word	0x20000e38
 8009258:	20000d34 	.word	0x20000d34
 800925c:	e000ed04 	.word	0xe000ed04

08009260 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009260:	b580      	push	{r7, lr}
 8009262:	b084      	sub	sp, #16
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009268:	2300      	movs	r3, #0
 800926a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d018      	beq.n	80092a4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009272:	4b14      	ldr	r3, [pc, #80]	@ (80092c4 <vTaskDelay+0x64>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d00b      	beq.n	8009292 <vTaskDelay+0x32>
	__asm volatile
 800927a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800927e:	f383 8811 	msr	BASEPRI, r3
 8009282:	f3bf 8f6f 	isb	sy
 8009286:	f3bf 8f4f 	dsb	sy
 800928a:	60bb      	str	r3, [r7, #8]
}
 800928c:	bf00      	nop
 800928e:	bf00      	nop
 8009290:	e7fd      	b.n	800928e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009292:	f000 f87d 	bl	8009390 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009296:	2100      	movs	r1, #0
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f000 fcc7 	bl	8009c2c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800929e:	f000 f885 	bl	80093ac <xTaskResumeAll>
 80092a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d107      	bne.n	80092ba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80092aa:	4b07      	ldr	r3, [pc, #28]	@ (80092c8 <vTaskDelay+0x68>)
 80092ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092b0:	601a      	str	r2, [r3, #0]
 80092b2:	f3bf 8f4f 	dsb	sy
 80092b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80092ba:	bf00      	nop
 80092bc:	3710      	adds	r7, #16
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}
 80092c2:	bf00      	nop
 80092c4:	20000e58 	.word	0x20000e58
 80092c8:	e000ed04 	.word	0xe000ed04

080092cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b08a      	sub	sp, #40	@ 0x28
 80092d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80092d2:	2300      	movs	r3, #0
 80092d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80092d6:	2300      	movs	r3, #0
 80092d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80092da:	463a      	mov	r2, r7
 80092dc:	1d39      	adds	r1, r7, #4
 80092de:	f107 0308 	add.w	r3, r7, #8
 80092e2:	4618      	mov	r0, r3
 80092e4:	f7f7 fa80 	bl	80007e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80092e8:	6839      	ldr	r1, [r7, #0]
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	68ba      	ldr	r2, [r7, #8]
 80092ee:	9202      	str	r2, [sp, #8]
 80092f0:	9301      	str	r3, [sp, #4]
 80092f2:	2300      	movs	r3, #0
 80092f4:	9300      	str	r3, [sp, #0]
 80092f6:	2300      	movs	r3, #0
 80092f8:	460a      	mov	r2, r1
 80092fa:	491f      	ldr	r1, [pc, #124]	@ (8009378 <vTaskStartScheduler+0xac>)
 80092fc:	481f      	ldr	r0, [pc, #124]	@ (800937c <vTaskStartScheduler+0xb0>)
 80092fe:	f7ff fe17 	bl	8008f30 <xTaskCreateStatic>
 8009302:	4603      	mov	r3, r0
 8009304:	4a1e      	ldr	r2, [pc, #120]	@ (8009380 <vTaskStartScheduler+0xb4>)
 8009306:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009308:	4b1d      	ldr	r3, [pc, #116]	@ (8009380 <vTaskStartScheduler+0xb4>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d002      	beq.n	8009316 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009310:	2301      	movs	r3, #1
 8009312:	617b      	str	r3, [r7, #20]
 8009314:	e001      	b.n	800931a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009316:	2300      	movs	r3, #0
 8009318:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800931a:	697b      	ldr	r3, [r7, #20]
 800931c:	2b01      	cmp	r3, #1
 800931e:	d116      	bne.n	800934e <vTaskStartScheduler+0x82>
	__asm volatile
 8009320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009324:	f383 8811 	msr	BASEPRI, r3
 8009328:	f3bf 8f6f 	isb	sy
 800932c:	f3bf 8f4f 	dsb	sy
 8009330:	613b      	str	r3, [r7, #16]
}
 8009332:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009334:	4b13      	ldr	r3, [pc, #76]	@ (8009384 <vTaskStartScheduler+0xb8>)
 8009336:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800933a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800933c:	4b12      	ldr	r3, [pc, #72]	@ (8009388 <vTaskStartScheduler+0xbc>)
 800933e:	2201      	movs	r2, #1
 8009340:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009342:	4b12      	ldr	r3, [pc, #72]	@ (800938c <vTaskStartScheduler+0xc0>)
 8009344:	2200      	movs	r2, #0
 8009346:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009348:	f000 fd62 	bl	8009e10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800934c:	e00f      	b.n	800936e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800934e:	697b      	ldr	r3, [r7, #20]
 8009350:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009354:	d10b      	bne.n	800936e <vTaskStartScheduler+0xa2>
	__asm volatile
 8009356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800935a:	f383 8811 	msr	BASEPRI, r3
 800935e:	f3bf 8f6f 	isb	sy
 8009362:	f3bf 8f4f 	dsb	sy
 8009366:	60fb      	str	r3, [r7, #12]
}
 8009368:	bf00      	nop
 800936a:	bf00      	nop
 800936c:	e7fd      	b.n	800936a <vTaskStartScheduler+0x9e>
}
 800936e:	bf00      	nop
 8009370:	3718      	adds	r7, #24
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}
 8009376:	bf00      	nop
 8009378:	0800b470 	.word	0x0800b470
 800937c:	08009935 	.word	0x08009935
 8009380:	20000e54 	.word	0x20000e54
 8009384:	20000e50 	.word	0x20000e50
 8009388:	20000e3c 	.word	0x20000e3c
 800938c:	20000e34 	.word	0x20000e34

08009390 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009390:	b480      	push	{r7}
 8009392:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009394:	4b04      	ldr	r3, [pc, #16]	@ (80093a8 <vTaskSuspendAll+0x18>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	3301      	adds	r3, #1
 800939a:	4a03      	ldr	r2, [pc, #12]	@ (80093a8 <vTaskSuspendAll+0x18>)
 800939c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800939e:	bf00      	nop
 80093a0:	46bd      	mov	sp, r7
 80093a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a6:	4770      	bx	lr
 80093a8:	20000e58 	.word	0x20000e58

080093ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b084      	sub	sp, #16
 80093b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80093b2:	2300      	movs	r3, #0
 80093b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80093b6:	2300      	movs	r3, #0
 80093b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80093ba:	4b42      	ldr	r3, [pc, #264]	@ (80094c4 <xTaskResumeAll+0x118>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d10b      	bne.n	80093da <xTaskResumeAll+0x2e>
	__asm volatile
 80093c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c6:	f383 8811 	msr	BASEPRI, r3
 80093ca:	f3bf 8f6f 	isb	sy
 80093ce:	f3bf 8f4f 	dsb	sy
 80093d2:	603b      	str	r3, [r7, #0]
}
 80093d4:	bf00      	nop
 80093d6:	bf00      	nop
 80093d8:	e7fd      	b.n	80093d6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80093da:	f000 fdbd 	bl	8009f58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80093de:	4b39      	ldr	r3, [pc, #228]	@ (80094c4 <xTaskResumeAll+0x118>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	3b01      	subs	r3, #1
 80093e4:	4a37      	ldr	r2, [pc, #220]	@ (80094c4 <xTaskResumeAll+0x118>)
 80093e6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093e8:	4b36      	ldr	r3, [pc, #216]	@ (80094c4 <xTaskResumeAll+0x118>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d161      	bne.n	80094b4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80093f0:	4b35      	ldr	r3, [pc, #212]	@ (80094c8 <xTaskResumeAll+0x11c>)
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d05d      	beq.n	80094b4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80093f8:	e02e      	b.n	8009458 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093fa:	4b34      	ldr	r3, [pc, #208]	@ (80094cc <xTaskResumeAll+0x120>)
 80093fc:	68db      	ldr	r3, [r3, #12]
 80093fe:	68db      	ldr	r3, [r3, #12]
 8009400:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	3318      	adds	r3, #24
 8009406:	4618      	mov	r0, r3
 8009408:	f7ff fa2b 	bl	8008862 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	3304      	adds	r3, #4
 8009410:	4618      	mov	r0, r3
 8009412:	f7ff fa26 	bl	8008862 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800941a:	2201      	movs	r2, #1
 800941c:	409a      	lsls	r2, r3
 800941e:	4b2c      	ldr	r3, [pc, #176]	@ (80094d0 <xTaskResumeAll+0x124>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4313      	orrs	r3, r2
 8009424:	4a2a      	ldr	r2, [pc, #168]	@ (80094d0 <xTaskResumeAll+0x124>)
 8009426:	6013      	str	r3, [r2, #0]
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800942c:	4613      	mov	r3, r2
 800942e:	009b      	lsls	r3, r3, #2
 8009430:	4413      	add	r3, r2
 8009432:	009b      	lsls	r3, r3, #2
 8009434:	4a27      	ldr	r2, [pc, #156]	@ (80094d4 <xTaskResumeAll+0x128>)
 8009436:	441a      	add	r2, r3
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	3304      	adds	r3, #4
 800943c:	4619      	mov	r1, r3
 800943e:	4610      	mov	r0, r2
 8009440:	f7ff f9b2 	bl	80087a8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009448:	4b23      	ldr	r3, [pc, #140]	@ (80094d8 <xTaskResumeAll+0x12c>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800944e:	429a      	cmp	r2, r3
 8009450:	d302      	bcc.n	8009458 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009452:	4b22      	ldr	r3, [pc, #136]	@ (80094dc <xTaskResumeAll+0x130>)
 8009454:	2201      	movs	r2, #1
 8009456:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009458:	4b1c      	ldr	r3, [pc, #112]	@ (80094cc <xTaskResumeAll+0x120>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d1cc      	bne.n	80093fa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d001      	beq.n	800946a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009466:	f000 fb1b 	bl	8009aa0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800946a:	4b1d      	ldr	r3, [pc, #116]	@ (80094e0 <xTaskResumeAll+0x134>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d010      	beq.n	8009498 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009476:	f000 f837 	bl	80094e8 <xTaskIncrementTick>
 800947a:	4603      	mov	r3, r0
 800947c:	2b00      	cmp	r3, #0
 800947e:	d002      	beq.n	8009486 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009480:	4b16      	ldr	r3, [pc, #88]	@ (80094dc <xTaskResumeAll+0x130>)
 8009482:	2201      	movs	r2, #1
 8009484:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	3b01      	subs	r3, #1
 800948a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d1f1      	bne.n	8009476 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009492:	4b13      	ldr	r3, [pc, #76]	@ (80094e0 <xTaskResumeAll+0x134>)
 8009494:	2200      	movs	r2, #0
 8009496:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009498:	4b10      	ldr	r3, [pc, #64]	@ (80094dc <xTaskResumeAll+0x130>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d009      	beq.n	80094b4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80094a0:	2301      	movs	r3, #1
 80094a2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80094a4:	4b0f      	ldr	r3, [pc, #60]	@ (80094e4 <xTaskResumeAll+0x138>)
 80094a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094aa:	601a      	str	r2, [r3, #0]
 80094ac:	f3bf 8f4f 	dsb	sy
 80094b0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80094b4:	f000 fd82 	bl	8009fbc <vPortExitCritical>

	return xAlreadyYielded;
 80094b8:	68bb      	ldr	r3, [r7, #8]
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3710      	adds	r7, #16
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}
 80094c2:	bf00      	nop
 80094c4:	20000e58 	.word	0x20000e58
 80094c8:	20000e30 	.word	0x20000e30
 80094cc:	20000df0 	.word	0x20000df0
 80094d0:	20000e38 	.word	0x20000e38
 80094d4:	20000d34 	.word	0x20000d34
 80094d8:	20000d30 	.word	0x20000d30
 80094dc:	20000e44 	.word	0x20000e44
 80094e0:	20000e40 	.word	0x20000e40
 80094e4:	e000ed04 	.word	0xe000ed04

080094e8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b086      	sub	sp, #24
 80094ec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80094ee:	2300      	movs	r3, #0
 80094f0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094f2:	4b4f      	ldr	r3, [pc, #316]	@ (8009630 <xTaskIncrementTick+0x148>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	f040 808f 	bne.w	800961a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80094fc:	4b4d      	ldr	r3, [pc, #308]	@ (8009634 <xTaskIncrementTick+0x14c>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	3301      	adds	r3, #1
 8009502:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009504:	4a4b      	ldr	r2, [pc, #300]	@ (8009634 <xTaskIncrementTick+0x14c>)
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d121      	bne.n	8009554 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009510:	4b49      	ldr	r3, [pc, #292]	@ (8009638 <xTaskIncrementTick+0x150>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d00b      	beq.n	8009532 <xTaskIncrementTick+0x4a>
	__asm volatile
 800951a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800951e:	f383 8811 	msr	BASEPRI, r3
 8009522:	f3bf 8f6f 	isb	sy
 8009526:	f3bf 8f4f 	dsb	sy
 800952a:	603b      	str	r3, [r7, #0]
}
 800952c:	bf00      	nop
 800952e:	bf00      	nop
 8009530:	e7fd      	b.n	800952e <xTaskIncrementTick+0x46>
 8009532:	4b41      	ldr	r3, [pc, #260]	@ (8009638 <xTaskIncrementTick+0x150>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	60fb      	str	r3, [r7, #12]
 8009538:	4b40      	ldr	r3, [pc, #256]	@ (800963c <xTaskIncrementTick+0x154>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a3e      	ldr	r2, [pc, #248]	@ (8009638 <xTaskIncrementTick+0x150>)
 800953e:	6013      	str	r3, [r2, #0]
 8009540:	4a3e      	ldr	r2, [pc, #248]	@ (800963c <xTaskIncrementTick+0x154>)
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	6013      	str	r3, [r2, #0]
 8009546:	4b3e      	ldr	r3, [pc, #248]	@ (8009640 <xTaskIncrementTick+0x158>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	3301      	adds	r3, #1
 800954c:	4a3c      	ldr	r2, [pc, #240]	@ (8009640 <xTaskIncrementTick+0x158>)
 800954e:	6013      	str	r3, [r2, #0]
 8009550:	f000 faa6 	bl	8009aa0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009554:	4b3b      	ldr	r3, [pc, #236]	@ (8009644 <xTaskIncrementTick+0x15c>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	693a      	ldr	r2, [r7, #16]
 800955a:	429a      	cmp	r2, r3
 800955c:	d348      	bcc.n	80095f0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800955e:	4b36      	ldr	r3, [pc, #216]	@ (8009638 <xTaskIncrementTick+0x150>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d104      	bne.n	8009572 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009568:	4b36      	ldr	r3, [pc, #216]	@ (8009644 <xTaskIncrementTick+0x15c>)
 800956a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800956e:	601a      	str	r2, [r3, #0]
					break;
 8009570:	e03e      	b.n	80095f0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009572:	4b31      	ldr	r3, [pc, #196]	@ (8009638 <xTaskIncrementTick+0x150>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	68db      	ldr	r3, [r3, #12]
 8009578:	68db      	ldr	r3, [r3, #12]
 800957a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009582:	693a      	ldr	r2, [r7, #16]
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	429a      	cmp	r2, r3
 8009588:	d203      	bcs.n	8009592 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800958a:	4a2e      	ldr	r2, [pc, #184]	@ (8009644 <xTaskIncrementTick+0x15c>)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009590:	e02e      	b.n	80095f0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	3304      	adds	r3, #4
 8009596:	4618      	mov	r0, r3
 8009598:	f7ff f963 	bl	8008862 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d004      	beq.n	80095ae <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	3318      	adds	r3, #24
 80095a8:	4618      	mov	r0, r3
 80095aa:	f7ff f95a 	bl	8008862 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095b2:	2201      	movs	r2, #1
 80095b4:	409a      	lsls	r2, r3
 80095b6:	4b24      	ldr	r3, [pc, #144]	@ (8009648 <xTaskIncrementTick+0x160>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4313      	orrs	r3, r2
 80095bc:	4a22      	ldr	r2, [pc, #136]	@ (8009648 <xTaskIncrementTick+0x160>)
 80095be:	6013      	str	r3, [r2, #0]
 80095c0:	68bb      	ldr	r3, [r7, #8]
 80095c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095c4:	4613      	mov	r3, r2
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	4413      	add	r3, r2
 80095ca:	009b      	lsls	r3, r3, #2
 80095cc:	4a1f      	ldr	r2, [pc, #124]	@ (800964c <xTaskIncrementTick+0x164>)
 80095ce:	441a      	add	r2, r3
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	3304      	adds	r3, #4
 80095d4:	4619      	mov	r1, r3
 80095d6:	4610      	mov	r0, r2
 80095d8:	f7ff f8e6 	bl	80087a8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095e0:	4b1b      	ldr	r3, [pc, #108]	@ (8009650 <xTaskIncrementTick+0x168>)
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095e6:	429a      	cmp	r2, r3
 80095e8:	d3b9      	bcc.n	800955e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80095ea:	2301      	movs	r3, #1
 80095ec:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80095ee:	e7b6      	b.n	800955e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80095f0:	4b17      	ldr	r3, [pc, #92]	@ (8009650 <xTaskIncrementTick+0x168>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095f6:	4915      	ldr	r1, [pc, #84]	@ (800964c <xTaskIncrementTick+0x164>)
 80095f8:	4613      	mov	r3, r2
 80095fa:	009b      	lsls	r3, r3, #2
 80095fc:	4413      	add	r3, r2
 80095fe:	009b      	lsls	r3, r3, #2
 8009600:	440b      	add	r3, r1
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	2b01      	cmp	r3, #1
 8009606:	d901      	bls.n	800960c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009608:	2301      	movs	r3, #1
 800960a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800960c:	4b11      	ldr	r3, [pc, #68]	@ (8009654 <xTaskIncrementTick+0x16c>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d007      	beq.n	8009624 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009614:	2301      	movs	r3, #1
 8009616:	617b      	str	r3, [r7, #20]
 8009618:	e004      	b.n	8009624 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800961a:	4b0f      	ldr	r3, [pc, #60]	@ (8009658 <xTaskIncrementTick+0x170>)
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	3301      	adds	r3, #1
 8009620:	4a0d      	ldr	r2, [pc, #52]	@ (8009658 <xTaskIncrementTick+0x170>)
 8009622:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009624:	697b      	ldr	r3, [r7, #20]
}
 8009626:	4618      	mov	r0, r3
 8009628:	3718      	adds	r7, #24
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}
 800962e:	bf00      	nop
 8009630:	20000e58 	.word	0x20000e58
 8009634:	20000e34 	.word	0x20000e34
 8009638:	20000de8 	.word	0x20000de8
 800963c:	20000dec 	.word	0x20000dec
 8009640:	20000e48 	.word	0x20000e48
 8009644:	20000e50 	.word	0x20000e50
 8009648:	20000e38 	.word	0x20000e38
 800964c:	20000d34 	.word	0x20000d34
 8009650:	20000d30 	.word	0x20000d30
 8009654:	20000e44 	.word	0x20000e44
 8009658:	20000e40 	.word	0x20000e40

0800965c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800965c:	b480      	push	{r7}
 800965e:	b087      	sub	sp, #28
 8009660:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009662:	4b27      	ldr	r3, [pc, #156]	@ (8009700 <vTaskSwitchContext+0xa4>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d003      	beq.n	8009672 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800966a:	4b26      	ldr	r3, [pc, #152]	@ (8009704 <vTaskSwitchContext+0xa8>)
 800966c:	2201      	movs	r2, #1
 800966e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009670:	e040      	b.n	80096f4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8009672:	4b24      	ldr	r3, [pc, #144]	@ (8009704 <vTaskSwitchContext+0xa8>)
 8009674:	2200      	movs	r2, #0
 8009676:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009678:	4b23      	ldr	r3, [pc, #140]	@ (8009708 <vTaskSwitchContext+0xac>)
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	fab3 f383 	clz	r3, r3
 8009684:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009686:	7afb      	ldrb	r3, [r7, #11]
 8009688:	f1c3 031f 	rsb	r3, r3, #31
 800968c:	617b      	str	r3, [r7, #20]
 800968e:	491f      	ldr	r1, [pc, #124]	@ (800970c <vTaskSwitchContext+0xb0>)
 8009690:	697a      	ldr	r2, [r7, #20]
 8009692:	4613      	mov	r3, r2
 8009694:	009b      	lsls	r3, r3, #2
 8009696:	4413      	add	r3, r2
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	440b      	add	r3, r1
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d10b      	bne.n	80096ba <vTaskSwitchContext+0x5e>
	__asm volatile
 80096a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096a6:	f383 8811 	msr	BASEPRI, r3
 80096aa:	f3bf 8f6f 	isb	sy
 80096ae:	f3bf 8f4f 	dsb	sy
 80096b2:	607b      	str	r3, [r7, #4]
}
 80096b4:	bf00      	nop
 80096b6:	bf00      	nop
 80096b8:	e7fd      	b.n	80096b6 <vTaskSwitchContext+0x5a>
 80096ba:	697a      	ldr	r2, [r7, #20]
 80096bc:	4613      	mov	r3, r2
 80096be:	009b      	lsls	r3, r3, #2
 80096c0:	4413      	add	r3, r2
 80096c2:	009b      	lsls	r3, r3, #2
 80096c4:	4a11      	ldr	r2, [pc, #68]	@ (800970c <vTaskSwitchContext+0xb0>)
 80096c6:	4413      	add	r3, r2
 80096c8:	613b      	str	r3, [r7, #16]
 80096ca:	693b      	ldr	r3, [r7, #16]
 80096cc:	685b      	ldr	r3, [r3, #4]
 80096ce:	685a      	ldr	r2, [r3, #4]
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	605a      	str	r2, [r3, #4]
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	685a      	ldr	r2, [r3, #4]
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	3308      	adds	r3, #8
 80096dc:	429a      	cmp	r2, r3
 80096de:	d104      	bne.n	80096ea <vTaskSwitchContext+0x8e>
 80096e0:	693b      	ldr	r3, [r7, #16]
 80096e2:	685b      	ldr	r3, [r3, #4]
 80096e4:	685a      	ldr	r2, [r3, #4]
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	605a      	str	r2, [r3, #4]
 80096ea:	693b      	ldr	r3, [r7, #16]
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	68db      	ldr	r3, [r3, #12]
 80096f0:	4a07      	ldr	r2, [pc, #28]	@ (8009710 <vTaskSwitchContext+0xb4>)
 80096f2:	6013      	str	r3, [r2, #0]
}
 80096f4:	bf00      	nop
 80096f6:	371c      	adds	r7, #28
 80096f8:	46bd      	mov	sp, r7
 80096fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fe:	4770      	bx	lr
 8009700:	20000e58 	.word	0x20000e58
 8009704:	20000e44 	.word	0x20000e44
 8009708:	20000e38 	.word	0x20000e38
 800970c:	20000d34 	.word	0x20000d34
 8009710:	20000d30 	.word	0x20000d30

08009714 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
 800971c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d10b      	bne.n	800973c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009728:	f383 8811 	msr	BASEPRI, r3
 800972c:	f3bf 8f6f 	isb	sy
 8009730:	f3bf 8f4f 	dsb	sy
 8009734:	60fb      	str	r3, [r7, #12]
}
 8009736:	bf00      	nop
 8009738:	bf00      	nop
 800973a:	e7fd      	b.n	8009738 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800973c:	4b07      	ldr	r3, [pc, #28]	@ (800975c <vTaskPlaceOnEventList+0x48>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	3318      	adds	r3, #24
 8009742:	4619      	mov	r1, r3
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f7ff f853 	bl	80087f0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800974a:	2101      	movs	r1, #1
 800974c:	6838      	ldr	r0, [r7, #0]
 800974e:	f000 fa6d 	bl	8009c2c <prvAddCurrentTaskToDelayedList>
}
 8009752:	bf00      	nop
 8009754:	3710      	adds	r7, #16
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}
 800975a:	bf00      	nop
 800975c:	20000d30 	.word	0x20000d30

08009760 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b086      	sub	sp, #24
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	68db      	ldr	r3, [r3, #12]
 800976c:	68db      	ldr	r3, [r3, #12]
 800976e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009770:	693b      	ldr	r3, [r7, #16]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d10b      	bne.n	800978e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800977a:	f383 8811 	msr	BASEPRI, r3
 800977e:	f3bf 8f6f 	isb	sy
 8009782:	f3bf 8f4f 	dsb	sy
 8009786:	60fb      	str	r3, [r7, #12]
}
 8009788:	bf00      	nop
 800978a:	bf00      	nop
 800978c:	e7fd      	b.n	800978a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800978e:	693b      	ldr	r3, [r7, #16]
 8009790:	3318      	adds	r3, #24
 8009792:	4618      	mov	r0, r3
 8009794:	f7ff f865 	bl	8008862 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009798:	4b1d      	ldr	r3, [pc, #116]	@ (8009810 <xTaskRemoveFromEventList+0xb0>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d11c      	bne.n	80097da <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	3304      	adds	r3, #4
 80097a4:	4618      	mov	r0, r3
 80097a6:	f7ff f85c 	bl	8008862 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ae:	2201      	movs	r2, #1
 80097b0:	409a      	lsls	r2, r3
 80097b2:	4b18      	ldr	r3, [pc, #96]	@ (8009814 <xTaskRemoveFromEventList+0xb4>)
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	4313      	orrs	r3, r2
 80097b8:	4a16      	ldr	r2, [pc, #88]	@ (8009814 <xTaskRemoveFromEventList+0xb4>)
 80097ba:	6013      	str	r3, [r2, #0]
 80097bc:	693b      	ldr	r3, [r7, #16]
 80097be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097c0:	4613      	mov	r3, r2
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	4413      	add	r3, r2
 80097c6:	009b      	lsls	r3, r3, #2
 80097c8:	4a13      	ldr	r2, [pc, #76]	@ (8009818 <xTaskRemoveFromEventList+0xb8>)
 80097ca:	441a      	add	r2, r3
 80097cc:	693b      	ldr	r3, [r7, #16]
 80097ce:	3304      	adds	r3, #4
 80097d0:	4619      	mov	r1, r3
 80097d2:	4610      	mov	r0, r2
 80097d4:	f7fe ffe8 	bl	80087a8 <vListInsertEnd>
 80097d8:	e005      	b.n	80097e6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80097da:	693b      	ldr	r3, [r7, #16]
 80097dc:	3318      	adds	r3, #24
 80097de:	4619      	mov	r1, r3
 80097e0:	480e      	ldr	r0, [pc, #56]	@ (800981c <xTaskRemoveFromEventList+0xbc>)
 80097e2:	f7fe ffe1 	bl	80087a8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80097e6:	693b      	ldr	r3, [r7, #16]
 80097e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097ea:	4b0d      	ldr	r3, [pc, #52]	@ (8009820 <xTaskRemoveFromEventList+0xc0>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d905      	bls.n	8009800 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80097f4:	2301      	movs	r3, #1
 80097f6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80097f8:	4b0a      	ldr	r3, [pc, #40]	@ (8009824 <xTaskRemoveFromEventList+0xc4>)
 80097fa:	2201      	movs	r2, #1
 80097fc:	601a      	str	r2, [r3, #0]
 80097fe:	e001      	b.n	8009804 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009800:	2300      	movs	r3, #0
 8009802:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009804:	697b      	ldr	r3, [r7, #20]
}
 8009806:	4618      	mov	r0, r3
 8009808:	3718      	adds	r7, #24
 800980a:	46bd      	mov	sp, r7
 800980c:	bd80      	pop	{r7, pc}
 800980e:	bf00      	nop
 8009810:	20000e58 	.word	0x20000e58
 8009814:	20000e38 	.word	0x20000e38
 8009818:	20000d34 	.word	0x20000d34
 800981c:	20000df0 	.word	0x20000df0
 8009820:	20000d30 	.word	0x20000d30
 8009824:	20000e44 	.word	0x20000e44

08009828 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009828:	b480      	push	{r7}
 800982a:	b083      	sub	sp, #12
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009830:	4b06      	ldr	r3, [pc, #24]	@ (800984c <vTaskInternalSetTimeOutState+0x24>)
 8009832:	681a      	ldr	r2, [r3, #0]
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009838:	4b05      	ldr	r3, [pc, #20]	@ (8009850 <vTaskInternalSetTimeOutState+0x28>)
 800983a:	681a      	ldr	r2, [r3, #0]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	605a      	str	r2, [r3, #4]
}
 8009840:	bf00      	nop
 8009842:	370c      	adds	r7, #12
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr
 800984c:	20000e48 	.word	0x20000e48
 8009850:	20000e34 	.word	0x20000e34

08009854 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b088      	sub	sp, #32
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d10b      	bne.n	800987c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009868:	f383 8811 	msr	BASEPRI, r3
 800986c:	f3bf 8f6f 	isb	sy
 8009870:	f3bf 8f4f 	dsb	sy
 8009874:	613b      	str	r3, [r7, #16]
}
 8009876:	bf00      	nop
 8009878:	bf00      	nop
 800987a:	e7fd      	b.n	8009878 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d10b      	bne.n	800989a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009886:	f383 8811 	msr	BASEPRI, r3
 800988a:	f3bf 8f6f 	isb	sy
 800988e:	f3bf 8f4f 	dsb	sy
 8009892:	60fb      	str	r3, [r7, #12]
}
 8009894:	bf00      	nop
 8009896:	bf00      	nop
 8009898:	e7fd      	b.n	8009896 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800989a:	f000 fb5d 	bl	8009f58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800989e:	4b1d      	ldr	r3, [pc, #116]	@ (8009914 <xTaskCheckForTimeOut+0xc0>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	685b      	ldr	r3, [r3, #4]
 80098a8:	69ba      	ldr	r2, [r7, #24]
 80098aa:	1ad3      	subs	r3, r2, r3
 80098ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80098b6:	d102      	bne.n	80098be <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80098b8:	2300      	movs	r3, #0
 80098ba:	61fb      	str	r3, [r7, #28]
 80098bc:	e023      	b.n	8009906 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681a      	ldr	r2, [r3, #0]
 80098c2:	4b15      	ldr	r3, [pc, #84]	@ (8009918 <xTaskCheckForTimeOut+0xc4>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	429a      	cmp	r2, r3
 80098c8:	d007      	beq.n	80098da <xTaskCheckForTimeOut+0x86>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	69ba      	ldr	r2, [r7, #24]
 80098d0:	429a      	cmp	r2, r3
 80098d2:	d302      	bcc.n	80098da <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80098d4:	2301      	movs	r3, #1
 80098d6:	61fb      	str	r3, [r7, #28]
 80098d8:	e015      	b.n	8009906 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	697a      	ldr	r2, [r7, #20]
 80098e0:	429a      	cmp	r2, r3
 80098e2:	d20b      	bcs.n	80098fc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	681a      	ldr	r2, [r3, #0]
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	1ad2      	subs	r2, r2, r3
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f7ff ff99 	bl	8009828 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80098f6:	2300      	movs	r3, #0
 80098f8:	61fb      	str	r3, [r7, #28]
 80098fa:	e004      	b.n	8009906 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	2200      	movs	r2, #0
 8009900:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009902:	2301      	movs	r3, #1
 8009904:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009906:	f000 fb59 	bl	8009fbc <vPortExitCritical>

	return xReturn;
 800990a:	69fb      	ldr	r3, [r7, #28]
}
 800990c:	4618      	mov	r0, r3
 800990e:	3720      	adds	r7, #32
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}
 8009914:	20000e34 	.word	0x20000e34
 8009918:	20000e48 	.word	0x20000e48

0800991c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800991c:	b480      	push	{r7}
 800991e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009920:	4b03      	ldr	r3, [pc, #12]	@ (8009930 <vTaskMissedYield+0x14>)
 8009922:	2201      	movs	r2, #1
 8009924:	601a      	str	r2, [r3, #0]
}
 8009926:	bf00      	nop
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr
 8009930:	20000e44 	.word	0x20000e44

08009934 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b082      	sub	sp, #8
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800993c:	f000 f852 	bl	80099e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009940:	4b06      	ldr	r3, [pc, #24]	@ (800995c <prvIdleTask+0x28>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	2b01      	cmp	r3, #1
 8009946:	d9f9      	bls.n	800993c <prvIdleTask+0x8>
			{
				taskYIELD();
 8009948:	4b05      	ldr	r3, [pc, #20]	@ (8009960 <prvIdleTask+0x2c>)
 800994a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800994e:	601a      	str	r2, [r3, #0]
 8009950:	f3bf 8f4f 	dsb	sy
 8009954:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009958:	e7f0      	b.n	800993c <prvIdleTask+0x8>
 800995a:	bf00      	nop
 800995c:	20000d34 	.word	0x20000d34
 8009960:	e000ed04 	.word	0xe000ed04

08009964 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b082      	sub	sp, #8
 8009968:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800996a:	2300      	movs	r3, #0
 800996c:	607b      	str	r3, [r7, #4]
 800996e:	e00c      	b.n	800998a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009970:	687a      	ldr	r2, [r7, #4]
 8009972:	4613      	mov	r3, r2
 8009974:	009b      	lsls	r3, r3, #2
 8009976:	4413      	add	r3, r2
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	4a12      	ldr	r2, [pc, #72]	@ (80099c4 <prvInitialiseTaskLists+0x60>)
 800997c:	4413      	add	r3, r2
 800997e:	4618      	mov	r0, r3
 8009980:	f7fe fee5 	bl	800874e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	3301      	adds	r3, #1
 8009988:	607b      	str	r3, [r7, #4]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2b06      	cmp	r3, #6
 800998e:	d9ef      	bls.n	8009970 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009990:	480d      	ldr	r0, [pc, #52]	@ (80099c8 <prvInitialiseTaskLists+0x64>)
 8009992:	f7fe fedc 	bl	800874e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009996:	480d      	ldr	r0, [pc, #52]	@ (80099cc <prvInitialiseTaskLists+0x68>)
 8009998:	f7fe fed9 	bl	800874e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800999c:	480c      	ldr	r0, [pc, #48]	@ (80099d0 <prvInitialiseTaskLists+0x6c>)
 800999e:	f7fe fed6 	bl	800874e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80099a2:	480c      	ldr	r0, [pc, #48]	@ (80099d4 <prvInitialiseTaskLists+0x70>)
 80099a4:	f7fe fed3 	bl	800874e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80099a8:	480b      	ldr	r0, [pc, #44]	@ (80099d8 <prvInitialiseTaskLists+0x74>)
 80099aa:	f7fe fed0 	bl	800874e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80099ae:	4b0b      	ldr	r3, [pc, #44]	@ (80099dc <prvInitialiseTaskLists+0x78>)
 80099b0:	4a05      	ldr	r2, [pc, #20]	@ (80099c8 <prvInitialiseTaskLists+0x64>)
 80099b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80099b4:	4b0a      	ldr	r3, [pc, #40]	@ (80099e0 <prvInitialiseTaskLists+0x7c>)
 80099b6:	4a05      	ldr	r2, [pc, #20]	@ (80099cc <prvInitialiseTaskLists+0x68>)
 80099b8:	601a      	str	r2, [r3, #0]
}
 80099ba:	bf00      	nop
 80099bc:	3708      	adds	r7, #8
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}
 80099c2:	bf00      	nop
 80099c4:	20000d34 	.word	0x20000d34
 80099c8:	20000dc0 	.word	0x20000dc0
 80099cc:	20000dd4 	.word	0x20000dd4
 80099d0:	20000df0 	.word	0x20000df0
 80099d4:	20000e04 	.word	0x20000e04
 80099d8:	20000e1c 	.word	0x20000e1c
 80099dc:	20000de8 	.word	0x20000de8
 80099e0:	20000dec 	.word	0x20000dec

080099e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b082      	sub	sp, #8
 80099e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80099ea:	e019      	b.n	8009a20 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80099ec:	f000 fab4 	bl	8009f58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099f0:	4b10      	ldr	r3, [pc, #64]	@ (8009a34 <prvCheckTasksWaitingTermination+0x50>)
 80099f2:	68db      	ldr	r3, [r3, #12]
 80099f4:	68db      	ldr	r3, [r3, #12]
 80099f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	3304      	adds	r3, #4
 80099fc:	4618      	mov	r0, r3
 80099fe:	f7fe ff30 	bl	8008862 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009a02:	4b0d      	ldr	r3, [pc, #52]	@ (8009a38 <prvCheckTasksWaitingTermination+0x54>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	3b01      	subs	r3, #1
 8009a08:	4a0b      	ldr	r2, [pc, #44]	@ (8009a38 <prvCheckTasksWaitingTermination+0x54>)
 8009a0a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8009a3c <prvCheckTasksWaitingTermination+0x58>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	3b01      	subs	r3, #1
 8009a12:	4a0a      	ldr	r2, [pc, #40]	@ (8009a3c <prvCheckTasksWaitingTermination+0x58>)
 8009a14:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009a16:	f000 fad1 	bl	8009fbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 f810 	bl	8009a40 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009a20:	4b06      	ldr	r3, [pc, #24]	@ (8009a3c <prvCheckTasksWaitingTermination+0x58>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d1e1      	bne.n	80099ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009a28:	bf00      	nop
 8009a2a:	bf00      	nop
 8009a2c:	3708      	adds	r7, #8
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}
 8009a32:	bf00      	nop
 8009a34:	20000e04 	.word	0x20000e04
 8009a38:	20000e30 	.word	0x20000e30
 8009a3c:	20000e18 	.word	0x20000e18

08009a40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b084      	sub	sp, #16
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d108      	bne.n	8009a64 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a56:	4618      	mov	r0, r3
 8009a58:	f000 fc6e 	bl	800a338 <vPortFree>
				vPortFree( pxTCB );
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f000 fc6b 	bl	800a338 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009a62:	e019      	b.n	8009a98 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009a6a:	2b01      	cmp	r3, #1
 8009a6c:	d103      	bne.n	8009a76 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f000 fc62 	bl	800a338 <vPortFree>
	}
 8009a74:	e010      	b.n	8009a98 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009a7c:	2b02      	cmp	r3, #2
 8009a7e:	d00b      	beq.n	8009a98 <prvDeleteTCB+0x58>
	__asm volatile
 8009a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a84:	f383 8811 	msr	BASEPRI, r3
 8009a88:	f3bf 8f6f 	isb	sy
 8009a8c:	f3bf 8f4f 	dsb	sy
 8009a90:	60fb      	str	r3, [r7, #12]
}
 8009a92:	bf00      	nop
 8009a94:	bf00      	nop
 8009a96:	e7fd      	b.n	8009a94 <prvDeleteTCB+0x54>
	}
 8009a98:	bf00      	nop
 8009a9a:	3710      	adds	r7, #16
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}

08009aa0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b083      	sub	sp, #12
 8009aa4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8009ad8 <prvResetNextTaskUnblockTime+0x38>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d104      	bne.n	8009aba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8009adc <prvResetNextTaskUnblockTime+0x3c>)
 8009ab2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009ab6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009ab8:	e008      	b.n	8009acc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009aba:	4b07      	ldr	r3, [pc, #28]	@ (8009ad8 <prvResetNextTaskUnblockTime+0x38>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	68db      	ldr	r3, [r3, #12]
 8009ac0:	68db      	ldr	r3, [r3, #12]
 8009ac2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	685b      	ldr	r3, [r3, #4]
 8009ac8:	4a04      	ldr	r2, [pc, #16]	@ (8009adc <prvResetNextTaskUnblockTime+0x3c>)
 8009aca:	6013      	str	r3, [r2, #0]
}
 8009acc:	bf00      	nop
 8009ace:	370c      	adds	r7, #12
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad6:	4770      	bx	lr
 8009ad8:	20000de8 	.word	0x20000de8
 8009adc:	20000e50 	.word	0x20000e50

08009ae0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b083      	sub	sp, #12
 8009ae4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8009b14 <xTaskGetSchedulerState+0x34>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d102      	bne.n	8009af4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009aee:	2301      	movs	r3, #1
 8009af0:	607b      	str	r3, [r7, #4]
 8009af2:	e008      	b.n	8009b06 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009af4:	4b08      	ldr	r3, [pc, #32]	@ (8009b18 <xTaskGetSchedulerState+0x38>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d102      	bne.n	8009b02 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009afc:	2302      	movs	r3, #2
 8009afe:	607b      	str	r3, [r7, #4]
 8009b00:	e001      	b.n	8009b06 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009b02:	2300      	movs	r3, #0
 8009b04:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009b06:	687b      	ldr	r3, [r7, #4]
	}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	370c      	adds	r7, #12
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b12:	4770      	bx	lr
 8009b14:	20000e3c 	.word	0x20000e3c
 8009b18:	20000e58 	.word	0x20000e58

08009b1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b086      	sub	sp, #24
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009b28:	2300      	movs	r3, #0
 8009b2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d070      	beq.n	8009c14 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009b32:	4b3b      	ldr	r3, [pc, #236]	@ (8009c20 <xTaskPriorityDisinherit+0x104>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	693a      	ldr	r2, [r7, #16]
 8009b38:	429a      	cmp	r2, r3
 8009b3a:	d00b      	beq.n	8009b54 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b40:	f383 8811 	msr	BASEPRI, r3
 8009b44:	f3bf 8f6f 	isb	sy
 8009b48:	f3bf 8f4f 	dsb	sy
 8009b4c:	60fb      	str	r3, [r7, #12]
}
 8009b4e:	bf00      	nop
 8009b50:	bf00      	nop
 8009b52:	e7fd      	b.n	8009b50 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009b54:	693b      	ldr	r3, [r7, #16]
 8009b56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d10b      	bne.n	8009b74 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b60:	f383 8811 	msr	BASEPRI, r3
 8009b64:	f3bf 8f6f 	isb	sy
 8009b68:	f3bf 8f4f 	dsb	sy
 8009b6c:	60bb      	str	r3, [r7, #8]
}
 8009b6e:	bf00      	nop
 8009b70:	bf00      	nop
 8009b72:	e7fd      	b.n	8009b70 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009b74:	693b      	ldr	r3, [r7, #16]
 8009b76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009b78:	1e5a      	subs	r2, r3, #1
 8009b7a:	693b      	ldr	r3, [r7, #16]
 8009b7c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009b7e:	693b      	ldr	r3, [r7, #16]
 8009b80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b82:	693b      	ldr	r3, [r7, #16]
 8009b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b86:	429a      	cmp	r2, r3
 8009b88:	d044      	beq.n	8009c14 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009b8a:	693b      	ldr	r3, [r7, #16]
 8009b8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d140      	bne.n	8009c14 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	3304      	adds	r3, #4
 8009b96:	4618      	mov	r0, r3
 8009b98:	f7fe fe63 	bl	8008862 <uxListRemove>
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d115      	bne.n	8009bce <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009ba2:	693b      	ldr	r3, [r7, #16]
 8009ba4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ba6:	491f      	ldr	r1, [pc, #124]	@ (8009c24 <xTaskPriorityDisinherit+0x108>)
 8009ba8:	4613      	mov	r3, r2
 8009baa:	009b      	lsls	r3, r3, #2
 8009bac:	4413      	add	r3, r2
 8009bae:	009b      	lsls	r3, r3, #2
 8009bb0:	440b      	add	r3, r1
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d10a      	bne.n	8009bce <xTaskPriorityDisinherit+0xb2>
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bbc:	2201      	movs	r2, #1
 8009bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8009bc2:	43da      	mvns	r2, r3
 8009bc4:	4b18      	ldr	r3, [pc, #96]	@ (8009c28 <xTaskPriorityDisinherit+0x10c>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4013      	ands	r3, r2
 8009bca:	4a17      	ldr	r2, [pc, #92]	@ (8009c28 <xTaskPriorityDisinherit+0x10c>)
 8009bcc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bd6:	693b      	ldr	r3, [r7, #16]
 8009bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bda:	f1c3 0207 	rsb	r2, r3, #7
 8009bde:	693b      	ldr	r3, [r7, #16]
 8009be0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009be2:	693b      	ldr	r3, [r7, #16]
 8009be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009be6:	2201      	movs	r2, #1
 8009be8:	409a      	lsls	r2, r3
 8009bea:	4b0f      	ldr	r3, [pc, #60]	@ (8009c28 <xTaskPriorityDisinherit+0x10c>)
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4313      	orrs	r3, r2
 8009bf0:	4a0d      	ldr	r2, [pc, #52]	@ (8009c28 <xTaskPriorityDisinherit+0x10c>)
 8009bf2:	6013      	str	r3, [r2, #0]
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bf8:	4613      	mov	r3, r2
 8009bfa:	009b      	lsls	r3, r3, #2
 8009bfc:	4413      	add	r3, r2
 8009bfe:	009b      	lsls	r3, r3, #2
 8009c00:	4a08      	ldr	r2, [pc, #32]	@ (8009c24 <xTaskPriorityDisinherit+0x108>)
 8009c02:	441a      	add	r2, r3
 8009c04:	693b      	ldr	r3, [r7, #16]
 8009c06:	3304      	adds	r3, #4
 8009c08:	4619      	mov	r1, r3
 8009c0a:	4610      	mov	r0, r2
 8009c0c:	f7fe fdcc 	bl	80087a8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009c10:	2301      	movs	r3, #1
 8009c12:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009c14:	697b      	ldr	r3, [r7, #20]
	}
 8009c16:	4618      	mov	r0, r3
 8009c18:	3718      	adds	r7, #24
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}
 8009c1e:	bf00      	nop
 8009c20:	20000d30 	.word	0x20000d30
 8009c24:	20000d34 	.word	0x20000d34
 8009c28:	20000e38 	.word	0x20000e38

08009c2c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b084      	sub	sp, #16
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
 8009c34:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009c36:	4b29      	ldr	r3, [pc, #164]	@ (8009cdc <prvAddCurrentTaskToDelayedList+0xb0>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c3c:	4b28      	ldr	r3, [pc, #160]	@ (8009ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	3304      	adds	r3, #4
 8009c42:	4618      	mov	r0, r3
 8009c44:	f7fe fe0d 	bl	8008862 <uxListRemove>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d10b      	bne.n	8009c66 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009c4e:	4b24      	ldr	r3, [pc, #144]	@ (8009ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c54:	2201      	movs	r2, #1
 8009c56:	fa02 f303 	lsl.w	r3, r2, r3
 8009c5a:	43da      	mvns	r2, r3
 8009c5c:	4b21      	ldr	r3, [pc, #132]	@ (8009ce4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	4013      	ands	r3, r2
 8009c62:	4a20      	ldr	r2, [pc, #128]	@ (8009ce4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009c64:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c6c:	d10a      	bne.n	8009c84 <prvAddCurrentTaskToDelayedList+0x58>
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d007      	beq.n	8009c84 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c74:	4b1a      	ldr	r3, [pc, #104]	@ (8009ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	3304      	adds	r3, #4
 8009c7a:	4619      	mov	r1, r3
 8009c7c:	481a      	ldr	r0, [pc, #104]	@ (8009ce8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009c7e:	f7fe fd93 	bl	80087a8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009c82:	e026      	b.n	8009cd2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009c84:	68fa      	ldr	r2, [r7, #12]
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	4413      	add	r3, r2
 8009c8a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009c8c:	4b14      	ldr	r3, [pc, #80]	@ (8009ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	68ba      	ldr	r2, [r7, #8]
 8009c92:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009c94:	68ba      	ldr	r2, [r7, #8]
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	429a      	cmp	r2, r3
 8009c9a:	d209      	bcs.n	8009cb0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c9c:	4b13      	ldr	r3, [pc, #76]	@ (8009cec <prvAddCurrentTaskToDelayedList+0xc0>)
 8009c9e:	681a      	ldr	r2, [r3, #0]
 8009ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8009ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	3304      	adds	r3, #4
 8009ca6:	4619      	mov	r1, r3
 8009ca8:	4610      	mov	r0, r2
 8009caa:	f7fe fda1 	bl	80087f0 <vListInsert>
}
 8009cae:	e010      	b.n	8009cd2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8009cf0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009cb2:	681a      	ldr	r2, [r3, #0]
 8009cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8009ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	3304      	adds	r3, #4
 8009cba:	4619      	mov	r1, r3
 8009cbc:	4610      	mov	r0, r2
 8009cbe:	f7fe fd97 	bl	80087f0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8009cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	68ba      	ldr	r2, [r7, #8]
 8009cc8:	429a      	cmp	r2, r3
 8009cca:	d202      	bcs.n	8009cd2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009ccc:	4a09      	ldr	r2, [pc, #36]	@ (8009cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	6013      	str	r3, [r2, #0]
}
 8009cd2:	bf00      	nop
 8009cd4:	3710      	adds	r7, #16
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}
 8009cda:	bf00      	nop
 8009cdc:	20000e34 	.word	0x20000e34
 8009ce0:	20000d30 	.word	0x20000d30
 8009ce4:	20000e38 	.word	0x20000e38
 8009ce8:	20000e1c 	.word	0x20000e1c
 8009cec:	20000dec 	.word	0x20000dec
 8009cf0:	20000de8 	.word	0x20000de8
 8009cf4:	20000e50 	.word	0x20000e50

08009cf8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b085      	sub	sp, #20
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	60f8      	str	r0, [r7, #12]
 8009d00:	60b9      	str	r1, [r7, #8]
 8009d02:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	3b04      	subs	r3, #4
 8009d08:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009d10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	3b04      	subs	r3, #4
 8009d16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009d18:	68bb      	ldr	r3, [r7, #8]
 8009d1a:	f023 0201 	bic.w	r2, r3, #1
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	3b04      	subs	r3, #4
 8009d26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009d28:	4a0c      	ldr	r2, [pc, #48]	@ (8009d5c <pxPortInitialiseStack+0x64>)
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	3b14      	subs	r3, #20
 8009d32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009d34:	687a      	ldr	r2, [r7, #4]
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	3b04      	subs	r3, #4
 8009d3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	f06f 0202 	mvn.w	r2, #2
 8009d46:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	3b20      	subs	r3, #32
 8009d4c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
}
 8009d50:	4618      	mov	r0, r3
 8009d52:	3714      	adds	r7, #20
 8009d54:	46bd      	mov	sp, r7
 8009d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5a:	4770      	bx	lr
 8009d5c:	08009d61 	.word	0x08009d61

08009d60 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009d60:	b480      	push	{r7}
 8009d62:	b085      	sub	sp, #20
 8009d64:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009d66:	2300      	movs	r3, #0
 8009d68:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009d6a:	4b13      	ldr	r3, [pc, #76]	@ (8009db8 <prvTaskExitError+0x58>)
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d72:	d00b      	beq.n	8009d8c <prvTaskExitError+0x2c>
	__asm volatile
 8009d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d78:	f383 8811 	msr	BASEPRI, r3
 8009d7c:	f3bf 8f6f 	isb	sy
 8009d80:	f3bf 8f4f 	dsb	sy
 8009d84:	60fb      	str	r3, [r7, #12]
}
 8009d86:	bf00      	nop
 8009d88:	bf00      	nop
 8009d8a:	e7fd      	b.n	8009d88 <prvTaskExitError+0x28>
	__asm volatile
 8009d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d90:	f383 8811 	msr	BASEPRI, r3
 8009d94:	f3bf 8f6f 	isb	sy
 8009d98:	f3bf 8f4f 	dsb	sy
 8009d9c:	60bb      	str	r3, [r7, #8]
}
 8009d9e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009da0:	bf00      	nop
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d0fc      	beq.n	8009da2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009da8:	bf00      	nop
 8009daa:	bf00      	nop
 8009dac:	3714      	adds	r7, #20
 8009dae:	46bd      	mov	sp, r7
 8009db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db4:	4770      	bx	lr
 8009db6:	bf00      	nop
 8009db8:	20000020 	.word	0x20000020
 8009dbc:	00000000 	.word	0x00000000

08009dc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009dc0:	4b07      	ldr	r3, [pc, #28]	@ (8009de0 <pxCurrentTCBConst2>)
 8009dc2:	6819      	ldr	r1, [r3, #0]
 8009dc4:	6808      	ldr	r0, [r1, #0]
 8009dc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dca:	f380 8809 	msr	PSP, r0
 8009dce:	f3bf 8f6f 	isb	sy
 8009dd2:	f04f 0000 	mov.w	r0, #0
 8009dd6:	f380 8811 	msr	BASEPRI, r0
 8009dda:	4770      	bx	lr
 8009ddc:	f3af 8000 	nop.w

08009de0 <pxCurrentTCBConst2>:
 8009de0:	20000d30 	.word	0x20000d30
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009de4:	bf00      	nop
 8009de6:	bf00      	nop

08009de8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009de8:	4808      	ldr	r0, [pc, #32]	@ (8009e0c <prvPortStartFirstTask+0x24>)
 8009dea:	6800      	ldr	r0, [r0, #0]
 8009dec:	6800      	ldr	r0, [r0, #0]
 8009dee:	f380 8808 	msr	MSP, r0
 8009df2:	f04f 0000 	mov.w	r0, #0
 8009df6:	f380 8814 	msr	CONTROL, r0
 8009dfa:	b662      	cpsie	i
 8009dfc:	b661      	cpsie	f
 8009dfe:	f3bf 8f4f 	dsb	sy
 8009e02:	f3bf 8f6f 	isb	sy
 8009e06:	df00      	svc	0
 8009e08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009e0a:	bf00      	nop
 8009e0c:	e000ed08 	.word	0xe000ed08

08009e10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b086      	sub	sp, #24
 8009e14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009e16:	4b47      	ldr	r3, [pc, #284]	@ (8009f34 <xPortStartScheduler+0x124>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4a47      	ldr	r2, [pc, #284]	@ (8009f38 <xPortStartScheduler+0x128>)
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d10b      	bne.n	8009e38 <xPortStartScheduler+0x28>
	__asm volatile
 8009e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e24:	f383 8811 	msr	BASEPRI, r3
 8009e28:	f3bf 8f6f 	isb	sy
 8009e2c:	f3bf 8f4f 	dsb	sy
 8009e30:	60fb      	str	r3, [r7, #12]
}
 8009e32:	bf00      	nop
 8009e34:	bf00      	nop
 8009e36:	e7fd      	b.n	8009e34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009e38:	4b3e      	ldr	r3, [pc, #248]	@ (8009f34 <xPortStartScheduler+0x124>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4a3f      	ldr	r2, [pc, #252]	@ (8009f3c <xPortStartScheduler+0x12c>)
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	d10b      	bne.n	8009e5a <xPortStartScheduler+0x4a>
	__asm volatile
 8009e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e46:	f383 8811 	msr	BASEPRI, r3
 8009e4a:	f3bf 8f6f 	isb	sy
 8009e4e:	f3bf 8f4f 	dsb	sy
 8009e52:	613b      	str	r3, [r7, #16]
}
 8009e54:	bf00      	nop
 8009e56:	bf00      	nop
 8009e58:	e7fd      	b.n	8009e56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009e5a:	4b39      	ldr	r3, [pc, #228]	@ (8009f40 <xPortStartScheduler+0x130>)
 8009e5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	781b      	ldrb	r3, [r3, #0]
 8009e62:	b2db      	uxtb	r3, r3
 8009e64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	22ff      	movs	r2, #255	@ 0xff
 8009e6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009e6c:	697b      	ldr	r3, [r7, #20]
 8009e6e:	781b      	ldrb	r3, [r3, #0]
 8009e70:	b2db      	uxtb	r3, r3
 8009e72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009e74:	78fb      	ldrb	r3, [r7, #3]
 8009e76:	b2db      	uxtb	r3, r3
 8009e78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009e7c:	b2da      	uxtb	r2, r3
 8009e7e:	4b31      	ldr	r3, [pc, #196]	@ (8009f44 <xPortStartScheduler+0x134>)
 8009e80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009e82:	4b31      	ldr	r3, [pc, #196]	@ (8009f48 <xPortStartScheduler+0x138>)
 8009e84:	2207      	movs	r2, #7
 8009e86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e88:	e009      	b.n	8009e9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009e8a:	4b2f      	ldr	r3, [pc, #188]	@ (8009f48 <xPortStartScheduler+0x138>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	3b01      	subs	r3, #1
 8009e90:	4a2d      	ldr	r2, [pc, #180]	@ (8009f48 <xPortStartScheduler+0x138>)
 8009e92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009e94:	78fb      	ldrb	r3, [r7, #3]
 8009e96:	b2db      	uxtb	r3, r3
 8009e98:	005b      	lsls	r3, r3, #1
 8009e9a:	b2db      	uxtb	r3, r3
 8009e9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e9e:	78fb      	ldrb	r3, [r7, #3]
 8009ea0:	b2db      	uxtb	r3, r3
 8009ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ea6:	2b80      	cmp	r3, #128	@ 0x80
 8009ea8:	d0ef      	beq.n	8009e8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009eaa:	4b27      	ldr	r3, [pc, #156]	@ (8009f48 <xPortStartScheduler+0x138>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f1c3 0307 	rsb	r3, r3, #7
 8009eb2:	2b04      	cmp	r3, #4
 8009eb4:	d00b      	beq.n	8009ece <xPortStartScheduler+0xbe>
	__asm volatile
 8009eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eba:	f383 8811 	msr	BASEPRI, r3
 8009ebe:	f3bf 8f6f 	isb	sy
 8009ec2:	f3bf 8f4f 	dsb	sy
 8009ec6:	60bb      	str	r3, [r7, #8]
}
 8009ec8:	bf00      	nop
 8009eca:	bf00      	nop
 8009ecc:	e7fd      	b.n	8009eca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009ece:	4b1e      	ldr	r3, [pc, #120]	@ (8009f48 <xPortStartScheduler+0x138>)
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	021b      	lsls	r3, r3, #8
 8009ed4:	4a1c      	ldr	r2, [pc, #112]	@ (8009f48 <xPortStartScheduler+0x138>)
 8009ed6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009ed8:	4b1b      	ldr	r3, [pc, #108]	@ (8009f48 <xPortStartScheduler+0x138>)
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009ee0:	4a19      	ldr	r2, [pc, #100]	@ (8009f48 <xPortStartScheduler+0x138>)
 8009ee2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	b2da      	uxtb	r2, r3
 8009ee8:	697b      	ldr	r3, [r7, #20]
 8009eea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009eec:	4b17      	ldr	r3, [pc, #92]	@ (8009f4c <xPortStartScheduler+0x13c>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	4a16      	ldr	r2, [pc, #88]	@ (8009f4c <xPortStartScheduler+0x13c>)
 8009ef2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009ef6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009ef8:	4b14      	ldr	r3, [pc, #80]	@ (8009f4c <xPortStartScheduler+0x13c>)
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	4a13      	ldr	r2, [pc, #76]	@ (8009f4c <xPortStartScheduler+0x13c>)
 8009efe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009f02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009f04:	f000 f8da 	bl	800a0bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009f08:	4b11      	ldr	r3, [pc, #68]	@ (8009f50 <xPortStartScheduler+0x140>)
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009f0e:	f000 f8f9 	bl	800a104 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009f12:	4b10      	ldr	r3, [pc, #64]	@ (8009f54 <xPortStartScheduler+0x144>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4a0f      	ldr	r2, [pc, #60]	@ (8009f54 <xPortStartScheduler+0x144>)
 8009f18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009f1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009f1e:	f7ff ff63 	bl	8009de8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009f22:	f7ff fb9b 	bl	800965c <vTaskSwitchContext>
	prvTaskExitError();
 8009f26:	f7ff ff1b 	bl	8009d60 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009f2a:	2300      	movs	r3, #0
}
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	3718      	adds	r7, #24
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bd80      	pop	{r7, pc}
 8009f34:	e000ed00 	.word	0xe000ed00
 8009f38:	410fc271 	.word	0x410fc271
 8009f3c:	410fc270 	.word	0x410fc270
 8009f40:	e000e400 	.word	0xe000e400
 8009f44:	20000e5c 	.word	0x20000e5c
 8009f48:	20000e60 	.word	0x20000e60
 8009f4c:	e000ed20 	.word	0xe000ed20
 8009f50:	20000020 	.word	0x20000020
 8009f54:	e000ef34 	.word	0xe000ef34

08009f58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b083      	sub	sp, #12
 8009f5c:	af00      	add	r7, sp, #0
	__asm volatile
 8009f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f62:	f383 8811 	msr	BASEPRI, r3
 8009f66:	f3bf 8f6f 	isb	sy
 8009f6a:	f3bf 8f4f 	dsb	sy
 8009f6e:	607b      	str	r3, [r7, #4]
}
 8009f70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009f72:	4b10      	ldr	r3, [pc, #64]	@ (8009fb4 <vPortEnterCritical+0x5c>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	3301      	adds	r3, #1
 8009f78:	4a0e      	ldr	r2, [pc, #56]	@ (8009fb4 <vPortEnterCritical+0x5c>)
 8009f7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009f7c:	4b0d      	ldr	r3, [pc, #52]	@ (8009fb4 <vPortEnterCritical+0x5c>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	2b01      	cmp	r3, #1
 8009f82:	d110      	bne.n	8009fa6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009f84:	4b0c      	ldr	r3, [pc, #48]	@ (8009fb8 <vPortEnterCritical+0x60>)
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	b2db      	uxtb	r3, r3
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d00b      	beq.n	8009fa6 <vPortEnterCritical+0x4e>
	__asm volatile
 8009f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f92:	f383 8811 	msr	BASEPRI, r3
 8009f96:	f3bf 8f6f 	isb	sy
 8009f9a:	f3bf 8f4f 	dsb	sy
 8009f9e:	603b      	str	r3, [r7, #0]
}
 8009fa0:	bf00      	nop
 8009fa2:	bf00      	nop
 8009fa4:	e7fd      	b.n	8009fa2 <vPortEnterCritical+0x4a>
	}
}
 8009fa6:	bf00      	nop
 8009fa8:	370c      	adds	r7, #12
 8009faa:	46bd      	mov	sp, r7
 8009fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb0:	4770      	bx	lr
 8009fb2:	bf00      	nop
 8009fb4:	20000020 	.word	0x20000020
 8009fb8:	e000ed04 	.word	0xe000ed04

08009fbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b083      	sub	sp, #12
 8009fc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009fc2:	4b12      	ldr	r3, [pc, #72]	@ (800a00c <vPortExitCritical+0x50>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d10b      	bne.n	8009fe2 <vPortExitCritical+0x26>
	__asm volatile
 8009fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fce:	f383 8811 	msr	BASEPRI, r3
 8009fd2:	f3bf 8f6f 	isb	sy
 8009fd6:	f3bf 8f4f 	dsb	sy
 8009fda:	607b      	str	r3, [r7, #4]
}
 8009fdc:	bf00      	nop
 8009fde:	bf00      	nop
 8009fe0:	e7fd      	b.n	8009fde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800a00c <vPortExitCritical+0x50>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	3b01      	subs	r3, #1
 8009fe8:	4a08      	ldr	r2, [pc, #32]	@ (800a00c <vPortExitCritical+0x50>)
 8009fea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009fec:	4b07      	ldr	r3, [pc, #28]	@ (800a00c <vPortExitCritical+0x50>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d105      	bne.n	800a000 <vPortExitCritical+0x44>
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	f383 8811 	msr	BASEPRI, r3
}
 8009ffe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a000:	bf00      	nop
 800a002:	370c      	adds	r7, #12
 800a004:	46bd      	mov	sp, r7
 800a006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00a:	4770      	bx	lr
 800a00c:	20000020 	.word	0x20000020

0800a010 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a010:	f3ef 8009 	mrs	r0, PSP
 800a014:	f3bf 8f6f 	isb	sy
 800a018:	4b15      	ldr	r3, [pc, #84]	@ (800a070 <pxCurrentTCBConst>)
 800a01a:	681a      	ldr	r2, [r3, #0]
 800a01c:	f01e 0f10 	tst.w	lr, #16
 800a020:	bf08      	it	eq
 800a022:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a026:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a02a:	6010      	str	r0, [r2, #0]
 800a02c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a030:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a034:	f380 8811 	msr	BASEPRI, r0
 800a038:	f3bf 8f4f 	dsb	sy
 800a03c:	f3bf 8f6f 	isb	sy
 800a040:	f7ff fb0c 	bl	800965c <vTaskSwitchContext>
 800a044:	f04f 0000 	mov.w	r0, #0
 800a048:	f380 8811 	msr	BASEPRI, r0
 800a04c:	bc09      	pop	{r0, r3}
 800a04e:	6819      	ldr	r1, [r3, #0]
 800a050:	6808      	ldr	r0, [r1, #0]
 800a052:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a056:	f01e 0f10 	tst.w	lr, #16
 800a05a:	bf08      	it	eq
 800a05c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a060:	f380 8809 	msr	PSP, r0
 800a064:	f3bf 8f6f 	isb	sy
 800a068:	4770      	bx	lr
 800a06a:	bf00      	nop
 800a06c:	f3af 8000 	nop.w

0800a070 <pxCurrentTCBConst>:
 800a070:	20000d30 	.word	0x20000d30
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a074:	bf00      	nop
 800a076:	bf00      	nop

0800a078 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b082      	sub	sp, #8
 800a07c:	af00      	add	r7, sp, #0
	__asm volatile
 800a07e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a082:	f383 8811 	msr	BASEPRI, r3
 800a086:	f3bf 8f6f 	isb	sy
 800a08a:	f3bf 8f4f 	dsb	sy
 800a08e:	607b      	str	r3, [r7, #4]
}
 800a090:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a092:	f7ff fa29 	bl	80094e8 <xTaskIncrementTick>
 800a096:	4603      	mov	r3, r0
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d003      	beq.n	800a0a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a09c:	4b06      	ldr	r3, [pc, #24]	@ (800a0b8 <xPortSysTickHandler+0x40>)
 800a09e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0a2:	601a      	str	r2, [r3, #0]
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	f383 8811 	msr	BASEPRI, r3
}
 800a0ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a0b0:	bf00      	nop
 800a0b2:	3708      	adds	r7, #8
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}
 800a0b8:	e000ed04 	.word	0xe000ed04

0800a0bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a0bc:	b480      	push	{r7}
 800a0be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a0c0:	4b0b      	ldr	r3, [pc, #44]	@ (800a0f0 <vPortSetupTimerInterrupt+0x34>)
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a0c6:	4b0b      	ldr	r3, [pc, #44]	@ (800a0f4 <vPortSetupTimerInterrupt+0x38>)
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a0cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a0f8 <vPortSetupTimerInterrupt+0x3c>)
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	4a0a      	ldr	r2, [pc, #40]	@ (800a0fc <vPortSetupTimerInterrupt+0x40>)
 800a0d2:	fba2 2303 	umull	r2, r3, r2, r3
 800a0d6:	099b      	lsrs	r3, r3, #6
 800a0d8:	4a09      	ldr	r2, [pc, #36]	@ (800a100 <vPortSetupTimerInterrupt+0x44>)
 800a0da:	3b01      	subs	r3, #1
 800a0dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a0de:	4b04      	ldr	r3, [pc, #16]	@ (800a0f0 <vPortSetupTimerInterrupt+0x34>)
 800a0e0:	2207      	movs	r2, #7
 800a0e2:	601a      	str	r2, [r3, #0]
}
 800a0e4:	bf00      	nop
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ec:	4770      	bx	lr
 800a0ee:	bf00      	nop
 800a0f0:	e000e010 	.word	0xe000e010
 800a0f4:	e000e018 	.word	0xe000e018
 800a0f8:	20000014 	.word	0x20000014
 800a0fc:	10624dd3 	.word	0x10624dd3
 800a100:	e000e014 	.word	0xe000e014

0800a104 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a104:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a114 <vPortEnableVFP+0x10>
 800a108:	6801      	ldr	r1, [r0, #0]
 800a10a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a10e:	6001      	str	r1, [r0, #0]
 800a110:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a112:	bf00      	nop
 800a114:	e000ed88 	.word	0xe000ed88

0800a118 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a118:	b480      	push	{r7}
 800a11a:	b085      	sub	sp, #20
 800a11c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a11e:	f3ef 8305 	mrs	r3, IPSR
 800a122:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	2b0f      	cmp	r3, #15
 800a128:	d915      	bls.n	800a156 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a12a:	4a18      	ldr	r2, [pc, #96]	@ (800a18c <vPortValidateInterruptPriority+0x74>)
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	4413      	add	r3, r2
 800a130:	781b      	ldrb	r3, [r3, #0]
 800a132:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a134:	4b16      	ldr	r3, [pc, #88]	@ (800a190 <vPortValidateInterruptPriority+0x78>)
 800a136:	781b      	ldrb	r3, [r3, #0]
 800a138:	7afa      	ldrb	r2, [r7, #11]
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d20b      	bcs.n	800a156 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a13e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a142:	f383 8811 	msr	BASEPRI, r3
 800a146:	f3bf 8f6f 	isb	sy
 800a14a:	f3bf 8f4f 	dsb	sy
 800a14e:	607b      	str	r3, [r7, #4]
}
 800a150:	bf00      	nop
 800a152:	bf00      	nop
 800a154:	e7fd      	b.n	800a152 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a156:	4b0f      	ldr	r3, [pc, #60]	@ (800a194 <vPortValidateInterruptPriority+0x7c>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a15e:	4b0e      	ldr	r3, [pc, #56]	@ (800a198 <vPortValidateInterruptPriority+0x80>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	429a      	cmp	r2, r3
 800a164:	d90b      	bls.n	800a17e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a16a:	f383 8811 	msr	BASEPRI, r3
 800a16e:	f3bf 8f6f 	isb	sy
 800a172:	f3bf 8f4f 	dsb	sy
 800a176:	603b      	str	r3, [r7, #0]
}
 800a178:	bf00      	nop
 800a17a:	bf00      	nop
 800a17c:	e7fd      	b.n	800a17a <vPortValidateInterruptPriority+0x62>
	}
 800a17e:	bf00      	nop
 800a180:	3714      	adds	r7, #20
 800a182:	46bd      	mov	sp, r7
 800a184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a188:	4770      	bx	lr
 800a18a:	bf00      	nop
 800a18c:	e000e3f0 	.word	0xe000e3f0
 800a190:	20000e5c 	.word	0x20000e5c
 800a194:	e000ed0c 	.word	0xe000ed0c
 800a198:	20000e60 	.word	0x20000e60

0800a19c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b08a      	sub	sp, #40	@ 0x28
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a1a8:	f7ff f8f2 	bl	8009390 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a1ac:	4b5c      	ldr	r3, [pc, #368]	@ (800a320 <pvPortMalloc+0x184>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d101      	bne.n	800a1b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a1b4:	f000 f924 	bl	800a400 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a1b8:	4b5a      	ldr	r3, [pc, #360]	@ (800a324 <pvPortMalloc+0x188>)
 800a1ba:	681a      	ldr	r2, [r3, #0]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	4013      	ands	r3, r2
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	f040 8095 	bne.w	800a2f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d01e      	beq.n	800a20a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a1cc:	2208      	movs	r2, #8
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	4413      	add	r3, r2
 800a1d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	f003 0307 	and.w	r3, r3, #7
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d015      	beq.n	800a20a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	f023 0307 	bic.w	r3, r3, #7
 800a1e4:	3308      	adds	r3, #8
 800a1e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f003 0307 	and.w	r3, r3, #7
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d00b      	beq.n	800a20a <pvPortMalloc+0x6e>
	__asm volatile
 800a1f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1f6:	f383 8811 	msr	BASEPRI, r3
 800a1fa:	f3bf 8f6f 	isb	sy
 800a1fe:	f3bf 8f4f 	dsb	sy
 800a202:	617b      	str	r3, [r7, #20]
}
 800a204:	bf00      	nop
 800a206:	bf00      	nop
 800a208:	e7fd      	b.n	800a206 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d06f      	beq.n	800a2f0 <pvPortMalloc+0x154>
 800a210:	4b45      	ldr	r3, [pc, #276]	@ (800a328 <pvPortMalloc+0x18c>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	687a      	ldr	r2, [r7, #4]
 800a216:	429a      	cmp	r2, r3
 800a218:	d86a      	bhi.n	800a2f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a21a:	4b44      	ldr	r3, [pc, #272]	@ (800a32c <pvPortMalloc+0x190>)
 800a21c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a21e:	4b43      	ldr	r3, [pc, #268]	@ (800a32c <pvPortMalloc+0x190>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a224:	e004      	b.n	800a230 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a228:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a232:	685b      	ldr	r3, [r3, #4]
 800a234:	687a      	ldr	r2, [r7, #4]
 800a236:	429a      	cmp	r2, r3
 800a238:	d903      	bls.n	800a242 <pvPortMalloc+0xa6>
 800a23a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d1f1      	bne.n	800a226 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a242:	4b37      	ldr	r3, [pc, #220]	@ (800a320 <pvPortMalloc+0x184>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a248:	429a      	cmp	r2, r3
 800a24a:	d051      	beq.n	800a2f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a24c:	6a3b      	ldr	r3, [r7, #32]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	2208      	movs	r2, #8
 800a252:	4413      	add	r3, r2
 800a254:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a258:	681a      	ldr	r2, [r3, #0]
 800a25a:	6a3b      	ldr	r3, [r7, #32]
 800a25c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a25e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a260:	685a      	ldr	r2, [r3, #4]
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	1ad2      	subs	r2, r2, r3
 800a266:	2308      	movs	r3, #8
 800a268:	005b      	lsls	r3, r3, #1
 800a26a:	429a      	cmp	r2, r3
 800a26c:	d920      	bls.n	800a2b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a26e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	4413      	add	r3, r2
 800a274:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a276:	69bb      	ldr	r3, [r7, #24]
 800a278:	f003 0307 	and.w	r3, r3, #7
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d00b      	beq.n	800a298 <pvPortMalloc+0xfc>
	__asm volatile
 800a280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a284:	f383 8811 	msr	BASEPRI, r3
 800a288:	f3bf 8f6f 	isb	sy
 800a28c:	f3bf 8f4f 	dsb	sy
 800a290:	613b      	str	r3, [r7, #16]
}
 800a292:	bf00      	nop
 800a294:	bf00      	nop
 800a296:	e7fd      	b.n	800a294 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a29a:	685a      	ldr	r2, [r3, #4]
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	1ad2      	subs	r2, r2, r3
 800a2a0:	69bb      	ldr	r3, [r7, #24]
 800a2a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a2a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a2aa:	69b8      	ldr	r0, [r7, #24]
 800a2ac:	f000 f90a 	bl	800a4c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a2b0:	4b1d      	ldr	r3, [pc, #116]	@ (800a328 <pvPortMalloc+0x18c>)
 800a2b2:	681a      	ldr	r2, [r3, #0]
 800a2b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b6:	685b      	ldr	r3, [r3, #4]
 800a2b8:	1ad3      	subs	r3, r2, r3
 800a2ba:	4a1b      	ldr	r2, [pc, #108]	@ (800a328 <pvPortMalloc+0x18c>)
 800a2bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a2be:	4b1a      	ldr	r3, [pc, #104]	@ (800a328 <pvPortMalloc+0x18c>)
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	4b1b      	ldr	r3, [pc, #108]	@ (800a330 <pvPortMalloc+0x194>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	429a      	cmp	r2, r3
 800a2c8:	d203      	bcs.n	800a2d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a2ca:	4b17      	ldr	r3, [pc, #92]	@ (800a328 <pvPortMalloc+0x18c>)
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	4a18      	ldr	r2, [pc, #96]	@ (800a330 <pvPortMalloc+0x194>)
 800a2d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a2d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2d4:	685a      	ldr	r2, [r3, #4]
 800a2d6:	4b13      	ldr	r3, [pc, #76]	@ (800a324 <pvPortMalloc+0x188>)
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	431a      	orrs	r2, r3
 800a2dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a2e6:	4b13      	ldr	r3, [pc, #76]	@ (800a334 <pvPortMalloc+0x198>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	3301      	adds	r3, #1
 800a2ec:	4a11      	ldr	r2, [pc, #68]	@ (800a334 <pvPortMalloc+0x198>)
 800a2ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a2f0:	f7ff f85c 	bl	80093ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2f4:	69fb      	ldr	r3, [r7, #28]
 800a2f6:	f003 0307 	and.w	r3, r3, #7
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d00b      	beq.n	800a316 <pvPortMalloc+0x17a>
	__asm volatile
 800a2fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a302:	f383 8811 	msr	BASEPRI, r3
 800a306:	f3bf 8f6f 	isb	sy
 800a30a:	f3bf 8f4f 	dsb	sy
 800a30e:	60fb      	str	r3, [r7, #12]
}
 800a310:	bf00      	nop
 800a312:	bf00      	nop
 800a314:	e7fd      	b.n	800a312 <pvPortMalloc+0x176>
	return pvReturn;
 800a316:	69fb      	ldr	r3, [r7, #28]
}
 800a318:	4618      	mov	r0, r3
 800a31a:	3728      	adds	r7, #40	@ 0x28
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bd80      	pop	{r7, pc}
 800a320:	20001a24 	.word	0x20001a24
 800a324:	20001a38 	.word	0x20001a38
 800a328:	20001a28 	.word	0x20001a28
 800a32c:	20001a1c 	.word	0x20001a1c
 800a330:	20001a2c 	.word	0x20001a2c
 800a334:	20001a30 	.word	0x20001a30

0800a338 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b086      	sub	sp, #24
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d04f      	beq.n	800a3ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a34a:	2308      	movs	r3, #8
 800a34c:	425b      	negs	r3, r3
 800a34e:	697a      	ldr	r2, [r7, #20]
 800a350:	4413      	add	r3, r2
 800a352:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a354:	697b      	ldr	r3, [r7, #20]
 800a356:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a358:	693b      	ldr	r3, [r7, #16]
 800a35a:	685a      	ldr	r2, [r3, #4]
 800a35c:	4b25      	ldr	r3, [pc, #148]	@ (800a3f4 <vPortFree+0xbc>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	4013      	ands	r3, r2
 800a362:	2b00      	cmp	r3, #0
 800a364:	d10b      	bne.n	800a37e <vPortFree+0x46>
	__asm volatile
 800a366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a36a:	f383 8811 	msr	BASEPRI, r3
 800a36e:	f3bf 8f6f 	isb	sy
 800a372:	f3bf 8f4f 	dsb	sy
 800a376:	60fb      	str	r3, [r7, #12]
}
 800a378:	bf00      	nop
 800a37a:	bf00      	nop
 800a37c:	e7fd      	b.n	800a37a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a37e:	693b      	ldr	r3, [r7, #16]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d00b      	beq.n	800a39e <vPortFree+0x66>
	__asm volatile
 800a386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a38a:	f383 8811 	msr	BASEPRI, r3
 800a38e:	f3bf 8f6f 	isb	sy
 800a392:	f3bf 8f4f 	dsb	sy
 800a396:	60bb      	str	r3, [r7, #8]
}
 800a398:	bf00      	nop
 800a39a:	bf00      	nop
 800a39c:	e7fd      	b.n	800a39a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a39e:	693b      	ldr	r3, [r7, #16]
 800a3a0:	685a      	ldr	r2, [r3, #4]
 800a3a2:	4b14      	ldr	r3, [pc, #80]	@ (800a3f4 <vPortFree+0xbc>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	4013      	ands	r3, r2
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d01e      	beq.n	800a3ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d11a      	bne.n	800a3ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a3b4:	693b      	ldr	r3, [r7, #16]
 800a3b6:	685a      	ldr	r2, [r3, #4]
 800a3b8:	4b0e      	ldr	r3, [pc, #56]	@ (800a3f4 <vPortFree+0xbc>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	43db      	mvns	r3, r3
 800a3be:	401a      	ands	r2, r3
 800a3c0:	693b      	ldr	r3, [r7, #16]
 800a3c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a3c4:	f7fe ffe4 	bl	8009390 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a3c8:	693b      	ldr	r3, [r7, #16]
 800a3ca:	685a      	ldr	r2, [r3, #4]
 800a3cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a3f8 <vPortFree+0xc0>)
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	4413      	add	r3, r2
 800a3d2:	4a09      	ldr	r2, [pc, #36]	@ (800a3f8 <vPortFree+0xc0>)
 800a3d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a3d6:	6938      	ldr	r0, [r7, #16]
 800a3d8:	f000 f874 	bl	800a4c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a3dc:	4b07      	ldr	r3, [pc, #28]	@ (800a3fc <vPortFree+0xc4>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	3301      	adds	r3, #1
 800a3e2:	4a06      	ldr	r2, [pc, #24]	@ (800a3fc <vPortFree+0xc4>)
 800a3e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a3e6:	f7fe ffe1 	bl	80093ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a3ea:	bf00      	nop
 800a3ec:	3718      	adds	r7, #24
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}
 800a3f2:	bf00      	nop
 800a3f4:	20001a38 	.word	0x20001a38
 800a3f8:	20001a28 	.word	0x20001a28
 800a3fc:	20001a34 	.word	0x20001a34

0800a400 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a400:	b480      	push	{r7}
 800a402:	b085      	sub	sp, #20
 800a404:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a406:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a40a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a40c:	4b27      	ldr	r3, [pc, #156]	@ (800a4ac <prvHeapInit+0xac>)
 800a40e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	f003 0307 	and.w	r3, r3, #7
 800a416:	2b00      	cmp	r3, #0
 800a418:	d00c      	beq.n	800a434 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	3307      	adds	r3, #7
 800a41e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	f023 0307 	bic.w	r3, r3, #7
 800a426:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a428:	68ba      	ldr	r2, [r7, #8]
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	1ad3      	subs	r3, r2, r3
 800a42e:	4a1f      	ldr	r2, [pc, #124]	@ (800a4ac <prvHeapInit+0xac>)
 800a430:	4413      	add	r3, r2
 800a432:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a438:	4a1d      	ldr	r2, [pc, #116]	@ (800a4b0 <prvHeapInit+0xb0>)
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a43e:	4b1c      	ldr	r3, [pc, #112]	@ (800a4b0 <prvHeapInit+0xb0>)
 800a440:	2200      	movs	r2, #0
 800a442:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	68ba      	ldr	r2, [r7, #8]
 800a448:	4413      	add	r3, r2
 800a44a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a44c:	2208      	movs	r2, #8
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	1a9b      	subs	r3, r3, r2
 800a452:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f023 0307 	bic.w	r3, r3, #7
 800a45a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	4a15      	ldr	r2, [pc, #84]	@ (800a4b4 <prvHeapInit+0xb4>)
 800a460:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a462:	4b14      	ldr	r3, [pc, #80]	@ (800a4b4 <prvHeapInit+0xb4>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	2200      	movs	r2, #0
 800a468:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a46a:	4b12      	ldr	r3, [pc, #72]	@ (800a4b4 <prvHeapInit+0xb4>)
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	2200      	movs	r2, #0
 800a470:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	68fa      	ldr	r2, [r7, #12]
 800a47a:	1ad2      	subs	r2, r2, r3
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a480:	4b0c      	ldr	r3, [pc, #48]	@ (800a4b4 <prvHeapInit+0xb4>)
 800a482:	681a      	ldr	r2, [r3, #0]
 800a484:	683b      	ldr	r3, [r7, #0]
 800a486:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	685b      	ldr	r3, [r3, #4]
 800a48c:	4a0a      	ldr	r2, [pc, #40]	@ (800a4b8 <prvHeapInit+0xb8>)
 800a48e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	685b      	ldr	r3, [r3, #4]
 800a494:	4a09      	ldr	r2, [pc, #36]	@ (800a4bc <prvHeapInit+0xbc>)
 800a496:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a498:	4b09      	ldr	r3, [pc, #36]	@ (800a4c0 <prvHeapInit+0xc0>)
 800a49a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a49e:	601a      	str	r2, [r3, #0]
}
 800a4a0:	bf00      	nop
 800a4a2:	3714      	adds	r7, #20
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4aa:	4770      	bx	lr
 800a4ac:	20000e64 	.word	0x20000e64
 800a4b0:	20001a1c 	.word	0x20001a1c
 800a4b4:	20001a24 	.word	0x20001a24
 800a4b8:	20001a2c 	.word	0x20001a2c
 800a4bc:	20001a28 	.word	0x20001a28
 800a4c0:	20001a38 	.word	0x20001a38

0800a4c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b085      	sub	sp, #20
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a4cc:	4b28      	ldr	r3, [pc, #160]	@ (800a570 <prvInsertBlockIntoFreeList+0xac>)
 800a4ce:	60fb      	str	r3, [r7, #12]
 800a4d0:	e002      	b.n	800a4d8 <prvInsertBlockIntoFreeList+0x14>
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	60fb      	str	r3, [r7, #12]
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	687a      	ldr	r2, [r7, #4]
 800a4de:	429a      	cmp	r2, r3
 800a4e0:	d8f7      	bhi.n	800a4d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	685b      	ldr	r3, [r3, #4]
 800a4ea:	68ba      	ldr	r2, [r7, #8]
 800a4ec:	4413      	add	r3, r2
 800a4ee:	687a      	ldr	r2, [r7, #4]
 800a4f0:	429a      	cmp	r2, r3
 800a4f2:	d108      	bne.n	800a506 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	685a      	ldr	r2, [r3, #4]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	685b      	ldr	r3, [r3, #4]
 800a4fc:	441a      	add	r2, r3
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	685b      	ldr	r3, [r3, #4]
 800a50e:	68ba      	ldr	r2, [r7, #8]
 800a510:	441a      	add	r2, r3
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	429a      	cmp	r2, r3
 800a518:	d118      	bne.n	800a54c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681a      	ldr	r2, [r3, #0]
 800a51e:	4b15      	ldr	r3, [pc, #84]	@ (800a574 <prvInsertBlockIntoFreeList+0xb0>)
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	429a      	cmp	r2, r3
 800a524:	d00d      	beq.n	800a542 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	685a      	ldr	r2, [r3, #4]
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	441a      	add	r2, r3
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	681a      	ldr	r2, [r3, #0]
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	601a      	str	r2, [r3, #0]
 800a540:	e008      	b.n	800a554 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a542:	4b0c      	ldr	r3, [pc, #48]	@ (800a574 <prvInsertBlockIntoFreeList+0xb0>)
 800a544:	681a      	ldr	r2, [r3, #0]
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	601a      	str	r2, [r3, #0]
 800a54a:	e003      	b.n	800a554 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	681a      	ldr	r2, [r3, #0]
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a554:	68fa      	ldr	r2, [r7, #12]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	429a      	cmp	r2, r3
 800a55a:	d002      	beq.n	800a562 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	687a      	ldr	r2, [r7, #4]
 800a560:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a562:	bf00      	nop
 800a564:	3714      	adds	r7, #20
 800a566:	46bd      	mov	sp, r7
 800a568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56c:	4770      	bx	lr
 800a56e:	bf00      	nop
 800a570:	20001a1c 	.word	0x20001a1c
 800a574:	20001a24 	.word	0x20001a24

0800a578 <drv_uart1_transmit>:
	return 0;	// Life's too short for error management
}
*/

uint8_t drv_uart1_transmit(const char * pData, uint16_t size)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b082      	sub	sp, #8
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
 800a580:	460b      	mov	r3, r1
 800a582:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 800a584:	887a      	ldrh	r2, [r7, #2]
 800a586:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a58a:	6879      	ldr	r1, [r7, #4]
 800a58c:	4803      	ldr	r0, [pc, #12]	@ (800a59c <drv_uart1_transmit+0x24>)
 800a58e:	f7fc fcc3 	bl	8006f18 <HAL_UART_Transmit>

	return 0;	// Srsly, don't do that kids
 800a592:	2300      	movs	r3, #0
}
 800a594:	4618      	mov	r0, r3
 800a596:	3708      	adds	r7, #8
 800a598:	46bd      	mov	sp, r7
 800a59a:	bd80      	pop	{r7, pc}
 800a59c:	20000ca4 	.word	0x20000ca4

0800a5a0 <sh_help>:
#include "shell.h"
#include "drv_uart1.h"

extern QueueHandle_t uartQueue;      // Queue pour les caractères UART

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 800a5a0:	b590      	push	{r4, r7, lr}
 800a5a2:	b089      	sub	sp, #36	@ 0x24
 800a5a4:	af02      	add	r7, sp, #8
 800a5a6:	60f8      	str	r0, [r7, #12]
 800a5a8:	60b9      	str	r1, [r7, #8]
 800a5aa:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	617b      	str	r3, [r7, #20]
 800a5b0:	e029      	b.n	800a606 <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800a5b8:	68f9      	ldr	r1, [r7, #12]
 800a5ba:	697a      	ldr	r2, [r7, #20]
 800a5bc:	4613      	mov	r3, r2
 800a5be:	005b      	lsls	r3, r3, #1
 800a5c0:	4413      	add	r3, r2
 800a5c2:	009b      	lsls	r3, r3, #2
 800a5c4:	440b      	add	r3, r1
 800a5c6:	3304      	adds	r3, #4
 800a5c8:	781b      	ldrb	r3, [r3, #0]
 800a5ca:	461c      	mov	r4, r3
 800a5cc:	68f9      	ldr	r1, [r7, #12]
 800a5ce:	697a      	ldr	r2, [r7, #20]
 800a5d0:	4613      	mov	r3, r2
 800a5d2:	005b      	lsls	r3, r3, #1
 800a5d4:	4413      	add	r3, r2
 800a5d6:	009b      	lsls	r3, r3, #2
 800a5d8:	440b      	add	r3, r1
 800a5da:	330c      	adds	r3, #12
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	9300      	str	r3, [sp, #0]
 800a5e0:	4623      	mov	r3, r4
 800a5e2:	4a0e      	ldr	r2, [pc, #56]	@ (800a61c <sh_help+0x7c>)
 800a5e4:	2128      	movs	r1, #40	@ 0x28
 800a5e6:	f000 f99f 	bl	800a928 <sniprintf>
 800a5ea:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800a5f2:	68fa      	ldr	r2, [r7, #12]
 800a5f4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800a5f8:	6939      	ldr	r1, [r7, #16]
 800a5fa:	b289      	uxth	r1, r1
 800a5fc:	4610      	mov	r0, r2
 800a5fe:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800a600:	697b      	ldr	r3, [r7, #20]
 800a602:	3301      	adds	r3, #1
 800a604:	617b      	str	r3, [r7, #20]
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	697a      	ldr	r2, [r7, #20]
 800a60c:	429a      	cmp	r2, r3
 800a60e:	dbd0      	blt.n	800a5b2 <sh_help+0x12>
	}

	return 0;
 800a610:	2300      	movs	r3, #0
}
 800a612:	4618      	mov	r0, r3
 800a614:	371c      	adds	r7, #28
 800a616:	46bd      	mov	sp, r7
 800a618:	bd90      	pop	{r4, r7, pc}
 800a61a:	bf00      	nop
 800a61c:	0800b478 	.word	0x0800b478

0800a620 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 800a620:	b580      	push	{r7, lr}
 800a622:	b084      	sub	sp, #16
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
	int size = 0;
 800a628:	2300      	movs	r3, #0
 800a62a:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2200      	movs	r2, #0
 800a630:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800a638:	4a16      	ldr	r2, [pc, #88]	@ (800a694 <shell_init+0x74>)
 800a63a:	2128      	movs	r1, #40	@ 0x28
 800a63c:	4618      	mov	r0, r3
 800a63e:	f000 f973 	bl	800a928 <sniprintf>
 800a642:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800a64a:	687a      	ldr	r2, [r7, #4]
 800a64c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800a650:	68f9      	ldr	r1, [r7, #12]
 800a652:	b289      	uxth	r1, r1
 800a654:	4610      	mov	r0, r2
 800a656:	4798      	blx	r3

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Correction TD (v0.2.1 du coup?)\r\n");
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800a65e:	4a0e      	ldr	r2, [pc, #56]	@ (800a698 <shell_init+0x78>)
 800a660:	2128      	movs	r1, #40	@ 0x28
 800a662:	4618      	mov	r0, r3
 800a664:	f000 f960 	bl	800a928 <sniprintf>
 800a668:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800a670:	687a      	ldr	r2, [r7, #4]
 800a672:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800a676:	68f9      	ldr	r1, [r7, #12]
 800a678:	b289      	uxth	r1, r1
 800a67a:	4610      	mov	r0, r2
 800a67c:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 800a67e:	4b07      	ldr	r3, [pc, #28]	@ (800a69c <shell_init+0x7c>)
 800a680:	4a07      	ldr	r2, [pc, #28]	@ (800a6a0 <shell_init+0x80>)
 800a682:	2168      	movs	r1, #104	@ 0x68
 800a684:	6878      	ldr	r0, [r7, #4]
 800a686:	f000 f80d 	bl	800a6a4 <shell_add>
}
 800a68a:	bf00      	nop
 800a68c:	3710      	adds	r7, #16
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}
 800a692:	bf00      	nop
 800a694:	0800b484 	.word	0x0800b484
 800a698:	0800b4ac 	.word	0x0800b4ac
 800a69c:	0800b4d0 	.word	0x0800b4d0
 800a6a0:	0800a5a1 	.word	0x0800a5a1

0800a6a4 <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 800a6a4:	b480      	push	{r7}
 800a6a6:	b085      	sub	sp, #20
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	60f8      	str	r0, [r7, #12]
 800a6ac:	607a      	str	r2, [r7, #4]
 800a6ae:	603b      	str	r3, [r7, #0]
 800a6b0:	460b      	mov	r3, r1
 800a6b2:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	2b3f      	cmp	r3, #63	@ 0x3f
 800a6ba:	dc27      	bgt.n	800a70c <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681a      	ldr	r2, [r3, #0]
 800a6c0:	68f9      	ldr	r1, [r7, #12]
 800a6c2:	4613      	mov	r3, r2
 800a6c4:	005b      	lsls	r3, r3, #1
 800a6c6:	4413      	add	r3, r2
 800a6c8:	009b      	lsls	r3, r3, #2
 800a6ca:	440b      	add	r3, r1
 800a6cc:	3304      	adds	r3, #4
 800a6ce:	7afa      	ldrb	r2, [r7, #11]
 800a6d0:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681a      	ldr	r2, [r3, #0]
 800a6d6:	68f9      	ldr	r1, [r7, #12]
 800a6d8:	4613      	mov	r3, r2
 800a6da:	005b      	lsls	r3, r3, #1
 800a6dc:	4413      	add	r3, r2
 800a6de:	009b      	lsls	r3, r3, #2
 800a6e0:	440b      	add	r3, r1
 800a6e2:	3308      	adds	r3, #8
 800a6e4:	687a      	ldr	r2, [r7, #4]
 800a6e6:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681a      	ldr	r2, [r3, #0]
 800a6ec:	68f9      	ldr	r1, [r7, #12]
 800a6ee:	4613      	mov	r3, r2
 800a6f0:	005b      	lsls	r3, r3, #1
 800a6f2:	4413      	add	r3, r2
 800a6f4:	009b      	lsls	r3, r3, #2
 800a6f6:	440b      	add	r3, r1
 800a6f8:	330c      	adds	r3, #12
 800a6fa:	683a      	ldr	r2, [r7, #0]
 800a6fc:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	1c5a      	adds	r2, r3, #1
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	601a      	str	r2, [r3, #0]
		return 0;
 800a708:	2300      	movs	r3, #0
 800a70a:	e001      	b.n	800a710 <shell_add+0x6c>
	}

	return -1;
 800a70c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800a710:	4618      	mov	r0, r3
 800a712:	3714      	adds	r7, #20
 800a714:	46bd      	mov	sp, r7
 800a716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71a:	4770      	bx	lr

0800a71c <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b090      	sub	sp, #64	@ 0x40
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
 800a724:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	781b      	ldrb	r3, [r3, #0]
 800a72a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800a72e:	2300      	movs	r3, #0
 800a730:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a732:	e041      	b.n	800a7b8 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 800a734:	6879      	ldr	r1, [r7, #4]
 800a736:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a738:	4613      	mov	r3, r2
 800a73a:	005b      	lsls	r3, r3, #1
 800a73c:	4413      	add	r3, r2
 800a73e:	009b      	lsls	r3, r3, #2
 800a740:	440b      	add	r3, r1
 800a742:	3304      	adds	r3, #4
 800a744:	781b      	ldrb	r3, [r3, #0]
 800a746:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800a74a:	429a      	cmp	r2, r3
 800a74c:	d131      	bne.n	800a7b2 <shell_exec+0x96>
			argc = 1;
 800a74e:	2301      	movs	r3, #1
 800a750:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800a756:	683b      	ldr	r3, [r7, #0]
 800a758:	637b      	str	r3, [r7, #52]	@ 0x34
 800a75a:	e013      	b.n	800a784 <shell_exec+0x68>
				if(*p == ' ') {
 800a75c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a75e:	781b      	ldrb	r3, [r3, #0]
 800a760:	2b20      	cmp	r3, #32
 800a762:	d10c      	bne.n	800a77e <shell_exec+0x62>
					*p = '\0';
 800a764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a766:	2200      	movs	r2, #0
 800a768:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 800a76a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a76c:	1c5a      	adds	r2, r3, #1
 800a76e:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a770:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a772:	3201      	adds	r2, #1
 800a774:	009b      	lsls	r3, r3, #2
 800a776:	3340      	adds	r3, #64	@ 0x40
 800a778:	443b      	add	r3, r7
 800a77a:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800a77e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a780:	3301      	adds	r3, #1
 800a782:	637b      	str	r3, [r7, #52]	@ 0x34
 800a784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a786:	781b      	ldrb	r3, [r3, #0]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d002      	beq.n	800a792 <shell_exec+0x76>
 800a78c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a78e:	2b07      	cmp	r3, #7
 800a790:	dde4      	ble.n	800a75c <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 800a792:	6879      	ldr	r1, [r7, #4]
 800a794:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a796:	4613      	mov	r3, r2
 800a798:	005b      	lsls	r3, r3, #1
 800a79a:	4413      	add	r3, r2
 800a79c:	009b      	lsls	r3, r3, #2
 800a79e:	440b      	add	r3, r1
 800a7a0:	3308      	adds	r3, #8
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f107 020c 	add.w	r2, r7, #12
 800a7a8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	4798      	blx	r3
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	e01d      	b.n	800a7ee <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800a7b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7b4:	3301      	adds	r3, #1
 800a7b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a7be:	429a      	cmp	r2, r3
 800a7c0:	dbb8      	blt.n	800a734 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800a7c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a7cc:	4a0a      	ldr	r2, [pc, #40]	@ (800a7f8 <shell_exec+0xdc>)
 800a7ce:	2128      	movs	r1, #40	@ 0x28
 800a7d0:	f000 f8aa 	bl	800a928 <sniprintf>
 800a7d4:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800a7dc:	687a      	ldr	r2, [r7, #4]
 800a7de:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800a7e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a7e4:	b289      	uxth	r1, r1
 800a7e6:	4610      	mov	r0, r2
 800a7e8:	4798      	blx	r3
	return -1;
 800a7ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	3740      	adds	r7, #64	@ 0x40
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	bd80      	pop	{r7, pc}
 800a7f6:	bf00      	nop
 800a7f8:	0800b4d8 	.word	0x0800b4d8

0800a7fc <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b086      	sub	sp, #24
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
	int reading = 0;
 800a804:	2300      	movs	r3, #0
 800a806:	617b      	str	r3, [r7, #20]
	int pos = 0;
 800a808:	2300      	movs	r3, #0
 800a80a:	613b      	str	r3, [r7, #16]


	while (1) {
		h_shell->drv.transmit(prompt, 2);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800a812:	2102      	movs	r1, #2
 800a814:	483d      	ldr	r0, [pc, #244]	@ (800a90c <shell_run+0x110>)
 800a816:	4798      	blx	r3
		reading = 1;
 800a818:	2301      	movs	r3, #1
 800a81a:	617b      	str	r3, [r7, #20]

		while(reading) {
 800a81c:	e068      	b.n	800a8f0 <shell_run+0xf4>
			char c;
			if (xQueueReceive(uartQueue, &c, portMAX_DELAY)!= pdTRUE){break;}
 800a81e:	4b3c      	ldr	r3, [pc, #240]	@ (800a910 <shell_run+0x114>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	f107 010b 	add.w	r1, r7, #11
 800a826:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a82a:	4618      	mov	r0, r3
 800a82c:	f7fe f9a6 	bl	8008b7c <xQueueReceive>
 800a830:	4603      	mov	r3, r0
 800a832:	2b01      	cmp	r3, #1
 800a834:	d160      	bne.n	800a8f8 <shell_run+0xfc>
			int size;

			switch (c) {
 800a836:	7afb      	ldrb	r3, [r7, #11]
 800a838:	2b08      	cmp	r3, #8
 800a83a:	d036      	beq.n	800a8aa <shell_run+0xae>
 800a83c:	2b0d      	cmp	r3, #13
 800a83e:	d141      	bne.n	800a8c4 <shell_run+0xc8>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800a846:	4a33      	ldr	r2, [pc, #204]	@ (800a914 <shell_run+0x118>)
 800a848:	2128      	movs	r1, #40	@ 0x28
 800a84a:	4618      	mov	r0, r3
 800a84c:	f000 f86c 	bl	800a928 <sniprintf>
 800a850:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800a858:	687a      	ldr	r2, [r7, #4]
 800a85a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800a85e:	68f9      	ldr	r1, [r7, #12]
 800a860:	b289      	uxth	r1, r1
 800a862:	4610      	mov	r0, r2
 800a864:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 800a866:	693b      	ldr	r3, [r7, #16]
 800a868:	1c5a      	adds	r2, r3, #1
 800a86a:	613a      	str	r2, [r7, #16]
 800a86c:	687a      	ldr	r2, [r7, #4]
 800a86e:	4413      	add	r3, r2
 800a870:	2200      	movs	r2, #0
 800a872:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 800a882:	4a25      	ldr	r2, [pc, #148]	@ (800a918 <shell_run+0x11c>)
 800a884:	2128      	movs	r1, #40	@ 0x28
 800a886:	f000 f84f 	bl	800a928 <sniprintf>
 800a88a:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800a892:	687a      	ldr	r2, [r7, #4]
 800a894:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800a898:	68f9      	ldr	r1, [r7, #12]
 800a89a:	b289      	uxth	r1, r1
 800a89c:	4610      	mov	r0, r2
 800a89e:	4798      	blx	r3
				reading = 0;        //exit read loop
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	613b      	str	r3, [r7, #16]
				break;
 800a8a8:	e022      	b.n	800a8f0 <shell_run+0xf4>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	dd1e      	ble.n	800a8ee <shell_run+0xf2>
					pos--;          //remove it in buffer
 800a8b0:	693b      	ldr	r3, [r7, #16]
 800a8b2:	3b01      	subs	r3, #1
 800a8b4:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800a8bc:	2103      	movs	r1, #3
 800a8be:	4817      	ldr	r0, [pc, #92]	@ (800a91c <shell_run+0x120>)
 800a8c0:	4798      	blx	r3
				}
				break;
 800a8c2:	e014      	b.n	800a8ee <shell_run+0xf2>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 800a8c4:	693b      	ldr	r3, [r7, #16]
 800a8c6:	2b27      	cmp	r3, #39	@ 0x27
 800a8c8:	dc12      	bgt.n	800a8f0 <shell_run+0xf4>
					h_shell->drv.transmit(&c, 1);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800a8d0:	f107 020b 	add.w	r2, r7, #11
 800a8d4:	2101      	movs	r1, #1
 800a8d6:	4610      	mov	r0, r2
 800a8d8:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	1c5a      	adds	r2, r3, #1
 800a8de:	613a      	str	r2, [r7, #16]
 800a8e0:	7af9      	ldrb	r1, [r7, #11]
 800a8e2:	687a      	ldr	r2, [r7, #4]
 800a8e4:	4413      	add	r3, r2
 800a8e6:	460a      	mov	r2, r1
 800a8e8:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 800a8ec:	e000      	b.n	800a8f0 <shell_run+0xf4>
				break;
 800a8ee:	bf00      	nop
		while(reading) {
 800a8f0:	697b      	ldr	r3, [r7, #20]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d193      	bne.n	800a81e <shell_run+0x22>
 800a8f6:	e000      	b.n	800a8fa <shell_run+0xfe>
			if (xQueueReceive(uartQueue, &c, portMAX_DELAY)!= pdTRUE){break;}
 800a8f8:	bf00      	nop
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 800a900:	4619      	mov	r1, r3
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f7ff ff0a 	bl	800a71c <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 800a908:	e780      	b.n	800a80c <shell_run+0x10>
 800a90a:	bf00      	nop
 800a90c:	0800b548 	.word	0x0800b548
 800a910:	2000033c 	.word	0x2000033c
 800a914:	0800b4f0 	.word	0x0800b4f0
 800a918:	0800b4f4 	.word	0x0800b4f4
 800a91c:	0800b544 	.word	0x0800b544

0800a920 <atoi>:
 800a920:	220a      	movs	r2, #10
 800a922:	2100      	movs	r1, #0
 800a924:	f000 b8b0 	b.w	800aa88 <strtol>

0800a928 <sniprintf>:
 800a928:	b40c      	push	{r2, r3}
 800a92a:	b530      	push	{r4, r5, lr}
 800a92c:	4b18      	ldr	r3, [pc, #96]	@ (800a990 <sniprintf+0x68>)
 800a92e:	1e0c      	subs	r4, r1, #0
 800a930:	681d      	ldr	r5, [r3, #0]
 800a932:	b09d      	sub	sp, #116	@ 0x74
 800a934:	da08      	bge.n	800a948 <sniprintf+0x20>
 800a936:	238b      	movs	r3, #139	@ 0x8b
 800a938:	602b      	str	r3, [r5, #0]
 800a93a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a93e:	b01d      	add	sp, #116	@ 0x74
 800a940:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a944:	b002      	add	sp, #8
 800a946:	4770      	bx	lr
 800a948:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a94c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a950:	f04f 0300 	mov.w	r3, #0
 800a954:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a956:	bf14      	ite	ne
 800a958:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800a95c:	4623      	moveq	r3, r4
 800a95e:	9304      	str	r3, [sp, #16]
 800a960:	9307      	str	r3, [sp, #28]
 800a962:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a966:	9002      	str	r0, [sp, #8]
 800a968:	9006      	str	r0, [sp, #24]
 800a96a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a96e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a970:	ab21      	add	r3, sp, #132	@ 0x84
 800a972:	a902      	add	r1, sp, #8
 800a974:	4628      	mov	r0, r5
 800a976:	9301      	str	r3, [sp, #4]
 800a978:	f000 f92e 	bl	800abd8 <_svfiprintf_r>
 800a97c:	1c43      	adds	r3, r0, #1
 800a97e:	bfbc      	itt	lt
 800a980:	238b      	movlt	r3, #139	@ 0x8b
 800a982:	602b      	strlt	r3, [r5, #0]
 800a984:	2c00      	cmp	r4, #0
 800a986:	d0da      	beq.n	800a93e <sniprintf+0x16>
 800a988:	9b02      	ldr	r3, [sp, #8]
 800a98a:	2200      	movs	r2, #0
 800a98c:	701a      	strb	r2, [r3, #0]
 800a98e:	e7d6      	b.n	800a93e <sniprintf+0x16>
 800a990:	20000024 	.word	0x20000024

0800a994 <_strtol_l.isra.0>:
 800a994:	2b24      	cmp	r3, #36	@ 0x24
 800a996:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a99a:	4686      	mov	lr, r0
 800a99c:	4690      	mov	r8, r2
 800a99e:	d801      	bhi.n	800a9a4 <_strtol_l.isra.0+0x10>
 800a9a0:	2b01      	cmp	r3, #1
 800a9a2:	d106      	bne.n	800a9b2 <_strtol_l.isra.0+0x1e>
 800a9a4:	f000 f882 	bl	800aaac <__errno>
 800a9a8:	2316      	movs	r3, #22
 800a9aa:	6003      	str	r3, [r0, #0]
 800a9ac:	2000      	movs	r0, #0
 800a9ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9b2:	4834      	ldr	r0, [pc, #208]	@ (800aa84 <_strtol_l.isra.0+0xf0>)
 800a9b4:	460d      	mov	r5, r1
 800a9b6:	462a      	mov	r2, r5
 800a9b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a9bc:	5d06      	ldrb	r6, [r0, r4]
 800a9be:	f016 0608 	ands.w	r6, r6, #8
 800a9c2:	d1f8      	bne.n	800a9b6 <_strtol_l.isra.0+0x22>
 800a9c4:	2c2d      	cmp	r4, #45	@ 0x2d
 800a9c6:	d110      	bne.n	800a9ea <_strtol_l.isra.0+0x56>
 800a9c8:	782c      	ldrb	r4, [r5, #0]
 800a9ca:	2601      	movs	r6, #1
 800a9cc:	1c95      	adds	r5, r2, #2
 800a9ce:	f033 0210 	bics.w	r2, r3, #16
 800a9d2:	d115      	bne.n	800aa00 <_strtol_l.isra.0+0x6c>
 800a9d4:	2c30      	cmp	r4, #48	@ 0x30
 800a9d6:	d10d      	bne.n	800a9f4 <_strtol_l.isra.0+0x60>
 800a9d8:	782a      	ldrb	r2, [r5, #0]
 800a9da:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a9de:	2a58      	cmp	r2, #88	@ 0x58
 800a9e0:	d108      	bne.n	800a9f4 <_strtol_l.isra.0+0x60>
 800a9e2:	786c      	ldrb	r4, [r5, #1]
 800a9e4:	3502      	adds	r5, #2
 800a9e6:	2310      	movs	r3, #16
 800a9e8:	e00a      	b.n	800aa00 <_strtol_l.isra.0+0x6c>
 800a9ea:	2c2b      	cmp	r4, #43	@ 0x2b
 800a9ec:	bf04      	itt	eq
 800a9ee:	782c      	ldrbeq	r4, [r5, #0]
 800a9f0:	1c95      	addeq	r5, r2, #2
 800a9f2:	e7ec      	b.n	800a9ce <_strtol_l.isra.0+0x3a>
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d1f6      	bne.n	800a9e6 <_strtol_l.isra.0+0x52>
 800a9f8:	2c30      	cmp	r4, #48	@ 0x30
 800a9fa:	bf14      	ite	ne
 800a9fc:	230a      	movne	r3, #10
 800a9fe:	2308      	moveq	r3, #8
 800aa00:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800aa04:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800aa08:	2200      	movs	r2, #0
 800aa0a:	fbbc f9f3 	udiv	r9, ip, r3
 800aa0e:	4610      	mov	r0, r2
 800aa10:	fb03 ca19 	mls	sl, r3, r9, ip
 800aa14:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800aa18:	2f09      	cmp	r7, #9
 800aa1a:	d80f      	bhi.n	800aa3c <_strtol_l.isra.0+0xa8>
 800aa1c:	463c      	mov	r4, r7
 800aa1e:	42a3      	cmp	r3, r4
 800aa20:	dd1b      	ble.n	800aa5a <_strtol_l.isra.0+0xc6>
 800aa22:	1c57      	adds	r7, r2, #1
 800aa24:	d007      	beq.n	800aa36 <_strtol_l.isra.0+0xa2>
 800aa26:	4581      	cmp	r9, r0
 800aa28:	d314      	bcc.n	800aa54 <_strtol_l.isra.0+0xc0>
 800aa2a:	d101      	bne.n	800aa30 <_strtol_l.isra.0+0x9c>
 800aa2c:	45a2      	cmp	sl, r4
 800aa2e:	db11      	blt.n	800aa54 <_strtol_l.isra.0+0xc0>
 800aa30:	fb00 4003 	mla	r0, r0, r3, r4
 800aa34:	2201      	movs	r2, #1
 800aa36:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aa3a:	e7eb      	b.n	800aa14 <_strtol_l.isra.0+0x80>
 800aa3c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800aa40:	2f19      	cmp	r7, #25
 800aa42:	d801      	bhi.n	800aa48 <_strtol_l.isra.0+0xb4>
 800aa44:	3c37      	subs	r4, #55	@ 0x37
 800aa46:	e7ea      	b.n	800aa1e <_strtol_l.isra.0+0x8a>
 800aa48:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800aa4c:	2f19      	cmp	r7, #25
 800aa4e:	d804      	bhi.n	800aa5a <_strtol_l.isra.0+0xc6>
 800aa50:	3c57      	subs	r4, #87	@ 0x57
 800aa52:	e7e4      	b.n	800aa1e <_strtol_l.isra.0+0x8a>
 800aa54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800aa58:	e7ed      	b.n	800aa36 <_strtol_l.isra.0+0xa2>
 800aa5a:	1c53      	adds	r3, r2, #1
 800aa5c:	d108      	bne.n	800aa70 <_strtol_l.isra.0+0xdc>
 800aa5e:	2322      	movs	r3, #34	@ 0x22
 800aa60:	f8ce 3000 	str.w	r3, [lr]
 800aa64:	4660      	mov	r0, ip
 800aa66:	f1b8 0f00 	cmp.w	r8, #0
 800aa6a:	d0a0      	beq.n	800a9ae <_strtol_l.isra.0+0x1a>
 800aa6c:	1e69      	subs	r1, r5, #1
 800aa6e:	e006      	b.n	800aa7e <_strtol_l.isra.0+0xea>
 800aa70:	b106      	cbz	r6, 800aa74 <_strtol_l.isra.0+0xe0>
 800aa72:	4240      	negs	r0, r0
 800aa74:	f1b8 0f00 	cmp.w	r8, #0
 800aa78:	d099      	beq.n	800a9ae <_strtol_l.isra.0+0x1a>
 800aa7a:	2a00      	cmp	r2, #0
 800aa7c:	d1f6      	bne.n	800aa6c <_strtol_l.isra.0+0xd8>
 800aa7e:	f8c8 1000 	str.w	r1, [r8]
 800aa82:	e794      	b.n	800a9ae <_strtol_l.isra.0+0x1a>
 800aa84:	0800b54c 	.word	0x0800b54c

0800aa88 <strtol>:
 800aa88:	4613      	mov	r3, r2
 800aa8a:	460a      	mov	r2, r1
 800aa8c:	4601      	mov	r1, r0
 800aa8e:	4802      	ldr	r0, [pc, #8]	@ (800aa98 <strtol+0x10>)
 800aa90:	6800      	ldr	r0, [r0, #0]
 800aa92:	f7ff bf7f 	b.w	800a994 <_strtol_l.isra.0>
 800aa96:	bf00      	nop
 800aa98:	20000024 	.word	0x20000024

0800aa9c <memset>:
 800aa9c:	4402      	add	r2, r0
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	4293      	cmp	r3, r2
 800aaa2:	d100      	bne.n	800aaa6 <memset+0xa>
 800aaa4:	4770      	bx	lr
 800aaa6:	f803 1b01 	strb.w	r1, [r3], #1
 800aaaa:	e7f9      	b.n	800aaa0 <memset+0x4>

0800aaac <__errno>:
 800aaac:	4b01      	ldr	r3, [pc, #4]	@ (800aab4 <__errno+0x8>)
 800aaae:	6818      	ldr	r0, [r3, #0]
 800aab0:	4770      	bx	lr
 800aab2:	bf00      	nop
 800aab4:	20000024 	.word	0x20000024

0800aab8 <__libc_init_array>:
 800aab8:	b570      	push	{r4, r5, r6, lr}
 800aaba:	4d0d      	ldr	r5, [pc, #52]	@ (800aaf0 <__libc_init_array+0x38>)
 800aabc:	4c0d      	ldr	r4, [pc, #52]	@ (800aaf4 <__libc_init_array+0x3c>)
 800aabe:	1b64      	subs	r4, r4, r5
 800aac0:	10a4      	asrs	r4, r4, #2
 800aac2:	2600      	movs	r6, #0
 800aac4:	42a6      	cmp	r6, r4
 800aac6:	d109      	bne.n	800aadc <__libc_init_array+0x24>
 800aac8:	4d0b      	ldr	r5, [pc, #44]	@ (800aaf8 <__libc_init_array+0x40>)
 800aaca:	4c0c      	ldr	r4, [pc, #48]	@ (800aafc <__libc_init_array+0x44>)
 800aacc:	f000 fc64 	bl	800b398 <_init>
 800aad0:	1b64      	subs	r4, r4, r5
 800aad2:	10a4      	asrs	r4, r4, #2
 800aad4:	2600      	movs	r6, #0
 800aad6:	42a6      	cmp	r6, r4
 800aad8:	d105      	bne.n	800aae6 <__libc_init_array+0x2e>
 800aada:	bd70      	pop	{r4, r5, r6, pc}
 800aadc:	f855 3b04 	ldr.w	r3, [r5], #4
 800aae0:	4798      	blx	r3
 800aae2:	3601      	adds	r6, #1
 800aae4:	e7ee      	b.n	800aac4 <__libc_init_array+0xc>
 800aae6:	f855 3b04 	ldr.w	r3, [r5], #4
 800aaea:	4798      	blx	r3
 800aaec:	3601      	adds	r6, #1
 800aaee:	e7f2      	b.n	800aad6 <__libc_init_array+0x1e>
 800aaf0:	0800b688 	.word	0x0800b688
 800aaf4:	0800b688 	.word	0x0800b688
 800aaf8:	0800b688 	.word	0x0800b688
 800aafc:	0800b68c 	.word	0x0800b68c

0800ab00 <__retarget_lock_acquire_recursive>:
 800ab00:	4770      	bx	lr

0800ab02 <__retarget_lock_release_recursive>:
 800ab02:	4770      	bx	lr

0800ab04 <memcpy>:
 800ab04:	440a      	add	r2, r1
 800ab06:	4291      	cmp	r1, r2
 800ab08:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ab0c:	d100      	bne.n	800ab10 <memcpy+0xc>
 800ab0e:	4770      	bx	lr
 800ab10:	b510      	push	{r4, lr}
 800ab12:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab16:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab1a:	4291      	cmp	r1, r2
 800ab1c:	d1f9      	bne.n	800ab12 <memcpy+0xe>
 800ab1e:	bd10      	pop	{r4, pc}

0800ab20 <__ssputs_r>:
 800ab20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab24:	688e      	ldr	r6, [r1, #8]
 800ab26:	461f      	mov	r7, r3
 800ab28:	42be      	cmp	r6, r7
 800ab2a:	680b      	ldr	r3, [r1, #0]
 800ab2c:	4682      	mov	sl, r0
 800ab2e:	460c      	mov	r4, r1
 800ab30:	4690      	mov	r8, r2
 800ab32:	d82d      	bhi.n	800ab90 <__ssputs_r+0x70>
 800ab34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ab38:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ab3c:	d026      	beq.n	800ab8c <__ssputs_r+0x6c>
 800ab3e:	6965      	ldr	r5, [r4, #20]
 800ab40:	6909      	ldr	r1, [r1, #16]
 800ab42:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ab46:	eba3 0901 	sub.w	r9, r3, r1
 800ab4a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ab4e:	1c7b      	adds	r3, r7, #1
 800ab50:	444b      	add	r3, r9
 800ab52:	106d      	asrs	r5, r5, #1
 800ab54:	429d      	cmp	r5, r3
 800ab56:	bf38      	it	cc
 800ab58:	461d      	movcc	r5, r3
 800ab5a:	0553      	lsls	r3, r2, #21
 800ab5c:	d527      	bpl.n	800abae <__ssputs_r+0x8e>
 800ab5e:	4629      	mov	r1, r5
 800ab60:	f000 f958 	bl	800ae14 <_malloc_r>
 800ab64:	4606      	mov	r6, r0
 800ab66:	b360      	cbz	r0, 800abc2 <__ssputs_r+0xa2>
 800ab68:	6921      	ldr	r1, [r4, #16]
 800ab6a:	464a      	mov	r2, r9
 800ab6c:	f7ff ffca 	bl	800ab04 <memcpy>
 800ab70:	89a3      	ldrh	r3, [r4, #12]
 800ab72:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ab76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab7a:	81a3      	strh	r3, [r4, #12]
 800ab7c:	6126      	str	r6, [r4, #16]
 800ab7e:	6165      	str	r5, [r4, #20]
 800ab80:	444e      	add	r6, r9
 800ab82:	eba5 0509 	sub.w	r5, r5, r9
 800ab86:	6026      	str	r6, [r4, #0]
 800ab88:	60a5      	str	r5, [r4, #8]
 800ab8a:	463e      	mov	r6, r7
 800ab8c:	42be      	cmp	r6, r7
 800ab8e:	d900      	bls.n	800ab92 <__ssputs_r+0x72>
 800ab90:	463e      	mov	r6, r7
 800ab92:	6820      	ldr	r0, [r4, #0]
 800ab94:	4632      	mov	r2, r6
 800ab96:	4641      	mov	r1, r8
 800ab98:	f000 fb82 	bl	800b2a0 <memmove>
 800ab9c:	68a3      	ldr	r3, [r4, #8]
 800ab9e:	1b9b      	subs	r3, r3, r6
 800aba0:	60a3      	str	r3, [r4, #8]
 800aba2:	6823      	ldr	r3, [r4, #0]
 800aba4:	4433      	add	r3, r6
 800aba6:	6023      	str	r3, [r4, #0]
 800aba8:	2000      	movs	r0, #0
 800abaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abae:	462a      	mov	r2, r5
 800abb0:	f000 fb48 	bl	800b244 <_realloc_r>
 800abb4:	4606      	mov	r6, r0
 800abb6:	2800      	cmp	r0, #0
 800abb8:	d1e0      	bne.n	800ab7c <__ssputs_r+0x5c>
 800abba:	6921      	ldr	r1, [r4, #16]
 800abbc:	4650      	mov	r0, sl
 800abbe:	f000 fb99 	bl	800b2f4 <_free_r>
 800abc2:	230c      	movs	r3, #12
 800abc4:	f8ca 3000 	str.w	r3, [sl]
 800abc8:	89a3      	ldrh	r3, [r4, #12]
 800abca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abce:	81a3      	strh	r3, [r4, #12]
 800abd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800abd4:	e7e9      	b.n	800abaa <__ssputs_r+0x8a>
	...

0800abd8 <_svfiprintf_r>:
 800abd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abdc:	4698      	mov	r8, r3
 800abde:	898b      	ldrh	r3, [r1, #12]
 800abe0:	061b      	lsls	r3, r3, #24
 800abe2:	b09d      	sub	sp, #116	@ 0x74
 800abe4:	4607      	mov	r7, r0
 800abe6:	460d      	mov	r5, r1
 800abe8:	4614      	mov	r4, r2
 800abea:	d510      	bpl.n	800ac0e <_svfiprintf_r+0x36>
 800abec:	690b      	ldr	r3, [r1, #16]
 800abee:	b973      	cbnz	r3, 800ac0e <_svfiprintf_r+0x36>
 800abf0:	2140      	movs	r1, #64	@ 0x40
 800abf2:	f000 f90f 	bl	800ae14 <_malloc_r>
 800abf6:	6028      	str	r0, [r5, #0]
 800abf8:	6128      	str	r0, [r5, #16]
 800abfa:	b930      	cbnz	r0, 800ac0a <_svfiprintf_r+0x32>
 800abfc:	230c      	movs	r3, #12
 800abfe:	603b      	str	r3, [r7, #0]
 800ac00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ac04:	b01d      	add	sp, #116	@ 0x74
 800ac06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac0a:	2340      	movs	r3, #64	@ 0x40
 800ac0c:	616b      	str	r3, [r5, #20]
 800ac0e:	2300      	movs	r3, #0
 800ac10:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac12:	2320      	movs	r3, #32
 800ac14:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac18:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac1c:	2330      	movs	r3, #48	@ 0x30
 800ac1e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800adbc <_svfiprintf_r+0x1e4>
 800ac22:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ac26:	f04f 0901 	mov.w	r9, #1
 800ac2a:	4623      	mov	r3, r4
 800ac2c:	469a      	mov	sl, r3
 800ac2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac32:	b10a      	cbz	r2, 800ac38 <_svfiprintf_r+0x60>
 800ac34:	2a25      	cmp	r2, #37	@ 0x25
 800ac36:	d1f9      	bne.n	800ac2c <_svfiprintf_r+0x54>
 800ac38:	ebba 0b04 	subs.w	fp, sl, r4
 800ac3c:	d00b      	beq.n	800ac56 <_svfiprintf_r+0x7e>
 800ac3e:	465b      	mov	r3, fp
 800ac40:	4622      	mov	r2, r4
 800ac42:	4629      	mov	r1, r5
 800ac44:	4638      	mov	r0, r7
 800ac46:	f7ff ff6b 	bl	800ab20 <__ssputs_r>
 800ac4a:	3001      	adds	r0, #1
 800ac4c:	f000 80a7 	beq.w	800ad9e <_svfiprintf_r+0x1c6>
 800ac50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac52:	445a      	add	r2, fp
 800ac54:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac56:	f89a 3000 	ldrb.w	r3, [sl]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	f000 809f 	beq.w	800ad9e <_svfiprintf_r+0x1c6>
 800ac60:	2300      	movs	r3, #0
 800ac62:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ac66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac6a:	f10a 0a01 	add.w	sl, sl, #1
 800ac6e:	9304      	str	r3, [sp, #16]
 800ac70:	9307      	str	r3, [sp, #28]
 800ac72:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ac76:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac78:	4654      	mov	r4, sl
 800ac7a:	2205      	movs	r2, #5
 800ac7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac80:	484e      	ldr	r0, [pc, #312]	@ (800adbc <_svfiprintf_r+0x1e4>)
 800ac82:	f7f5 faa5 	bl	80001d0 <memchr>
 800ac86:	9a04      	ldr	r2, [sp, #16]
 800ac88:	b9d8      	cbnz	r0, 800acc2 <_svfiprintf_r+0xea>
 800ac8a:	06d0      	lsls	r0, r2, #27
 800ac8c:	bf44      	itt	mi
 800ac8e:	2320      	movmi	r3, #32
 800ac90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac94:	0711      	lsls	r1, r2, #28
 800ac96:	bf44      	itt	mi
 800ac98:	232b      	movmi	r3, #43	@ 0x2b
 800ac9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac9e:	f89a 3000 	ldrb.w	r3, [sl]
 800aca2:	2b2a      	cmp	r3, #42	@ 0x2a
 800aca4:	d015      	beq.n	800acd2 <_svfiprintf_r+0xfa>
 800aca6:	9a07      	ldr	r2, [sp, #28]
 800aca8:	4654      	mov	r4, sl
 800acaa:	2000      	movs	r0, #0
 800acac:	f04f 0c0a 	mov.w	ip, #10
 800acb0:	4621      	mov	r1, r4
 800acb2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800acb6:	3b30      	subs	r3, #48	@ 0x30
 800acb8:	2b09      	cmp	r3, #9
 800acba:	d94b      	bls.n	800ad54 <_svfiprintf_r+0x17c>
 800acbc:	b1b0      	cbz	r0, 800acec <_svfiprintf_r+0x114>
 800acbe:	9207      	str	r2, [sp, #28]
 800acc0:	e014      	b.n	800acec <_svfiprintf_r+0x114>
 800acc2:	eba0 0308 	sub.w	r3, r0, r8
 800acc6:	fa09 f303 	lsl.w	r3, r9, r3
 800acca:	4313      	orrs	r3, r2
 800accc:	9304      	str	r3, [sp, #16]
 800acce:	46a2      	mov	sl, r4
 800acd0:	e7d2      	b.n	800ac78 <_svfiprintf_r+0xa0>
 800acd2:	9b03      	ldr	r3, [sp, #12]
 800acd4:	1d19      	adds	r1, r3, #4
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	9103      	str	r1, [sp, #12]
 800acda:	2b00      	cmp	r3, #0
 800acdc:	bfbb      	ittet	lt
 800acde:	425b      	neglt	r3, r3
 800ace0:	f042 0202 	orrlt.w	r2, r2, #2
 800ace4:	9307      	strge	r3, [sp, #28]
 800ace6:	9307      	strlt	r3, [sp, #28]
 800ace8:	bfb8      	it	lt
 800acea:	9204      	strlt	r2, [sp, #16]
 800acec:	7823      	ldrb	r3, [r4, #0]
 800acee:	2b2e      	cmp	r3, #46	@ 0x2e
 800acf0:	d10a      	bne.n	800ad08 <_svfiprintf_r+0x130>
 800acf2:	7863      	ldrb	r3, [r4, #1]
 800acf4:	2b2a      	cmp	r3, #42	@ 0x2a
 800acf6:	d132      	bne.n	800ad5e <_svfiprintf_r+0x186>
 800acf8:	9b03      	ldr	r3, [sp, #12]
 800acfa:	1d1a      	adds	r2, r3, #4
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	9203      	str	r2, [sp, #12]
 800ad00:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ad04:	3402      	adds	r4, #2
 800ad06:	9305      	str	r3, [sp, #20]
 800ad08:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800adcc <_svfiprintf_r+0x1f4>
 800ad0c:	7821      	ldrb	r1, [r4, #0]
 800ad0e:	2203      	movs	r2, #3
 800ad10:	4650      	mov	r0, sl
 800ad12:	f7f5 fa5d 	bl	80001d0 <memchr>
 800ad16:	b138      	cbz	r0, 800ad28 <_svfiprintf_r+0x150>
 800ad18:	9b04      	ldr	r3, [sp, #16]
 800ad1a:	eba0 000a 	sub.w	r0, r0, sl
 800ad1e:	2240      	movs	r2, #64	@ 0x40
 800ad20:	4082      	lsls	r2, r0
 800ad22:	4313      	orrs	r3, r2
 800ad24:	3401      	adds	r4, #1
 800ad26:	9304      	str	r3, [sp, #16]
 800ad28:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad2c:	4824      	ldr	r0, [pc, #144]	@ (800adc0 <_svfiprintf_r+0x1e8>)
 800ad2e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ad32:	2206      	movs	r2, #6
 800ad34:	f7f5 fa4c 	bl	80001d0 <memchr>
 800ad38:	2800      	cmp	r0, #0
 800ad3a:	d036      	beq.n	800adaa <_svfiprintf_r+0x1d2>
 800ad3c:	4b21      	ldr	r3, [pc, #132]	@ (800adc4 <_svfiprintf_r+0x1ec>)
 800ad3e:	bb1b      	cbnz	r3, 800ad88 <_svfiprintf_r+0x1b0>
 800ad40:	9b03      	ldr	r3, [sp, #12]
 800ad42:	3307      	adds	r3, #7
 800ad44:	f023 0307 	bic.w	r3, r3, #7
 800ad48:	3308      	adds	r3, #8
 800ad4a:	9303      	str	r3, [sp, #12]
 800ad4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad4e:	4433      	add	r3, r6
 800ad50:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad52:	e76a      	b.n	800ac2a <_svfiprintf_r+0x52>
 800ad54:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad58:	460c      	mov	r4, r1
 800ad5a:	2001      	movs	r0, #1
 800ad5c:	e7a8      	b.n	800acb0 <_svfiprintf_r+0xd8>
 800ad5e:	2300      	movs	r3, #0
 800ad60:	3401      	adds	r4, #1
 800ad62:	9305      	str	r3, [sp, #20]
 800ad64:	4619      	mov	r1, r3
 800ad66:	f04f 0c0a 	mov.w	ip, #10
 800ad6a:	4620      	mov	r0, r4
 800ad6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad70:	3a30      	subs	r2, #48	@ 0x30
 800ad72:	2a09      	cmp	r2, #9
 800ad74:	d903      	bls.n	800ad7e <_svfiprintf_r+0x1a6>
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d0c6      	beq.n	800ad08 <_svfiprintf_r+0x130>
 800ad7a:	9105      	str	r1, [sp, #20]
 800ad7c:	e7c4      	b.n	800ad08 <_svfiprintf_r+0x130>
 800ad7e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad82:	4604      	mov	r4, r0
 800ad84:	2301      	movs	r3, #1
 800ad86:	e7f0      	b.n	800ad6a <_svfiprintf_r+0x192>
 800ad88:	ab03      	add	r3, sp, #12
 800ad8a:	9300      	str	r3, [sp, #0]
 800ad8c:	462a      	mov	r2, r5
 800ad8e:	4b0e      	ldr	r3, [pc, #56]	@ (800adc8 <_svfiprintf_r+0x1f0>)
 800ad90:	a904      	add	r1, sp, #16
 800ad92:	4638      	mov	r0, r7
 800ad94:	f3af 8000 	nop.w
 800ad98:	1c42      	adds	r2, r0, #1
 800ad9a:	4606      	mov	r6, r0
 800ad9c:	d1d6      	bne.n	800ad4c <_svfiprintf_r+0x174>
 800ad9e:	89ab      	ldrh	r3, [r5, #12]
 800ada0:	065b      	lsls	r3, r3, #25
 800ada2:	f53f af2d 	bmi.w	800ac00 <_svfiprintf_r+0x28>
 800ada6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ada8:	e72c      	b.n	800ac04 <_svfiprintf_r+0x2c>
 800adaa:	ab03      	add	r3, sp, #12
 800adac:	9300      	str	r3, [sp, #0]
 800adae:	462a      	mov	r2, r5
 800adb0:	4b05      	ldr	r3, [pc, #20]	@ (800adc8 <_svfiprintf_r+0x1f0>)
 800adb2:	a904      	add	r1, sp, #16
 800adb4:	4638      	mov	r0, r7
 800adb6:	f000 f91b 	bl	800aff0 <_printf_i>
 800adba:	e7ed      	b.n	800ad98 <_svfiprintf_r+0x1c0>
 800adbc:	0800b64c 	.word	0x0800b64c
 800adc0:	0800b656 	.word	0x0800b656
 800adc4:	00000000 	.word	0x00000000
 800adc8:	0800ab21 	.word	0x0800ab21
 800adcc:	0800b652 	.word	0x0800b652

0800add0 <sbrk_aligned>:
 800add0:	b570      	push	{r4, r5, r6, lr}
 800add2:	4e0f      	ldr	r6, [pc, #60]	@ (800ae10 <sbrk_aligned+0x40>)
 800add4:	460c      	mov	r4, r1
 800add6:	6831      	ldr	r1, [r6, #0]
 800add8:	4605      	mov	r5, r0
 800adda:	b911      	cbnz	r1, 800ade2 <sbrk_aligned+0x12>
 800addc:	f000 fa7a 	bl	800b2d4 <_sbrk_r>
 800ade0:	6030      	str	r0, [r6, #0]
 800ade2:	4621      	mov	r1, r4
 800ade4:	4628      	mov	r0, r5
 800ade6:	f000 fa75 	bl	800b2d4 <_sbrk_r>
 800adea:	1c43      	adds	r3, r0, #1
 800adec:	d103      	bne.n	800adf6 <sbrk_aligned+0x26>
 800adee:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800adf2:	4620      	mov	r0, r4
 800adf4:	bd70      	pop	{r4, r5, r6, pc}
 800adf6:	1cc4      	adds	r4, r0, #3
 800adf8:	f024 0403 	bic.w	r4, r4, #3
 800adfc:	42a0      	cmp	r0, r4
 800adfe:	d0f8      	beq.n	800adf2 <sbrk_aligned+0x22>
 800ae00:	1a21      	subs	r1, r4, r0
 800ae02:	4628      	mov	r0, r5
 800ae04:	f000 fa66 	bl	800b2d4 <_sbrk_r>
 800ae08:	3001      	adds	r0, #1
 800ae0a:	d1f2      	bne.n	800adf2 <sbrk_aligned+0x22>
 800ae0c:	e7ef      	b.n	800adee <sbrk_aligned+0x1e>
 800ae0e:	bf00      	nop
 800ae10:	20001b78 	.word	0x20001b78

0800ae14 <_malloc_r>:
 800ae14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae18:	1ccd      	adds	r5, r1, #3
 800ae1a:	f025 0503 	bic.w	r5, r5, #3
 800ae1e:	3508      	adds	r5, #8
 800ae20:	2d0c      	cmp	r5, #12
 800ae22:	bf38      	it	cc
 800ae24:	250c      	movcc	r5, #12
 800ae26:	2d00      	cmp	r5, #0
 800ae28:	4606      	mov	r6, r0
 800ae2a:	db01      	blt.n	800ae30 <_malloc_r+0x1c>
 800ae2c:	42a9      	cmp	r1, r5
 800ae2e:	d904      	bls.n	800ae3a <_malloc_r+0x26>
 800ae30:	230c      	movs	r3, #12
 800ae32:	6033      	str	r3, [r6, #0]
 800ae34:	2000      	movs	r0, #0
 800ae36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800af10 <_malloc_r+0xfc>
 800ae3e:	f000 f9f5 	bl	800b22c <__malloc_lock>
 800ae42:	f8d8 3000 	ldr.w	r3, [r8]
 800ae46:	461c      	mov	r4, r3
 800ae48:	bb44      	cbnz	r4, 800ae9c <_malloc_r+0x88>
 800ae4a:	4629      	mov	r1, r5
 800ae4c:	4630      	mov	r0, r6
 800ae4e:	f7ff ffbf 	bl	800add0 <sbrk_aligned>
 800ae52:	1c43      	adds	r3, r0, #1
 800ae54:	4604      	mov	r4, r0
 800ae56:	d158      	bne.n	800af0a <_malloc_r+0xf6>
 800ae58:	f8d8 4000 	ldr.w	r4, [r8]
 800ae5c:	4627      	mov	r7, r4
 800ae5e:	2f00      	cmp	r7, #0
 800ae60:	d143      	bne.n	800aeea <_malloc_r+0xd6>
 800ae62:	2c00      	cmp	r4, #0
 800ae64:	d04b      	beq.n	800aefe <_malloc_r+0xea>
 800ae66:	6823      	ldr	r3, [r4, #0]
 800ae68:	4639      	mov	r1, r7
 800ae6a:	4630      	mov	r0, r6
 800ae6c:	eb04 0903 	add.w	r9, r4, r3
 800ae70:	f000 fa30 	bl	800b2d4 <_sbrk_r>
 800ae74:	4581      	cmp	r9, r0
 800ae76:	d142      	bne.n	800aefe <_malloc_r+0xea>
 800ae78:	6821      	ldr	r1, [r4, #0]
 800ae7a:	1a6d      	subs	r5, r5, r1
 800ae7c:	4629      	mov	r1, r5
 800ae7e:	4630      	mov	r0, r6
 800ae80:	f7ff ffa6 	bl	800add0 <sbrk_aligned>
 800ae84:	3001      	adds	r0, #1
 800ae86:	d03a      	beq.n	800aefe <_malloc_r+0xea>
 800ae88:	6823      	ldr	r3, [r4, #0]
 800ae8a:	442b      	add	r3, r5
 800ae8c:	6023      	str	r3, [r4, #0]
 800ae8e:	f8d8 3000 	ldr.w	r3, [r8]
 800ae92:	685a      	ldr	r2, [r3, #4]
 800ae94:	bb62      	cbnz	r2, 800aef0 <_malloc_r+0xdc>
 800ae96:	f8c8 7000 	str.w	r7, [r8]
 800ae9a:	e00f      	b.n	800aebc <_malloc_r+0xa8>
 800ae9c:	6822      	ldr	r2, [r4, #0]
 800ae9e:	1b52      	subs	r2, r2, r5
 800aea0:	d420      	bmi.n	800aee4 <_malloc_r+0xd0>
 800aea2:	2a0b      	cmp	r2, #11
 800aea4:	d917      	bls.n	800aed6 <_malloc_r+0xc2>
 800aea6:	1961      	adds	r1, r4, r5
 800aea8:	42a3      	cmp	r3, r4
 800aeaa:	6025      	str	r5, [r4, #0]
 800aeac:	bf18      	it	ne
 800aeae:	6059      	strne	r1, [r3, #4]
 800aeb0:	6863      	ldr	r3, [r4, #4]
 800aeb2:	bf08      	it	eq
 800aeb4:	f8c8 1000 	streq.w	r1, [r8]
 800aeb8:	5162      	str	r2, [r4, r5]
 800aeba:	604b      	str	r3, [r1, #4]
 800aebc:	4630      	mov	r0, r6
 800aebe:	f000 f9bb 	bl	800b238 <__malloc_unlock>
 800aec2:	f104 000b 	add.w	r0, r4, #11
 800aec6:	1d23      	adds	r3, r4, #4
 800aec8:	f020 0007 	bic.w	r0, r0, #7
 800aecc:	1ac2      	subs	r2, r0, r3
 800aece:	bf1c      	itt	ne
 800aed0:	1a1b      	subne	r3, r3, r0
 800aed2:	50a3      	strne	r3, [r4, r2]
 800aed4:	e7af      	b.n	800ae36 <_malloc_r+0x22>
 800aed6:	6862      	ldr	r2, [r4, #4]
 800aed8:	42a3      	cmp	r3, r4
 800aeda:	bf0c      	ite	eq
 800aedc:	f8c8 2000 	streq.w	r2, [r8]
 800aee0:	605a      	strne	r2, [r3, #4]
 800aee2:	e7eb      	b.n	800aebc <_malloc_r+0xa8>
 800aee4:	4623      	mov	r3, r4
 800aee6:	6864      	ldr	r4, [r4, #4]
 800aee8:	e7ae      	b.n	800ae48 <_malloc_r+0x34>
 800aeea:	463c      	mov	r4, r7
 800aeec:	687f      	ldr	r7, [r7, #4]
 800aeee:	e7b6      	b.n	800ae5e <_malloc_r+0x4a>
 800aef0:	461a      	mov	r2, r3
 800aef2:	685b      	ldr	r3, [r3, #4]
 800aef4:	42a3      	cmp	r3, r4
 800aef6:	d1fb      	bne.n	800aef0 <_malloc_r+0xdc>
 800aef8:	2300      	movs	r3, #0
 800aefa:	6053      	str	r3, [r2, #4]
 800aefc:	e7de      	b.n	800aebc <_malloc_r+0xa8>
 800aefe:	230c      	movs	r3, #12
 800af00:	6033      	str	r3, [r6, #0]
 800af02:	4630      	mov	r0, r6
 800af04:	f000 f998 	bl	800b238 <__malloc_unlock>
 800af08:	e794      	b.n	800ae34 <_malloc_r+0x20>
 800af0a:	6005      	str	r5, [r0, #0]
 800af0c:	e7d6      	b.n	800aebc <_malloc_r+0xa8>
 800af0e:	bf00      	nop
 800af10:	20001b7c 	.word	0x20001b7c

0800af14 <_printf_common>:
 800af14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af18:	4616      	mov	r6, r2
 800af1a:	4698      	mov	r8, r3
 800af1c:	688a      	ldr	r2, [r1, #8]
 800af1e:	690b      	ldr	r3, [r1, #16]
 800af20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800af24:	4293      	cmp	r3, r2
 800af26:	bfb8      	it	lt
 800af28:	4613      	movlt	r3, r2
 800af2a:	6033      	str	r3, [r6, #0]
 800af2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800af30:	4607      	mov	r7, r0
 800af32:	460c      	mov	r4, r1
 800af34:	b10a      	cbz	r2, 800af3a <_printf_common+0x26>
 800af36:	3301      	adds	r3, #1
 800af38:	6033      	str	r3, [r6, #0]
 800af3a:	6823      	ldr	r3, [r4, #0]
 800af3c:	0699      	lsls	r1, r3, #26
 800af3e:	bf42      	ittt	mi
 800af40:	6833      	ldrmi	r3, [r6, #0]
 800af42:	3302      	addmi	r3, #2
 800af44:	6033      	strmi	r3, [r6, #0]
 800af46:	6825      	ldr	r5, [r4, #0]
 800af48:	f015 0506 	ands.w	r5, r5, #6
 800af4c:	d106      	bne.n	800af5c <_printf_common+0x48>
 800af4e:	f104 0a19 	add.w	sl, r4, #25
 800af52:	68e3      	ldr	r3, [r4, #12]
 800af54:	6832      	ldr	r2, [r6, #0]
 800af56:	1a9b      	subs	r3, r3, r2
 800af58:	42ab      	cmp	r3, r5
 800af5a:	dc26      	bgt.n	800afaa <_printf_common+0x96>
 800af5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800af60:	6822      	ldr	r2, [r4, #0]
 800af62:	3b00      	subs	r3, #0
 800af64:	bf18      	it	ne
 800af66:	2301      	movne	r3, #1
 800af68:	0692      	lsls	r2, r2, #26
 800af6a:	d42b      	bmi.n	800afc4 <_printf_common+0xb0>
 800af6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800af70:	4641      	mov	r1, r8
 800af72:	4638      	mov	r0, r7
 800af74:	47c8      	blx	r9
 800af76:	3001      	adds	r0, #1
 800af78:	d01e      	beq.n	800afb8 <_printf_common+0xa4>
 800af7a:	6823      	ldr	r3, [r4, #0]
 800af7c:	6922      	ldr	r2, [r4, #16]
 800af7e:	f003 0306 	and.w	r3, r3, #6
 800af82:	2b04      	cmp	r3, #4
 800af84:	bf02      	ittt	eq
 800af86:	68e5      	ldreq	r5, [r4, #12]
 800af88:	6833      	ldreq	r3, [r6, #0]
 800af8a:	1aed      	subeq	r5, r5, r3
 800af8c:	68a3      	ldr	r3, [r4, #8]
 800af8e:	bf0c      	ite	eq
 800af90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af94:	2500      	movne	r5, #0
 800af96:	4293      	cmp	r3, r2
 800af98:	bfc4      	itt	gt
 800af9a:	1a9b      	subgt	r3, r3, r2
 800af9c:	18ed      	addgt	r5, r5, r3
 800af9e:	2600      	movs	r6, #0
 800afa0:	341a      	adds	r4, #26
 800afa2:	42b5      	cmp	r5, r6
 800afa4:	d11a      	bne.n	800afdc <_printf_common+0xc8>
 800afa6:	2000      	movs	r0, #0
 800afa8:	e008      	b.n	800afbc <_printf_common+0xa8>
 800afaa:	2301      	movs	r3, #1
 800afac:	4652      	mov	r2, sl
 800afae:	4641      	mov	r1, r8
 800afb0:	4638      	mov	r0, r7
 800afb2:	47c8      	blx	r9
 800afb4:	3001      	adds	r0, #1
 800afb6:	d103      	bne.n	800afc0 <_printf_common+0xac>
 800afb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800afbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afc0:	3501      	adds	r5, #1
 800afc2:	e7c6      	b.n	800af52 <_printf_common+0x3e>
 800afc4:	18e1      	adds	r1, r4, r3
 800afc6:	1c5a      	adds	r2, r3, #1
 800afc8:	2030      	movs	r0, #48	@ 0x30
 800afca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800afce:	4422      	add	r2, r4
 800afd0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800afd4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800afd8:	3302      	adds	r3, #2
 800afda:	e7c7      	b.n	800af6c <_printf_common+0x58>
 800afdc:	2301      	movs	r3, #1
 800afde:	4622      	mov	r2, r4
 800afe0:	4641      	mov	r1, r8
 800afe2:	4638      	mov	r0, r7
 800afe4:	47c8      	blx	r9
 800afe6:	3001      	adds	r0, #1
 800afe8:	d0e6      	beq.n	800afb8 <_printf_common+0xa4>
 800afea:	3601      	adds	r6, #1
 800afec:	e7d9      	b.n	800afa2 <_printf_common+0x8e>
	...

0800aff0 <_printf_i>:
 800aff0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aff4:	7e0f      	ldrb	r7, [r1, #24]
 800aff6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aff8:	2f78      	cmp	r7, #120	@ 0x78
 800affa:	4691      	mov	r9, r2
 800affc:	4680      	mov	r8, r0
 800affe:	460c      	mov	r4, r1
 800b000:	469a      	mov	sl, r3
 800b002:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b006:	d807      	bhi.n	800b018 <_printf_i+0x28>
 800b008:	2f62      	cmp	r7, #98	@ 0x62
 800b00a:	d80a      	bhi.n	800b022 <_printf_i+0x32>
 800b00c:	2f00      	cmp	r7, #0
 800b00e:	f000 80d1 	beq.w	800b1b4 <_printf_i+0x1c4>
 800b012:	2f58      	cmp	r7, #88	@ 0x58
 800b014:	f000 80b8 	beq.w	800b188 <_printf_i+0x198>
 800b018:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b01c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b020:	e03a      	b.n	800b098 <_printf_i+0xa8>
 800b022:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b026:	2b15      	cmp	r3, #21
 800b028:	d8f6      	bhi.n	800b018 <_printf_i+0x28>
 800b02a:	a101      	add	r1, pc, #4	@ (adr r1, 800b030 <_printf_i+0x40>)
 800b02c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b030:	0800b089 	.word	0x0800b089
 800b034:	0800b09d 	.word	0x0800b09d
 800b038:	0800b019 	.word	0x0800b019
 800b03c:	0800b019 	.word	0x0800b019
 800b040:	0800b019 	.word	0x0800b019
 800b044:	0800b019 	.word	0x0800b019
 800b048:	0800b09d 	.word	0x0800b09d
 800b04c:	0800b019 	.word	0x0800b019
 800b050:	0800b019 	.word	0x0800b019
 800b054:	0800b019 	.word	0x0800b019
 800b058:	0800b019 	.word	0x0800b019
 800b05c:	0800b19b 	.word	0x0800b19b
 800b060:	0800b0c7 	.word	0x0800b0c7
 800b064:	0800b155 	.word	0x0800b155
 800b068:	0800b019 	.word	0x0800b019
 800b06c:	0800b019 	.word	0x0800b019
 800b070:	0800b1bd 	.word	0x0800b1bd
 800b074:	0800b019 	.word	0x0800b019
 800b078:	0800b0c7 	.word	0x0800b0c7
 800b07c:	0800b019 	.word	0x0800b019
 800b080:	0800b019 	.word	0x0800b019
 800b084:	0800b15d 	.word	0x0800b15d
 800b088:	6833      	ldr	r3, [r6, #0]
 800b08a:	1d1a      	adds	r2, r3, #4
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	6032      	str	r2, [r6, #0]
 800b090:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b094:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b098:	2301      	movs	r3, #1
 800b09a:	e09c      	b.n	800b1d6 <_printf_i+0x1e6>
 800b09c:	6833      	ldr	r3, [r6, #0]
 800b09e:	6820      	ldr	r0, [r4, #0]
 800b0a0:	1d19      	adds	r1, r3, #4
 800b0a2:	6031      	str	r1, [r6, #0]
 800b0a4:	0606      	lsls	r6, r0, #24
 800b0a6:	d501      	bpl.n	800b0ac <_printf_i+0xbc>
 800b0a8:	681d      	ldr	r5, [r3, #0]
 800b0aa:	e003      	b.n	800b0b4 <_printf_i+0xc4>
 800b0ac:	0645      	lsls	r5, r0, #25
 800b0ae:	d5fb      	bpl.n	800b0a8 <_printf_i+0xb8>
 800b0b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b0b4:	2d00      	cmp	r5, #0
 800b0b6:	da03      	bge.n	800b0c0 <_printf_i+0xd0>
 800b0b8:	232d      	movs	r3, #45	@ 0x2d
 800b0ba:	426d      	negs	r5, r5
 800b0bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0c0:	4858      	ldr	r0, [pc, #352]	@ (800b224 <_printf_i+0x234>)
 800b0c2:	230a      	movs	r3, #10
 800b0c4:	e011      	b.n	800b0ea <_printf_i+0xfa>
 800b0c6:	6821      	ldr	r1, [r4, #0]
 800b0c8:	6833      	ldr	r3, [r6, #0]
 800b0ca:	0608      	lsls	r0, r1, #24
 800b0cc:	f853 5b04 	ldr.w	r5, [r3], #4
 800b0d0:	d402      	bmi.n	800b0d8 <_printf_i+0xe8>
 800b0d2:	0649      	lsls	r1, r1, #25
 800b0d4:	bf48      	it	mi
 800b0d6:	b2ad      	uxthmi	r5, r5
 800b0d8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b0da:	4852      	ldr	r0, [pc, #328]	@ (800b224 <_printf_i+0x234>)
 800b0dc:	6033      	str	r3, [r6, #0]
 800b0de:	bf14      	ite	ne
 800b0e0:	230a      	movne	r3, #10
 800b0e2:	2308      	moveq	r3, #8
 800b0e4:	2100      	movs	r1, #0
 800b0e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b0ea:	6866      	ldr	r6, [r4, #4]
 800b0ec:	60a6      	str	r6, [r4, #8]
 800b0ee:	2e00      	cmp	r6, #0
 800b0f0:	db05      	blt.n	800b0fe <_printf_i+0x10e>
 800b0f2:	6821      	ldr	r1, [r4, #0]
 800b0f4:	432e      	orrs	r6, r5
 800b0f6:	f021 0104 	bic.w	r1, r1, #4
 800b0fa:	6021      	str	r1, [r4, #0]
 800b0fc:	d04b      	beq.n	800b196 <_printf_i+0x1a6>
 800b0fe:	4616      	mov	r6, r2
 800b100:	fbb5 f1f3 	udiv	r1, r5, r3
 800b104:	fb03 5711 	mls	r7, r3, r1, r5
 800b108:	5dc7      	ldrb	r7, [r0, r7]
 800b10a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b10e:	462f      	mov	r7, r5
 800b110:	42bb      	cmp	r3, r7
 800b112:	460d      	mov	r5, r1
 800b114:	d9f4      	bls.n	800b100 <_printf_i+0x110>
 800b116:	2b08      	cmp	r3, #8
 800b118:	d10b      	bne.n	800b132 <_printf_i+0x142>
 800b11a:	6823      	ldr	r3, [r4, #0]
 800b11c:	07df      	lsls	r7, r3, #31
 800b11e:	d508      	bpl.n	800b132 <_printf_i+0x142>
 800b120:	6923      	ldr	r3, [r4, #16]
 800b122:	6861      	ldr	r1, [r4, #4]
 800b124:	4299      	cmp	r1, r3
 800b126:	bfde      	ittt	le
 800b128:	2330      	movle	r3, #48	@ 0x30
 800b12a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b12e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b132:	1b92      	subs	r2, r2, r6
 800b134:	6122      	str	r2, [r4, #16]
 800b136:	f8cd a000 	str.w	sl, [sp]
 800b13a:	464b      	mov	r3, r9
 800b13c:	aa03      	add	r2, sp, #12
 800b13e:	4621      	mov	r1, r4
 800b140:	4640      	mov	r0, r8
 800b142:	f7ff fee7 	bl	800af14 <_printf_common>
 800b146:	3001      	adds	r0, #1
 800b148:	d14a      	bne.n	800b1e0 <_printf_i+0x1f0>
 800b14a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b14e:	b004      	add	sp, #16
 800b150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b154:	6823      	ldr	r3, [r4, #0]
 800b156:	f043 0320 	orr.w	r3, r3, #32
 800b15a:	6023      	str	r3, [r4, #0]
 800b15c:	4832      	ldr	r0, [pc, #200]	@ (800b228 <_printf_i+0x238>)
 800b15e:	2778      	movs	r7, #120	@ 0x78
 800b160:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b164:	6823      	ldr	r3, [r4, #0]
 800b166:	6831      	ldr	r1, [r6, #0]
 800b168:	061f      	lsls	r7, r3, #24
 800b16a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b16e:	d402      	bmi.n	800b176 <_printf_i+0x186>
 800b170:	065f      	lsls	r7, r3, #25
 800b172:	bf48      	it	mi
 800b174:	b2ad      	uxthmi	r5, r5
 800b176:	6031      	str	r1, [r6, #0]
 800b178:	07d9      	lsls	r1, r3, #31
 800b17a:	bf44      	itt	mi
 800b17c:	f043 0320 	orrmi.w	r3, r3, #32
 800b180:	6023      	strmi	r3, [r4, #0]
 800b182:	b11d      	cbz	r5, 800b18c <_printf_i+0x19c>
 800b184:	2310      	movs	r3, #16
 800b186:	e7ad      	b.n	800b0e4 <_printf_i+0xf4>
 800b188:	4826      	ldr	r0, [pc, #152]	@ (800b224 <_printf_i+0x234>)
 800b18a:	e7e9      	b.n	800b160 <_printf_i+0x170>
 800b18c:	6823      	ldr	r3, [r4, #0]
 800b18e:	f023 0320 	bic.w	r3, r3, #32
 800b192:	6023      	str	r3, [r4, #0]
 800b194:	e7f6      	b.n	800b184 <_printf_i+0x194>
 800b196:	4616      	mov	r6, r2
 800b198:	e7bd      	b.n	800b116 <_printf_i+0x126>
 800b19a:	6833      	ldr	r3, [r6, #0]
 800b19c:	6825      	ldr	r5, [r4, #0]
 800b19e:	6961      	ldr	r1, [r4, #20]
 800b1a0:	1d18      	adds	r0, r3, #4
 800b1a2:	6030      	str	r0, [r6, #0]
 800b1a4:	062e      	lsls	r6, r5, #24
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	d501      	bpl.n	800b1ae <_printf_i+0x1be>
 800b1aa:	6019      	str	r1, [r3, #0]
 800b1ac:	e002      	b.n	800b1b4 <_printf_i+0x1c4>
 800b1ae:	0668      	lsls	r0, r5, #25
 800b1b0:	d5fb      	bpl.n	800b1aa <_printf_i+0x1ba>
 800b1b2:	8019      	strh	r1, [r3, #0]
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	6123      	str	r3, [r4, #16]
 800b1b8:	4616      	mov	r6, r2
 800b1ba:	e7bc      	b.n	800b136 <_printf_i+0x146>
 800b1bc:	6833      	ldr	r3, [r6, #0]
 800b1be:	1d1a      	adds	r2, r3, #4
 800b1c0:	6032      	str	r2, [r6, #0]
 800b1c2:	681e      	ldr	r6, [r3, #0]
 800b1c4:	6862      	ldr	r2, [r4, #4]
 800b1c6:	2100      	movs	r1, #0
 800b1c8:	4630      	mov	r0, r6
 800b1ca:	f7f5 f801 	bl	80001d0 <memchr>
 800b1ce:	b108      	cbz	r0, 800b1d4 <_printf_i+0x1e4>
 800b1d0:	1b80      	subs	r0, r0, r6
 800b1d2:	6060      	str	r0, [r4, #4]
 800b1d4:	6863      	ldr	r3, [r4, #4]
 800b1d6:	6123      	str	r3, [r4, #16]
 800b1d8:	2300      	movs	r3, #0
 800b1da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b1de:	e7aa      	b.n	800b136 <_printf_i+0x146>
 800b1e0:	6923      	ldr	r3, [r4, #16]
 800b1e2:	4632      	mov	r2, r6
 800b1e4:	4649      	mov	r1, r9
 800b1e6:	4640      	mov	r0, r8
 800b1e8:	47d0      	blx	sl
 800b1ea:	3001      	adds	r0, #1
 800b1ec:	d0ad      	beq.n	800b14a <_printf_i+0x15a>
 800b1ee:	6823      	ldr	r3, [r4, #0]
 800b1f0:	079b      	lsls	r3, r3, #30
 800b1f2:	d413      	bmi.n	800b21c <_printf_i+0x22c>
 800b1f4:	68e0      	ldr	r0, [r4, #12]
 800b1f6:	9b03      	ldr	r3, [sp, #12]
 800b1f8:	4298      	cmp	r0, r3
 800b1fa:	bfb8      	it	lt
 800b1fc:	4618      	movlt	r0, r3
 800b1fe:	e7a6      	b.n	800b14e <_printf_i+0x15e>
 800b200:	2301      	movs	r3, #1
 800b202:	4632      	mov	r2, r6
 800b204:	4649      	mov	r1, r9
 800b206:	4640      	mov	r0, r8
 800b208:	47d0      	blx	sl
 800b20a:	3001      	adds	r0, #1
 800b20c:	d09d      	beq.n	800b14a <_printf_i+0x15a>
 800b20e:	3501      	adds	r5, #1
 800b210:	68e3      	ldr	r3, [r4, #12]
 800b212:	9903      	ldr	r1, [sp, #12]
 800b214:	1a5b      	subs	r3, r3, r1
 800b216:	42ab      	cmp	r3, r5
 800b218:	dcf2      	bgt.n	800b200 <_printf_i+0x210>
 800b21a:	e7eb      	b.n	800b1f4 <_printf_i+0x204>
 800b21c:	2500      	movs	r5, #0
 800b21e:	f104 0619 	add.w	r6, r4, #25
 800b222:	e7f5      	b.n	800b210 <_printf_i+0x220>
 800b224:	0800b65d 	.word	0x0800b65d
 800b228:	0800b66e 	.word	0x0800b66e

0800b22c <__malloc_lock>:
 800b22c:	4801      	ldr	r0, [pc, #4]	@ (800b234 <__malloc_lock+0x8>)
 800b22e:	f7ff bc67 	b.w	800ab00 <__retarget_lock_acquire_recursive>
 800b232:	bf00      	nop
 800b234:	20001b74 	.word	0x20001b74

0800b238 <__malloc_unlock>:
 800b238:	4801      	ldr	r0, [pc, #4]	@ (800b240 <__malloc_unlock+0x8>)
 800b23a:	f7ff bc62 	b.w	800ab02 <__retarget_lock_release_recursive>
 800b23e:	bf00      	nop
 800b240:	20001b74 	.word	0x20001b74

0800b244 <_realloc_r>:
 800b244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b248:	4607      	mov	r7, r0
 800b24a:	4614      	mov	r4, r2
 800b24c:	460d      	mov	r5, r1
 800b24e:	b921      	cbnz	r1, 800b25a <_realloc_r+0x16>
 800b250:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b254:	4611      	mov	r1, r2
 800b256:	f7ff bddd 	b.w	800ae14 <_malloc_r>
 800b25a:	b92a      	cbnz	r2, 800b268 <_realloc_r+0x24>
 800b25c:	f000 f84a 	bl	800b2f4 <_free_r>
 800b260:	4625      	mov	r5, r4
 800b262:	4628      	mov	r0, r5
 800b264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b268:	f000 f88e 	bl	800b388 <_malloc_usable_size_r>
 800b26c:	4284      	cmp	r4, r0
 800b26e:	4606      	mov	r6, r0
 800b270:	d802      	bhi.n	800b278 <_realloc_r+0x34>
 800b272:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b276:	d8f4      	bhi.n	800b262 <_realloc_r+0x1e>
 800b278:	4621      	mov	r1, r4
 800b27a:	4638      	mov	r0, r7
 800b27c:	f7ff fdca 	bl	800ae14 <_malloc_r>
 800b280:	4680      	mov	r8, r0
 800b282:	b908      	cbnz	r0, 800b288 <_realloc_r+0x44>
 800b284:	4645      	mov	r5, r8
 800b286:	e7ec      	b.n	800b262 <_realloc_r+0x1e>
 800b288:	42b4      	cmp	r4, r6
 800b28a:	4622      	mov	r2, r4
 800b28c:	4629      	mov	r1, r5
 800b28e:	bf28      	it	cs
 800b290:	4632      	movcs	r2, r6
 800b292:	f7ff fc37 	bl	800ab04 <memcpy>
 800b296:	4629      	mov	r1, r5
 800b298:	4638      	mov	r0, r7
 800b29a:	f000 f82b 	bl	800b2f4 <_free_r>
 800b29e:	e7f1      	b.n	800b284 <_realloc_r+0x40>

0800b2a0 <memmove>:
 800b2a0:	4288      	cmp	r0, r1
 800b2a2:	b510      	push	{r4, lr}
 800b2a4:	eb01 0402 	add.w	r4, r1, r2
 800b2a8:	d902      	bls.n	800b2b0 <memmove+0x10>
 800b2aa:	4284      	cmp	r4, r0
 800b2ac:	4623      	mov	r3, r4
 800b2ae:	d807      	bhi.n	800b2c0 <memmove+0x20>
 800b2b0:	1e43      	subs	r3, r0, #1
 800b2b2:	42a1      	cmp	r1, r4
 800b2b4:	d008      	beq.n	800b2c8 <memmove+0x28>
 800b2b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b2ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b2be:	e7f8      	b.n	800b2b2 <memmove+0x12>
 800b2c0:	4402      	add	r2, r0
 800b2c2:	4601      	mov	r1, r0
 800b2c4:	428a      	cmp	r2, r1
 800b2c6:	d100      	bne.n	800b2ca <memmove+0x2a>
 800b2c8:	bd10      	pop	{r4, pc}
 800b2ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b2ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b2d2:	e7f7      	b.n	800b2c4 <memmove+0x24>

0800b2d4 <_sbrk_r>:
 800b2d4:	b538      	push	{r3, r4, r5, lr}
 800b2d6:	4d06      	ldr	r5, [pc, #24]	@ (800b2f0 <_sbrk_r+0x1c>)
 800b2d8:	2300      	movs	r3, #0
 800b2da:	4604      	mov	r4, r0
 800b2dc:	4608      	mov	r0, r1
 800b2de:	602b      	str	r3, [r5, #0]
 800b2e0:	f7f6 fa14 	bl	800170c <_sbrk>
 800b2e4:	1c43      	adds	r3, r0, #1
 800b2e6:	d102      	bne.n	800b2ee <_sbrk_r+0x1a>
 800b2e8:	682b      	ldr	r3, [r5, #0]
 800b2ea:	b103      	cbz	r3, 800b2ee <_sbrk_r+0x1a>
 800b2ec:	6023      	str	r3, [r4, #0]
 800b2ee:	bd38      	pop	{r3, r4, r5, pc}
 800b2f0:	20001b80 	.word	0x20001b80

0800b2f4 <_free_r>:
 800b2f4:	b538      	push	{r3, r4, r5, lr}
 800b2f6:	4605      	mov	r5, r0
 800b2f8:	2900      	cmp	r1, #0
 800b2fa:	d041      	beq.n	800b380 <_free_r+0x8c>
 800b2fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b300:	1f0c      	subs	r4, r1, #4
 800b302:	2b00      	cmp	r3, #0
 800b304:	bfb8      	it	lt
 800b306:	18e4      	addlt	r4, r4, r3
 800b308:	f7ff ff90 	bl	800b22c <__malloc_lock>
 800b30c:	4a1d      	ldr	r2, [pc, #116]	@ (800b384 <_free_r+0x90>)
 800b30e:	6813      	ldr	r3, [r2, #0]
 800b310:	b933      	cbnz	r3, 800b320 <_free_r+0x2c>
 800b312:	6063      	str	r3, [r4, #4]
 800b314:	6014      	str	r4, [r2, #0]
 800b316:	4628      	mov	r0, r5
 800b318:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b31c:	f7ff bf8c 	b.w	800b238 <__malloc_unlock>
 800b320:	42a3      	cmp	r3, r4
 800b322:	d908      	bls.n	800b336 <_free_r+0x42>
 800b324:	6820      	ldr	r0, [r4, #0]
 800b326:	1821      	adds	r1, r4, r0
 800b328:	428b      	cmp	r3, r1
 800b32a:	bf01      	itttt	eq
 800b32c:	6819      	ldreq	r1, [r3, #0]
 800b32e:	685b      	ldreq	r3, [r3, #4]
 800b330:	1809      	addeq	r1, r1, r0
 800b332:	6021      	streq	r1, [r4, #0]
 800b334:	e7ed      	b.n	800b312 <_free_r+0x1e>
 800b336:	461a      	mov	r2, r3
 800b338:	685b      	ldr	r3, [r3, #4]
 800b33a:	b10b      	cbz	r3, 800b340 <_free_r+0x4c>
 800b33c:	42a3      	cmp	r3, r4
 800b33e:	d9fa      	bls.n	800b336 <_free_r+0x42>
 800b340:	6811      	ldr	r1, [r2, #0]
 800b342:	1850      	adds	r0, r2, r1
 800b344:	42a0      	cmp	r0, r4
 800b346:	d10b      	bne.n	800b360 <_free_r+0x6c>
 800b348:	6820      	ldr	r0, [r4, #0]
 800b34a:	4401      	add	r1, r0
 800b34c:	1850      	adds	r0, r2, r1
 800b34e:	4283      	cmp	r3, r0
 800b350:	6011      	str	r1, [r2, #0]
 800b352:	d1e0      	bne.n	800b316 <_free_r+0x22>
 800b354:	6818      	ldr	r0, [r3, #0]
 800b356:	685b      	ldr	r3, [r3, #4]
 800b358:	6053      	str	r3, [r2, #4]
 800b35a:	4408      	add	r0, r1
 800b35c:	6010      	str	r0, [r2, #0]
 800b35e:	e7da      	b.n	800b316 <_free_r+0x22>
 800b360:	d902      	bls.n	800b368 <_free_r+0x74>
 800b362:	230c      	movs	r3, #12
 800b364:	602b      	str	r3, [r5, #0]
 800b366:	e7d6      	b.n	800b316 <_free_r+0x22>
 800b368:	6820      	ldr	r0, [r4, #0]
 800b36a:	1821      	adds	r1, r4, r0
 800b36c:	428b      	cmp	r3, r1
 800b36e:	bf04      	itt	eq
 800b370:	6819      	ldreq	r1, [r3, #0]
 800b372:	685b      	ldreq	r3, [r3, #4]
 800b374:	6063      	str	r3, [r4, #4]
 800b376:	bf04      	itt	eq
 800b378:	1809      	addeq	r1, r1, r0
 800b37a:	6021      	streq	r1, [r4, #0]
 800b37c:	6054      	str	r4, [r2, #4]
 800b37e:	e7ca      	b.n	800b316 <_free_r+0x22>
 800b380:	bd38      	pop	{r3, r4, r5, pc}
 800b382:	bf00      	nop
 800b384:	20001b7c 	.word	0x20001b7c

0800b388 <_malloc_usable_size_r>:
 800b388:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b38c:	1f18      	subs	r0, r3, #4
 800b38e:	2b00      	cmp	r3, #0
 800b390:	bfbc      	itt	lt
 800b392:	580b      	ldrlt	r3, [r1, r0]
 800b394:	18c0      	addlt	r0, r0, r3
 800b396:	4770      	bx	lr

0800b398 <_init>:
 800b398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b39a:	bf00      	nop
 800b39c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b39e:	bc08      	pop	{r3}
 800b3a0:	469e      	mov	lr, r3
 800b3a2:	4770      	bx	lr

0800b3a4 <_fini>:
 800b3a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3a6:	bf00      	nop
 800b3a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3aa:	bc08      	pop	{r3}
 800b3ac:	469e      	mov	lr, r3
 800b3ae:	4770      	bx	lr
