// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_finalize_attn (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        qxk_stream_dout,
        qxk_stream_num_data_valid,
        qxk_stream_fifo_cap,
        qxk_stream_empty_n,
        qxk_stream_read,
        attn_stream_din,
        attn_stream_num_data_valid,
        attn_stream_fifo_cap,
        attn_stream_full_n,
        attn_stream_write,
        attn_softmax_info_stream_din,
        attn_softmax_info_stream_num_data_valid,
        attn_softmax_info_stream_fifo_cap,
        attn_softmax_info_stream_full_n,
        attn_softmax_info_stream_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] qxk_stream_dout;
input  [1:0] qxk_stream_num_data_valid;
input  [1:0] qxk_stream_fifo_cap;
input   qxk_stream_empty_n;
output   qxk_stream_read;
output  [127:0] attn_stream_din;
input  [1:0] attn_stream_num_data_valid;
input  [1:0] attn_stream_fifo_cap;
input   attn_stream_full_n;
output   attn_stream_write;
output  [255:0] attn_softmax_info_stream_din;
input  [1:0] attn_softmax_info_stream_num_data_valid;
input  [1:0] attn_softmax_info_stream_fifo_cap;
input   attn_softmax_info_stream_full_n;
output   attn_softmax_info_stream_write;

reg ap_idle;
reg qxk_stream_read;
reg attn_stream_write;
reg attn_softmax_info_stream_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln175_reg_1848;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_state55_pp0_stage0_iter54;
wire    ap_block_state56_pp0_stage0_iter55;
wire    ap_block_state57_pp0_stage0_iter56;
wire    ap_block_state58_pp0_stage0_iter57;
reg   [0:0] and_ln221_reg_1909;
reg   [0:0] and_ln221_reg_1909_pp0_iter57_reg;
reg   [0:0] icmp_ln222_reg_1913;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter57_reg;
reg    ap_predicate_op510_write_state59;
reg    ap_block_state59_pp0_stage0_iter58;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln163_fu_427_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    qxk_stream_blk_n;
wire    ap_block_pp0_stage0;
reg    attn_stream_blk_n;
reg    attn_softmax_info_stream_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln165_fu_442_p2;
reg   [0:0] icmp_ln165_reg_1827;
reg   [0:0] icmp_ln165_reg_1827_pp0_iter1_reg;
wire   [0:0] and_ln163_fu_460_p2;
reg   [0:0] and_ln163_reg_1836;
reg   [0:0] and_ln163_reg_1836_pp0_iter1_reg;
wire   [2:0] select_ln165_fu_472_p3;
reg   [2:0] select_ln165_reg_1842;
reg   [2:0] select_ln165_reg_1842_pp0_iter1_reg;
wire   [0:0] icmp_ln175_fu_480_p2;
reg   [0:0] icmp_ln175_reg_1848_pp0_iter1_reg;
wire   [0:0] cmp50_fu_685_p2;
reg   [0:0] cmp50_reg_1853;
reg   [0:0] cmp50_reg_1853_pp0_iter3_reg;
reg   [0:0] cmp50_reg_1853_pp0_iter4_reg;
reg   [0:0] cmp50_reg_1853_pp0_iter5_reg;
reg   [0:0] cmp50_reg_1853_pp0_iter6_reg;
reg   [0:0] cmp50_reg_1853_pp0_iter7_reg;
wire   [1:0] trunc_ln189_fu_691_p1;
reg   [1:0] trunc_ln189_reg_1860;
reg   [1:0] trunc_ln189_reg_1860_pp0_iter3_reg;
reg   [1:0] trunc_ln189_reg_1860_pp0_iter4_reg;
reg   [1:0] trunc_ln189_reg_1860_pp0_iter5_reg;
reg   [1:0] trunc_ln189_reg_1860_pp0_iter6_reg;
reg   [1:0] trunc_ln189_reg_1860_pp0_iter7_reg;
wire   [0:0] p_Result_s_fu_772_p3;
reg   [0:0] p_Result_s_reg_1867;
reg   [0:0] p_Result_s_reg_1867_pp0_iter3_reg;
reg   [0:0] p_Result_s_reg_1867_pp0_iter4_reg;
reg   [0:0] p_Result_s_reg_1867_pp0_iter5_reg;
reg   [0:0] p_Result_s_reg_1867_pp0_iter6_reg;
reg   [0:0] p_Result_s_reg_1867_pp0_iter7_reg;
wire   [31:0] curr_softmax_bias_V_13_fu_799_p3;
reg   [31:0] curr_softmax_bias_V_13_reg_1872;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter3_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter5_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter6_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter7_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter8_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter9_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter10_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter11_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter12_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter13_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter14_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter15_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter16_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter17_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter18_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter19_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter20_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter21_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter22_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter23_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter24_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter25_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter26_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter27_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter28_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter29_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter30_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter31_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter32_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter33_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter34_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter35_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter36_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter37_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter38_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter39_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter40_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter41_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter42_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter43_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter44_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter45_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter46_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter47_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter48_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter49_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter50_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter51_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter52_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter53_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter54_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter55_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter56_reg;
reg   [31:0] curr_softmax_bias_V_13_reg_1872_pp0_iter57_reg;
wire   [0:0] p_Result_80_fu_909_p3;
reg   [0:0] p_Result_80_reg_1881;
reg   [0:0] p_Result_80_reg_1881_pp0_iter3_reg;
reg   [0:0] p_Result_80_reg_1881_pp0_iter4_reg;
reg   [0:0] p_Result_80_reg_1881_pp0_iter5_reg;
reg   [0:0] p_Result_80_reg_1881_pp0_iter6_reg;
reg   [0:0] p_Result_80_reg_1881_pp0_iter7_reg;
wire   [31:0] curr_softmax_bias_V_15_fu_936_p3;
reg   [31:0] curr_softmax_bias_V_15_reg_1886;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter3_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter5_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter6_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter7_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter8_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter9_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter10_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter11_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter12_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter13_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter14_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter15_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter16_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter17_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter18_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter19_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter20_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter21_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter22_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter23_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter24_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter25_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter26_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter27_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter28_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter29_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter30_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter31_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter32_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter33_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter34_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter35_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter36_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter37_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter38_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter39_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter40_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter41_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter42_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter43_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter44_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter45_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter46_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter47_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter48_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter49_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter50_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter51_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter52_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter53_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter54_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter55_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter56_reg;
reg   [31:0] curr_softmax_bias_V_15_reg_1886_pp0_iter57_reg;
wire   [0:0] p_Result_81_fu_1046_p3;
reg   [0:0] p_Result_81_reg_1895;
reg   [0:0] p_Result_81_reg_1895_pp0_iter3_reg;
reg   [0:0] p_Result_81_reg_1895_pp0_iter4_reg;
reg   [0:0] p_Result_81_reg_1895_pp0_iter5_reg;
reg   [0:0] p_Result_81_reg_1895_pp0_iter6_reg;
reg   [0:0] p_Result_81_reg_1895_pp0_iter7_reg;
wire   [31:0] curr_softmax_bias_V_17_fu_1073_p3;
reg   [31:0] curr_softmax_bias_V_17_reg_1900;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter3_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter5_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter6_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter7_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter8_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter9_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter10_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter11_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter12_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter13_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter14_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter15_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter16_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter17_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter18_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter19_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter20_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter21_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter22_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter23_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter24_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter25_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter26_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter27_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter28_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter29_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter30_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter31_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter32_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter33_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter34_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter35_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter36_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter37_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter38_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter39_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter40_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter41_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter42_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter43_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter44_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter45_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter46_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter47_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter48_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter49_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter50_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter51_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter52_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter53_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter54_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter55_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter56_reg;
reg   [31:0] curr_softmax_bias_V_17_reg_1900_pp0_iter57_reg;
wire   [0:0] and_ln221_fu_1123_p2;
reg   [0:0] and_ln221_reg_1909_pp0_iter3_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter4_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter5_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter6_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter7_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter8_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter9_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter10_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter11_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter12_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter13_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter14_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter15_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter16_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter17_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter18_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter19_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter20_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter21_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter22_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter23_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter24_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter25_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter26_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter27_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter28_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter29_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter30_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter31_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter32_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter33_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter34_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter35_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter36_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter37_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter38_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter39_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter40_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter41_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter42_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter43_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter44_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter45_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter46_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter47_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter48_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter49_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter50_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter51_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter52_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter53_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter54_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter55_reg;
reg   [0:0] and_ln221_reg_1909_pp0_iter56_reg;
wire   [0:0] icmp_ln222_fu_1150_p2;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter3_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter4_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter5_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter6_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter7_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter8_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter9_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter10_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter11_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter12_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter13_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter14_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter15_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter16_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter17_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter18_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter19_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter20_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter21_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter22_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter23_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter24_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter25_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter26_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter27_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter28_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter29_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter30_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter31_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter32_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter33_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter34_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter35_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter36_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter37_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter38_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter39_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter40_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter41_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter42_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter43_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter44_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter45_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter46_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter47_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter48_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter49_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter50_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter51_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter52_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter53_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter54_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter55_reg;
reg   [0:0] icmp_ln222_reg_1913_pp0_iter56_reg;
wire   [31:0] curr_softmax_sum_V_fu_1309_p6;
reg   [31:0] curr_softmax_sum_V_reg_1917;
wire   [30:0] grp_exp_32_10_s_fu_320_ap_return;
reg   [30:0] exp_V_reg_1922;
wire   [31:0] curr_softmax_sum_V_5_fu_1334_p6;
reg   [31:0] curr_softmax_sum_V_5_reg_1928;
wire   [30:0] grp_exp_32_10_s_fu_337_ap_return;
reg   [30:0] exp_V_1_reg_1933;
wire   [31:0] curr_softmax_sum_V_10_fu_1359_p6;
reg   [31:0] curr_softmax_sum_V_10_reg_1939;
wire   [30:0] grp_exp_32_10_s_fu_354_ap_return;
reg   [30:0] exp_V_2_reg_1944;
wire   [31:0] curr_softmax_sum_V_16_fu_1416_p3;
wire   [31:0] curr_softmax_sum_V_18_fu_1488_p3;
wire   [31:0] curr_softmax_sum_V_20_fu_1560_p3;
wire    grp_exp_32_10_s_fu_320_ap_start;
wire    grp_exp_32_10_s_fu_320_ap_done;
wire    grp_exp_32_10_s_fu_320_ap_idle;
wire    grp_exp_32_10_s_fu_320_ap_ready;
reg    grp_exp_32_10_s_fu_320_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_320_x;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call30;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call30;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call30;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call30;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call30;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call30;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call30;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call30;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call30;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call30;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call30;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call30;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call30;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call30;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call30;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call30;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call30;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call30;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call30;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call30;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call30;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call30;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call30;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call30;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call30;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call30;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call30;
wire    ap_block_state28_pp0_stage0_iter27_ignore_call30;
wire    ap_block_state29_pp0_stage0_iter28_ignore_call30;
wire    ap_block_state30_pp0_stage0_iter29_ignore_call30;
wire    ap_block_state31_pp0_stage0_iter30_ignore_call30;
wire    ap_block_state32_pp0_stage0_iter31_ignore_call30;
wire    ap_block_state33_pp0_stage0_iter32_ignore_call30;
wire    ap_block_state34_pp0_stage0_iter33_ignore_call30;
wire    ap_block_state35_pp0_stage0_iter34_ignore_call30;
wire    ap_block_state36_pp0_stage0_iter35_ignore_call30;
wire    ap_block_state37_pp0_stage0_iter36_ignore_call30;
wire    ap_block_state38_pp0_stage0_iter37_ignore_call30;
wire    ap_block_state39_pp0_stage0_iter38_ignore_call30;
wire    ap_block_state40_pp0_stage0_iter39_ignore_call30;
wire    ap_block_state41_pp0_stage0_iter40_ignore_call30;
wire    ap_block_state42_pp0_stage0_iter41_ignore_call30;
wire    ap_block_state43_pp0_stage0_iter42_ignore_call30;
wire    ap_block_state44_pp0_stage0_iter43_ignore_call30;
wire    ap_block_state45_pp0_stage0_iter44_ignore_call30;
wire    ap_block_state46_pp0_stage0_iter45_ignore_call30;
wire    ap_block_state47_pp0_stage0_iter46_ignore_call30;
wire    ap_block_state48_pp0_stage0_iter47_ignore_call30;
wire    ap_block_state49_pp0_stage0_iter48_ignore_call30;
wire    ap_block_state50_pp0_stage0_iter49_ignore_call30;
wire    ap_block_state51_pp0_stage0_iter50_ignore_call30;
wire    ap_block_state52_pp0_stage0_iter51_ignore_call30;
wire    ap_block_state53_pp0_stage0_iter52_ignore_call30;
wire    ap_block_state54_pp0_stage0_iter53_ignore_call30;
wire    ap_block_state55_pp0_stage0_iter54_ignore_call30;
wire    ap_block_state56_pp0_stage0_iter55_ignore_call30;
wire    ap_block_state57_pp0_stage0_iter56_ignore_call30;
wire    ap_block_state58_pp0_stage0_iter57_ignore_call30;
reg    ap_block_state59_pp0_stage0_iter58_ignore_call30;
reg    ap_block_pp0_stage0_11001_ignoreCallOp188;
wire    grp_exp_32_10_s_fu_337_ap_start;
wire    grp_exp_32_10_s_fu_337_ap_done;
wire    grp_exp_32_10_s_fu_337_ap_idle;
wire    grp_exp_32_10_s_fu_337_ap_ready;
reg    grp_exp_32_10_s_fu_337_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_337_x;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call24;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call24;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call24;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call24;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call24;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call24;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call24;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call24;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call24;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call24;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call24;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call24;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call24;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call24;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call24;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call24;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call24;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call24;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call24;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call24;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call24;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call24;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call24;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call24;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call24;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call24;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call24;
wire    ap_block_state28_pp0_stage0_iter27_ignore_call24;
wire    ap_block_state29_pp0_stage0_iter28_ignore_call24;
wire    ap_block_state30_pp0_stage0_iter29_ignore_call24;
wire    ap_block_state31_pp0_stage0_iter30_ignore_call24;
wire    ap_block_state32_pp0_stage0_iter31_ignore_call24;
wire    ap_block_state33_pp0_stage0_iter32_ignore_call24;
wire    ap_block_state34_pp0_stage0_iter33_ignore_call24;
wire    ap_block_state35_pp0_stage0_iter34_ignore_call24;
wire    ap_block_state36_pp0_stage0_iter35_ignore_call24;
wire    ap_block_state37_pp0_stage0_iter36_ignore_call24;
wire    ap_block_state38_pp0_stage0_iter37_ignore_call24;
wire    ap_block_state39_pp0_stage0_iter38_ignore_call24;
wire    ap_block_state40_pp0_stage0_iter39_ignore_call24;
wire    ap_block_state41_pp0_stage0_iter40_ignore_call24;
wire    ap_block_state42_pp0_stage0_iter41_ignore_call24;
wire    ap_block_state43_pp0_stage0_iter42_ignore_call24;
wire    ap_block_state44_pp0_stage0_iter43_ignore_call24;
wire    ap_block_state45_pp0_stage0_iter44_ignore_call24;
wire    ap_block_state46_pp0_stage0_iter45_ignore_call24;
wire    ap_block_state47_pp0_stage0_iter46_ignore_call24;
wire    ap_block_state48_pp0_stage0_iter47_ignore_call24;
wire    ap_block_state49_pp0_stage0_iter48_ignore_call24;
wire    ap_block_state50_pp0_stage0_iter49_ignore_call24;
wire    ap_block_state51_pp0_stage0_iter50_ignore_call24;
wire    ap_block_state52_pp0_stage0_iter51_ignore_call24;
wire    ap_block_state53_pp0_stage0_iter52_ignore_call24;
wire    ap_block_state54_pp0_stage0_iter53_ignore_call24;
wire    ap_block_state55_pp0_stage0_iter54_ignore_call24;
wire    ap_block_state56_pp0_stage0_iter55_ignore_call24;
wire    ap_block_state57_pp0_stage0_iter56_ignore_call24;
wire    ap_block_state58_pp0_stage0_iter57_ignore_call24;
reg    ap_block_state59_pp0_stage0_iter58_ignore_call24;
reg    ap_block_pp0_stage0_11001_ignoreCallOp209;
wire    grp_exp_32_10_s_fu_354_ap_start;
wire    grp_exp_32_10_s_fu_354_ap_done;
wire    grp_exp_32_10_s_fu_354_ap_idle;
wire    grp_exp_32_10_s_fu_354_ap_ready;
reg    grp_exp_32_10_s_fu_354_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_354_x;
reg    ap_block_pp0_stage0_11001_ignoreCallOp230;
wire   [31:0] grp_recip_fixed_32_10_s_fu_371_x;
wire   [31:0] grp_recip_fixed_32_10_s_fu_371_ap_return;
reg    grp_recip_fixed_32_10_s_fu_371_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call40;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call40;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call40;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call40;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call40;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call40;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call40;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call40;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call40;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call40;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call40;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call40;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call40;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call40;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call40;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call40;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call40;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call40;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call40;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call40;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call40;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call40;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call40;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call40;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call40;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call40;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call40;
wire    ap_block_state28_pp0_stage0_iter27_ignore_call40;
wire    ap_block_state29_pp0_stage0_iter28_ignore_call40;
wire    ap_block_state30_pp0_stage0_iter29_ignore_call40;
wire    ap_block_state31_pp0_stage0_iter30_ignore_call40;
wire    ap_block_state32_pp0_stage0_iter31_ignore_call40;
wire    ap_block_state33_pp0_stage0_iter32_ignore_call40;
wire    ap_block_state34_pp0_stage0_iter33_ignore_call40;
wire    ap_block_state35_pp0_stage0_iter34_ignore_call40;
wire    ap_block_state36_pp0_stage0_iter35_ignore_call40;
wire    ap_block_state37_pp0_stage0_iter36_ignore_call40;
wire    ap_block_state38_pp0_stage0_iter37_ignore_call40;
wire    ap_block_state39_pp0_stage0_iter38_ignore_call40;
wire    ap_block_state40_pp0_stage0_iter39_ignore_call40;
wire    ap_block_state41_pp0_stage0_iter40_ignore_call40;
wire    ap_block_state42_pp0_stage0_iter41_ignore_call40;
wire    ap_block_state43_pp0_stage0_iter42_ignore_call40;
wire    ap_block_state44_pp0_stage0_iter43_ignore_call40;
wire    ap_block_state45_pp0_stage0_iter44_ignore_call40;
wire    ap_block_state46_pp0_stage0_iter45_ignore_call40;
wire    ap_block_state47_pp0_stage0_iter46_ignore_call40;
wire    ap_block_state48_pp0_stage0_iter47_ignore_call40;
wire    ap_block_state49_pp0_stage0_iter48_ignore_call40;
wire    ap_block_state50_pp0_stage0_iter49_ignore_call40;
wire    ap_block_state51_pp0_stage0_iter50_ignore_call40;
wire    ap_block_state52_pp0_stage0_iter51_ignore_call40;
wire    ap_block_state53_pp0_stage0_iter52_ignore_call40;
wire    ap_block_state54_pp0_stage0_iter53_ignore_call40;
wire    ap_block_state55_pp0_stage0_iter54_ignore_call40;
wire    ap_block_state56_pp0_stage0_iter55_ignore_call40;
wire    ap_block_state57_pp0_stage0_iter56_ignore_call40;
wire    ap_block_state58_pp0_stage0_iter57_ignore_call40;
reg    ap_block_state59_pp0_stage0_iter58_ignore_call40;
reg    ap_block_pp0_stage0_11001_ignoreCallOp312;
wire   [31:0] grp_recip_fixed_32_10_s_fu_376_x;
wire   [31:0] grp_recip_fixed_32_10_s_fu_376_ap_return;
reg    grp_recip_fixed_32_10_s_fu_376_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call34;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call34;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call34;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call34;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call34;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call34;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call34;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call34;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call34;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call34;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call34;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call34;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call34;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call34;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call34;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call34;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call34;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call34;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call34;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call34;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call34;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call34;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call34;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call34;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call34;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call34;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call34;
wire    ap_block_state28_pp0_stage0_iter27_ignore_call34;
wire    ap_block_state29_pp0_stage0_iter28_ignore_call34;
wire    ap_block_state30_pp0_stage0_iter29_ignore_call34;
wire    ap_block_state31_pp0_stage0_iter30_ignore_call34;
wire    ap_block_state32_pp0_stage0_iter31_ignore_call34;
wire    ap_block_state33_pp0_stage0_iter32_ignore_call34;
wire    ap_block_state34_pp0_stage0_iter33_ignore_call34;
wire    ap_block_state35_pp0_stage0_iter34_ignore_call34;
wire    ap_block_state36_pp0_stage0_iter35_ignore_call34;
wire    ap_block_state37_pp0_stage0_iter36_ignore_call34;
wire    ap_block_state38_pp0_stage0_iter37_ignore_call34;
wire    ap_block_state39_pp0_stage0_iter38_ignore_call34;
wire    ap_block_state40_pp0_stage0_iter39_ignore_call34;
wire    ap_block_state41_pp0_stage0_iter40_ignore_call34;
wire    ap_block_state42_pp0_stage0_iter41_ignore_call34;
wire    ap_block_state43_pp0_stage0_iter42_ignore_call34;
wire    ap_block_state44_pp0_stage0_iter43_ignore_call34;
wire    ap_block_state45_pp0_stage0_iter44_ignore_call34;
wire    ap_block_state46_pp0_stage0_iter45_ignore_call34;
wire    ap_block_state47_pp0_stage0_iter46_ignore_call34;
wire    ap_block_state48_pp0_stage0_iter47_ignore_call34;
wire    ap_block_state49_pp0_stage0_iter48_ignore_call34;
wire    ap_block_state50_pp0_stage0_iter49_ignore_call34;
wire    ap_block_state51_pp0_stage0_iter50_ignore_call34;
wire    ap_block_state52_pp0_stage0_iter51_ignore_call34;
wire    ap_block_state53_pp0_stage0_iter52_ignore_call34;
wire    ap_block_state54_pp0_stage0_iter53_ignore_call34;
wire    ap_block_state55_pp0_stage0_iter54_ignore_call34;
wire    ap_block_state56_pp0_stage0_iter55_ignore_call34;
wire    ap_block_state57_pp0_stage0_iter56_ignore_call34;
wire    ap_block_state58_pp0_stage0_iter57_ignore_call34;
reg    ap_block_state59_pp0_stage0_iter58_ignore_call34;
reg    ap_block_pp0_stage0_11001_ignoreCallOp330;
wire   [31:0] grp_recip_fixed_32_10_s_fu_381_x;
wire   [31:0] grp_recip_fixed_32_10_s_fu_381_ap_return;
reg    grp_recip_fixed_32_10_s_fu_381_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp348;
reg    grp_exp_32_10_s_fu_320_ap_start_reg;
reg    grp_exp_32_10_s_fu_337_ap_start_reg;
reg    grp_exp_32_10_s_fu_354_ap_start_reg;
reg   [7:0] q_patch_unadjusted_fu_160;
wire   [7:0] q_patch_unadjusted_2_fu_1223_p2;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg    ap_loop_init_pp0_iter2_reg;
reg   [7:0] ap_sig_allocacmp_q_patch_unadjusted_load;
reg   [2:0] q_patch_unadjusted_offset_fu_164;
wire   [2:0] add_ln167_fu_486_p2;
reg   [2:0] ap_sig_allocacmp_q_patch_unadjusted_offset_load;
reg   [7:0] k_patch_fu_168;
wire   [7:0] select_ln165_2_fu_659_p3;
reg   [7:0] ap_sig_allocacmp_k_patch_load;
reg   [10:0] indvar_flatten_fu_172;
wire   [10:0] select_ln165_3_fu_498_p3;
reg   [10:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [5:0] q_patch_unadjusted_block_fu_176;
wire   [5:0] select_ln163_4_fu_639_p3;
reg   [5:0] ap_sig_allocacmp_q_patch_unadjusted_block_load;
reg   [7:0] q_patch_unadjusted_1_fu_180;
wire   [7:0] select_ln163_3_fu_632_p3;
reg   [7:0] ap_sig_allocacmp_q_patch_unadjusted_1_load;
reg   [14:0] indvar_flatten20_fu_184;
wire   [14:0] add_ln163_fu_433_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten20_load;
reg   [127:0] attn_blocks_0_2_fu_188;
wire   [127:0] trunc_ln182_fu_521_p1;
reg   [127:0] attn_blocks_1_2_fu_192;
reg   [127:0] attn_blocks_2_2_fu_196;
reg   [127:0] attn_blocks_3_2_fu_200;
reg   [31:0] softmax_sums_V_fu_204;
reg   [31:0] ap_sig_allocacmp_softmax_sums_V_load;
reg   [31:0] softmax_sums_V_1_fu_208;
reg   [31:0] ap_sig_allocacmp_softmax_sums_V_1_load;
reg   [31:0] softmax_sums_V_2_fu_212;
reg   [31:0] ap_sig_allocacmp_softmax_sums_V_2_load;
reg   [31:0] softmax_sums_V_3_fu_216;
reg   [31:0] ap_sig_allocacmp_softmax_sums_V_3_load;
reg   [31:0] softmax_sums_V_4_fu_220;
reg   [31:0] ap_sig_allocacmp_softmax_sums_V_4_load;
reg   [31:0] softmax_sums_V_5_fu_224;
reg   [31:0] ap_sig_allocacmp_softmax_sums_V_5_load;
reg   [31:0] softmax_sums_V_6_fu_228;
reg   [31:0] ap_sig_allocacmp_softmax_sums_V_6_load;
reg   [31:0] softmax_sums_V_7_fu_232;
reg   [31:0] ap_sig_allocacmp_softmax_sums_V_7_load;
reg   [31:0] softmax_sums_V_8_fu_236;
reg   [31:0] ap_sig_allocacmp_softmax_sums_V_8_load;
reg   [31:0] softmax_sums_V_9_fu_240;
reg   [31:0] ap_sig_allocacmp_softmax_sums_V_9_load;
reg   [31:0] softmax_sums_V_10_fu_244;
reg   [31:0] ap_sig_allocacmp_softmax_sums_V_10_load;
reg   [31:0] softmax_sums_V_11_fu_248;
reg   [31:0] ap_sig_allocacmp_softmax_sums_V_11_load;
reg   [31:0] softmax_biases_V_fu_252;
reg   [31:0] ap_sig_allocacmp_softmax_biases_V_load;
reg   [31:0] softmax_biases_V_1_fu_256;
reg   [31:0] ap_sig_allocacmp_softmax_biases_V_1_load;
reg   [31:0] softmax_biases_V_2_fu_260;
reg   [31:0] ap_sig_allocacmp_softmax_biases_V_2_load;
reg   [31:0] softmax_biases_V_3_fu_264;
reg   [31:0] ap_sig_allocacmp_softmax_biases_V_3_load;
reg   [31:0] softmax_biases_V_4_fu_268;
reg   [31:0] ap_sig_allocacmp_softmax_biases_V_4_load;
reg   [31:0] softmax_biases_V_5_fu_272;
reg   [31:0] ap_sig_allocacmp_softmax_biases_V_5_load;
reg   [31:0] softmax_biases_V_6_fu_276;
reg   [31:0] ap_sig_allocacmp_softmax_biases_V_6_load;
reg   [31:0] softmax_biases_V_7_fu_280;
reg   [31:0] ap_sig_allocacmp_softmax_biases_V_7_load;
reg   [31:0] softmax_biases_V_8_fu_284;
reg   [31:0] ap_sig_allocacmp_softmax_biases_V_8_load;
reg   [31:0] softmax_biases_V_9_fu_288;
reg   [31:0] ap_sig_allocacmp_softmax_biases_V_9_load;
reg   [31:0] softmax_biases_V_10_fu_292;
reg   [31:0] ap_sig_allocacmp_softmax_biases_V_10_load;
reg   [31:0] softmax_biases_V_11_fu_296;
reg   [31:0] ap_sig_allocacmp_softmax_biases_V_11_load;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln167_fu_454_p2;
wire   [0:0] xor_ln163_fu_448_p2;
wire   [0:0] or_ln165_fu_466_p2;
wire   [10:0] add_ln165_1_fu_492_p2;
wire   [7:0] q_patch_unadjusted_base_fu_587_p2;
wire   [5:0] q_patch_unadjusted_block_2_fu_593_p2;
wire   [0:0] cmp90_mid1_fu_613_p2;
wire   [0:0] cmp9023_fu_619_p2;
wire   [7:0] select_ln163_fu_599_p3;
wire   [7:0] select_ln163_1_fu_606_p3;
wire   [7:0] add_ln165_fu_646_p2;
wire   [7:0] select_ln165_1_fu_652_p3;
wire   [7:0] zext_ln167_1_fu_670_p1;
wire   [31:0] attn_head_V_fu_710_p1;
wire   [31:0] attn_head_V_fu_710_p2;
wire   [31:0] attn_head_V_fu_710_p3;
wire   [31:0] attn_head_V_fu_710_p4;
wire   [31:0] curr_softmax_bias_V_fu_736_p6;
wire  signed [31:0] curr_softmax_bias_V_12_fu_750_p3;
wire  signed [31:0] attn_head_V_fu_710_p6;
wire  signed [32:0] sext_ln813_fu_758_p1;
wire  signed [32:0] sext_ln813_39_fu_762_p1;
wire   [32:0] ret_V_fu_766_p2;
wire   [31:0] exp_arg_V_fu_780_p1;
wire   [31:0] exp_arg_V_1_fu_784_p2;
wire   [31:0] attn_head_V_1_fu_847_p1;
wire   [31:0] attn_head_V_1_fu_847_p2;
wire   [31:0] attn_head_V_1_fu_847_p3;
wire   [31:0] attn_head_V_1_fu_847_p4;
wire   [31:0] curr_softmax_bias_V_4_fu_873_p6;
wire  signed [31:0] curr_softmax_bias_V_14_fu_887_p3;
wire  signed [31:0] attn_head_V_1_fu_847_p6;
wire  signed [32:0] sext_ln813_40_fu_895_p1;
wire  signed [32:0] sext_ln813_41_fu_899_p1;
wire   [32:0] ret_V_251_fu_903_p2;
wire   [31:0] exp_arg_V_3_fu_917_p1;
wire   [31:0] exp_arg_V_4_fu_921_p2;
wire   [31:0] attn_head_V_2_fu_984_p1;
wire   [31:0] attn_head_V_2_fu_984_p2;
wire   [31:0] attn_head_V_2_fu_984_p3;
wire   [31:0] attn_head_V_2_fu_984_p4;
wire   [31:0] curr_softmax_bias_V_8_fu_1010_p6;
wire  signed [31:0] curr_softmax_bias_V_16_fu_1024_p3;
wire  signed [31:0] attn_head_V_2_fu_984_p6;
wire  signed [32:0] sext_ln813_42_fu_1032_p1;
wire  signed [32:0] sext_ln813_43_fu_1036_p1;
wire   [32:0] ret_V_252_fu_1040_p2;
wire   [31:0] exp_arg_V_6_fu_1054_p1;
wire   [31:0] exp_arg_V_7_fu_1058_p2;
wire   [0:0] icmp_ln220_fu_1081_p2;
wire   [7:0] add_ln220_fu_1093_p2;
wire   [0:0] xor_ln220_fu_1087_p2;
wire   [8:0] zext_ln167_fu_666_p1;
wire  signed [8:0] sext_ln220_fu_1099_p1;
wire   [0:0] select_ln163_2_fu_625_p3;
wire   [8:0] q_patch_fu_1103_p3;
wire   [0:0] or_ln221_fu_1111_p2;
wire   [0:0] icmp_ln221_fu_1117_p2;
wire   [2:0] zext_ln222_fu_1129_p1;
wire   [2:0] add_ln222_fu_1133_p2;
wire  signed [7:0] sext_ln222_fu_1139_p1;
wire   [7:0] select_ln222_fu_1143_p3;
wire   [31:0] tmp_s_fu_1196_p1;
wire   [31:0] tmp_s_fu_1196_p2;
wire   [31:0] tmp_s_fu_1196_p3;
wire   [31:0] tmp_s_fu_1196_p4;
wire   [31:0] tmp_s_fu_1196_p6;
wire  signed [31:0] curr_softmax_sum_V_15_fu_1372_p3;
wire   [30:0] r_V_544_fu_1388_p0;
wire   [53:0] r_V_544_fu_1388_p2;
wire   [31:0] trunc_ln_fu_1394_p4;
wire   [31:0] zext_ln1190_fu_1378_p1;
wire   [31:0] curr_softmax_sum_V_2_fu_1404_p2;
wire   [31:0] curr_softmax_sum_V_3_fu_1410_p2;
wire  signed [31:0] curr_softmax_sum_V_17_fu_1444_p3;
wire   [30:0] r_V_546_fu_1460_p0;
wire   [53:0] r_V_546_fu_1460_p2;
wire   [31:0] trunc_ln818_s_fu_1466_p4;
wire   [31:0] zext_ln1190_1_fu_1450_p1;
wire   [31:0] curr_softmax_sum_V_7_fu_1476_p2;
wire   [31:0] curr_softmax_sum_V_8_fu_1482_p2;
wire  signed [31:0] curr_softmax_sum_V_19_fu_1516_p3;
wire   [30:0] r_V_548_fu_1532_p0;
wire   [53:0] r_V_548_fu_1532_p2;
wire   [31:0] trunc_ln818_1_fu_1538_p4;
wire   [31:0] zext_ln1190_2_fu_1522_p1;
wire   [31:0] curr_softmax_sum_V_12_fu_1548_p2;
wire   [31:0] curr_softmax_sum_V_13_fu_1554_p2;
wire   [191:0] tmp_186_fu_1588_p7;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [53:0] r_V_544_fu_1388_p00;
wire   [53:0] r_V_546_fu_1460_p00;
wire   [53:0] r_V_548_fu_1532_p00;
reg    ap_condition_1542;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 grp_exp_32_10_s_fu_320_ap_start_reg = 1'b0;
#0 grp_exp_32_10_s_fu_337_ap_start_reg = 1'b0;
#0 grp_exp_32_10_s_fu_354_ap_start_reg = 1'b0;
end

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_320(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_320_ap_start),
    .ap_done(grp_exp_32_10_s_fu_320_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_320_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_320_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_320_ap_ce),
    .x(grp_exp_32_10_s_fu_320_x),
    .ap_return(grp_exp_32_10_s_fu_320_ap_return)
);

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_337(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_337_ap_start),
    .ap_done(grp_exp_32_10_s_fu_337_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_337_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_337_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_337_ap_ce),
    .x(grp_exp_32_10_s_fu_337_x),
    .ap_return(grp_exp_32_10_s_fu_337_ap_return)
);

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_354_ap_start),
    .ap_done(grp_exp_32_10_s_fu_354_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_354_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_354_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_354_ap_ce),
    .x(grp_exp_32_10_s_fu_354_x),
    .ap_return(grp_exp_32_10_s_fu_354_ap_return)
);

ViT_act_recip_fixed_32_10_s grp_recip_fixed_32_10_s_fu_371(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(grp_recip_fixed_32_10_s_fu_371_x),
    .ap_return(grp_recip_fixed_32_10_s_fu_371_ap_return),
    .ap_ce(grp_recip_fixed_32_10_s_fu_371_ap_ce)
);

ViT_act_recip_fixed_32_10_s grp_recip_fixed_32_10_s_fu_376(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(grp_recip_fixed_32_10_s_fu_376_x),
    .ap_return(grp_recip_fixed_32_10_s_fu_376_ap_return),
    .ap_ce(grp_recip_fixed_32_10_s_fu_376_ap_ce)
);

ViT_act_recip_fixed_32_10_s grp_recip_fixed_32_10_s_fu_381(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(grp_recip_fixed_32_10_s_fu_381_x),
    .ap_return(grp_recip_fixed_32_10_s_fu_381_ap_return),
    .ap_ce(grp_recip_fixed_32_10_s_fu_381_ap_ce)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U915(
    .din0(attn_head_V_fu_710_p1),
    .din1(attn_head_V_fu_710_p2),
    .din2(attn_head_V_fu_710_p3),
    .din3(attn_head_V_fu_710_p4),
    .din4(trunc_ln189_fu_691_p1),
    .dout(attn_head_V_fu_710_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U916(
    .din0(ap_sig_allocacmp_softmax_biases_V_load),
    .din1(ap_sig_allocacmp_softmax_biases_V_3_load),
    .din2(ap_sig_allocacmp_softmax_biases_V_6_load),
    .din3(ap_sig_allocacmp_softmax_biases_V_9_load),
    .din4(trunc_ln189_fu_691_p1),
    .dout(curr_softmax_bias_V_fu_736_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U917(
    .din0(attn_head_V_1_fu_847_p1),
    .din1(attn_head_V_1_fu_847_p2),
    .din2(attn_head_V_1_fu_847_p3),
    .din3(attn_head_V_1_fu_847_p4),
    .din4(trunc_ln189_fu_691_p1),
    .dout(attn_head_V_1_fu_847_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U918(
    .din0(ap_sig_allocacmp_softmax_biases_V_1_load),
    .din1(ap_sig_allocacmp_softmax_biases_V_4_load),
    .din2(ap_sig_allocacmp_softmax_biases_V_7_load),
    .din3(ap_sig_allocacmp_softmax_biases_V_10_load),
    .din4(trunc_ln189_fu_691_p1),
    .dout(curr_softmax_bias_V_4_fu_873_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U919(
    .din0(attn_head_V_2_fu_984_p1),
    .din1(attn_head_V_2_fu_984_p2),
    .din2(attn_head_V_2_fu_984_p3),
    .din3(attn_head_V_2_fu_984_p4),
    .din4(trunc_ln189_fu_691_p1),
    .dout(attn_head_V_2_fu_984_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U920(
    .din0(ap_sig_allocacmp_softmax_biases_V_2_load),
    .din1(ap_sig_allocacmp_softmax_biases_V_5_load),
    .din2(ap_sig_allocacmp_softmax_biases_V_8_load),
    .din3(ap_sig_allocacmp_softmax_biases_V_11_load),
    .din4(trunc_ln189_fu_691_p1),
    .dout(curr_softmax_bias_V_8_fu_1010_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U921(
    .din0(tmp_s_fu_1196_p1),
    .din1(tmp_s_fu_1196_p2),
    .din2(tmp_s_fu_1196_p3),
    .din3(tmp_s_fu_1196_p4),
    .din4(trunc_ln189_fu_691_p1),
    .dout(tmp_s_fu_1196_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U922(
    .din0(ap_sig_allocacmp_softmax_sums_V_load),
    .din1(ap_sig_allocacmp_softmax_sums_V_3_load),
    .din2(ap_sig_allocacmp_softmax_sums_V_6_load),
    .din3(ap_sig_allocacmp_softmax_sums_V_9_load),
    .din4(trunc_ln189_reg_1860_pp0_iter6_reg),
    .dout(curr_softmax_sum_V_fu_1309_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U923(
    .din0(ap_sig_allocacmp_softmax_sums_V_1_load),
    .din1(ap_sig_allocacmp_softmax_sums_V_4_load),
    .din2(ap_sig_allocacmp_softmax_sums_V_7_load),
    .din3(ap_sig_allocacmp_softmax_sums_V_10_load),
    .din4(trunc_ln189_reg_1860_pp0_iter6_reg),
    .dout(curr_softmax_sum_V_5_fu_1334_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U924(
    .din0(ap_sig_allocacmp_softmax_sums_V_2_load),
    .din1(ap_sig_allocacmp_softmax_sums_V_5_load),
    .din2(ap_sig_allocacmp_softmax_sums_V_8_load),
    .din3(ap_sig_allocacmp_softmax_sums_V_11_load),
    .din4(trunc_ln189_reg_1860_pp0_iter6_reg),
    .dout(curr_softmax_sum_V_10_fu_1359_p6)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U925(
    .din0(r_V_544_fu_1388_p0),
    .din1(curr_softmax_sum_V_15_fu_1372_p3),
    .dout(r_V_544_fu_1388_p2)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U926(
    .din0(r_V_546_fu_1460_p0),
    .din1(curr_softmax_sum_V_17_fu_1444_p3),
    .dout(r_V_546_fu_1460_p2)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U927(
    .din0(r_V_548_fu_1532_p0),
    .din1(curr_softmax_sum_V_19_fu_1516_p3),
    .dout(r_V_548_fu_1532_p2)
);

ViT_act_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter57_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_320_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_exp_32_10_s_fu_320_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_320_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_320_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_337_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_exp_32_10_s_fu_337_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_337_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_337_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_354_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_exp_32_10_s_fu_354_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_354_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_354_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1542)) begin
        if ((icmp_ln163_fu_427_p2 == 1'd0)) begin
            indvar_flatten20_fu_184 <= add_ln163_fu_433_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten20_fu_184 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1542)) begin
        if ((icmp_ln163_fu_427_p2 == 1'd0)) begin
            indvar_flatten_fu_172 <= select_ln165_3_fu_498_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_172 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_patch_fu_168 <= select_ln165_2_fu_659_p3;
    end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    q_patch_unadjusted_1_fu_180 <= select_ln163_3_fu_632_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    q_patch_unadjusted_block_fu_176 <= select_ln163_4_fu_639_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    q_patch_unadjusted_fu_160 <= q_patch_unadjusted_2_fu_1223_p2;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_1542)) begin
    if ((icmp_ln163_fu_427_p2 == 1'd0)) begin
        q_patch_unadjusted_offset_fu_164 <= add_ln167_fu_486_p2;
    end else if ((ap_loop_init == 1'b1)) begin
        q_patch_unadjusted_offset_fu_164 <= 3'd0;
    end
end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln163_fu_427_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln163_reg_1836 <= and_ln163_fu_460_p2;
        icmp_ln165_reg_1827 <= icmp_ln165_fu_442_p2;
        icmp_ln175_reg_1848 <= icmp_ln175_fu_480_p2;
        select_ln165_reg_1842 <= select_ln165_fu_472_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln163_reg_1836_pp0_iter1_reg <= and_ln163_reg_1836;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
        icmp_ln165_reg_1827_pp0_iter1_reg <= icmp_ln165_reg_1827;
        icmp_ln175_reg_1848_pp0_iter1_reg <= icmp_ln175_reg_1848;
        select_ln165_reg_1842_pp0_iter1_reg <= select_ln165_reg_1842;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln221_reg_1909 <= and_ln221_fu_1123_p2;
        and_ln221_reg_1909_pp0_iter10_reg <= and_ln221_reg_1909_pp0_iter9_reg;
        and_ln221_reg_1909_pp0_iter11_reg <= and_ln221_reg_1909_pp0_iter10_reg;
        and_ln221_reg_1909_pp0_iter12_reg <= and_ln221_reg_1909_pp0_iter11_reg;
        and_ln221_reg_1909_pp0_iter13_reg <= and_ln221_reg_1909_pp0_iter12_reg;
        and_ln221_reg_1909_pp0_iter14_reg <= and_ln221_reg_1909_pp0_iter13_reg;
        and_ln221_reg_1909_pp0_iter15_reg <= and_ln221_reg_1909_pp0_iter14_reg;
        and_ln221_reg_1909_pp0_iter16_reg <= and_ln221_reg_1909_pp0_iter15_reg;
        and_ln221_reg_1909_pp0_iter17_reg <= and_ln221_reg_1909_pp0_iter16_reg;
        and_ln221_reg_1909_pp0_iter18_reg <= and_ln221_reg_1909_pp0_iter17_reg;
        and_ln221_reg_1909_pp0_iter19_reg <= and_ln221_reg_1909_pp0_iter18_reg;
        and_ln221_reg_1909_pp0_iter20_reg <= and_ln221_reg_1909_pp0_iter19_reg;
        and_ln221_reg_1909_pp0_iter21_reg <= and_ln221_reg_1909_pp0_iter20_reg;
        and_ln221_reg_1909_pp0_iter22_reg <= and_ln221_reg_1909_pp0_iter21_reg;
        and_ln221_reg_1909_pp0_iter23_reg <= and_ln221_reg_1909_pp0_iter22_reg;
        and_ln221_reg_1909_pp0_iter24_reg <= and_ln221_reg_1909_pp0_iter23_reg;
        and_ln221_reg_1909_pp0_iter25_reg <= and_ln221_reg_1909_pp0_iter24_reg;
        and_ln221_reg_1909_pp0_iter26_reg <= and_ln221_reg_1909_pp0_iter25_reg;
        and_ln221_reg_1909_pp0_iter27_reg <= and_ln221_reg_1909_pp0_iter26_reg;
        and_ln221_reg_1909_pp0_iter28_reg <= and_ln221_reg_1909_pp0_iter27_reg;
        and_ln221_reg_1909_pp0_iter29_reg <= and_ln221_reg_1909_pp0_iter28_reg;
        and_ln221_reg_1909_pp0_iter30_reg <= and_ln221_reg_1909_pp0_iter29_reg;
        and_ln221_reg_1909_pp0_iter31_reg <= and_ln221_reg_1909_pp0_iter30_reg;
        and_ln221_reg_1909_pp0_iter32_reg <= and_ln221_reg_1909_pp0_iter31_reg;
        and_ln221_reg_1909_pp0_iter33_reg <= and_ln221_reg_1909_pp0_iter32_reg;
        and_ln221_reg_1909_pp0_iter34_reg <= and_ln221_reg_1909_pp0_iter33_reg;
        and_ln221_reg_1909_pp0_iter35_reg <= and_ln221_reg_1909_pp0_iter34_reg;
        and_ln221_reg_1909_pp0_iter36_reg <= and_ln221_reg_1909_pp0_iter35_reg;
        and_ln221_reg_1909_pp0_iter37_reg <= and_ln221_reg_1909_pp0_iter36_reg;
        and_ln221_reg_1909_pp0_iter38_reg <= and_ln221_reg_1909_pp0_iter37_reg;
        and_ln221_reg_1909_pp0_iter39_reg <= and_ln221_reg_1909_pp0_iter38_reg;
        and_ln221_reg_1909_pp0_iter3_reg <= and_ln221_reg_1909;
        and_ln221_reg_1909_pp0_iter40_reg <= and_ln221_reg_1909_pp0_iter39_reg;
        and_ln221_reg_1909_pp0_iter41_reg <= and_ln221_reg_1909_pp0_iter40_reg;
        and_ln221_reg_1909_pp0_iter42_reg <= and_ln221_reg_1909_pp0_iter41_reg;
        and_ln221_reg_1909_pp0_iter43_reg <= and_ln221_reg_1909_pp0_iter42_reg;
        and_ln221_reg_1909_pp0_iter44_reg <= and_ln221_reg_1909_pp0_iter43_reg;
        and_ln221_reg_1909_pp0_iter45_reg <= and_ln221_reg_1909_pp0_iter44_reg;
        and_ln221_reg_1909_pp0_iter46_reg <= and_ln221_reg_1909_pp0_iter45_reg;
        and_ln221_reg_1909_pp0_iter47_reg <= and_ln221_reg_1909_pp0_iter46_reg;
        and_ln221_reg_1909_pp0_iter48_reg <= and_ln221_reg_1909_pp0_iter47_reg;
        and_ln221_reg_1909_pp0_iter49_reg <= and_ln221_reg_1909_pp0_iter48_reg;
        and_ln221_reg_1909_pp0_iter4_reg <= and_ln221_reg_1909_pp0_iter3_reg;
        and_ln221_reg_1909_pp0_iter50_reg <= and_ln221_reg_1909_pp0_iter49_reg;
        and_ln221_reg_1909_pp0_iter51_reg <= and_ln221_reg_1909_pp0_iter50_reg;
        and_ln221_reg_1909_pp0_iter52_reg <= and_ln221_reg_1909_pp0_iter51_reg;
        and_ln221_reg_1909_pp0_iter53_reg <= and_ln221_reg_1909_pp0_iter52_reg;
        and_ln221_reg_1909_pp0_iter54_reg <= and_ln221_reg_1909_pp0_iter53_reg;
        and_ln221_reg_1909_pp0_iter55_reg <= and_ln221_reg_1909_pp0_iter54_reg;
        and_ln221_reg_1909_pp0_iter56_reg <= and_ln221_reg_1909_pp0_iter55_reg;
        and_ln221_reg_1909_pp0_iter57_reg <= and_ln221_reg_1909_pp0_iter56_reg;
        and_ln221_reg_1909_pp0_iter5_reg <= and_ln221_reg_1909_pp0_iter4_reg;
        and_ln221_reg_1909_pp0_iter6_reg <= and_ln221_reg_1909_pp0_iter5_reg;
        and_ln221_reg_1909_pp0_iter7_reg <= and_ln221_reg_1909_pp0_iter6_reg;
        and_ln221_reg_1909_pp0_iter8_reg <= and_ln221_reg_1909_pp0_iter7_reg;
        and_ln221_reg_1909_pp0_iter9_reg <= and_ln221_reg_1909_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        cmp50_reg_1853 <= cmp50_fu_685_p2;
        cmp50_reg_1853_pp0_iter3_reg <= cmp50_reg_1853;
        cmp50_reg_1853_pp0_iter4_reg <= cmp50_reg_1853_pp0_iter3_reg;
        cmp50_reg_1853_pp0_iter5_reg <= cmp50_reg_1853_pp0_iter4_reg;
        cmp50_reg_1853_pp0_iter6_reg <= cmp50_reg_1853_pp0_iter5_reg;
        cmp50_reg_1853_pp0_iter7_reg <= cmp50_reg_1853_pp0_iter6_reg;
        curr_softmax_bias_V_13_reg_1872 <= curr_softmax_bias_V_13_fu_799_p3;
        curr_softmax_bias_V_13_reg_1872_pp0_iter10_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter9_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter11_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter10_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter12_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter11_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter13_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter12_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter14_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter13_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter15_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter14_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter16_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter15_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter17_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter16_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter18_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter17_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter19_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter18_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter20_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter19_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter21_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter20_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter22_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter21_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter23_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter22_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter24_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter23_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter25_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter24_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter26_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter25_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter27_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter26_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter28_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter27_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter29_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter28_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter30_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter29_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter31_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter30_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter32_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter31_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter33_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter32_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter34_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter33_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter35_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter34_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter36_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter35_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter37_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter36_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter38_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter37_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter39_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter38_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter3_reg <= curr_softmax_bias_V_13_reg_1872;
        curr_softmax_bias_V_13_reg_1872_pp0_iter40_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter39_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter41_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter40_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter42_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter41_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter43_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter42_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter44_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter43_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter45_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter44_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter46_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter45_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter47_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter46_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter48_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter47_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter49_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter48_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter3_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter50_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter49_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter51_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter50_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter52_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter51_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter53_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter52_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter54_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter53_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter55_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter54_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter56_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter55_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter57_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter56_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter5_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter6_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter5_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter7_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter6_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter8_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter7_reg;
        curr_softmax_bias_V_13_reg_1872_pp0_iter9_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter8_reg;
        curr_softmax_bias_V_15_reg_1886 <= curr_softmax_bias_V_15_fu_936_p3;
        curr_softmax_bias_V_15_reg_1886_pp0_iter10_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter9_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter11_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter10_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter12_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter11_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter13_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter12_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter14_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter13_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter15_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter14_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter16_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter15_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter17_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter16_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter18_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter17_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter19_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter18_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter20_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter19_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter21_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter20_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter22_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter21_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter23_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter22_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter24_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter23_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter25_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter24_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter26_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter25_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter27_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter26_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter28_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter27_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter29_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter28_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter30_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter29_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter31_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter30_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter32_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter31_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter33_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter32_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter34_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter33_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter35_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter34_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter36_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter35_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter37_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter36_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter38_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter37_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter39_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter38_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter3_reg <= curr_softmax_bias_V_15_reg_1886;
        curr_softmax_bias_V_15_reg_1886_pp0_iter40_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter39_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter41_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter40_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter42_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter41_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter43_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter42_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter44_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter43_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter45_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter44_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter46_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter45_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter47_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter46_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter48_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter47_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter49_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter48_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter3_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter50_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter49_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter51_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter50_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter52_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter51_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter53_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter52_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter54_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter53_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter55_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter54_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter56_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter55_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter57_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter56_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter5_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter6_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter5_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter7_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter6_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter8_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter7_reg;
        curr_softmax_bias_V_15_reg_1886_pp0_iter9_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter8_reg;
        curr_softmax_bias_V_17_reg_1900 <= curr_softmax_bias_V_17_fu_1073_p3;
        curr_softmax_bias_V_17_reg_1900_pp0_iter10_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter9_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter11_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter10_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter12_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter11_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter13_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter12_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter14_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter13_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter15_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter14_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter16_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter15_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter17_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter16_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter18_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter17_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter19_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter18_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter20_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter19_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter21_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter20_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter22_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter21_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter23_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter22_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter24_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter23_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter25_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter24_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter26_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter25_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter27_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter26_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter28_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter27_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter29_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter28_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter30_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter29_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter31_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter30_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter32_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter31_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter33_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter32_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter34_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter33_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter35_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter34_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter36_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter35_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter37_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter36_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter38_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter37_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter39_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter38_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter3_reg <= curr_softmax_bias_V_17_reg_1900;
        curr_softmax_bias_V_17_reg_1900_pp0_iter40_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter39_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter41_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter40_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter42_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter41_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter43_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter42_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter44_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter43_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter45_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter44_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter46_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter45_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter47_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter46_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter48_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter47_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter49_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter48_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter3_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter50_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter49_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter51_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter50_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter52_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter51_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter53_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter52_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter54_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter53_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter55_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter54_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter56_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter55_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter57_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter56_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter5_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter6_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter5_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter7_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter6_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter8_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter7_reg;
        curr_softmax_bias_V_17_reg_1900_pp0_iter9_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter8_reg;
        exp_V_1_reg_1933 <= grp_exp_32_10_s_fu_337_ap_return;
        exp_V_2_reg_1944 <= grp_exp_32_10_s_fu_354_ap_return;
        exp_V_reg_1922 <= grp_exp_32_10_s_fu_320_ap_return;
        icmp_ln222_reg_1913_pp0_iter10_reg <= icmp_ln222_reg_1913_pp0_iter9_reg;
        icmp_ln222_reg_1913_pp0_iter11_reg <= icmp_ln222_reg_1913_pp0_iter10_reg;
        icmp_ln222_reg_1913_pp0_iter12_reg <= icmp_ln222_reg_1913_pp0_iter11_reg;
        icmp_ln222_reg_1913_pp0_iter13_reg <= icmp_ln222_reg_1913_pp0_iter12_reg;
        icmp_ln222_reg_1913_pp0_iter14_reg <= icmp_ln222_reg_1913_pp0_iter13_reg;
        icmp_ln222_reg_1913_pp0_iter15_reg <= icmp_ln222_reg_1913_pp0_iter14_reg;
        icmp_ln222_reg_1913_pp0_iter16_reg <= icmp_ln222_reg_1913_pp0_iter15_reg;
        icmp_ln222_reg_1913_pp0_iter17_reg <= icmp_ln222_reg_1913_pp0_iter16_reg;
        icmp_ln222_reg_1913_pp0_iter18_reg <= icmp_ln222_reg_1913_pp0_iter17_reg;
        icmp_ln222_reg_1913_pp0_iter19_reg <= icmp_ln222_reg_1913_pp0_iter18_reg;
        icmp_ln222_reg_1913_pp0_iter20_reg <= icmp_ln222_reg_1913_pp0_iter19_reg;
        icmp_ln222_reg_1913_pp0_iter21_reg <= icmp_ln222_reg_1913_pp0_iter20_reg;
        icmp_ln222_reg_1913_pp0_iter22_reg <= icmp_ln222_reg_1913_pp0_iter21_reg;
        icmp_ln222_reg_1913_pp0_iter23_reg <= icmp_ln222_reg_1913_pp0_iter22_reg;
        icmp_ln222_reg_1913_pp0_iter24_reg <= icmp_ln222_reg_1913_pp0_iter23_reg;
        icmp_ln222_reg_1913_pp0_iter25_reg <= icmp_ln222_reg_1913_pp0_iter24_reg;
        icmp_ln222_reg_1913_pp0_iter26_reg <= icmp_ln222_reg_1913_pp0_iter25_reg;
        icmp_ln222_reg_1913_pp0_iter27_reg <= icmp_ln222_reg_1913_pp0_iter26_reg;
        icmp_ln222_reg_1913_pp0_iter28_reg <= icmp_ln222_reg_1913_pp0_iter27_reg;
        icmp_ln222_reg_1913_pp0_iter29_reg <= icmp_ln222_reg_1913_pp0_iter28_reg;
        icmp_ln222_reg_1913_pp0_iter30_reg <= icmp_ln222_reg_1913_pp0_iter29_reg;
        icmp_ln222_reg_1913_pp0_iter31_reg <= icmp_ln222_reg_1913_pp0_iter30_reg;
        icmp_ln222_reg_1913_pp0_iter32_reg <= icmp_ln222_reg_1913_pp0_iter31_reg;
        icmp_ln222_reg_1913_pp0_iter33_reg <= icmp_ln222_reg_1913_pp0_iter32_reg;
        icmp_ln222_reg_1913_pp0_iter34_reg <= icmp_ln222_reg_1913_pp0_iter33_reg;
        icmp_ln222_reg_1913_pp0_iter35_reg <= icmp_ln222_reg_1913_pp0_iter34_reg;
        icmp_ln222_reg_1913_pp0_iter36_reg <= icmp_ln222_reg_1913_pp0_iter35_reg;
        icmp_ln222_reg_1913_pp0_iter37_reg <= icmp_ln222_reg_1913_pp0_iter36_reg;
        icmp_ln222_reg_1913_pp0_iter38_reg <= icmp_ln222_reg_1913_pp0_iter37_reg;
        icmp_ln222_reg_1913_pp0_iter39_reg <= icmp_ln222_reg_1913_pp0_iter38_reg;
        icmp_ln222_reg_1913_pp0_iter3_reg <= icmp_ln222_reg_1913;
        icmp_ln222_reg_1913_pp0_iter40_reg <= icmp_ln222_reg_1913_pp0_iter39_reg;
        icmp_ln222_reg_1913_pp0_iter41_reg <= icmp_ln222_reg_1913_pp0_iter40_reg;
        icmp_ln222_reg_1913_pp0_iter42_reg <= icmp_ln222_reg_1913_pp0_iter41_reg;
        icmp_ln222_reg_1913_pp0_iter43_reg <= icmp_ln222_reg_1913_pp0_iter42_reg;
        icmp_ln222_reg_1913_pp0_iter44_reg <= icmp_ln222_reg_1913_pp0_iter43_reg;
        icmp_ln222_reg_1913_pp0_iter45_reg <= icmp_ln222_reg_1913_pp0_iter44_reg;
        icmp_ln222_reg_1913_pp0_iter46_reg <= icmp_ln222_reg_1913_pp0_iter45_reg;
        icmp_ln222_reg_1913_pp0_iter47_reg <= icmp_ln222_reg_1913_pp0_iter46_reg;
        icmp_ln222_reg_1913_pp0_iter48_reg <= icmp_ln222_reg_1913_pp0_iter47_reg;
        icmp_ln222_reg_1913_pp0_iter49_reg <= icmp_ln222_reg_1913_pp0_iter48_reg;
        icmp_ln222_reg_1913_pp0_iter4_reg <= icmp_ln222_reg_1913_pp0_iter3_reg;
        icmp_ln222_reg_1913_pp0_iter50_reg <= icmp_ln222_reg_1913_pp0_iter49_reg;
        icmp_ln222_reg_1913_pp0_iter51_reg <= icmp_ln222_reg_1913_pp0_iter50_reg;
        icmp_ln222_reg_1913_pp0_iter52_reg <= icmp_ln222_reg_1913_pp0_iter51_reg;
        icmp_ln222_reg_1913_pp0_iter53_reg <= icmp_ln222_reg_1913_pp0_iter52_reg;
        icmp_ln222_reg_1913_pp0_iter54_reg <= icmp_ln222_reg_1913_pp0_iter53_reg;
        icmp_ln222_reg_1913_pp0_iter55_reg <= icmp_ln222_reg_1913_pp0_iter54_reg;
        icmp_ln222_reg_1913_pp0_iter56_reg <= icmp_ln222_reg_1913_pp0_iter55_reg;
        icmp_ln222_reg_1913_pp0_iter57_reg <= icmp_ln222_reg_1913_pp0_iter56_reg;
        icmp_ln222_reg_1913_pp0_iter5_reg <= icmp_ln222_reg_1913_pp0_iter4_reg;
        icmp_ln222_reg_1913_pp0_iter6_reg <= icmp_ln222_reg_1913_pp0_iter5_reg;
        icmp_ln222_reg_1913_pp0_iter7_reg <= icmp_ln222_reg_1913_pp0_iter6_reg;
        icmp_ln222_reg_1913_pp0_iter8_reg <= icmp_ln222_reg_1913_pp0_iter7_reg;
        icmp_ln222_reg_1913_pp0_iter9_reg <= icmp_ln222_reg_1913_pp0_iter8_reg;
        p_Result_80_reg_1881 <= ret_V_251_fu_903_p2[32'd32];
        p_Result_80_reg_1881_pp0_iter3_reg <= p_Result_80_reg_1881;
        p_Result_80_reg_1881_pp0_iter4_reg <= p_Result_80_reg_1881_pp0_iter3_reg;
        p_Result_80_reg_1881_pp0_iter5_reg <= p_Result_80_reg_1881_pp0_iter4_reg;
        p_Result_80_reg_1881_pp0_iter6_reg <= p_Result_80_reg_1881_pp0_iter5_reg;
        p_Result_80_reg_1881_pp0_iter7_reg <= p_Result_80_reg_1881_pp0_iter6_reg;
        p_Result_81_reg_1895 <= ret_V_252_fu_1040_p2[32'd32];
        p_Result_81_reg_1895_pp0_iter3_reg <= p_Result_81_reg_1895;
        p_Result_81_reg_1895_pp0_iter4_reg <= p_Result_81_reg_1895_pp0_iter3_reg;
        p_Result_81_reg_1895_pp0_iter5_reg <= p_Result_81_reg_1895_pp0_iter4_reg;
        p_Result_81_reg_1895_pp0_iter6_reg <= p_Result_81_reg_1895_pp0_iter5_reg;
        p_Result_81_reg_1895_pp0_iter7_reg <= p_Result_81_reg_1895_pp0_iter6_reg;
        p_Result_s_reg_1867 <= ret_V_fu_766_p2[32'd32];
        p_Result_s_reg_1867_pp0_iter3_reg <= p_Result_s_reg_1867;
        p_Result_s_reg_1867_pp0_iter4_reg <= p_Result_s_reg_1867_pp0_iter3_reg;
        p_Result_s_reg_1867_pp0_iter5_reg <= p_Result_s_reg_1867_pp0_iter4_reg;
        p_Result_s_reg_1867_pp0_iter6_reg <= p_Result_s_reg_1867_pp0_iter5_reg;
        p_Result_s_reg_1867_pp0_iter7_reg <= p_Result_s_reg_1867_pp0_iter6_reg;
        trunc_ln189_reg_1860 <= trunc_ln189_fu_691_p1;
        trunc_ln189_reg_1860_pp0_iter3_reg <= trunc_ln189_reg_1860;
        trunc_ln189_reg_1860_pp0_iter4_reg <= trunc_ln189_reg_1860_pp0_iter3_reg;
        trunc_ln189_reg_1860_pp0_iter5_reg <= trunc_ln189_reg_1860_pp0_iter4_reg;
        trunc_ln189_reg_1860_pp0_iter6_reg <= trunc_ln189_reg_1860_pp0_iter5_reg;
        trunc_ln189_reg_1860_pp0_iter7_reg <= trunc_ln189_reg_1860_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_reg_1848 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        attn_blocks_0_2_fu_188 <= trunc_ln182_fu_521_p1;
        attn_blocks_1_2_fu_192 <= {{qxk_stream_dout[255:128]}};
        attn_blocks_2_2_fu_196 <= {{qxk_stream_dout[383:256]}};
        attn_blocks_3_2_fu_200 <= {{qxk_stream_dout[511:384]}};
    end
end

always @ (posedge ap_clk) begin
    if (((cmp50_reg_1853_pp0_iter6_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        curr_softmax_sum_V_10_reg_1939 <= curr_softmax_sum_V_10_fu_1359_p6;
        curr_softmax_sum_V_5_reg_1928 <= curr_softmax_sum_V_5_fu_1334_p6;
        curr_softmax_sum_V_reg_1917 <= curr_softmax_sum_V_fu_1309_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln221_fu_1123_p2))) begin
        icmp_ln222_reg_1913 <= icmp_ln222_fu_1150_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        softmax_biases_V_10_fu_292 <= curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
        softmax_biases_V_11_fu_296 <= curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
        softmax_biases_V_9_fu_288 <= curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        softmax_biases_V_1_fu_256 <= curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
        softmax_biases_V_2_fu_260 <= curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
        softmax_biases_V_fu_252 <= curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        softmax_biases_V_3_fu_264 <= curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
        softmax_biases_V_4_fu_268 <= curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
        softmax_biases_V_5_fu_272 <= curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        softmax_biases_V_6_fu_276 <= curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
        softmax_biases_V_7_fu_280 <= curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
        softmax_biases_V_8_fu_284 <= curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        softmax_sums_V_10_fu_244 <= curr_softmax_sum_V_18_fu_1488_p3;
        softmax_sums_V_11_fu_248 <= curr_softmax_sum_V_20_fu_1560_p3;
        softmax_sums_V_9_fu_240 <= curr_softmax_sum_V_16_fu_1416_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        softmax_sums_V_1_fu_208 <= curr_softmax_sum_V_18_fu_1488_p3;
        softmax_sums_V_2_fu_212 <= curr_softmax_sum_V_20_fu_1560_p3;
        softmax_sums_V_fu_204 <= curr_softmax_sum_V_16_fu_1416_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        softmax_sums_V_3_fu_216 <= curr_softmax_sum_V_16_fu_1416_p3;
        softmax_sums_V_4_fu_220 <= curr_softmax_sum_V_18_fu_1488_p3;
        softmax_sums_V_5_fu_224 <= curr_softmax_sum_V_20_fu_1560_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        softmax_sums_V_6_fu_228 <= curr_softmax_sum_V_16_fu_1416_p3;
        softmax_sums_V_7_fu_232 <= curr_softmax_sum_V_18_fu_1488_p3;
        softmax_sums_V_8_fu_236 <= curr_softmax_sum_V_20_fu_1560_p3;
    end
end

always @ (*) begin
    if (((icmp_ln163_fu_427_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter57_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten20_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten20_load = indvar_flatten20_fu_184;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_172;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_k_patch_load = 8'd0;
    end else begin
        ap_sig_allocacmp_k_patch_load = k_patch_fu_168;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_q_patch_unadjusted_1_load = 8'd0;
    end else begin
        ap_sig_allocacmp_q_patch_unadjusted_1_load = q_patch_unadjusted_1_fu_180;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_q_patch_unadjusted_block_load = 6'd0;
    end else begin
        ap_sig_allocacmp_q_patch_unadjusted_block_load = q_patch_unadjusted_block_fu_176;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_q_patch_unadjusted_load = 8'd0;
    end else begin
        ap_sig_allocacmp_q_patch_unadjusted_load = q_patch_unadjusted_fu_160;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_q_patch_unadjusted_offset_load = 3'd0;
    end else begin
        ap_sig_allocacmp_q_patch_unadjusted_offset_load = q_patch_unadjusted_offset_fu_164;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_biases_V_10_load = curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
    end else begin
        ap_sig_allocacmp_softmax_biases_V_10_load = softmax_biases_V_10_fu_292;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_biases_V_11_load = curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
    end else begin
        ap_sig_allocacmp_softmax_biases_V_11_load = softmax_biases_V_11_fu_296;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_biases_V_1_load = curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
    end else begin
        ap_sig_allocacmp_softmax_biases_V_1_load = softmax_biases_V_1_fu_256;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_biases_V_2_load = curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
    end else begin
        ap_sig_allocacmp_softmax_biases_V_2_load = softmax_biases_V_2_fu_260;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_biases_V_3_load = curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
    end else begin
        ap_sig_allocacmp_softmax_biases_V_3_load = softmax_biases_V_3_fu_264;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_biases_V_4_load = curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
    end else begin
        ap_sig_allocacmp_softmax_biases_V_4_load = softmax_biases_V_4_fu_268;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_biases_V_5_load = curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
    end else begin
        ap_sig_allocacmp_softmax_biases_V_5_load = softmax_biases_V_5_fu_272;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_biases_V_6_load = curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
    end else begin
        ap_sig_allocacmp_softmax_biases_V_6_load = softmax_biases_V_6_fu_276;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_biases_V_7_load = curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
    end else begin
        ap_sig_allocacmp_softmax_biases_V_7_load = softmax_biases_V_7_fu_280;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_biases_V_8_load = curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
    end else begin
        ap_sig_allocacmp_softmax_biases_V_8_load = softmax_biases_V_8_fu_284;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_biases_V_9_load = curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
    end else begin
        ap_sig_allocacmp_softmax_biases_V_9_load = softmax_biases_V_9_fu_288;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter4_reg == 2'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_biases_V_load = curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
    end else begin
        ap_sig_allocacmp_softmax_biases_V_load = softmax_biases_V_fu_252;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_sums_V_10_load = curr_softmax_sum_V_18_fu_1488_p3;
    end else begin
        ap_sig_allocacmp_softmax_sums_V_10_load = softmax_sums_V_10_fu_244;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_sums_V_11_load = curr_softmax_sum_V_20_fu_1560_p3;
    end else begin
        ap_sig_allocacmp_softmax_sums_V_11_load = softmax_sums_V_11_fu_248;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_sums_V_1_load = curr_softmax_sum_V_18_fu_1488_p3;
    end else begin
        ap_sig_allocacmp_softmax_sums_V_1_load = softmax_sums_V_1_fu_208;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_sums_V_2_load = curr_softmax_sum_V_20_fu_1560_p3;
    end else begin
        ap_sig_allocacmp_softmax_sums_V_2_load = softmax_sums_V_2_fu_212;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_sums_V_3_load = curr_softmax_sum_V_16_fu_1416_p3;
    end else begin
        ap_sig_allocacmp_softmax_sums_V_3_load = softmax_sums_V_3_fu_216;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_sums_V_4_load = curr_softmax_sum_V_18_fu_1488_p3;
    end else begin
        ap_sig_allocacmp_softmax_sums_V_4_load = softmax_sums_V_4_fu_220;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_sums_V_5_load = curr_softmax_sum_V_20_fu_1560_p3;
    end else begin
        ap_sig_allocacmp_softmax_sums_V_5_load = softmax_sums_V_5_fu_224;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_sums_V_6_load = curr_softmax_sum_V_16_fu_1416_p3;
    end else begin
        ap_sig_allocacmp_softmax_sums_V_6_load = softmax_sums_V_6_fu_228;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_sums_V_7_load = curr_softmax_sum_V_18_fu_1488_p3;
    end else begin
        ap_sig_allocacmp_softmax_sums_V_7_load = softmax_sums_V_7_fu_232;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_sums_V_8_load = curr_softmax_sum_V_20_fu_1560_p3;
    end else begin
        ap_sig_allocacmp_softmax_sums_V_8_load = softmax_sums_V_8_fu_236;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_sums_V_9_load = curr_softmax_sum_V_16_fu_1416_p3;
    end else begin
        ap_sig_allocacmp_softmax_sums_V_9_load = softmax_sums_V_9_fu_240;
    end
end

always @ (*) begin
    if (((trunc_ln189_reg_1860_pp0_iter7_reg == 2'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_softmax_sums_V_load = curr_softmax_sum_V_16_fu_1416_p3;
    end else begin
        ap_sig_allocacmp_softmax_sums_V_load = softmax_sums_V_fu_204;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op510_write_state59 == 1'b1) & (ap_enable_reg_pp0_iter58 == 1'b1))) begin
        attn_softmax_info_stream_blk_n = attn_softmax_info_stream_full_n;
    end else begin
        attn_softmax_info_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op510_write_state59 == 1'b1) & (ap_enable_reg_pp0_iter58 == 1'b1))) begin
        attn_softmax_info_stream_write = 1'b1;
    end else begin
        attn_softmax_info_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        attn_stream_blk_n = attn_stream_full_n;
    end else begin
        attn_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        attn_stream_write = 1'b1;
    end else begin
        attn_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp188) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_exp_32_10_s_fu_320_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_320_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp209) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_exp_32_10_s_fu_337_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_337_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp230) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_exp_32_10_s_fu_354_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_354_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp312) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_recip_fixed_32_10_s_fu_371_ap_ce = 1'b1;
    end else begin
        grp_recip_fixed_32_10_s_fu_371_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp330) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_recip_fixed_32_10_s_fu_376_ap_ce = 1'b1;
    end else begin
        grp_recip_fixed_32_10_s_fu_376_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp348) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_recip_fixed_32_10_s_fu_381_ap_ce = 1'b1;
    end else begin
        grp_recip_fixed_32_10_s_fu_381_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_reg_1848 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        qxk_stream_blk_n = qxk_stream_empty_n;
    end else begin
        qxk_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_reg_1848 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        qxk_stream_read = 1'b1;
    end else begin
        qxk_stream_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln163_fu_433_p2 = (ap_sig_allocacmp_indvar_flatten20_load + 15'd1);

assign add_ln165_1_fu_492_p2 = (ap_sig_allocacmp_indvar_flatten_load + 11'd1);

assign add_ln165_fu_646_p2 = (select_ln163_fu_599_p3 + 8'd1);

assign add_ln167_fu_486_p2 = (select_ln165_fu_472_p3 + 3'd1);

assign add_ln220_fu_1093_p2 = ($signed(select_ln165_1_fu_652_p3) + $signed(8'd252));

assign add_ln222_fu_1133_p2 = ($signed(zext_ln222_fu_1129_p1) + $signed(3'd7));

assign and_ln163_fu_460_p2 = (xor_ln163_fu_448_p2 & icmp_ln167_fu_454_p2);

assign and_ln221_fu_1123_p2 = (or_ln221_fu_1111_p2 & icmp_ln221_fu_1117_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op510_write_state59 == 1'b1) & (attn_softmax_info_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (attn_stream_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_reg_1848 == 1'd1) & (qxk_stream_empty_n == 1'b0)) | ((ap_start_int == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op510_write_state59 == 1'b1) & (attn_softmax_info_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (attn_stream_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_reg_1848 == 1'd1) & (qxk_stream_empty_n == 1'b0)) | ((ap_start_int == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp188 = ((ap_done_reg == 1'b1) | ((ap_predicate_op510_write_state59 == 1'b1) & (attn_softmax_info_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (attn_stream_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_reg_1848 == 1'd1) & (qxk_stream_empty_n == 1'b0)) | ((ap_start_int == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp209 = ((ap_done_reg == 1'b1) | ((ap_predicate_op510_write_state59 == 1'b1) & (attn_softmax_info_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (attn_stream_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_reg_1848 == 1'd1) & (qxk_stream_empty_n == 1'b0)) | ((ap_start_int == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp230 = ((ap_done_reg == 1'b1) | ((ap_predicate_op510_write_state59 == 1'b1) & (attn_softmax_info_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (attn_stream_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_reg_1848 == 1'd1) & (qxk_stream_empty_n == 1'b0)) | ((ap_start_int == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp312 = ((ap_done_reg == 1'b1) | ((ap_predicate_op510_write_state59 == 1'b1) & (attn_softmax_info_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (attn_stream_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_reg_1848 == 1'd1) & (qxk_stream_empty_n == 1'b0)) | ((ap_start_int == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp330 = ((ap_done_reg == 1'b1) | ((ap_predicate_op510_write_state59 == 1'b1) & (attn_softmax_info_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (attn_stream_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_reg_1848 == 1'd1) & (qxk_stream_empty_n == 1'b0)) | ((ap_start_int == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp348 = ((ap_done_reg == 1'b1) | ((ap_predicate_op510_write_state59 == 1'b1) & (attn_softmax_info_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (attn_stream_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_reg_1848 == 1'd1) & (qxk_stream_empty_n == 1'b0)) | ((ap_start_int == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op510_write_state59 == 1'b1) & (attn_softmax_info_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (attn_stream_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_reg_1848 == 1'd1) & (qxk_stream_empty_n == 1'b0)) | ((ap_start_int == 1'b1) & (ap_done_reg == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call40 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call24 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call30 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call34 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call40 = (ap_done_reg == 1'b1);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28_ignore_call40 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln175_reg_1848 == 1'd1) & (qxk_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call24 = ((icmp_ln175_reg_1848 == 1'd1) & (qxk_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call30 = ((icmp_ln175_reg_1848 == 1'd1) & (qxk_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call34 = ((icmp_ln175_reg_1848 == 1'd1) & (qxk_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call40 = ((icmp_ln175_reg_1848 == 1'd1) & (qxk_stream_empty_n == 1'b0));
end

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38_ignore_call40 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (attn_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call24 = (attn_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call30 = (attn_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call34 = (attn_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call40 = (attn_stream_full_n == 1'b0);
end

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57_ignore_call40 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state59_pp0_stage0_iter58 = ((ap_predicate_op510_write_state59 == 1'b1) & (attn_softmax_info_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state59_pp0_stage0_iter58_ignore_call24 = ((ap_predicate_op510_write_state59 == 1'b1) & (attn_softmax_info_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state59_pp0_stage0_iter58_ignore_call30 = ((ap_predicate_op510_write_state59 == 1'b1) & (attn_softmax_info_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state59_pp0_stage0_iter58_ignore_call34 = ((ap_predicate_op510_write_state59 == 1'b1) & (attn_softmax_info_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state59_pp0_stage0_iter58_ignore_call40 = ((ap_predicate_op510_write_state59 == 1'b1) & (attn_softmax_info_stream_full_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call40 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1542 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op510_write_state59 = ((icmp_ln222_reg_1913_pp0_iter57_reg == 1'd1) & (1'd1 == and_ln221_reg_1909_pp0_iter57_reg));
end

assign attn_head_V_1_fu_847_p1 = {{attn_blocks_0_2_fu_188[63:32]}};

assign attn_head_V_1_fu_847_p2 = {{attn_blocks_1_2_fu_192[63:32]}};

assign attn_head_V_1_fu_847_p3 = {{attn_blocks_2_2_fu_196[63:32]}};

assign attn_head_V_1_fu_847_p4 = {{attn_blocks_3_2_fu_200[63:32]}};

assign attn_head_V_2_fu_984_p1 = {{attn_blocks_0_2_fu_188[95:64]}};

assign attn_head_V_2_fu_984_p2 = {{attn_blocks_1_2_fu_192[95:64]}};

assign attn_head_V_2_fu_984_p3 = {{attn_blocks_2_2_fu_196[95:64]}};

assign attn_head_V_2_fu_984_p4 = {{attn_blocks_3_2_fu_200[95:64]}};

assign attn_head_V_fu_710_p1 = attn_blocks_0_2_fu_188[31:0];

assign attn_head_V_fu_710_p2 = attn_blocks_1_2_fu_192[31:0];

assign attn_head_V_fu_710_p3 = attn_blocks_2_2_fu_196[31:0];

assign attn_head_V_fu_710_p4 = attn_blocks_3_2_fu_200[31:0];

assign attn_softmax_info_stream_din = tmp_186_fu_1588_p7;

assign attn_stream_din = {{{{tmp_s_fu_1196_p6}, {attn_head_V_2_fu_984_p6}}, {attn_head_V_1_fu_847_p6}}, {attn_head_V_fu_710_p6}};

assign cmp50_fu_685_p2 = ((select_ln165_2_fu_659_p3 != zext_ln167_1_fu_670_p1) ? 1'b1 : 1'b0);

assign cmp9023_fu_619_p2 = ((ap_sig_allocacmp_q_patch_unadjusted_block_load != 6'd0) ? 1'b1 : 1'b0);

assign cmp90_mid1_fu_613_p2 = ((q_patch_unadjusted_block_2_fu_593_p2 != 6'd0) ? 1'b1 : 1'b0);

assign curr_softmax_bias_V_12_fu_750_p3 = ((cmp50_fu_685_p2[0:0] == 1'b1) ? curr_softmax_bias_V_fu_736_p6 : 32'd2147483648);

assign curr_softmax_bias_V_13_fu_799_p3 = ((p_Result_s_fu_772_p3[0:0] == 1'b1) ? attn_head_V_fu_710_p6 : curr_softmax_bias_V_12_fu_750_p3);

assign curr_softmax_bias_V_14_fu_887_p3 = ((cmp50_fu_685_p2[0:0] == 1'b1) ? curr_softmax_bias_V_4_fu_873_p6 : 32'd2147483648);

assign curr_softmax_bias_V_15_fu_936_p3 = ((p_Result_80_fu_909_p3[0:0] == 1'b1) ? attn_head_V_1_fu_847_p6 : curr_softmax_bias_V_14_fu_887_p3);

assign curr_softmax_bias_V_16_fu_1024_p3 = ((cmp50_fu_685_p2[0:0] == 1'b1) ? curr_softmax_bias_V_8_fu_1010_p6 : 32'd2147483648);

assign curr_softmax_bias_V_17_fu_1073_p3 = ((p_Result_81_fu_1046_p3[0:0] == 1'b1) ? attn_head_V_2_fu_984_p6 : curr_softmax_bias_V_16_fu_1024_p3);

assign curr_softmax_sum_V_12_fu_1548_p2 = (trunc_ln818_1_fu_1538_p4 + 32'd4194304);

assign curr_softmax_sum_V_13_fu_1554_p2 = ($signed(zext_ln1190_2_fu_1522_p1) + $signed(curr_softmax_sum_V_19_fu_1516_p3));

assign curr_softmax_sum_V_15_fu_1372_p3 = ((cmp50_reg_1853_pp0_iter7_reg[0:0] == 1'b1) ? curr_softmax_sum_V_reg_1917 : 32'd0);

assign curr_softmax_sum_V_16_fu_1416_p3 = ((p_Result_s_reg_1867_pp0_iter7_reg[0:0] == 1'b1) ? curr_softmax_sum_V_2_fu_1404_p2 : curr_softmax_sum_V_3_fu_1410_p2);

assign curr_softmax_sum_V_17_fu_1444_p3 = ((cmp50_reg_1853_pp0_iter7_reg[0:0] == 1'b1) ? curr_softmax_sum_V_5_reg_1928 : 32'd0);

assign curr_softmax_sum_V_18_fu_1488_p3 = ((p_Result_80_reg_1881_pp0_iter7_reg[0:0] == 1'b1) ? curr_softmax_sum_V_7_fu_1476_p2 : curr_softmax_sum_V_8_fu_1482_p2);

assign curr_softmax_sum_V_19_fu_1516_p3 = ((cmp50_reg_1853_pp0_iter7_reg[0:0] == 1'b1) ? curr_softmax_sum_V_10_reg_1939 : 32'd0);

assign curr_softmax_sum_V_20_fu_1560_p3 = ((p_Result_81_reg_1895_pp0_iter7_reg[0:0] == 1'b1) ? curr_softmax_sum_V_12_fu_1548_p2 : curr_softmax_sum_V_13_fu_1554_p2);

assign curr_softmax_sum_V_2_fu_1404_p2 = (trunc_ln_fu_1394_p4 + 32'd4194304);

assign curr_softmax_sum_V_3_fu_1410_p2 = ($signed(zext_ln1190_fu_1378_p1) + $signed(curr_softmax_sum_V_15_fu_1372_p3));

assign curr_softmax_sum_V_7_fu_1476_p2 = (trunc_ln818_s_fu_1466_p4 + 32'd4194304);

assign curr_softmax_sum_V_8_fu_1482_p2 = ($signed(zext_ln1190_1_fu_1450_p1) + $signed(curr_softmax_sum_V_17_fu_1444_p3));

assign exp_arg_V_1_fu_784_p2 = (32'd0 - exp_arg_V_fu_780_p1);

assign exp_arg_V_3_fu_917_p1 = ret_V_251_fu_903_p2[31:0];

assign exp_arg_V_4_fu_921_p2 = (32'd0 - exp_arg_V_3_fu_917_p1);

assign exp_arg_V_6_fu_1054_p1 = ret_V_252_fu_1040_p2[31:0];

assign exp_arg_V_7_fu_1058_p2 = (32'd0 - exp_arg_V_6_fu_1054_p1);

assign exp_arg_V_fu_780_p1 = ret_V_fu_766_p2[31:0];

assign grp_exp_32_10_s_fu_320_ap_start = grp_exp_32_10_s_fu_320_ap_start_reg;

assign grp_exp_32_10_s_fu_320_x = ((p_Result_s_fu_772_p3[0:0] == 1'b1) ? exp_arg_V_fu_780_p1 : exp_arg_V_1_fu_784_p2);

assign grp_exp_32_10_s_fu_337_ap_start = grp_exp_32_10_s_fu_337_ap_start_reg;

assign grp_exp_32_10_s_fu_337_x = ((p_Result_80_fu_909_p3[0:0] == 1'b1) ? exp_arg_V_3_fu_917_p1 : exp_arg_V_4_fu_921_p2);

assign grp_exp_32_10_s_fu_354_ap_start = grp_exp_32_10_s_fu_354_ap_start_reg;

assign grp_exp_32_10_s_fu_354_x = ((p_Result_81_fu_1046_p3[0:0] == 1'b1) ? exp_arg_V_6_fu_1054_p1 : exp_arg_V_7_fu_1058_p2);

assign grp_recip_fixed_32_10_s_fu_371_x = ((p_Result_s_reg_1867_pp0_iter7_reg[0:0] == 1'b1) ? curr_softmax_sum_V_2_fu_1404_p2 : curr_softmax_sum_V_3_fu_1410_p2);

assign grp_recip_fixed_32_10_s_fu_376_x = ((p_Result_80_reg_1881_pp0_iter7_reg[0:0] == 1'b1) ? curr_softmax_sum_V_7_fu_1476_p2 : curr_softmax_sum_V_8_fu_1482_p2);

assign grp_recip_fixed_32_10_s_fu_381_x = ((p_Result_81_reg_1895_pp0_iter7_reg[0:0] == 1'b1) ? curr_softmax_sum_V_12_fu_1548_p2 : curr_softmax_sum_V_13_fu_1554_p2);

assign icmp_ln163_fu_427_p2 = ((ap_sig_allocacmp_indvar_flatten20_load == 15'd17028) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_442_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 11'd516) ? 1'b1 : 1'b0);

assign icmp_ln167_fu_454_p2 = ((ap_sig_allocacmp_q_patch_unadjusted_offset_load == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln175_fu_480_p2 = ((select_ln165_fu_472_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln220_fu_1081_p2 = ((select_ln165_2_fu_659_p3 < zext_ln167_1_fu_670_p1) ? 1'b1 : 1'b0);

assign icmp_ln221_fu_1117_p2 = ((q_patch_fu_1103_p3 < 9'd129) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_1150_p2 = ((select_ln165_2_fu_659_p3 == select_ln222_fu_1143_p3) ? 1'b1 : 1'b0);

assign or_ln165_fu_466_p2 = (icmp_ln165_fu_442_p2 | and_ln163_fu_460_p2);

assign or_ln221_fu_1111_p2 = (xor_ln220_fu_1087_p2 | select_ln163_2_fu_625_p3);

assign p_Result_80_fu_909_p3 = ret_V_251_fu_903_p2[32'd32];

assign p_Result_81_fu_1046_p3 = ret_V_252_fu_1040_p2[32'd32];

assign p_Result_s_fu_772_p3 = ret_V_fu_766_p2[32'd32];

assign q_patch_fu_1103_p3 = ((xor_ln220_fu_1087_p2[0:0] == 1'b1) ? zext_ln167_fu_666_p1 : sext_ln220_fu_1099_p1);

assign q_patch_unadjusted_2_fu_1223_p2 = (select_ln165_1_fu_652_p3 + 8'd1);

assign q_patch_unadjusted_base_fu_587_p2 = (ap_sig_allocacmp_q_patch_unadjusted_1_load + 8'd4);

assign q_patch_unadjusted_block_2_fu_593_p2 = (ap_sig_allocacmp_q_patch_unadjusted_block_load + 6'd1);

assign r_V_544_fu_1388_p0 = r_V_544_fu_1388_p00;

assign r_V_544_fu_1388_p00 = exp_V_reg_1922;

assign r_V_546_fu_1460_p0 = r_V_546_fu_1460_p00;

assign r_V_546_fu_1460_p00 = exp_V_1_reg_1933;

assign r_V_548_fu_1532_p0 = r_V_548_fu_1532_p00;

assign r_V_548_fu_1532_p00 = exp_V_2_reg_1944;

assign ret_V_251_fu_903_p2 = ($signed(sext_ln813_40_fu_895_p1) - $signed(sext_ln813_41_fu_899_p1));

assign ret_V_252_fu_1040_p2 = ($signed(sext_ln813_42_fu_1032_p1) - $signed(sext_ln813_43_fu_1036_p1));

assign ret_V_fu_766_p2 = ($signed(sext_ln813_fu_758_p1) - $signed(sext_ln813_39_fu_762_p1));

assign select_ln163_1_fu_606_p3 = ((icmp_ln165_reg_1827_pp0_iter1_reg[0:0] == 1'b1) ? q_patch_unadjusted_base_fu_587_p2 : ap_sig_allocacmp_q_patch_unadjusted_load);

assign select_ln163_2_fu_625_p3 = ((icmp_ln165_reg_1827_pp0_iter1_reg[0:0] == 1'b1) ? cmp90_mid1_fu_613_p2 : cmp9023_fu_619_p2);

assign select_ln163_3_fu_632_p3 = ((icmp_ln165_reg_1827_pp0_iter1_reg[0:0] == 1'b1) ? q_patch_unadjusted_base_fu_587_p2 : ap_sig_allocacmp_q_patch_unadjusted_1_load);

assign select_ln163_4_fu_639_p3 = ((icmp_ln165_reg_1827_pp0_iter1_reg[0:0] == 1'b1) ? q_patch_unadjusted_block_2_fu_593_p2 : ap_sig_allocacmp_q_patch_unadjusted_block_load);

assign select_ln163_fu_599_p3 = ((icmp_ln165_reg_1827_pp0_iter1_reg[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_k_patch_load);

assign select_ln165_1_fu_652_p3 = ((and_ln163_reg_1836_pp0_iter1_reg[0:0] == 1'b1) ? select_ln163_3_fu_632_p3 : select_ln163_1_fu_606_p3);

assign select_ln165_2_fu_659_p3 = ((and_ln163_reg_1836_pp0_iter1_reg[0:0] == 1'b1) ? add_ln165_fu_646_p2 : select_ln163_fu_599_p3);

assign select_ln165_3_fu_498_p3 = ((icmp_ln165_fu_442_p2[0:0] == 1'b1) ? 11'd1 : add_ln165_1_fu_492_p2);

assign select_ln165_fu_472_p3 = ((or_ln165_fu_466_p2[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_q_patch_unadjusted_offset_load);

assign select_ln222_fu_1143_p3 = ((icmp_ln175_reg_1848_pp0_iter1_reg[0:0] == 1'b1) ? 8'd128 : sext_ln222_fu_1139_p1);

assign sext_ln220_fu_1099_p1 = $signed(add_ln220_fu_1093_p2);

assign sext_ln222_fu_1139_p1 = $signed(add_ln222_fu_1133_p2);

assign sext_ln813_39_fu_762_p1 = attn_head_V_fu_710_p6;

assign sext_ln813_40_fu_895_p1 = curr_softmax_bias_V_14_fu_887_p3;

assign sext_ln813_41_fu_899_p1 = attn_head_V_1_fu_847_p6;

assign sext_ln813_42_fu_1032_p1 = curr_softmax_bias_V_16_fu_1024_p3;

assign sext_ln813_43_fu_1036_p1 = attn_head_V_2_fu_984_p6;

assign sext_ln813_fu_758_p1 = curr_softmax_bias_V_12_fu_750_p3;

assign tmp_186_fu_1588_p7 = {{{{{{curr_softmax_bias_V_17_reg_1900_pp0_iter57_reg}, {grp_recip_fixed_32_10_s_fu_381_ap_return}}, {curr_softmax_bias_V_15_reg_1886_pp0_iter57_reg}}, {grp_recip_fixed_32_10_s_fu_376_ap_return}}, {curr_softmax_bias_V_13_reg_1872_pp0_iter57_reg}}, {grp_recip_fixed_32_10_s_fu_371_ap_return}};

assign tmp_s_fu_1196_p1 = {{attn_blocks_0_2_fu_188[127:96]}};

assign tmp_s_fu_1196_p2 = {{attn_blocks_1_2_fu_192[127:96]}};

assign tmp_s_fu_1196_p3 = {{attn_blocks_2_2_fu_196[127:96]}};

assign tmp_s_fu_1196_p4 = {{attn_blocks_3_2_fu_200[127:96]}};

assign trunc_ln182_fu_521_p1 = qxk_stream_dout[127:0];

assign trunc_ln189_fu_691_p1 = select_ln165_reg_1842_pp0_iter1_reg[1:0];

assign trunc_ln818_1_fu_1538_p4 = {{r_V_548_fu_1532_p2[53:22]}};

assign trunc_ln818_s_fu_1466_p4 = {{r_V_546_fu_1460_p2[53:22]}};

assign trunc_ln_fu_1394_p4 = {{r_V_544_fu_1388_p2[53:22]}};

assign xor_ln163_fu_448_p2 = (icmp_ln165_fu_442_p2 ^ 1'd1);

assign xor_ln220_fu_1087_p2 = (icmp_ln220_fu_1081_p2 ^ 1'd1);

assign zext_ln1190_1_fu_1450_p1 = exp_V_1_reg_1933;

assign zext_ln1190_2_fu_1522_p1 = exp_V_2_reg_1944;

assign zext_ln1190_fu_1378_p1 = exp_V_reg_1922;

assign zext_ln167_1_fu_670_p1 = select_ln165_reg_1842_pp0_iter1_reg;

assign zext_ln167_fu_666_p1 = select_ln165_1_fu_652_p3;

assign zext_ln222_fu_1129_p1 = trunc_ln189_fu_691_p1;

endmodule //ViT_act_finalize_attn
