/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [19:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_8z[4] | ~(celloutsig_1_11z);
  assign celloutsig_0_1z = celloutsig_0_0z | in_data[89];
  assign celloutsig_0_16z = celloutsig_0_2z[1] | celloutsig_0_2z[0];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 20'h00000;
    else _00_ <= in_data[90:71];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_5z[11:4], celloutsig_1_7z, celloutsig_1_3z } & { in_data[111:103], _01_ };
  assign celloutsig_1_7z = ! celloutsig_1_2z[7:0];
  assign celloutsig_0_15z = celloutsig_0_1z & ~(_00_[17]);
  assign celloutsig_1_5z = in_data[152:140] % { 1'h1, in_data[160:152], celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_6z[6:3], celloutsig_1_6z[6], celloutsig_1_1z } % { 1'h1, celloutsig_1_3z[1:0], _01_ };
  assign celloutsig_0_2z = in_data[91] ? { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } : in_data[78:76];
  assign celloutsig_1_3z = celloutsig_1_0z ? in_data[168:166] : { celloutsig_1_2z[7:6], celloutsig_1_1z };
  assign celloutsig_0_0z = & in_data[6:0];
  assign celloutsig_1_18z = ^ { in_data[139:135], celloutsig_1_10z };
  assign celloutsig_1_0z = ^ in_data[170:156];
  assign celloutsig_1_1z = ^ { in_data[128:127], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[121:112] <<< { in_data[111:104], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_11z = ~((celloutsig_1_0z & celloutsig_1_7z) | celloutsig_1_8z[5]);
  assign celloutsig_1_6z[6:3] = ~ { celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z[2:0] = celloutsig_1_6z[6:4];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
