{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670531694036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670531694050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  8 14:34:53 2022 " "Processing started: Thu Dec  8 14:34:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670531694050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670531694050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_5bit -c adder_5bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_5bit -c adder_5bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670531694050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670531694602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670531694602 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_5bit.bdf 1 1 " "Using design file adder_5bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder_5bit " "Found entity 1: adder_5bit" {  } { { "adder_5bit.bdf" "" { Schematic "U:/CPRE281/zFinalProj/adder_5bit/adder_5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670531699077 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670531699077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_5bit " "Elaborating entity \"adder_5bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670531699077 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.bdf 1 1 " "Using design file full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "U:/CPRE281/zFinalProj/adder_5bit/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670531699833 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670531699833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:inst\"" {  } { { "adder_5bit.bdf" "inst" { Schematic "U:/CPRE281/zFinalProj/adder_5bit/adder_5bit.bdf" { { 208 584 680 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670531699833 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/zFinalProj/adder_5bit/seven_seg_decoder.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670531700122 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670531700122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst19 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst19\"" {  } { { "adder_5bit.bdf" "inst19" { Schematic "U:/CPRE281/zFinalProj/adder_5bit/adder_5bit.bdf" { { 64 1312 1432 240 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670531700124 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binary_coded_decimal_converter.v 1 1 " "Using design file binary_coded_decimal_converter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 binary_coded_decimal_converter " "Found entity 1: binary_coded_decimal_converter" {  } { { "binary_coded_decimal_converter.v" "" { Text "U:/CPRE281/zFinalProj/adder_5bit/binary_coded_decimal_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670531700318 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670531700318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_coded_decimal_converter binary_coded_decimal_converter:inst18 " "Elaborating entity \"binary_coded_decimal_converter\" for hierarchy \"binary_coded_decimal_converter:inst18\"" {  } { { "adder_5bit.bdf" "inst18" { Schematic "U:/CPRE281/zFinalProj/adder_5bit/adder_5bit.bdf" { { 136 1000 1136 312 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670531700318 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "N2X3 binary_coded_decimal_converter.v(3) " "Output port \"N2X3\" at binary_coded_decimal_converter.v(3) has no driver" {  } { { "binary_coded_decimal_converter.v" "" { Text "U:/CPRE281/zFinalProj/adder_5bit/binary_coded_decimal_converter.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670531700319 "|adder_5bit|binary_coded_decimal_converter:inst18"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "N2X2 binary_coded_decimal_converter.v(3) " "Output port \"N2X2\" at binary_coded_decimal_converter.v(3) has no driver" {  } { { "binary_coded_decimal_converter.v" "" { Text "U:/CPRE281/zFinalProj/adder_5bit/binary_coded_decimal_converter.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670531700319 "|adder_5bit|binary_coded_decimal_converter:inst18"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "44 GND " "Pin \"44\" is stuck at GND" {  } { { "adder_5bit.bdf" "" { Schematic "U:/CPRE281/zFinalProj/adder_5bit/adder_5bit.bdf" { { 104 1432 1608 120 "44" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670531701057 "|adder_5bit|44"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670531701057 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670531701112 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670531701891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670531701891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670531702294 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670531702294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670531702294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670531702294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670531702391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  8 14:35:02 2022 " "Processing ended: Thu Dec  8 14:35:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670531702391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670531702391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670531702391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670531702391 ""}
