

================================================================
== Vivado HLS Report for 'get_centroid_sh'
================================================================
* Date:           Wed Mar 18 11:36:21 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.456 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1539|     1573| 76.950 us | 78.650 us |  1538|  1538| dataflow |
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                         |                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |get_centroid_sh_Bloc_U0  |get_centroid_sh_Bloc  |        1|       35| 50.000 ns |  1.750 us |     1|    35|   none  |
        |get_centroid_sh_Loop_U0  |get_centroid_sh_Loop  |     1537|     1537| 76.850 us | 76.850 us |  1537|  1537|   none  |
        +-------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     18|    -|
|FIFO             |        0|      -|      40|    304|    -|
|Instance         |        -|      -|    1163|   1364|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     27|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1206|   1713|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +-------------------------+----------------------+---------+-------+------+-----+-----+
    |get_centroid_sh_Bloc_U0  |get_centroid_sh_Bloc  |        0|      0|  1026|  822|    0|
    |get_centroid_sh_Loop_U0  |get_centroid_sh_Loop  |        0|      0|   137|  542|    0|
    +-------------------------+----------------------+---------+-------+------+-----+-----+
    |Total                    |                      |        0|      0|  1163| 1364|    0|
    +-------------------------+----------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |c_read_c_U               |        0|  5|   0|    -|     2|   48|       96|
    |h_offset_c_U             |        0|  5|   0|    -|     2|   16|       32|
    |h_sum_0_loc_0_i_loc_s_U  |        0|  5|   0|    -|     2|   32|       64|
    |p_sum_0_loc_0_i_loc_c_U  |        0|  5|   0|    -|     2|   32|       64|
    |possible_c_x_c_U         |        0|  5|   0|    -|     2|    8|       16|
    |possible_c_y_c_U         |        0|  5|   0|    -|     2|   32|       64|
    |v_offset_read_c_U        |        0|  5|   0|    -|     2|    8|       16|
    |v_sum_0_loc_0_i_loc_s_U  |        0|  5|   0|    -|     2|   32|       64|
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |Total                    |        0| 40|   0|    0|    16|  208|      416|
    +-------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_h_sum_0_loc_0_i_loc_s        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_p_sum_0_loc_0_i_loc_c        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_v_sum_0_loc_0_i_loc_s        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                      |    and   |      0|  0|   2|           1|           1|
    |get_centroid_sh_Bloc_U0_ap_start             |    and   |      0|  0|   2|           1|           1|
    |get_centroid_sh_Loop_U0_ap_continue          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_h_sum_0_loc_0_i_loc_s  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_sum_0_loc_0_i_loc_c  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_v_sum_0_loc_0_i_loc_s  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                        |          |      0|  0|  18|           9|           9|
    +---------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_h_sum_0_loc_0_i_loc_s  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_sum_0_loc_0_i_loc_c  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_v_sum_0_loc_0_i_loc_s  |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  27|          6|    3|          6|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+---+----+-----+-----------+
    |                       Name                      | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_h_sum_0_loc_0_i_loc_s  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_sum_0_loc_0_i_loc_c  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_v_sum_0_loc_0_i_loc_s  |  1|   0|    1|          0|
    +-------------------------------------------------+---+----+-----+-----------+
    |Total                                            |  3|   0|    3|          0|
    +-------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|micro_roi_data_V_address0  | out |   10|  ap_memory | micro_roi_data_V |     array    |
|micro_roi_data_V_ce0       | out |    1|  ap_memory | micro_roi_data_V |     array    |
|micro_roi_data_V_d0        | out |    8|  ap_memory | micro_roi_data_V |     array    |
|micro_roi_data_V_q0        |  in |    8|  ap_memory | micro_roi_data_V |     array    |
|micro_roi_data_V_we0       | out |    1|  ap_memory | micro_roi_data_V |     array    |
|micro_roi_data_V_address1  | out |   10|  ap_memory | micro_roi_data_V |     array    |
|micro_roi_data_V_ce1       | out |    1|  ap_memory | micro_roi_data_V |     array    |
|micro_roi_data_V_d1        | out |    8|  ap_memory | micro_roi_data_V |     array    |
|micro_roi_data_V_q1        |  in |    8|  ap_memory | micro_roi_data_V |     array    |
|micro_roi_data_V_we1       | out |    1|  ap_memory | micro_roi_data_V |     array    |
|h_offset                   |  in |   16|   ap_none  |     h_offset     |    scalar    |
|h_offset_ap_vld            |  in |    1|   ap_none  |     h_offset     |    scalar    |
|v_offset_read              |  in |    8|   ap_none  |   v_offset_read  |    scalar    |
|v_offset_read_ap_vld       |  in |    1|   ap_none  |   v_offset_read  |    scalar    |
|v_limit                    |  in |    8|   ap_none  |      v_limit     |    scalar    |
|v_limit_ap_vld             |  in |    1|   ap_none  |      v_limit     |    scalar    |
|h_limit                    |  in |   16|   ap_none  |      h_limit     |    scalar    |
|h_limit_ap_vld             |  in |    1|   ap_none  |      h_limit     |    scalar    |
|possible_c_x               |  in |    8|   ap_none  |   possible_c_x   |    scalar    |
|possible_c_x_ap_vld        |  in |    1|   ap_none  |   possible_c_x   |    scalar    |
|possible_c_y               |  in |   32|   ap_none  |   possible_c_y   |    scalar    |
|possible_c_y_ap_vld        |  in |    1|   ap_none  |   possible_c_y   |    scalar    |
|c                          | out |   48|   ap_vld   |         c        |    pointer   |
|c_ap_vld                   | out |    1|   ap_vld   |         c        |    pointer   |
|c_read                     |  in |   48|   ap_none  |      c_read      |    scalar    |
|c_read_ap_vld              |  in |    1|   ap_none  |      c_read      |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |  get_centroid_sh | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  get_centroid_sh | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  get_centroid_sh | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  get_centroid_sh | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  get_centroid_sh | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  get_centroid_sh | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  get_centroid_sh | return value |
+---------------------------+-----+-----+------------+------------------+--------------+

