 
****************************************
Report : clocks
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct 21 17:28:20 2024
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
ALU_CLK         20.00   {0 10}              G         {U0_CLK_GATE/GATED_CLK}
DFT_CLK        200.00   {0 100}                       {scan_clk}
REF_CLK         20.00   {0 10}                        {REF_CLK}
UART_CLK       271.27   {0 135.633}                   {UART_CLK}
UART_RX_CLK   -         -                   G         {U0_RX/CLK}
UART_TX_CLK   8680.54   {0 4340.27}         G         {U0_TX/CLK}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
ALU_CLK       REF_CLK        {U0_CLK_GATE/GATED_CLK}
                                            REF_CLK        divide_by(1)
UART_RX_CLK   UART_CLK       {U0_RX/CLK}    *              divide_by(1)
UART_TX_CLK   UART_CLK       {U0_TX/CLK}    UART_CLK       divide_by(32)
--------------------------------------------------------------------------------
Warning: Some clocks have no period defined.  These clocks will not
	be considered for timing. (RPT-27)
1
