---
course_id: 6-004-computation-structures-spring-2009
layout: course_section
menu:
  leftnav:
    identifier: 3b03b526e29249fb1e0040434460010b
    name: Lecture Notes
    weight: 30
title: Lecture Notes
type: course
uid: 3b03b526e29249fb1e0040434460010b

---

### Abbreviations

CMOS = complementary metal-oxide-semiconductor  
ALU = arithmetic logic unit  
OS = operating system

| LEC # | TOPICS | LECTURE NOTES |
| --- | --- | --- |
| 1 | Course overview and mechanics, basics of information | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec01)) |
| 2 | Digital abstraction, combinational logic, voltage-based encoding | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec02)) |
| 3 | CMOS technology, gate design, timing | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec03)) |
| 4 | Canonical forms; synthesis, simplification | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec04)) |
| 5 | Sequential logic | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec05)) |
| 6 | Storage elements, finite state machines | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec06)) |
| 7 | Synchronization, metastability | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec07)) |
| 8 | Pipelining; throughput and latency | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec08)) |
| 9 | Case study: multipliers | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec09)) |
| 10 | Beta instruction set architecture, compilation | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec10)) |
| 11 | Machine language programming issues | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec11)) |
| 12 | Models of computation, programmable architectures | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec12)) |
| 13 | Stacks and procedures | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec13)) |
| 14 | Non-pipelined Beta implementation | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec14)) |
| 15 | Multilevel memories; locality, performance, caches | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec15)) |
| 16 | Cache design issues | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec16)) |
| 17 | Virtual memory: mapping, protection, contexts | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec17)) |
| 18 | Virtual machines: timesharing, OS kernels, supervisor calls | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec18)) |
| 19 | Devices and interrupt handlers, preemptive interrupts, real-time issues | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec19)) |
| 20 | Communication issues: busses, networks, protocols | ([PDF - 1.0MB]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec20)) |
| 21 | Communicating processes: semaphores, synchronization, atomicity, deadlock | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec21)) |
| 22 | Pipelined Beta implementation, bypassing | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec22)) |
| 23 | Pipeline issues: delay slots, annulment, exceptions | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec23)) |
| 24 | Parallel processing, shared memory, cache coherence, consistency criteria | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec24)) |
| 25 | Wrapup lecture | ([PDF]({{< baseurl >}}/sections/lecture-notes/mit6_004s09_lec25))