EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# atom_A
#
DEF atom_A U 0 40 Y Y 12 F N
F0 "U" 200 250 60 H V L CNN
F1 "atom_A" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
S 200 100 2300 -7600 1 1 12 N
S 200 100 2300 -7600 2 1 12 N
S 200 100 2300 -7600 3 1 12 N
S 200 100 2300 -7600 4 1 12 N
S 200 100 2300 -7600 5 1 12 N
S 200 100 2300 -7600 6 1 12 N
S 200 100 2300 -7600 7 1 12 N
S 200 100 2300 -7600 8 1 12 N
S 200 100 2300 -7600 9 1 12 N
S 200 100 2300 -7600 10 1 12 N
S 200 100 2300 -7600 11 1 12 N
S 200 100 2300 -7600 12 1 12 N
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 1 1 B
X SVID_DATA A25 0 -500 200 R 50 50 1 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 1 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 1 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 1 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 1 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 1 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 1 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 1 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 1 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 1 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 1 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 1 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 1 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 1 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 1 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 1 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 1 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 1 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 1 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 1 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 1 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 1 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 1 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 1 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 1 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 1 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 1 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 1 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 1 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 1 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 1 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 1 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 1 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 1 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 1 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 1 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 1 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 1 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 1 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 1 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 1 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 1 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 1 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 1 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 1 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 1 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 1 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 1 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 1 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 1 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 1 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 1 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 1 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 1 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 1 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 1 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 1 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 1 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 1 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 1 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 1 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 1 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 1 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 1 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 1 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 1 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 1 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 1 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 1 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 1 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 1 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 1 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 1 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 1 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 1 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 1 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 1 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 1 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 1 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 1 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 1 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 1 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 1 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 1 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 1 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 1 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 1 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 1 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 1 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 1 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 1 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 1 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 1 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 1 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 1 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 1 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 1 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 1 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 1 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 1 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 1 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 1 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 1 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 1 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 1 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 1 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 1 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 1 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 1 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 1 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 1 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 1 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 1 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 1 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 1 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 1 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 1 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 1 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 1 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 1 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 1 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 1 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 1 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 1 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 1 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 1 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 1 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 1 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 1 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 1 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 1 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 1 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 1 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 1 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 1 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 1 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 2 1 B
X SVID_DATA A25 0 -500 200 R 50 50 2 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 2 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 2 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 2 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 2 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 2 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 2 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 2 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 2 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 2 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 2 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 2 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 2 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 2 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 2 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 2 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 2 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 2 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 2 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 2 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 2 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 2 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 2 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 2 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 2 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 2 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 2 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 2 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 2 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 2 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 2 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 2 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 2 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 2 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 2 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 2 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 2 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 2 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 2 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 2 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 2 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 2 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 2 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 2 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 2 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 2 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 2 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 2 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 2 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 2 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 2 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 2 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 2 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 2 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 2 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 2 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 2 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 2 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 2 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 2 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 2 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 2 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 2 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 2 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 2 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 2 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 2 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 2 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 2 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 2 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 2 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 2 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 2 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 2 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 2 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 2 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 2 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 2 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 2 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 2 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 2 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 2 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 2 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 2 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 2 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 2 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 2 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 2 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 2 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 2 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 2 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 2 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 2 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 2 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 2 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 2 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 2 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 2 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 2 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 2 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 2 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 2 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 2 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 2 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 2 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 2 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 2 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 2 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 2 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 2 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 2 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 2 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 2 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 2 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 2 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 2 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 2 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 2 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 2 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 2 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 2 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 2 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 2 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 2 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 2 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 2 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 2 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 2 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 2 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 2 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 2 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 2 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 2 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 2 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 2 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 2 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 2 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 2 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 2 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 2 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 2 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 3 1 B
X SVID_DATA A25 0 -500 200 R 50 50 3 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 3 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 3 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 3 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 3 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 3 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 3 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 3 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 3 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 3 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 3 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 3 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 3 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 3 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 3 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 3 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 3 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 3 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 3 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 3 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 3 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 3 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 3 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 3 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 3 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 3 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 3 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 3 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 3 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 3 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 3 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 3 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 3 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 3 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 3 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 3 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 3 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 3 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 3 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 3 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 3 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 3 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 3 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 3 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 3 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 3 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 3 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 3 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 3 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 3 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 3 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 3 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 3 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 3 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 3 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 3 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 3 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 3 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 3 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 3 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 3 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 3 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 3 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 3 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 3 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 3 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 3 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 3 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 3 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 3 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 3 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 3 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 3 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 3 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 3 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 3 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 3 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 3 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 3 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 3 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 3 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 3 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 3 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 3 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 3 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 3 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 3 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 3 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 3 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 3 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 3 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 3 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 3 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 3 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 3 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 3 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 3 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 3 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 3 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 3 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 3 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 3 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 3 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 3 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 3 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 3 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 3 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 3 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 3 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 3 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 3 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 3 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 3 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 3 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 3 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 3 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 3 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 3 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 3 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 3 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 3 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 3 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 3 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 3 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 3 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 3 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 3 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 3 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 3 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 3 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 3 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 3 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 3 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 3 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 3 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 3 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 3 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 3 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 3 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 3 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 3 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 4 1 B
X SVID_DATA A25 0 -500 200 R 50 50 4 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 4 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 4 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 4 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 4 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 4 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 4 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 4 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 4 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 4 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 4 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 4 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 4 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 4 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 4 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 4 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 4 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 4 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 4 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 4 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 4 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 4 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 4 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 4 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 4 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 4 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 4 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 4 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 4 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 4 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 4 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 4 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 4 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 4 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 4 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 4 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 4 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 4 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 4 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 4 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 4 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 4 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 4 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 4 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 4 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 4 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 4 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 4 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 4 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 4 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 4 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 4 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 4 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 4 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 4 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 4 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 4 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 4 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 4 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 4 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 4 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 4 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 4 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 4 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 4 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 4 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 4 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 4 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 4 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 4 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 4 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 4 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 4 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 4 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 4 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 4 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 4 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 4 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 4 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 4 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 4 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 4 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 4 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 4 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 4 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 4 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 4 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 4 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 4 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 4 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 4 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 4 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 4 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 4 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 4 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 4 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 4 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 4 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 4 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 4 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 4 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 4 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 4 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 4 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 4 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 4 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 4 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 4 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 4 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 4 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 4 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 4 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 4 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 4 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 4 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 4 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 4 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 4 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 4 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 4 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 4 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 4 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 4 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 4 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 4 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 4 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 4 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 4 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 4 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 4 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 4 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 4 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 4 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 4 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 4 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 4 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 4 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 4 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 4 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 4 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 4 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 5 1 B
X SVID_DATA A25 0 -500 200 R 50 50 5 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 5 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 5 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 5 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 5 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 5 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 5 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 5 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 5 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 5 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 5 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 5 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 5 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 5 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 5 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 5 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 5 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 5 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 5 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 5 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 5 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 5 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 5 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 5 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 5 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 5 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 5 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 5 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 5 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 5 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 5 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 5 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 5 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 5 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 5 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 5 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 5 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 5 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 5 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 5 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 5 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 5 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 5 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 5 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 5 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 5 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 5 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 5 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 5 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 5 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 5 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 5 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 5 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 5 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 5 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 5 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 5 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 5 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 5 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 5 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 5 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 5 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 5 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 5 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 5 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 5 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 5 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 5 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 5 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 5 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 5 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 5 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 5 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 5 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 5 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 5 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 5 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 5 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 5 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 5 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 5 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 5 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 5 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 5 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 5 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 5 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 5 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 5 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 5 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 5 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 5 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 5 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 5 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 5 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 5 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 5 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 5 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 5 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 5 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 5 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 5 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 5 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 5 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 5 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 5 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 5 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 5 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 5 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 5 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 5 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 5 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 5 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 5 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 5 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 5 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 5 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 5 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 5 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 5 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 5 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 5 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 5 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 5 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 5 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 5 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 5 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 5 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 5 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 5 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 5 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 5 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 5 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 5 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 5 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 5 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 5 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 5 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 5 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 5 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 5 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 5 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 6 1 B
X SVID_DATA A25 0 -500 200 R 50 50 6 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 6 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 6 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 6 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 6 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 6 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 6 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 6 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 6 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 6 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 6 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 6 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 6 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 6 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 6 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 6 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 6 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 6 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 6 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 6 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 6 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 6 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 6 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 6 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 6 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 6 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 6 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 6 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 6 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 6 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 6 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 6 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 6 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 6 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 6 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 6 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 6 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 6 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 6 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 6 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 6 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 6 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 6 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 6 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 6 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 6 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 6 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 6 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 6 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 6 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 6 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 6 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 6 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 6 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 6 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 6 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 6 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 6 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 6 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 6 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 6 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 6 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 6 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 6 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 6 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 6 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 6 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 6 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 6 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 6 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 6 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 6 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 6 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 6 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 6 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 6 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 6 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 6 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 6 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 6 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 6 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 6 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 6 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 6 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 6 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 6 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 6 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 6 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 6 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 6 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 6 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 6 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 6 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 6 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 6 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 6 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 6 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 6 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 6 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 6 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 6 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 6 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 6 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 6 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 6 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 6 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 6 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 6 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 6 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 6 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 6 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 6 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 6 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 6 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 6 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 6 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 6 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 6 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 6 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 6 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 6 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 6 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 6 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 6 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 6 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 6 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 6 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 6 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 6 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 6 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 6 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 6 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 6 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 6 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 6 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 6 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 6 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 6 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 6 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 6 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 6 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 7 1 B
X SVID_DATA A25 0 -500 200 R 50 50 7 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 7 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 7 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 7 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 7 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 7 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 7 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 7 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 7 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 7 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 7 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 7 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 7 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 7 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 7 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 7 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 7 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 7 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 7 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 7 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 7 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 7 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 7 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 7 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 7 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 7 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 7 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 7 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 7 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 7 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 7 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 7 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 7 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 7 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 7 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 7 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 7 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 7 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 7 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 7 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 7 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 7 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 7 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 7 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 7 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 7 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 7 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 7 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 7 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 7 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 7 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 7 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 7 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 7 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 7 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 7 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 7 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 7 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 7 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 7 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 7 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 7 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 7 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 7 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 7 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 7 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 7 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 7 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 7 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 7 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 7 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 7 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 7 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 7 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 7 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 7 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 7 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 7 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 7 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 7 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 7 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 7 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 7 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 7 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 7 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 7 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 7 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 7 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 7 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 7 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 7 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 7 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 7 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 7 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 7 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 7 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 7 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 7 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 7 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 7 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 7 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 7 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 7 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 7 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 7 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 7 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 7 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 7 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 7 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 7 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 7 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 7 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 7 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 7 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 7 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 7 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 7 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 7 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 7 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 7 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 7 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 7 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 7 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 7 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 7 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 7 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 7 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 7 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 7 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 7 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 7 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 7 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 7 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 7 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 7 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 7 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 7 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 7 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 7 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 7 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 7 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 8 1 B
X SVID_DATA A25 0 -500 200 R 50 50 8 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 8 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 8 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 8 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 8 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 8 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 8 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 8 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 8 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 8 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 8 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 8 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 8 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 8 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 8 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 8 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 8 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 8 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 8 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 8 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 8 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 8 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 8 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 8 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 8 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 8 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 8 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 8 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 8 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 8 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 8 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 8 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 8 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 8 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 8 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 8 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 8 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 8 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 8 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 8 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 8 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 8 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 8 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 8 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 8 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 8 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 8 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 8 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 8 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 8 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 8 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 8 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 8 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 8 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 8 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 8 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 8 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 8 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 8 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 8 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 8 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 8 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 8 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 8 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 8 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 8 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 8 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 8 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 8 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 8 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 8 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 8 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 8 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 8 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 8 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 8 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 8 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 8 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 8 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 8 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 8 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 8 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 8 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 8 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 8 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 8 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 8 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 8 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 8 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 8 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 8 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 8 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 8 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 8 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 8 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 8 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 8 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 8 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 8 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 8 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 8 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 8 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 8 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 8 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 8 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 8 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 8 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 8 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 8 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 8 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 8 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 8 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 8 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 8 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 8 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 8 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 8 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 8 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 8 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 8 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 8 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 8 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 8 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 8 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 8 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 8 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 8 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 8 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 8 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 8 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 8 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 8 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 8 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 8 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 8 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 8 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 8 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 8 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 8 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 8 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 8 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 9 1 B
X SVID_DATA A25 0 -500 200 R 50 50 9 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 9 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 9 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 9 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 9 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 9 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 9 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 9 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 9 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 9 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 9 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 9 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 9 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 9 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 9 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 9 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 9 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 9 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 9 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 9 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 9 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 9 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 9 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 9 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 9 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 9 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 9 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 9 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 9 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 9 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 9 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 9 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 9 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 9 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 9 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 9 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 9 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 9 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 9 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 9 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 9 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 9 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 9 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 9 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 9 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 9 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 9 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 9 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 9 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 9 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 9 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 9 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 9 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 9 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 9 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 9 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 9 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 9 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 9 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 9 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 9 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 9 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 9 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 9 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 9 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 9 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 9 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 9 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 9 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 9 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 9 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 9 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 9 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 9 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 9 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 9 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 9 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 9 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 9 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 9 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 9 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 9 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 9 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 9 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 9 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 9 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 9 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 9 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 9 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 9 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 9 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 9 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 9 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 9 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 9 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 9 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 9 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 9 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 9 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 9 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 9 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 9 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 9 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 9 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 9 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 9 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 9 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 9 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 9 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 9 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 9 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 9 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 9 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 9 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 9 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 9 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 9 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 9 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 9 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 9 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 9 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 9 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 9 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 9 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 9 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 9 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 9 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 9 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 9 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 9 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 9 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 9 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 9 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 9 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 9 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 9 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 9 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 9 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 9 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 9 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 9 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 10 1 B
X SVID_DATA A25 0 -500 200 R 50 50 10 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 10 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 10 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 10 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 10 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 10 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 10 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 10 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 10 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 10 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 10 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 10 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 10 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 10 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 10 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 10 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 10 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 10 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 10 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 10 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 10 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 10 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 10 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 10 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 10 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 10 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 10 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 10 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 10 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 10 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 10 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 10 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 10 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 10 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 10 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 10 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 10 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 10 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 10 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 10 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 10 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 10 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 10 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 10 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 10 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 10 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 10 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 10 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 10 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 10 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 10 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 10 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 10 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 10 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 10 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 10 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 10 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 10 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 10 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 10 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 10 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 10 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 10 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 10 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 10 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 10 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 10 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 10 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 10 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 10 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 10 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 10 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 10 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 10 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 10 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 10 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 10 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 10 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 10 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 10 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 10 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 10 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 10 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 10 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 10 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 10 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 10 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 10 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 10 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 10 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 10 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 10 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 10 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 10 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 10 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 10 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 10 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 10 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 10 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 10 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 10 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 10 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 10 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 10 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 10 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 10 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 10 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 10 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 10 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 10 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 10 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 10 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 10 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 10 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 10 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 10 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 10 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 10 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 10 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 10 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 10 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 10 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 10 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 10 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 10 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 10 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 10 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 10 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 10 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 10 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 10 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 10 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 10 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 10 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 10 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 10 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 10 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 10 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 10 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 10 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 10 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 11 1 B
X SVID_DATA A25 0 -500 200 R 50 50 11 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 11 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 11 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 11 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 11 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 11 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 11 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 11 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 11 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 11 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 11 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 11 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 11 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 11 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 11 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 11 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 11 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 11 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 11 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 11 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 11 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 11 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 11 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 11 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 11 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 11 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 11 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 11 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 11 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 11 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 11 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 11 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 11 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 11 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 11 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 11 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 11 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 11 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 11 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 11 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 11 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 11 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 11 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 11 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 11 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 11 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 11 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 11 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 11 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 11 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 11 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 11 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 11 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 11 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 11 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 11 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 11 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 11 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 11 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 11 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 11 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 11 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 11 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 11 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 11 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 11 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 11 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 11 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 11 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 11 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 11 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 11 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 11 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 11 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 11 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 11 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 11 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 11 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 11 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 11 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 11 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 11 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 11 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 11 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 11 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 11 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 11 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 11 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 11 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 11 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 11 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 11 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 11 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 11 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 11 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 11 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 11 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 11 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 11 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 11 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 11 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 11 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 11 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 11 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 11 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 11 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 11 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 11 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 11 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 11 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 11 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 11 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 11 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 11 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 11 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 11 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 11 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 11 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 11 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 11 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 11 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 11 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 11 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 11 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 11 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 11 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 11 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 11 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 11 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 11 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 11 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 11 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 11 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 11 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 11 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 11 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 11 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 11 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 11 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 11 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 11 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 12 1 B
X SVID_DATA A25 0 -500 200 R 50 50 12 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 12 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 12 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 12 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 12 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 12 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 12 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 12 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 12 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 12 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 12 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 12 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 12 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 12 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 12 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 12 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 12 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 12 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 12 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 12 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 12 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 12 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 12 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 12 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 12 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 12 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 12 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 12 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 12 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 12 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 12 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 12 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 12 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 12 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 12 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 12 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 12 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 12 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 12 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 12 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 12 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 12 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 12 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 12 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 12 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 12 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 12 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 12 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 12 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 12 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 12 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 12 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 12 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 12 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 12 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 12 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 12 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 12 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 12 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 12 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 12 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 12 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 12 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 12 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 12 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 12 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 12 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 12 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 12 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 12 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 12 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 12 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 12 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 12 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 12 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 12 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 12 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 12 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 12 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 12 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 12 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 12 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 12 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 12 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 12 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 12 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 12 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 12 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 12 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 12 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 12 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 12 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 12 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 12 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 12 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 12 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 12 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 12 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 12 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 12 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 12 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 12 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 12 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 12 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 12 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 12 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 12 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 12 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 12 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 12 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 12 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 12 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 12 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 12 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 12 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 12 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 12 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 12 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 12 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 12 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 12 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 12 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 12 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 12 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 12 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 12 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 12 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 12 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 12 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 12 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 12 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 12 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 12 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 12 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 12 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 12 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 12 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 12 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 12 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 12 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 12 1 B
ENDDRAW
ENDDEF
#
# atom_A_copy
#
DEF atom_A_copy U 0 40 Y Y 12 F N
F0 "U" 200 250 60 H V L CNN
F1 "atom_A_copy" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
S 200 100 2300 -7600 1 1 12 N
S 200 100 800 -9200 2 1 12 N
S 200 100 800 -9300 3 1 12 N
S 200 100 2600 -5000 4 1 12 N
S 200 100 3400 -4600 5 1 12 N
S 200 100 4300 -14100 6 1 12 N
S 200 100 2600 -2600 7 1 12 N
S 200 100 2200 -3400 8 1 12 N
S 200 100 2100 -3800 9 1 12 N
S 200 100 2100 -2400 10 1 12 N
S 200 100 1800 -1400 11 1 12 N
S 200 100 1700 -1600 12 1 12 N
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 1 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 1 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 1 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 1 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 1 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 1 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 1 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 1 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 1 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 1 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 1 1 B
X PCU_SPI_MOSI A21 2500 -7400 200 L 50 50 1 1 B
X SVID_DATA A25 0 -500 200 R 50 50 1 1 B
X SVID_DATA A25 0 -500 200 R 50 50 1 1 B
X SVID_DATA A25 0 -500 200 R 50 50 1 1 B
X SVID_DATA A25 0 -500 200 R 50 50 1 1 B
X SVID_DATA A25 0 -500 200 R 50 50 1 1 B
X SVID_DATA A25 0 -500 200 R 50 50 1 1 B
X SVID_DATA A25 0 -500 200 R 50 50 1 1 B
X SVID_DATA A25 0 -500 200 R 50 50 1 1 B
X SVID_DATA A25 0 -500 200 R 50 50 1 1 B
X SVID_DATA A25 0 -500 200 R 50 50 1 1 B
X SVID_DATA A25 0 -500 200 R 50 50 1 1 B
X SVID_DATA A25 0 -500 200 R 50 50 1 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 1 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 1 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 1 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 1 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 1 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 1 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 1 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 1 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 1 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 1 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 1 1 B
X ILB_RTC_X2 A9 2500 -7500 200 L 50 50 1 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 1 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 1 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 1 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 1 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 1 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 1 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 1 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 1 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 1 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 1 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 1 1 B
X TP2_CORE_VCC_S3 AA22 0 -600 200 R 50 50 1 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 1 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 1 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 1 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 1 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 1 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 1 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 1 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 1 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 1 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 1 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 1 1 B
X ICLK_RCOMP AD13 2500 -7300 200 L 50 50 1 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 1 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 1 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 1 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 1 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 1 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 1 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 1 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 1 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 1 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 1 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 1 1 B
X ICLK_ICOMP AD14 2500 -7200 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD16 2500 -7100 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 1 1 B
X MIPI_V1P24_S3 AD18 2500 -7000 200 L 50 50 1 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 1 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 1 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 1 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 1 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 1 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 1 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 1 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 1 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 1 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 1 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 1 1 B
X TP_CORE_V1P05_S4 AF30 0 -700 200 R 50 50 1 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[0] AF42 2500 -6900 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F2 AG18 2500 -6800 200 L 50 50 1 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 1 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 1 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 1 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 1 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 1 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 1 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 1 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 1 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 1 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 1 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 1 1 B
X ICLK_OSCOUT AH10 2500 -6700 200 L 50 50 1 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 1 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 1 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 1 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 1 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 1 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 1 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 1 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 1 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 1 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 1 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 1 1 B
X ICLK_OSCIN AH12 2500 -6600 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 1 1 B
X ICLK_DRAM_TERM[1] AH42 2500 -6500 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 1 1 B
X ICLK_V1P35_S3_F1 AJ19 2500 -6400 200 L 50 50 1 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 1 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 1 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 1 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 1 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 1 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 1 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 1 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 1 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 1 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 1 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 1 1 B
X LPC_V1P8V3P3_S3 AM27 2500 -6300 200 L 50 50 1 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 1 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 1 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 1 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 1 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 1 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 1 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 1 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 1 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 1 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 1 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 1 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 2500 -6200 200 L 50 50 1 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 1 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 1 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 1 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 1 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 1 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 1 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 1 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 1 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 1 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 1 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 1 1 B
X SATA_V1P0_S3 AN19 0 -800 200 R 50 50 1 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 1 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 1 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 1 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 1 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 1 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 1 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 1 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 1 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 1 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 1 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 1 1 B
X VGA_V3P3_S3 AN24 2500 -6100 200 L 50 50 1 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 1 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 1 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 1 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 1 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 1 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 1 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 1 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 1 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 1 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 1 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 1 1 B
X SD3_V1P8V3P3_S3 AN27 0 -900 200 R 50 50 1 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 1 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 1 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 1 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 1 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 1 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 1 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 1 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 1 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 1 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 1 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 1 1 B
X SATA_RCOMP_N AT18 0 -1000 200 R 50 50 1 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 1 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 1 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 1 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 1 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 1 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 1 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 1 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 1 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 1 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 1 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 1 1 B
X MMC1_D[3] AT20 2500 -6000 200 L 50 50 1 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 1 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 1 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 1 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 1 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 1 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 1 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 1 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 1 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 1 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 1 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 1 1 B
X MMC1_CLK AT22 2500 -5900 200 L 50 50 1 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 1 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 1 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 1 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 1 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 1 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 1 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 1 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 1 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 1 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 1 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 1 1 B
X MMC1_D[6] AT26 2500 -5800 200 L 50 50 1 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 1 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 1 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 1 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 1 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 1 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 1 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 1 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 1 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 1 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 1 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 1 1 B
X SD3_D[0] AT28 0 -1100 200 R 50 50 1 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 1 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 1 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 1 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 1 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 1 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 1 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 1 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 1 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 1 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 1 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 1 1 B
X SATA_RXP[0] AU16 0 -1200 200 R 50 50 1 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 1 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 1 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 1 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 1 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 1 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 1 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 1 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 1 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 1 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 1 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 1 1 B
X SATA_RCOMP_P AU18 0 -1300 200 R 50 50 1 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 1 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 1 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 1 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 1 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 1 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 1 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 1 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 1 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 1 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 1 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 1 1 B
X MMC1_D[7] AU20 2500 -5700 200 L 50 50 1 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 1 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 1 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 1 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 1 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 1 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 1 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 1 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 1 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 1 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 1 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 1 1 B
X MMC1_D[1] AU22 2500 -5600 200 L 50 50 1 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 1 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 1 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 1 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 1 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 1 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 1 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 1 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 1 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 1 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 1 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 1 1 B
X MMC1_D[5] AU26 2500 -5500 200 L 50 50 1 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 1 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 1 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 1 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 1 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 1 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 1 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 1 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 1 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 1 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 1 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 1 1 B
X SD3_D[2] AU28 0 -1400 200 R 50 50 1 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 1 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 1 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 1 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 1 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 1 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 1 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 1 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 1 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 1 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 1 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 1 1 B
X SATA_RXN[0] AV16 0 -1500 200 R 50 50 1 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 1 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 1 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 1 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 1 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 1 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 1 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 1 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 1 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 1 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 1 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 1 1 B
X MMC1_D[0] AV20 2500 -5400 200 L 50 50 1 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 1 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 1 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 1 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 1 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 1 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 1 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 1 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 1 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 1 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 1 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 1 1 B
X MMC1_D[2] AV22 2500 -5300 200 L 50 50 1 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 1 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 1 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 1 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 1 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 1 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 1 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 1 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 1 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 1 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 1 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 1 1 B
X MMC1_CMD AV26 2500 -5200 200 L 50 50 1 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 1 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 1 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 1 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 1 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 1 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 1 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 1 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 1 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 1 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 1 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 1 1 B
X SD3_CMD AV28 0 -1600 200 R 50 50 1 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 1 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 1 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 1 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 1 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 1 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 1 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 1 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 1 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 1 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 1 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 1 1 B
X VGA_IREF AW1 2500 -5100 200 L 50 50 1 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 1 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 1 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 1 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 1 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 1 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 1 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 1 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 1 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 1 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 1 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 1 1 B
X SATA_LED# AY12 0 -1700 200 R 50 50 1 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 1 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 1 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 1 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 1 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 1 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 1 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 1 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 1 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 1 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 1 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 1 1 B
X SATA_GP[1] AY14 0 -1800 200 R 50 50 1 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 1 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 1 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 1 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 1 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 1 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 1 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 1 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 1 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 1 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 1 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 1 1 B
X SATA_RXP[1] AY16 0 -1900 200 R 50 50 1 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 1 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 1 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 1 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 1 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 1 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 1 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 1 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 1 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 1 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 1 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 1 1 B
X MMC1_RCOMP AY18 2500 -4800 200 L 50 50 1 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 1 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 1 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 1 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 1 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 1 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 1 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 1 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 1 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 1 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 1 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 1 1 B
X VGA_BLUE AY2 2500 -5000 200 L 50 50 1 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 1 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 1 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 1 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 1 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 1 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 1 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 1 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 1 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 1 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 1 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 1 1 B
X SD2_D[0] AY20 0 -2000 200 R 50 50 1 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 1 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 1 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 1 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 1 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 1 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 1 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 1 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 1 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 1 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 1 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 1 1 B
X MMC1_D[4] AY24 2500 -4700 200 L 50 50 1 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 1 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 1 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 1 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 1 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 1 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 1 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 1 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 1 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 1 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 1 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 1 1 B
X SD3_CLK AY26 0 -2100 200 R 50 50 1 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 1 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 1 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 1 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 1 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 1 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 1 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 1 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 1 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 1 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 1 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 1 1 B
X VGA_IRTN AY3 2500 -4900 200 L 50 50 1 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 1 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 1 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 1 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 1 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 1 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 1 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 1 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 1 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 1 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 1 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 1 1 B
X PMC_RSMRST# B10 0 -2300 200 R 50 50 1 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 1 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 1 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 1 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 1 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 1 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 1 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 1 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 1 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 1 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 1 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 1 1 B
X PCU_SPI_MISO B22 2500 -4500 200 L 50 50 1 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 1 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 1 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 1 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 1 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 1 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 1 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 1 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 1 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 1 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 1 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 1 1 B
X SVID_ALERT# B24 0 -2400 200 R 50 50 1 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 1 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 1 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 1 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 1 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 1 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 1 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 1 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 1 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 1 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 1 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 1 1 B
X PMC_CORE_PWROK B7 0 -2200 200 R 50 50 1 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 1 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 1 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 1 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 1 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 1 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 1 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 1 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 1 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 1 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 1 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 1 1 B
X ILB_RTC_EXTPAD B8 2500 -4600 200 L 50 50 1 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 1 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 1 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 1 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 1 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 1 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 1 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 1 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 1 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 1 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 1 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 1 1 B
X VGA_GREEN BA1 2500 -4400 200 L 50 50 1 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 1 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 1 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 1 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 1 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 1 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 1 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 1 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 1 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 1 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 1 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 1 1 B
X SATA_GP[0] BA12 0 -2500 200 R 50 50 1 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 1 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 1 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 1 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 1 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 1 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 1 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 1 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 1 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 1 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 1 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 1 1 B
X SATA_RXN[1] BA16 0 -2600 200 R 50 50 1 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 1 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 1 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 1 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 1 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 1 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 1 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 1 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 1 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 1 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 1 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 1 1 B
X SD2_CLK BA18 0 -2700 200 R 50 50 1 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 1 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 1 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 1 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 1 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 1 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 1 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 1 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 1 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 1 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 1 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 1 1 B
X SD2_D[2] BA20 0 -2800 200 R 50 50 1 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 1 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 1 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 1 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 1 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 1 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 1 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 1 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 1 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 1 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 1 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 1 1 B
X MMC1_RST# BA24 2500 -4200 200 L 50 50 1 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 1 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 1 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 1 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 1 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 1 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 1 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 1 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 1 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 1 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 1 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 1 1 B
X SD3_D[3] BA26 0 -2900 200 R 50 50 1 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 1 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 1 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 1 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 1 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 1 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 1 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 1 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 1 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 1 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 1 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 1 1 B
X VGA_RED BA3 2500 -4300 200 L 50 50 1 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 1 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 1 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 1 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 1 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 1 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 1 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 1 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 1 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 1 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 1 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 1 1 B
X LPE_I2S2_FRM BA30 2500 -4100 200 L 50 50 1 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 1 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 1 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 1 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 1 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 1 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 1 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 1 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 1 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 1 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 1 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 1 1 B
X VGA_DDCCLK BC1 2500 -4000 200 L 50 50 1 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 1 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 1 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 1 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 1 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 1 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 1 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 1 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 1 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 1 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 1 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 1 1 B
X SD2_CMD BC18 0 -3000 200 R 50 50 1 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 1 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 1 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 1 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 1 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 1 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 1 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 1 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 1 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 1 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 1 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 1 1 B
X VGA_DDCDATA BC2 2500 -3900 200 L 50 50 1 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 1 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 1 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 1 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 1 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 1 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 1 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 1 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 1 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 1 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 1 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 1 1 B
X SD3_CD# BC24 0 -3100 200 R 50 50 1 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 1 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 1 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 1 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 1 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 1 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 1 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 1 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 1 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 1 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 1 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 1 1 B
X LPE_I2S2_DATAOUT BC30 2500 -3800 200 L 50 50 1 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 1 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 1 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 1 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 1 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 1 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 1 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 1 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 1 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 1 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 1 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 1 1 B
X VGA_V1P35_S3_F1 BD1 2500 -3700 200 L 50 50 1 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 1 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 1 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 1 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 1 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 1 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 1 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 1 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 1 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 1 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 1 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 1 1 B
X SATA_TXP[1] BD10 0 -3300 200 R 50 50 1 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 1 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 1 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 1 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 1 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 1 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 1 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 1 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 1 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 1 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 1 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 1 1 B
X SD2_D[3]_CD# BD18 0 -3400 200 R 50 50 1 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 1 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 1 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 1 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 1 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 1 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 1 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 1 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 1 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 1 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 1 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 1 1 B
X VGA_HSYNC BD2 2500 -3600 200 L 50 50 1 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 1 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 1 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 1 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 1 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 1 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 1 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 1 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 1 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 1 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 1 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 1 1 B
X SD2_D[1] BD20 0 -3500 200 R 50 50 1 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 1 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 1 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 1 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 1 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 1 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 1 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 1 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 1 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 1 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 1 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 1 1 B
X SD3_PWREN# BD22 0 -3600 200 R 50 50 1 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 1 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 1 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 1 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 1 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 1 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 1 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 1 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 1 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 1 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 1 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 1 1 B
X SD3_D[1] BD26 0 -3700 200 R 50 50 1 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 1 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 1 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 1 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 1 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 1 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 1 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 1 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 1 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 1 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 1 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 1 1 B
X LPE_I2S2_DATAIN BD28 2500 -3500 200 L 50 50 1 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 1 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 1 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 1 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 1 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 1 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 1 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 1 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 1 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 1 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 1 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 1 1 B
X SD3_WP BD5 0 -3200 200 R 50 50 1 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 1 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 1 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 1 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 1 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 1 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 1 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 1 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 1 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 1 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 1 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 1 1 B
X SATA_TXN[1] BF10 0 -3900 200 R 50 50 1 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 1 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 1 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 1 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 1 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 1 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 1 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 1 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 1 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 1 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 1 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 1 1 B
X LPC_RCOMP BF18 2500 -3300 200 L 50 50 1 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 1 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 1 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 1 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 1 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 1 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 1 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 1 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 1 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 1 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 1 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 1 1 B
X VGA_VSYNC BF2 2500 -3400 200 L 50 50 1 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 1 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 1 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 1 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 1 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 1 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 1 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 1 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 1 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 1 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 1 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 1 1 B
X HDA_LPE_RCOMP BF20 2500 -3200 200 L 50 50 1 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 1 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 1 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 1 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 1 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 1 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 1 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 1 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 1 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 1 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 1 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 1 1 B
X SD3_1P8EN BF22 0 -4000 200 R 50 50 1 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 1 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 1 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 1 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 1 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 1 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 1 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 1 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 1 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 1 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 1 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 1 1 B
X SD3_RCOMP BF26 0 -4100 200 R 50 50 1 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 1 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 1 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 1 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 1 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 1 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 1 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 1 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 1 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 1 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 1 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 1 1 B
X LPE_I2S2_CLK BF28 2500 -3100 200 L 50 50 1 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 1 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 1 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 1 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 1 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 1 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 1 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 1 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 1 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 1 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 1 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 1 1 B
X SATA_TXP[0] BF6 0 -3800 200 R 50 50 1 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 1 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 1 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 1 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 1 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 1 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 1 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 1 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 1 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 1 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 1 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 1 1 B
X PCU_SMB_ALERT# BG11 2500 -3000 200 L 50 50 1 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 1 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 1 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 1 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 1 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 1 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 1 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 1 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 1 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 1 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 1 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 1 1 B
X PCU_SMB_DATA BG12 2500 -2900 200 L 50 50 1 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 1 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 1 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 1 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 1 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 1 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 1 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 1 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 1 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 1 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 1 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 1 1 B
X ILB_LPC_SERIRQ BG13 2500 -2800 200 L 50 50 1 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 1 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 1 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 1 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 1 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 1 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 1 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 1 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 1 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 1 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 1 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 1 1 B
X ILB_LPC_AD[3] BG14 2500 -2700 200 L 50 50 1 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 1 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 1 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 1 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 1 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 1 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 1 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 1 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 1 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 1 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 1 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 1 1 B
X ILB_LPC_CLK[0] BG15 2500 -2600 200 L 50 50 1 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 1 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 1 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 1 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 1 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 1 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 1 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 1 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 1 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 1 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 1 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 1 1 B
X ILB_LPC_CLKRUN# BG16 2500 -2500 200 L 50 50 1 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 1 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 1 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 1 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 1 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 1 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 1 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 1 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 1 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 1 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 1 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 1 1 B
X ILB_LPC_FRAME# BG17 2500 -2400 200 L 50 50 1 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 1 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 1 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 1 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 1 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 1 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 1 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 1 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 1 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 1 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 1 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 1 1 B
X HDA_SDI[0] BG19 2500 -2300 200 L 50 50 1 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 1 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 1 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 1 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 1 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 1 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 1 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 1 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 1 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 1 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 1 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 1 1 B
X HDA_SDO BG20 2500 -2200 200 L 50 50 1 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 1 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 1 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 1 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 1 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 1 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 1 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 1 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 1 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 1 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 1 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 1 1 B
X HDA_SDI[1] BG21 2500 -2100 200 L 50 50 1 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 1 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 1 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 1 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 1 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 1 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 1 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 1 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 1 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 1 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 1 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 1 1 B
X HDA_RST# BG22 2500 -2000 200 L 50 50 1 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 1 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 1 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 1 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 1 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 1 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 1 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 1 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 1 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 1 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 1 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 1 1 B
X SATA_TXN[0] BG7 0 -4200 200 R 50 50 1 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 1 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 1 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 1 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 1 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 1 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 1 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 1 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 1 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 1 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 1 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 1 1 B
X PMC_RSTBTN# BG9 0 -4300 200 R 50 50 1 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 1 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 1 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 1 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 1 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 1 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 1 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 1 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 1 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 1 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 1 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 1 1 B
X PCU_SMB_CLK BH10 2500 -1900 200 L 50 50 1 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 1 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 1 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 1 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 1 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 1 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 1 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 1 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 1 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 1 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 1 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 1 1 B
X ILB_8254_SPKR BH12 2500 -1800 200 L 50 50 1 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 1 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 1 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 1 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 1 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 1 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 1 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 1 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 1 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 1 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 1 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 1 1 B
X ILB_LPC_CLK[1] BH14 2500 -1700 200 L 50 50 1 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 1 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 1 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 1 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 1 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 1 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 1 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 1 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 1 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 1 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 1 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 1 1 B
X ILB_LPC_AD[0] BH16 2500 -1600 200 L 50 50 1 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 1 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 1 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 1 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 1 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 1 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 1 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 1 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 1 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 1 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 1 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 1 1 B
X HDA_SYNC BH20 2500 -1500 200 L 50 50 1 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 1 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 1 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 1 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 1 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 1 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 1 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 1 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 1 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 1 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 1 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 1 1 B
X PMC_PLT_CLK[2] BH4 0 -4400 200 R 50 50 1 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 1 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 1 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 1 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 1 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 1 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 1 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 1 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 1 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 1 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 1 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 1 1 B
X PMC_PLT_CLK[1] BH5 0 -4500 200 R 50 50 1 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 1 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 1 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 1 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 1 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 1 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 1 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 1 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 1 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 1 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 1 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 1 1 B
X PMC_PLT_CLK[4] BH6 0 -4600 200 R 50 50 1 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 1 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 1 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 1 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 1 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 1 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 1 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 1 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 1 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 1 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 1 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 1 1 B
X PMC_PLT_CLK[0] BH7 0 -4700 200 R 50 50 1 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 1 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 1 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 1 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 1 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 1 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 1 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 1 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 1 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 1 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 1 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 1 1 B
X PMC_PLT_CLK[3] BH8 0 -4800 200 R 50 50 1 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 1 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 1 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 1 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 1 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 1 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 1 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 1 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 1 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 1 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 1 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 1 1 B
X ILB_LPC_AD[2] BJ13 2500 -1300 200 L 50 50 1 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 1 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 1 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 1 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 1 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 1 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 1 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 1 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 1 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 1 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 1 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 1 1 B
X ILB_LPC_AD[1] BJ17 2500 -1200 200 L 50 50 1 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 1 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 1 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 1 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 1 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 1 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 1 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 1 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 1 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 1 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 1 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 1 1 B
X HDA_CLK BJ21 2500 -1100 200 L 50 50 1 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 1 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 1 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 1 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 1 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 1 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 1 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 1 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 1 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 1 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 1 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 1 1 B
X VGA_V1P0_S3 BJ6 2500 -1400 200 L 50 50 1 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 1 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 1 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 1 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 1 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 1 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 1 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 1 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 1 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 1 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 1 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 1 1 B
X PMC_PLT_CLK[5] BJ9 0 -4900 200 R 50 50 1 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 1 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 1 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 1 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 1 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 1 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 1 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 1 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 1 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 1 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 1 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 1 1 B
X ILB_RTC_TEST# C11 2500 -900 200 L 50 50 1 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 1 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 1 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 1 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 1 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 1 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 1 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 1 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 1 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 1 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 1 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 1 1 B
X ILB_RTC_RST# C12 2500 -800 200 L 50 50 1 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 1 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 1 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 1 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 1 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 1 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 1 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 1 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 1 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 1 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 1 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 1 1 B
X PCU_SPI_CS[1]# C21 2500 -700 200 L 50 50 1 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 1 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 1 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 1 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 1 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 1 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 1 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 1 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 1 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 1 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 1 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 1 1 B
X PCU_SPI_CLK C22 2500 -600 200 L 50 50 1 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 1 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 1 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 1 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 1 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 1 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 1 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 1 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 1 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 1 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 1 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 1 1 B
X PCU_SPI_CS[0]# C23 2500 -500 200 L 50 50 1 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 1 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 1 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 1 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 1 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 1 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 1 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 1 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 1 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 1 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 1 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 1 1 B
X PROCHOT# C24 0 -5000 200 R 50 50 1 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 1 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 1 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 1 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 1 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 1 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 1 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 1 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 1 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 1 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 1 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 1 1 B
X SVID_CLK C25 0 -5100 200 R 50 50 1 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 1 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 1 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 1 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 1 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 1 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 1 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 1 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 1 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 1 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 1 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 1 1 B
X ILB_RTC_X1 C9 2500 -1000 200 L 50 50 1 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 1 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 1 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 1 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 1 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 1 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 1 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 1 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 1 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 1 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 1 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 1 1 B
X ICLK_USB_TERM[1] D10 2500 -400 200 L 50 50 1 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 1 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 1 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 1 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 1 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 1 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 1 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 1 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 1 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 1 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 1 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 1 1 B
X TAP_TCK D14 0 -5200 200 R 50 50 1 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 1 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 1 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 1 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 1 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 1 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 1 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 1 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 1 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 1 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 1 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 1 1 B
X TAP_PRDY# D18 0 -5300 200 R 50 50 1 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 1 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 1 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 1 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 1 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 1 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 1 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 1 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 1 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 1 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 1 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 1 1 B
X PMC_ACPRESENT D20 0 -5400 200 R 50 50 1 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 1 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 1 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 1 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 1 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 1 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 1 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 1 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 1 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 1 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 1 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 1 1 B
X PMC_SLP_S3# D22 0 -5500 200 R 50 50 1 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 1 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 1 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 1 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 1 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 1 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 1 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 1 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 1 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 1 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 1 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 1 1 B
X PMC_SUSPWRDNACK D26 0 -5600 200 R 50 50 1 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 1 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 1 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 1 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 1 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 1 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 1 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 1 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 1 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 1 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 1 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 1 1 B
X ICLK_USB_TERM[0] F10 2500 -300 200 L 50 50 1 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 1 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 1 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 1 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 1 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 1 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 1 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 1 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 1 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 1 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 1 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 1 1 B
X TAP_TDI F12 0 -5700 200 R 50 50 1 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 1 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 1 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 1 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 1 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 1 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 1 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 1 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 1 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 1 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 1 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 1 1 B
X TAP_TMS F14 0 -5800 200 R 50 50 1 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 1 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 1 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 1 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 1 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 1 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 1 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 1 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 1 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 1 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 1 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 1 1 B
X TAP_PREQ# F16 0 -5900 200 R 50 50 1 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 1 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 1 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 1 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 1 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 1 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 1 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 1 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 1 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 1 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 1 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 1 1 B
X PMC_PLTRST# F20 0 -6000 200 R 50 50 1 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 1 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 1 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 1 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 1 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 1 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 1 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 1 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 1 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 1 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 1 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 1 1 B
X PMC_SLP_S4# F22 0 -6100 200 R 50 50 1 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 1 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 1 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 1 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 1 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 1 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 1 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 1 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 1 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 1 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 1 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 1 1 B
X PMC_WAKE_PCIE[0]# F26 0 -6200 200 R 50 50 1 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 1 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 1 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 1 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 1 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 1 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 1 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 1 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 1 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 1 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 1 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 1 1 B
X TAP_TRST# G12 0 -6300 200 R 50 50 1 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 1 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 1 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 1 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 1 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 1 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 1 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 1 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 1 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 1 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 1 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 1 1 B
X TAP_TDO G16 0 -6400 200 R 50 50 1 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 1 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 1 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 1 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 1 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 1 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 1 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 1 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 1 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 1 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 1 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 1 1 B
X PMC_SUS_STAT# G18 0 -6500 200 R 50 50 1 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 1 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 1 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 1 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 1 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 1 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 1 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 1 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 1 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 1 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 1 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 1 1 B
X PMC_SUSCLK[0] G24 0 -6600 200 R 50 50 1 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 1 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 1 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 1 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 1 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 1 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 1 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 1 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 1 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 1 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 1 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 1 1 B
X PMC_BATLOW# K26 0 -6700 200 R 50 50 1 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 1 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 1 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 1 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 1 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 1 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 1 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 1 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 1 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 1 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 1 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 1 1 B
X PCU_V3P3_G3 N22 2500 -200 200 L 50 50 1 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 1 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 1 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 1 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 1 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 1 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 1 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 1 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 1 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 1 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 1 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 1 1 B
X RTC_VCC P22 0 -6800 200 R 50 50 1 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 1 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 1 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 1 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 1 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 1 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 1 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 1 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 1 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 1 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 1 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 1 1 B
X PMC_V1P8_G3 U25 0 -6900 200 R 50 50 1 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 1 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 1 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 1 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 1 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 1 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 1 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 1 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 1 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 1 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 1 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 1 1 B
X MIPI_V1P8_S3 U38 2500 -100 200 L 50 50 1 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 1 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 1 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 1 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 1 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 1 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 1 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 1 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 1 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 1 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 1 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 1 1 B
X PCU_V1P8_G3 V25 2500 0 200 L 50 50 1 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 1 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 1 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 1 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 1 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 1 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 1 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 1 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 1 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 1 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 1 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 1 1 B
X SVID_V1P0_S3 V32 0 -7000 200 R 50 50 1 1 B
X VSS A11 0 -300 200 R 50 50 2 1 B
X VSS A15 0 -400 200 R 50 50 2 1 B
X VSS A19 0 -500 200 R 50 50 2 1 B
X VSS A23 0 -600 200 R 50 50 2 1 B
X VSS A27 0 -700 200 R 50 50 2 1 B
X VSS A3 0 0 200 R 50 50 2 1 B
X VSS A31 0 -800 200 R 50 50 2 1 B
X VSS A35 0 -900 200 R 50 50 2 1 B
X VSS A39 0 -1000 200 R 50 50 2 1 B
X VSS A43 0 -1100 200 R 50 50 2 1 B
X VSS A47 0 -1200 200 R 50 50 2 1 B
X VSS A49 0 -1300 200 R 50 50 2 1 B
X VSS A5 0 -100 200 R 50 50 2 1 B
X VSS A51 0 -1400 200 R 50 50 2 1 B
X VSS A52 0 -1500 200 R 50 50 2 1 B
X VSS A6 0 -200 200 R 50 50 2 1 B
X VSS AA1 1000 -9100 200 L 50 50 2 1 B
X VSS AA16 1000 -8900 200 L 50 50 2 1 B
X VSS AA19 1000 -8800 200 L 50 50 2 1 B
X VSS AA21 1000 -8700 200 L 50 50 2 1 B
X VSS AA3 1000 -9000 200 L 50 50 2 1 B
X VSS AA32 1000 -8600 200 L 50 50 2 1 B
X VSS AA35 1000 -8500 200 L 50 50 2 1 B
X VSS AA38 1000 -8400 200 L 50 50 2 1 B
X VSS AA53 1000 -8300 200 L 50 50 2 1 B
X VSS AB10 1000 -8000 200 L 50 50 2 1 B
X VSS AB4 1000 -8200 200 L 50 50 2 1 B
X VSS AB41 1000 -7900 200 L 50 50 2 1 B
X VSS AB45 1000 -7800 200 L 50 50 2 1 B
X VSS AB47 1000 -7700 200 L 50 50 2 1 B
X VSS AB48 1000 -7600 200 L 50 50 2 1 B
X VSS AB50 1000 -7500 200 L 50 50 2 1 B
X VSS AB51 1000 -7400 200 L 50 50 2 1 B
X VSS AB6 1000 -8100 200 L 50 50 2 1 B
X VSS AC16 1000 -7300 200 L 50 50 2 1 B
X VSS AC18 1000 -7200 200 L 50 50 2 1 B
X VSS AC19 1000 -7100 200 L 50 50 2 1 B
X VSS AC21 1000 -7000 200 L 50 50 2 1 B
X VSS AC25 1000 -6900 200 L 50 50 2 1 B
X VSS AC33 1000 -6800 200 L 50 50 2 1 B
X VSS AC35 1000 -6700 200 L 50 50 2 1 B
X VSS AC36 1000 -6600 200 L 50 50 2 1 B
X VSS AC38 1000 -6500 200 L 50 50 2 1 B
X VSS AD19 1000 -6300 200 L 50 50 2 1 B
X VSS AD21 1000 -6200 200 L 50 50 2 1 B
X VSS AD25 1000 -6100 200 L 50 50 2 1 B
X VSS AD32 1000 -6000 200 L 50 50 2 1 B
X VSS AD33 1000 -5900 200 L 50 50 2 1 B
X VSS AD47 1000 -5800 200 L 50 50 2 1 B
X VSS AD7 1000 -6400 200 L 50 50 2 1 B
X VSS AE1 1000 -5700 200 L 50 50 2 1 B
X VSS AE11 1000 -5100 200 L 50 50 2 1 B
X VSS AE12 1000 -5000 200 L 50 50 2 1 B
X VSS AE14 1000 -4900 200 L 50 50 2 1 B
X VSS AE3 1000 -5600 200 L 50 50 2 1 B
X VSS AE4 1000 -5500 200 L 50 50 2 1 B
X VSS AE40 1000 -4800 200 L 50 50 2 1 B
X VSS AE42 1000 -4700 200 L 50 50 2 1 B
X VSS AE43 1000 -4600 200 L 50 50 2 1 B
X VSS AE45 1000 -4500 200 L 50 50 2 1 B
X VSS AE46 1000 -4400 200 L 50 50 2 1 B
X VSS AE6 1000 -5400 200 L 50 50 2 1 B
X VSS AE8 1000 -5300 200 L 50 50 2 1 B
X VSS AE9 1000 -5200 200 L 50 50 2 1 B
X VSS B2 0 -1600 200 R 50 50 2 1 B
X VSS B52 0 -1700 200 R 50 50 2 1 B
X VSS B53 0 -1800 200 R 50 50 2 1 B
X VSS C1 0 -1900 200 R 50 50 2 1 B
X VSS C14 0 -2000 200 R 50 50 2 1 B
X VSS C31 0 -2100 200 R 50 50 2 1 B
X VSS C34 0 -2200 200 R 50 50 2 1 B
X VSS C39 0 -2300 200 R 50 50 2 1 B
X VSS C42 0 -2400 200 R 50 50 2 1 B
X VSS C45 0 -2500 200 R 50 50 2 1 B
X VSS C49 0 -2600 200 R 50 50 2 1 B
X VSS C53 0 -2700 200 R 50 50 2 1 B
X VSS D12 0 -2800 200 R 50 50 2 1 B
X VSS D16 0 -2900 200 R 50 50 2 1 B
X VSS D24 0 -3000 200 R 50 50 2 1 B
X VSS D30 0 -3100 200 R 50 50 2 1 B
X VSS D36 0 -3200 200 R 50 50 2 1 B
X VSS D38 0 -3300 200 R 50 50 2 1 B
X VSS E1 0 -3400 200 R 50 50 2 1 B
X VSS E19 0 -3600 200 R 50 50 2 1 B
X VSS E35 0 -3700 200 R 50 50 2 1 B
X VSS E53 0 -3800 200 R 50 50 2 1 B
X VSS E8 0 -3500 200 R 50 50 2 1 B
X VSS F19 0 -4200 200 R 50 50 2 1 B
X VSS F2 0 -3900 200 R 50 50 2 1 B
X VSS F24 0 -4300 200 R 50 50 2 1 B
X VSS F27 0 -4400 200 R 50 50 2 1 B
X VSS F30 0 -4500 200 R 50 50 2 1 B
X VSS F35 0 -4600 200 R 50 50 2 1 B
X VSS F5 0 -4000 200 R 50 50 2 1 B
X VSS F7 0 -4100 200 R 50 50 2 1 B
X VSS G10 0 -4700 200 R 50 50 2 1 B
X VSS G20 0 -4800 200 R 50 50 2 1 B
X VSS G22 0 -4900 200 R 50 50 2 1 B
X VSS G26 0 -5000 200 R 50 50 2 1 B
X VSS G28 0 -5100 200 R 50 50 2 1 B
X VSS G32 0 -5200 200 R 50 50 2 1 B
X VSS G34 0 -5300 200 R 50 50 2 1 B
X VSS G42 0 -5400 200 R 50 50 2 1 B
X VSS J35 0 -5500 200 R 50 50 2 1 B
X VSS J40 0 -5600 200 R 50 50 2 1 B
X VSS J53 0 -5700 200 R 50 50 2 1 B
X VSS K14 0 -6000 200 R 50 50 2 1 B
X VSS K22 0 -6100 200 R 50 50 2 1 B
X VSS K32 0 -6200 200 R 50 50 2 1 B
X VSS K36 0 -6300 200 R 50 50 2 1 B
X VSS K4 0 -5800 200 R 50 50 2 1 B
X VSS K50 0 -6400 200 R 50 50 2 1 B
X VSS K9 0 -5900 200 R 50 50 2 1 B
X VSS L13 0 -6500 200 R 50 50 2 1 B
X VSS L19 0 -6600 200 R 50 50 2 1 B
X VSS L27 0 -6700 200 R 50 50 2 1 B
X VSS L35 0 -6800 200 R 50 50 2 1 B
X VSS M19 0 -6900 200 R 50 50 2 1 B
X VSS M26 0 -7000 200 R 50 50 2 1 B
X VSS M27 0 -7100 200 R 50 50 2 1 B
X VSS M28 0 -7200 200 R 50 50 2 1 B
X VSS M34 0 -7300 200 R 50 50 2 1 B
X VSS M35 0 -7400 200 R 50 50 2 1 B
X VSS M38 0 -7500 200 R 50 50 2 1 B
X VSS M47 0 -7600 200 R 50 50 2 1 B
X VSS M51 0 -7700 200 R 50 50 2 1 B
X VSS N1 0 -7800 200 R 50 50 2 1 B
X VSS N16 0 -7900 200 R 50 50 2 1 B
X VSS N38 0 -8000 200 R 50 50 2 1 B
X VSS N51 0 -8100 200 R 50 50 2 1 B
X VSS P13 0 -8400 200 R 50 50 2 1 B
X VSS P16 0 -8500 200 R 50 50 2 1 B
X VSS P19 0 -8600 200 R 50 50 2 1 B
X VSS P20 0 -8700 200 R 50 50 2 1 B
X VSS P24 0 -8800 200 R 50 50 2 1 B
X VSS P32 0 -8900 200 R 50 50 2 1 B
X VSS P35 0 -9000 200 R 50 50 2 1 B
X VSS P38 0 -9100 200 R 50 50 2 1 B
X VSS P4 0 -8200 200 R 50 50 2 1 B
X VSS P47 1000 -4300 200 L 50 50 2 1 B
X VSS P52 1000 -4200 200 L 50 50 2 1 B
X VSS P9 0 -8300 200 R 50 50 2 1 B
X VSS T40 1000 -4100 200 L 50 50 2 1 B
X VSS U1 1000 -4000 200 L 50 50 2 1 B
X VSS U11 1000 -3400 200 L 50 50 2 1 B
X VSS U12 1000 -3300 200 L 50 50 2 1 B
X VSS U14 1000 -3200 200 L 50 50 2 1 B
X VSS U21 1000 -3100 200 L 50 50 2 1 B
X VSS U3 1000 -3900 200 L 50 50 2 1 B
X VSS U30 1000 -3000 200 L 50 50 2 1 B
X VSS U32 1000 -2900 200 L 50 50 2 1 B
X VSS U40 1000 -2800 200 L 50 50 2 1 B
X VSS U42 1000 -2700 200 L 50 50 2 1 B
X VSS U43 1000 -2600 200 L 50 50 2 1 B
X VSS U45 1000 -2500 200 L 50 50 2 1 B
X VSS U46 1000 -2400 200 L 50 50 2 1 B
X VSS U48 1000 -2300 200 L 50 50 2 1 B
X VSS U49 1000 -2200 200 L 50 50 2 1 B
X VSS U5 1000 -3800 200 L 50 50 2 1 B
X VSS U51 1000 -2100 200 L 50 50 2 1 B
X VSS U53 1000 -2000 200 L 50 50 2 1 B
X VSS U6 1000 -3700 200 L 50 50 2 1 B
X VSS U8 1000 -3600 200 L 50 50 2 1 B
X VSS U9 1000 -3500 200 L 50 50 2 1 B
X VSS V12 1000 -1800 200 L 50 50 2 1 B
X VSS V16 1000 -1700 200 L 50 50 2 1 B
X VSS V19 1000 -1600 200 L 50 50 2 1 B
X VSS V21 1000 -1500 200 L 50 50 2 1 B
X VSS V35 1000 -1400 200 L 50 50 2 1 B
X VSS V40 1000 -1300 200 L 50 50 2 1 B
X VSS V44 1000 -1200 200 L 50 50 2 1 B
X VSS V51 1000 -1100 200 L 50 50 2 1 B
X VSS V7 1000 -1900 200 L 50 50 2 1 B
X VSS Y10 1000 -800 200 L 50 50 2 1 B
X VSS Y14 1000 -700 200 L 50 50 2 1 B
X VSS Y16 1000 -600 200 L 50 50 2 1 B
X VSS Y21 1000 -500 200 L 50 50 2 1 B
X VSS Y25 1000 -400 200 L 50 50 2 1 B
X VSS Y33 1000 -300 200 L 50 50 2 1 B
X VSS Y41 1000 -200 200 L 50 50 2 1 B
X VSS Y44 1000 -100 200 L 50 50 2 1 B
X VSS Y7 1000 -1000 200 L 50 50 2 1 B
X VSS Y9 1000 -900 200 L 50 50 2 1 B
X VSS AE48 0 0 200 R 50 50 3 1 B
X VSS AE50 0 -100 200 R 50 50 3 1 B
X VSS AE51 0 -200 200 R 50 50 3 1 B
X VSS AE53 0 -300 200 R 50 50 3 1 B
X VSS AF10 0 -400 200 R 50 50 3 1 B
X VSS AF12 0 -500 200 R 50 50 3 1 B
X VSS AF25 0 -600 200 R 50 50 3 1 B
X VSS AF32 0 -700 200 R 50 50 3 1 B
X VSS AF47 0 -800 200 R 50 50 3 1 B
X VSS AG16 0 -900 200 R 50 50 3 1 B
X VSS AG25 0 -1000 200 R 50 50 3 1 B
X VSS AG36 0 -1100 200 R 50 50 3 1 B
X VSS AG38 0 -1200 200 R 50 50 3 1 B
X VSS AH4 0 -1300 200 R 50 50 3 1 B
X VSS AH41 0 -1700 200 R 50 50 3 1 B
X VSS AH45 0 -1800 200 R 50 50 3 1 B
X VSS AH47 0 -1900 200 R 50 50 3 1 B
X VSS AH48 0 -2000 200 R 50 50 3 1 B
X VSS AH50 0 -2100 200 R 50 50 3 1 B
X VSS AH51 0 -2200 200 R 50 50 3 1 B
X VSS AH6 0 -1400 200 R 50 50 3 1 B
X VSS AH7 0 -1500 200 R 50 50 3 1 B
X VSS AH9 0 -1600 200 R 50 50 3 1 B
X VSS AJ1 0 -2300 200 R 50 50 3 1 B
X VSS AJ16 0 -2500 200 R 50 50 3 1 B
X VSS AJ21 0 -2600 200 R 50 50 3 1 B
X VSS AJ25 0 -2700 200 R 50 50 3 1 B
X VSS AJ27 0 -2800 200 R 50 50 3 1 B
X VSS AJ29 0 -2900 200 R 50 50 3 1 B
X VSS AJ3 0 -2400 200 R 50 50 3 1 B
X VSS AJ30 0 -3000 200 R 50 50 3 1 B
X VSS AJ32 0 -3100 200 R 50 50 3 1 B
X VSS AJ33 0 -3200 200 R 50 50 3 1 B
X VSS AJ35 0 -3300 200 R 50 50 3 1 B
X VSS AJ38 0 -3400 200 R 50 50 3 1 B
X VSS AJ53 0 -3500 200 R 50 50 3 1 B
X VSS AK10 0 -3600 200 R 50 50 3 1 B
X VSS AK14 0 -3700 200 R 50 50 3 1 B
X VSS AK16 0 -3800 200 R 50 50 3 1 B
X VSS AK33 0 -3900 200 R 50 50 3 1 B
X VSS AK41 0 -4000 200 R 50 50 3 1 B
X VSS AK44 0 -4100 200 R 50 50 3 1 B
X VSS AM12 0 -4300 200 R 50 50 3 1 B
X VSS AM19 0 -4400 200 R 50 50 3 1 B
X VSS AM24 0 -4500 200 R 50 50 3 1 B
X VSS AM25 0 -4600 200 R 50 50 3 1 B
X VSS AM29 0 -4700 200 R 50 50 3 1 B
X VSS AM33 0 -4800 200 R 50 50 3 1 B
X VSS AM35 0 -4900 200 R 50 50 3 1 B
X VSS AM36 0 -5000 200 R 50 50 3 1 B
X VSS AM40 0 -5100 200 R 50 50 3 1 B
X VSS AM44 0 -5200 200 R 50 50 3 1 B
X VSS AM51 0 -5300 200 R 50 50 3 1 B
X VSS AM7 0 -4200 200 R 50 50 3 1 B
X VSS AN1 0 -5400 200 R 50 50 3 1 B
X VSS AN11 0 -6000 200 R 50 50 3 1 B
X VSS AN12 0 -6100 200 R 50 50 3 1 B
X VSS AN14 0 -6200 200 R 50 50 3 1 B
X VSSA AN16 1000 -9200 200 L 50 50 3 1 B
X VSS AN22 0 -6300 200 R 50 50 3 1 B
X VSS AN3 0 -5500 200 R 50 50 3 1 B
X VSS AN33 0 -6400 200 R 50 50 3 1 B
X VSS AN35 0 -6500 200 R 50 50 3 1 B
X VSS AN36 0 -6600 200 R 50 50 3 1 B
X VSS AN38 0 -6700 200 R 50 50 3 1 B
X VSS AN40 0 -6800 200 R 50 50 3 1 B
X VSS AN42 0 -6900 200 R 50 50 3 1 B
X VSS AN43 0 -7000 200 R 50 50 3 1 B
X VSS AN45 0 -7100 200 R 50 50 3 1 B
X VSS AN46 0 -7200 200 R 50 50 3 1 B
X VSS AN48 0 -7300 200 R 50 50 3 1 B
X VSS AN49 0 -7400 200 R 50 50 3 1 B
X VSS AN5 0 -5600 200 R 50 50 3 1 B
X VSS AN51 0 -7500 200 R 50 50 3 1 B
X VSS AN53 0 -7600 200 R 50 50 3 1 B
X VSS AN6 0 -5700 200 R 50 50 3 1 B
X VSS AN8 0 -5800 200 R 50 50 3 1 B
X VSS AN9 0 -5900 200 R 50 50 3 1 B
X VSS AP40 0 -7700 200 R 50 50 3 1 B
X VSS AT12 0 -7900 200 R 50 50 3 1 B
X VSS AT16 0 -8000 200 R 50 50 3 1 B
X VSS AT19 0 -8100 200 R 50 50 3 1 B
X VSS AT24 0 -8200 200 R 50 50 3 1 B
X VSS AT27 0 -8300 200 R 50 50 3 1 B
X VSS AT30 0 -8400 200 R 50 50 3 1 B
X VSS AT35 0 -8500 200 R 50 50 3 1 B
X VSS AT38 0 -8600 200 R 50 50 3 1 B
X VSS AT4 0 -7800 200 R 50 50 3 1 B
X VSS AT47 0 -8700 200 R 50 50 3 1 B
X VSS AT52 0 -8800 200 R 50 50 3 1 B
X VSS AU1 0 -8900 200 R 50 50 3 1 B
X VSS AU24 0 -9100 200 R 50 50 3 1 B
X VSS AU3 0 -9000 200 R 50 50 3 1 B
X VSS AU30 0 -9200 200 R 50 50 3 1 B
X VSS AU38 1000 -9100 200 L 50 50 3 1 B
X VSS AU51 1000 -9000 200 L 50 50 3 1 B
X VSS AV12 1000 -8800 200 L 50 50 3 1 B
X VSS AV13 1000 -8700 200 L 50 50 3 1 B
X VSS AV14 1000 -8600 200 L 50 50 3 1 B
X VSS AV18 1000 -8500 200 L 50 50 3 1 B
X VSS AV19 1000 -8400 200 L 50 50 3 1 B
X VSS AV24 1000 -8300 200 L 50 50 3 1 B
X VSS AV27 1000 -8200 200 L 50 50 3 1 B
X VSS AV30 1000 -8100 200 L 50 50 3 1 B
X VSS AV35 1000 -8000 200 L 50 50 3 1 B
X VSS AV38 1000 -7900 200 L 50 50 3 1 B
X VSS AV47 1000 -7800 200 L 50 50 3 1 B
X VSS AV51 1000 -7700 200 L 50 50 3 1 B
X VSS AV7 1000 -8900 200 L 50 50 3 1 B
X VSS AW13 1000 -7500 200 L 50 50 3 1 B
X VSS AW19 1000 -7400 200 L 50 50 3 1 B
X VSS AW27 1000 -7300 200 L 50 50 3 1 B
X VSS AW3 1000 -7600 200 L 50 50 3 1 B
X VSS AW35 1000 -7200 200 L 50 50 3 1 B
X VSS AY10 1000 -6900 200 L 50 50 3 1 B
X VSS AY22 1000 -6800 200 L 50 50 3 1 B
X VSS AY32 1000 -6700 200 L 50 50 3 1 B
X VSS AY36 1000 -6600 200 L 50 50 3 1 B
X VSS AY4 1000 -7100 200 L 50 50 3 1 B
X VSS AY50 1000 -6500 200 L 50 50 3 1 B
X VSS AY9 1000 -7000 200 L 50 50 3 1 B
X VSS BA14 1000 -6400 200 L 50 50 3 1 B
X VSS BA19 1000 -6300 200 L 50 50 3 1 B
X VSS BA22 1000 -6200 200 L 50 50 3 1 B
X VSS BA27 1000 -6100 200 L 50 50 3 1 B
X VSS BA32 1000 -6000 200 L 50 50 3 1 B
X VSS BA35 1000 -5900 200 L 50 50 3 1 B
X VSS BA40 1000 -5800 200 L 50 50 3 1 B
X VSS BA53 1000 -5700 200 L 50 50 3 1 B
X VSS BB19 1000 -5600 200 L 50 50 3 1 B
X VSS BB27 1000 -5500 200 L 50 50 3 1 B
X VSS BB35 1000 -5400 200 L 50 50 3 1 B
X VSS BC20 1000 -5300 200 L 50 50 3 1 B
X VSS BC22 1000 -5200 200 L 50 50 3 1 B
X VSS BC26 1000 -5100 200 L 50 50 3 1 B
X VSS BC28 1000 -5000 200 L 50 50 3 1 B
X VSS BC32 1000 -4900 200 L 50 50 3 1 B
X VSS BC34 1000 -4800 200 L 50 50 3 1 B
X VSS BC42 1000 -4700 200 L 50 50 3 1 B
X VSS BD19 1000 -4600 200 L 50 50 3 1 B
X VSS BD24 1000 -4500 200 L 50 50 3 1 B
X VSS BD27 1000 -4400 200 L 50 50 3 1 B
X VSS BD30 1000 -4300 200 L 50 50 3 1 B
X VSS BD35 1000 -4200 200 L 50 50 3 1 B
X VSS BE1 1000 -4100 200 L 50 50 3 1 B
X VSS BE19 1000 -3800 200 L 50 50 3 1 B
X VSS BE2 1000 -4000 200 L 50 50 3 1 B
X VSS BE35 1000 -3700 200 L 50 50 3 1 B
X VSS BE53 1000 -3600 200 L 50 50 3 1 B
X VSS BE8 1000 -3900 200 L 50 50 3 1 B
X VSS BF12 1000 -3400 200 L 50 50 3 1 B
X VSS BF16 1000 -3300 200 L 50 50 3 1 B
X VSS BF24 1000 -3200 200 L 50 50 3 1 B
X VSS BF30 1000 -3100 200 L 50 50 3 1 B
X VSS BF36 1000 -3000 200 L 50 50 3 1 B
X VSS BF38 1000 -2900 200 L 50 50 3 1 B
X VSS BF4 1000 -3500 200 L 50 50 3 1 B
X VSS BG1 1000 -2800 200 L 50 50 3 1 B
X VSS BG31 1000 -2700 200 L 50 50 3 1 B
X VSS BG34 1000 -2600 200 L 50 50 3 1 B
X VSS BG39 1000 -2500 200 L 50 50 3 1 B
X VSS BG42 1000 -2400 200 L 50 50 3 1 B
X VSS BG45 1000 -2300 200 L 50 50 3 1 B
X VSS BG49 1000 -2200 200 L 50 50 3 1 B
X VSS BG53 1000 -2100 200 L 50 50 3 1 B
X VSS BH1 1000 -2000 200 L 50 50 3 1 B
X VSS BH2 1000 -1900 200 L 50 50 3 1 B
X VSS BH52 1000 -1800 200 L 50 50 3 1 B
X VSS BH53 1000 -1700 200 L 50 50 3 1 B
X VSS BJ11 1000 -1200 200 L 50 50 3 1 B
X VSS BJ15 1000 -1100 200 L 50 50 3 1 B
X VSS BJ19 1000 -1000 200 L 50 50 3 1 B
X VSS BJ2 1000 -1600 200 L 50 50 3 1 B
X VSS BJ23 1000 -900 200 L 50 50 3 1 B
X VSS BJ27 1000 -800 200 L 50 50 3 1 B
X VSS BJ3 1000 -1500 200 L 50 50 3 1 B
X VSS BJ31 1000 -700 200 L 50 50 3 1 B
X VSS BJ35 1000 -600 200 L 50 50 3 1 B
X VSS BJ39 1000 -500 200 L 50 50 3 1 B
X VSS BJ43 1000 -400 200 L 50 50 3 1 B
X VSS BJ47 1000 -300 200 L 50 50 3 1 B
X VSS BJ49 1000 -200 200 L 50 50 3 1 B
X VSS BJ5 1000 -1400 200 L 50 50 3 1 B
X VSS BJ51 1000 -100 200 L 50 50 3 1 B
X VSS BJ52 1000 0 200 L 50 50 3 1 B
X VSS BJ7 1000 -1300 200 L 50 50 3 1 B
X UNCORE_VNN_S3 AA24 0 -900 200 R 50 50 4 1 B
X UNCORE_V1P35_S3_F5 AA25 0 -1000 200 R 50 50 4 1 B
X CORE_VCC_S3 AA27 2800 -4500 200 L 50 50 4 1 B
X CORE_VCC_S3 AA29 2800 -4400 200 L 50 50 4 1 B
X CORE_VCC_S3 AA30 2800 -4300 200 L 50 50 4 1 B
X CORE_V1P05_S3 AA33 2800 -4200 200 L 50 50 4 1 B
X UNCORE_VNN_S3 AC22 0 -1100 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AC24 0 -1200 200 R 50 50 4 1 B
X CORE_VCC_S3 AC27 2800 -4100 200 L 50 50 4 1 B
X CORE_VCC_S3 AC29 2800 -4000 200 L 50 50 4 1 B
X CORE_VCC_S3 AC30 2800 -3900 200 L 50 50 4 1 B
X CORE_V1P05_S3 AC32 2800 -3800 200 L 50 50 4 1 B
X UNCORE_VNN_S3 AD22 0 -1300 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AD24 0 -1400 200 R 50 50 4 1 B
X CORE_VCC_S3 AD27 2800 -3700 200 L 50 50 4 1 B
X CORE_VCC_S3 AD29 2800 -3600 200 L 50 50 4 1 B
X CORE_VCC_S3 AD30 2800 -3500 200 L 50 50 4 1 B
X UNCORE_V1P0_S3 AF16 0 -1500 200 R 50 50 4 1 B
X UNCORE_V1P0_S3 AF18 0 -1600 200 R 50 50 4 1 B
X UNCORE_V1P35_S3_F6 AF19 0 -1700 200 R 50 50 4 1 B
X UNCORE_V1P0_S3 AF21 0 -1800 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AF22 0 -1900 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AF24 0 -2000 200 R 50 50 4 1 B
X CORE_VCC_S3 AF27 2800 -3400 200 L 50 50 4 1 B
X CORE_VCC_S3 AF29 2800 -3300 200 L 50 50 4 1 B
X CORE_V1P05_S3 AF33 2800 -3200 200 L 50 50 4 1 B
X UNCORE_V1P35_S3_F1 AG19 0 -2100 200 R 50 50 4 1 B
X UNCORE_V1P0_S3 AG21 0 -2200 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AG22 0 -2300 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AG24 0 -2400 200 R 50 50 4 1 B
X CORE_VCC_S3 AG27 2800 -3100 200 L 50 50 4 1 B
X CORE_VCC_S3 AG29 2800 -3000 200 L 50 50 4 1 B
X CORE_VCC_S3 AG30 2800 -2900 200 L 50 50 4 1 B
X UNCORE_V1P35_S3_F2 AG32 0 -2500 200 R 50 50 4 1 B
X CORE_V1P05_S3 AG33 2800 -2800 200 L 50 50 4 1 B
X CORE_V1P05_S3 AG35 2800 -2700 200 L 50 50 4 1 B
X UNCORE_VNN_S3 AJ22 0 -2600 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AJ24 0 -2700 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AK22 0 -2800 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AK24 0 -2900 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AK25 0 -3000 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AK27 0 -3100 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AK29 0 -3200 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AK30 0 -3300 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AK32 0 -3400 200 R 50 50 4 1 B
X UNCORE_VNN_S3 AM22 0 -3500 200 R 50 50 4 1 B
X UNCORE_V1P8_S3 AM30 0 -3600 200 R 50 50 4 1 B
X UNCORE_V1P0_S3 AN29 0 -3700 200 R 50 50 4 1 B
X UNCORE_V1P0_S3 AN30 0 -3800 200 R 50 50 4 1 B
X UNCORE_V1P8_S3 AN32 0 -3900 200 R 50 50 4 1 B
X UNCORE_V1P0_G3 B6 0 -4000 200 R 50 50 4 1 B
X UNCORE_VNN_SENSE BB8 1500 300 200 D 50 50 4 1 B
X UNCORE_V1P0_G3 C5 0 -4100 200 R 50 50 4 1 B
X CORE_VSS_SENSE N28 1400 300 200 D 50 50 4 1 B
X CORE_VCC_S3 P26 2800 -2600 200 L 50 50 4 1 B
X CORE_VCC_S3 P27 2800 -2500 200 L 50 50 4 1 B
X CORE_VCC_SENSE P28 1300 300 200 D 50 50 4 1 B
X UNCORE_V1P0_G3 U22 0 -4200 200 R 50 50 4 1 B
X UNCORE_V1P8_G3 U24 0 -4300 200 R 50 50 4 1 B
X CORE_VCC_S3 U27 2800 -2400 200 L 50 50 4 1 B
X CORE_VCC_S3 U29 2800 -2300 200 L 50 50 4 1 B
X CORE_V1P05_S3 U33 2800 -2200 200 L 50 50 4 1 B
X CORE_V1P05_S3 U35 2800 -2100 200 L 50 50 4 1 B
X UNCORE_V1P35_S3_F4 U36 0 -4400 200 R 50 50 4 1 B
X UNCORE_V1P0_G3 V22 0 -4500 200 R 50 50 4 1 B
X UNCORE_V1P0_S3 V24 0 -4600 200 R 50 50 4 1 B
X CORE_VCC_S3 V27 2800 -2000 200 L 50 50 4 1 B
X CORE_VCC_S3 V29 2800 -1900 200 L 50 50 4 1 B
X CORE_VCC_S3 V30 2800 -1800 200 L 50 50 4 1 B
X CORE_V1P05_S3 V33 2800 -1700 200 L 50 50 4 1 B
X UNCORE_V1P35_S3_F3 V36 0 -4700 200 R 50 50 4 1 B
X UNCORE_V1P0_S3 Y22 0 -4800 200 R 50 50 4 1 B
X UNCORE_V1P0_S3 Y24 0 -4900 200 R 50 50 4 1 B
X CORE_VCC_S3 Y27 2800 -1600 200 L 50 50 4 1 B
X CORE_VCC_S3 Y29 2800 -1500 200 L 50 50 4 1 B
X CORE_VCC_S3 Y30 2800 -1400 200 L 50 50 4 1 B
X CORE_V1P05_S3 Y32 2800 -1300 200 L 50 50 4 1 B
X USB_HSIC_RCOMP A7 3600 -3600 200 L 50 50 5 1 B
X USB_ULPI_V1P8_G3 AA18 2300 300 200 D 50 50 5 1 B
X USB_ULPI_REFCLK B12 3600 -3300 200 L 50 50 5 1 B
X USB_OC[1]# B20 3600 -3200 200 L 50 50 5 1 B
X USB_HSIC0_DATA B4 3600 -3500 200 L 50 50 5 1 B
X USB_HSIC0_STROBE B5 3600 -3400 200 L 50 50 5 1 B
X USB_OC[0]# C20 3600 -3000 200 L 50 50 5 1 B
X USB3_V1P0_G3 C3 2200 300 200 D 50 50 5 1 B
X USB_RCOMPI C7 3600 -3100 200 L 50 50 5 1 B
X USB_HSIC1_STROBE D2 3600 -2900 200 L 50 50 5 1 B
X USB3_RXP[0] D4 0 -1800 200 R 50 50 5 1 B
X USB_RCOMPO D6 3600 -2800 200 L 50 50 5 1 B
X USB_HSIC1_DATA E2 3600 -2700 200 L 50 50 5 1 B
X USB3_RXN[0] E3 0 -1900 200 R 50 50 5 1 B
X USB3DEV_V1P0_S3 G1 2100 300 200 D 50 50 5 1 B
X USB_DN[1] G14 3600 -2500 200 L 50 50 5 1 B
X USB_ULPI_CLK G2 3600 -2600 200 L 50 50 5 1 B
X USB_ULPI_STP H3 3600 -2400 200 L 50 50 5 1 B
X USB_DP[3] K10 3600 -2100 200 L 50 50 5 1 B
X USB_DP[2] K12 3600 -2000 200 L 50 50 5 1 B
X USB_DN[0] K16 3600 -1900 200 L 50 50 5 1 B
X USB_ULPI_DATA[2] K2 3600 -2300 200 L 50 50 5 1 B
X USB_ULPI_DATA[3] K3 3600 -2200 200 L 50 50 5 1 B
X USB3_TXP[0] K6 0 -2000 200 R 50 50 5 1 B
X USB3_TXN[0] K7 0 -2100 200 R 50 50 5 1 B
X USB_ULPI_DATA[1] L1 3600 -1800 200 L 50 50 5 1 B
X USB_ULPI_DATA[7] L3 3600 -1700 200 L 50 50 5 1 B
X USB3_REXT[0] M12 0 -2500 200 R 50 50 5 1 B
X USB_PLL_MON M13 3600 -1400 200 L 50 50 5 1 B
X USB_V1P0_S3 M14 2000 300 200 D 50 50 5 1 B
X USB_DP[0] M16 3600 -1300 200 L 50 50 5 1 B
X USB_ULPI_DATA[4] M2 3600 -1600 200 L 50 50 5 1 B
X USB_ULPI_DATA[0] M3 3600 -1500 200 L 50 50 5 1 B
X USB3DEV_TXP[0] M4 0 -2200 200 R 50 50 5 1 B
X USB3DEV_TXN[0] M6 0 -2300 200 R 50 50 5 1 B
X USB3DEV_REXT[0] M7 0 -2400 200 R 50 50 5 1 B
X USB_V3P3_G3 N18 1900 300 200 D 50 50 5 1 B
X USB_V1P8_G3 N20 1800 300 200 D 50 50 5 1 B
X USB_ULPI_DATA[5] N3 3600 -1200 200 L 50 50 5 1 B
X USB3DEV_RXP[0] P10 0 -2600 200 R 50 50 5 1 B
X USB3DEV_RXN[0] P12 0 -2700 200 R 50 50 5 1 B
X USB_V3P3_G3 P18 1700 300 200 D 50 50 5 1 B
X USB_ULPI_DATA[6] P2 3600 -1100 200 L 50 50 5 1 B
X USB_ULPI_NXT P3 3600 -1000 200 L 50 50 5 1 B
X USB_VSSA U16 1800 -4800 200 U 50 50 5 1 B
X USB_V1P0_S3 U18 1600 300 200 D 50 50 5 1 B
X USB_V1P0_S3 U19 1500 300 200 D 50 50 5 1 B
X USB_HSIC_V1P24_G3 V18 3600 -900 200 L 50 50 5 1 B
X USB3DEV_V1P0_S3 Y18 1400 300 200 D 50 50 5 1 B
X USB3_V1P0_G3 Y19 1300 300 200 D 50 50 5 1 B
X DRAM0_DQ[13] A33 4500 -12800 200 L 50 50 6 1 B
X DRAM0_DQ[11] A37 4500 -12700 200 L 50 50 6 1 B
X DRAM0_DQ[24] A41 4500 -12600 200 L 50 50 6 1 B
X DRAM0_DQ[26] A45 4500 -12500 200 L 50 50 6 1 B
X DRAM_VDD_S4 A48 1100 -14300 200 U 50 50 6 1 B
X DRAM_V1P0_S3 AA36 3000 300 200 D 50 50 6 1 B
X DRAM0_DQSN[7] AA51 4500 -12400 200 L 50 50 6 1 B
X DRAM0_DQ[47] AB40 4500 -12300 200 L 50 50 6 1 B
X DRAM_CORE_PWROK AB42 2900 300 200 D 50 50 6 1 B
X DRAM0_DQ[54] AB44 4500 -12200 200 L 50 50 6 1 B
X DRAM0_DQSP[7] AB52 4500 -12100 200 L 50 50 6 1 B
X DRAM0_DQ[59] AC51 4500 -12000 200 L 50 50 6 1 B
X DRAM0_DQ[58] AC53 4500 -11900 200 L 50 50 6 1 B
X DRAM_V1P0_S3 AD35 2800 300 200 D 50 50 6 1 B
X DRAM_V1P35_S3_F1 AD36 2700 300 200 D 50 50 6 1 B
X DRAM_VDD_S4 AD38 1200 -14300 200 U 50 50 6 1 B
X DRAM_VDD_S4_PWROK AD42 1300 -14300 200 U 50 50 6 1 B
X DRAM_RCOMP[0] AD44 2600 300 200 D 50 50 6 1 B
X DRAM_RCOMP[2] AD45 2500 300 200 D 50 50 6 1 B
X DRAM0_DQ[50] AD48 4500 -11800 200 L 50 50 6 1 B
X DRAM0_DQ[51] AD50 4500 -11700 200 L 50 50 6 1 B
X DRAM0_DQ[63] AD51 4500 -11600 200 L 50 50 6 1 B
X DRAM0_DQ[62] AD52 4500 -11500 200 L 50 50 6 1 B
X DRAM_V1P0_S3 AF35 2400 300 200 D 50 50 6 1 B
X DRAM_V1P0_S3 AF36 2300 300 200 D 50 50 6 1 B
X DRAM_VDD_S4 AF38 1400 -14300 200 U 50 50 6 1 B
X DRAM_VREF AF44 2200 300 200 D 50 50 6 1 B
X DRAM_RCOMP[1] AF45 2100 300 200 D 50 50 6 1 B
X DRAM1_DQ[50] AF48 0 -1000 200 R 50 50 6 1 B
X DRAM1_DQ[51] AF50 0 -1100 200 R 50 50 6 1 B
X DRAM1_DQ[63] AF51 0 -1200 200 R 50 50 6 1 B
X DRAM1_DQ[62] AF52 0 -1300 200 R 50 50 6 1 B
X DRAM1_DQ[59] AG51 0 -1400 200 R 50 50 6 1 B
X DRAM1_DQ[58] AG53 0 -1500 200 R 50 50 6 1 B
X DRAM1_DQ[47] AH40 0 -1600 200 R 50 50 6 1 B
X DRAM1_DQ[54] AH44 0 -1700 200 R 50 50 6 1 B
X DRAM1_DQSP[7] AH52 0 -1800 200 R 50 50 6 1 B
X DRAM_V1P0_S3 AJ36 2000 300 200 D 50 50 6 1 B
X DRAM1_DQSN[7] AJ51 0 -1900 200 R 50 50 6 1 B
X DRAM_V1P0_S3 AK35 1900 300 200 D 50 50 6 1 B
X DRAM_V1P0_S3 AK36 1800 300 200 D 50 50 6 1 B
X DRAM_VDD_S4 AK38 1500 -14300 200 U 50 50 6 1 B
X DRAM1_DQ[42] AK40 0 -2000 200 R 50 50 6 1 B
X DRAM1_DQ[46] AK42 0 -2100 200 R 50 50 6 1 B
X DRAM1_DQ[55] AK45 0 -2200 200 R 50 50 6 1 B
X DRAM1_DQSP[6] AK47 0 -2300 200 R 50 50 6 1 B
X DRAM1_DQSN[6] AK48 0 -2400 200 R 50 50 6 1 B
X DRAM1_DM[6] AK50 0 -2500 200 R 50 50 6 1 B
X DRAM1_DQ[61] AK51 0 -2600 200 R 50 50 6 1 B
X DRAM1_DM[7] AK52 0 -2700 200 R 50 50 6 1 B
X DRAM1_DQ[57] AL51 0 -2800 200 R 50 50 6 1 B
X DRAM1_DQ[60] AL53 0 -2900 200 R 50 50 6 1 B
X DRAM_VDD_S4 AM38 1600 -14300 200 U 50 50 6 1 B
X DRAM1_DQ[43] AM41 0 -3000 200 R 50 50 6 1 B
X DRAM1_DM[5] AM42 0 -3100 200 R 50 50 6 1 B
X DRAM1_DQ[48] AM45 0 -3200 200 R 50 50 6 1 B
X DRAM1_DQ[49] AM47 0 -3300 200 R 50 50 6 1 B
X DRAM1_DQ[52] AM48 0 -3400 200 R 50 50 6 1 B
X DRAM1_DQ[53] AM50 0 -3500 200 R 50 50 6 1 B
X DRAM1_DQ[56] AM52 0 -3600 200 R 50 50 6 1 B
X DRAM1_ODT[0] AP41 0 -3700 200 R 50 50 6 1 B
X DRAM1_DQSP[5] AP42 0 -3800 200 R 50 50 6 1 B
X DRAM1_DQSN[5] AP44 0 -3900 200 R 50 50 6 1 B
X DRAM1_DQ[41] AP45 0 -4000 200 R 50 50 6 1 B
X DRAM1_DQ[40] AP47 0 -4100 200 R 50 50 6 1 B
X DRAM1_DQ[44] AP48 0 -4200 200 R 50 50 6 1 B
X DRAM1_DQ[45] AP50 0 -4300 200 R 50 50 6 1 B
X DRAM1_DQ[35] AP51 0 -4400 200 R 50 50 6 1 B
X DRAM1_DQ[34] AP52 0 -4500 200 R 50 50 6 1 B
X DRAM1_DQ[38] AR51 0 -4600 200 R 50 50 6 1 B
X DRAM1_DQ[39] AR53 0 -4700 200 R 50 50 6 1 B
X DRAM1_DQ[17] AT36 0 -4800 200 R 50 50 6 1 B
X DRAM1_DQ[19] AT40 0 -4900 200 R 50 50 6 1 B
X DRAM1_DRAMRST# AT41 0 -5000 200 R 50 50 6 1 B
X DRAM1_ODT[2] AT42 0 -5100 200 R 50 50 6 1 B
X DRAM1_CS[0]# AT44 0 -5200 200 R 50 50 6 1 B
X DRAM1_CS[2]# AT45 0 -5300 200 R 50 50 6 1 B
X DRAM1_CKN[2] AT48 0 -5400 200 R 50 50 6 1 B
X DRAM1_CKP[2] AT50 0 -5500 200 R 50 50 6 1 B
X DRAM1_DM[4] AT51 0 -5600 200 R 50 50 6 1 B
X DRAM1_DQ[16] AU36 0 -5700 200 R 50 50 6 1 B
X DRAM1_DQSP[4] AU53 0 -5800 200 R 50 50 6 1 B
X DRAM1_DQ[21] AV36 0 -5900 200 R 50 50 6 1 B
X DRAM1_DQ[18] AV40 0 -6000 200 R 50 50 6 1 B
X DRAM_VDD_S4 AV41 1700 -14300 200 U 50 50 6 1 B
X DRAM_VDD_S4 AV42 1800 -14300 200 U 50 50 6 1 B
X DRAM1_CAS# AV44 0 -6100 200 R 50 50 6 1 B
X DRAM1_RAS# AV45 0 -6200 200 R 50 50 6 1 B
X DRAM1_CKN[0] AV48 0 -6300 200 R 50 50 6 1 B
X DRAM1_CKP[0] AV50 0 -6400 200 R 50 50 6 1 B
X DRAM1_DQSN[4] AV52 0 -6500 200 R 50 50 6 1 B
X DRAM1_MA[02] AW41 0 -6600 200 R 50 50 6 1 B
X DRAM1_DQ[36] AW51 0 -6700 200 R 50 50 6 1 B
X DRAM1_DQ[37] AW53 0 -6800 200 R 50 50 6 1 B
X DRAM1_DQSN[2] AY38 0 -6900 200 R 50 50 6 1 B
X DRAM1_DQ[23] AY40 0 -7000 200 R 50 50 6 1 B
X DRAM1_DQ[22] AY42 0 -7100 200 R 50 50 6 1 B
X DRAM1_BS[1] AY44 0 -7200 200 R 50 50 6 1 B
X DRAM1_MA[00] AY45 0 -7300 200 R 50 50 6 1 B
X DRAM1_BS[0] AY47 0 -7400 200 R 50 50 6 1 B
X DRAM1_MA[10] AY48 0 -7500 200 R 50 50 6 1 B
X DRAM1_DQ[33] AY51 0 -7600 200 R 50 50 6 1 B
X DRAM1_DQ[32] AY52 0 -7700 200 R 50 50 6 1 B
X DRAM0_DQ[08] B32 4500 -11400 200 L 50 50 6 1 B
X DRAM0_DQSN[1] B34 4500 -11300 200 L 50 50 6 1 B
X DRAM0_DM[1] B36 4500 -11200 200 L 50 50 6 1 B
X DRAM0_DQ[15] B38 4500 -11100 200 L 50 50 6 1 B
X DRAM0_DQ[29] B40 4500 -11000 200 L 50 50 6 1 B
X DRAM0_DM[3] B42 4500 -10900 200 L 50 50 6 1 B
X DRAM0_DQSP[3] B44 4500 -10800 200 L 50 50 6 1 B
X DRAM0_DQ[27] B46 4500 -10700 200 L 50 50 6 1 B
X DRAM0_DQ[31] B47 4500 -10600 200 L 50 50 6 1 B
X DRAM0_DQ[30] B48 4500 -10500 200 L 50 50 6 1 B
X DRAM0_MA[14] B49 4500 -10400 200 L 50 50 6 1 B
X DRAM0_MA[15] B50 4500 -10300 200 L 50 50 6 1 B
X DRAM1_DQ[20] BA36 0 -7800 200 R 50 50 6 1 B
X DRAM1_DQSP[2] BA38 0 -7900 200 R 50 50 6 1 B
X DRAM1_DQ[02] BA42 0 -8000 200 R 50 50 6 1 B
X DRAM1_MA[13] BA51 0 -8100 200 R 50 50 6 1 B
X DRAM1_MA[03] BB44 0 -8200 200 R 50 50 6 1 B
X DRAM_VDD_S4 BB46 1900 -14300 200 U 50 50 6 1 B
X DRAM1_MA[01] BB47 0 -8300 200 R 50 50 6 1 B
X DRAM1_MA[06] BB49 0 -8400 200 R 50 50 6 1 B
X DRAM1_MA[04] BB50 0 -8500 200 R 50 50 6 1 B
X DRAM1_WE# BB51 0 -8600 200 R 50 50 6 1 B
X DRAM1_DM[2] BC36 0 -8700 200 R 50 50 6 1 B
X DRAM1_DQ[04] BC38 0 -8800 200 R 50 50 6 1 B
X DRAM1_DQ[01] BC40 0 -8900 200 R 50 50 6 1 B
X DRAM1_DQ[07] BC44 0 -9000 200 R 50 50 6 1 B
X DRAM1_MA[08] BC52 0 -9100 200 R 50 50 6 1 B
X DRAM1_MA[05] BC53 0 -9200 200 R 50 50 6 1 B
X DRAM1_DQ[05] BD36 0 -9300 200 R 50 50 6 1 B
X DRAM1_DM[0] BD38 0 -9400 200 R 50 50 6 1 B
X DRAM1_DQSN[0] BD40 0 -9500 200 R 50 50 6 1 B
X DRAM1_DQ[03] BD42 0 -9600 200 R 50 50 6 1 B
X DRAM1_CKE[2] BD44 0 -9700 200 R 50 50 6 1 B
X DRAM1_MA[12] BD47 0 -9800 200 R 50 50 6 1 B
X DRAM_VDD_S4 BD49 2000 -14300 200 U 50 50 6 1 B
X DRAM_VDD_S4 BD52 2100 -14300 200 U 50 50 6 1 B
X DRAM_VDD_S4 BD53 2200 -14300 200 U 50 50 6 1 B
X DRAM1_MA[11] BE51 0 -9900 200 R 50 50 6 1 B
X DRAM1_MA[09] BE52 0 -10000 200 R 50 50 6 1 B
X DRAM1_DQSP[0] BF40 0 -10100 200 R 50 50 6 1 B
X DRAM1_DQ[06] BF42 0 -10200 200 R 50 50 6 1 B
X DRAM_VDD_S4 BF44 2300 -14300 200 U 50 50 6 1 B
X DRAM1_MA[07] BF50 0 -10300 200 R 50 50 6 1 B
X DRAM1_BS[2] BF52 0 -10400 200 R 50 50 6 1 B
X DRAM1_DQ[09] BG32 0 -10500 200 R 50 50 6 1 B
X DRAM1_DQ[12] BG33 0 -10600 200 R 50 50 6 1 B
X DRAM1_DQSP[1] BG35 0 -10700 200 R 50 50 6 1 B
X DRAM1_DQ[10] BG36 0 -10800 200 R 50 50 6 1 B
X DRAM1_DQ[14] BG37 0 -10900 200 R 50 50 6 1 B
X DRAM1_DQ[00] BG38 0 -11000 200 R 50 50 6 1 B
X DRAM1_DQ[28] BG40 0 -11100 200 R 50 50 6 1 B
X DRAM1_DQ[25] BG41 0 -11200 200 R 50 50 6 1 B
X DRAM1_DQSN[3] BG43 0 -11300 200 R 50 50 6 1 B
X DRAM1_CKE[0] BG47 0 -11400 200 R 50 50 6 1 B
X DRAM_VDD_S4 BG51 2400 -14300 200 U 50 50 6 1 B
X DRAM1_DQ[08] BH32 0 -11500 200 R 50 50 6 1 B
X DRAM1_DQSN[1] BH34 0 -11600 200 R 50 50 6 1 B
X DRAM1_DM[1] BH36 0 -11700 200 R 50 50 6 1 B
X DRAM1_DQ[15] BH38 0 -11800 200 R 50 50 6 1 B
X DRAM1_DQ[29] BH40 0 -11900 200 R 50 50 6 1 B
X DRAM1_DM[3] BH42 0 -12000 200 R 50 50 6 1 B
X DRAM1_DQSP[3] BH44 0 -12100 200 R 50 50 6 1 B
X DRAM1_DQ[27] BH46 0 -12200 200 R 50 50 6 1 B
X DRAM1_DQ[31] BH47 0 -12300 200 R 50 50 6 1 B
X DRAM1_DQ[30] BH48 0 -12400 200 R 50 50 6 1 B
X DRAM1_MA[14] BH49 0 -12500 200 R 50 50 6 1 B
X DRAM1_MA[15] BH50 0 -12600 200 R 50 50 6 1 B
X DRAM1_DQ[13] BJ33 0 -12700 200 R 50 50 6 1 B
X DRAM1_DQ[11] BJ37 0 -12800 200 R 50 50 6 1 B
X DRAM1_DQ[24] BJ41 0 -12900 200 R 50 50 6 1 B
X DRAM1_DQ[26] BJ45 0 -13000 200 R 50 50 6 1 B
X DRAM_VDD_S4 BJ48 2500 -14300 200 U 50 50 6 1 B
X DRAM0_DQ[09] C32 4500 -10200 200 L 50 50 6 1 B
X DRAM0_DQ[12] C33 4500 -10100 200 L 50 50 6 1 B
X DRAM0_DQSP[1] C35 4500 -10000 200 L 50 50 6 1 B
X DRAM0_DQ[10] C36 4500 -9900 200 L 50 50 6 1 B
X DRAM0_DQ[14] C37 4500 -9800 200 L 50 50 6 1 B
X DRAM0_DQ[21] C38 4500 -9700 200 L 50 50 6 1 B
X DRAM0_DQ[28] C40 4500 -9600 200 L 50 50 6 1 B
X DRAM0_DQ[25] C41 4500 -9500 200 L 50 50 6 1 B
X DRAM0_DQSN[3] C43 4500 -9400 200 L 50 50 6 1 B
X DRAM0_CKE[0] C47 4500 -9300 200 L 50 50 6 1 B
X DRAM_VDD_S4 C51 2600 -14300 200 U 50 50 6 1 B
X DRAM0_DQSP[2] D40 4500 -9200 200 L 50 50 6 1 B
X DRAM0_DQ[23] D42 4500 -9100 200 L 50 50 6 1 B
X DRAM_VDD_S4 D44 2700 -14300 200 U 50 50 6 1 B
X DRAM0_MA[07] D50 4500 -9000 200 L 50 50 6 1 B
X DRAM0_BS[2] D52 4500 -8900 200 L 50 50 6 1 B
X DRAM0_MA[11] E51 4500 -8800 200 L 50 50 6 1 B
X DRAM0_MA[09] E52 4500 -8700 200 L 50 50 6 1 B
X DRAM0_DQ[16] F36 4500 -8600 200 L 50 50 6 1 B
X DRAM0_DM[2] F38 4500 -8500 200 L 50 50 6 1 B
X DRAM0_DQSN[2] F40 4500 -8400 200 L 50 50 6 1 B
X DRAM0_DQ[18] F42 4500 -8300 200 L 50 50 6 1 B
X DRAM0_CKE[2] F44 4500 -8200 200 L 50 50 6 1 B
X DRAM0_MA[12] F47 4500 -8100 200 L 50 50 6 1 B
X DRAM_VDD_S4 F49 2800 -14300 200 U 50 50 6 1 B
X DRAM_VDD_S4 F52 2900 -14300 200 U 50 50 6 1 B
X DRAM_VDD_S4 F53 3000 -14300 200 U 50 50 6 1 B
X DRAM0_DM[0] G36 4500 -8000 200 L 50 50 6 1 B
X DRAM0_DQ[17] G38 4500 -7900 200 L 50 50 6 1 B
X DRAM0_DQ[20] G40 4500 -7800 200 L 50 50 6 1 B
X DRAM0_DQ[22] G44 4500 -7700 200 L 50 50 6 1 B
X DRAM0_MA[08] G52 4500 -7600 200 L 50 50 6 1 B
X DRAM0_MA[05] G53 4500 -7500 200 L 50 50 6 1 B
X DRAM0_DQ[01] J36 4500 -7400 200 L 50 50 6 1 B
X DRAM0_DQSP[0] J38 4500 -7300 200 L 50 50 6 1 B
X DRAM0_DQ[19] J42 4500 -7200 200 L 50 50 6 1 B
X DRAM0_MA[13] J51 4500 -7100 200 L 50 50 6 1 B
X DRAM0_DQSN[0] K38 4500 -7000 200 L 50 50 6 1 B
X DRAM0_DQ[06] K40 4500 -6900 200 L 50 50 6 1 B
X DRAM0_DQ[07] K42 4500 -6800 200 L 50 50 6 1 B
X DRAM0_BS[1] K44 4500 -6700 200 L 50 50 6 1 B
X DRAM0_MA[00] K45 4500 -6600 200 L 50 50 6 1 B
X DRAM0_BS[0] K47 4500 -6500 200 L 50 50 6 1 B
X DRAM0_MA[10] K48 4500 -6400 200 L 50 50 6 1 B
X DRAM0_DQ[33] K51 4500 -6300 200 L 50 50 6 1 B
X DRAM0_DQ[32] K52 4500 -6200 200 L 50 50 6 1 B
X DRAM0_MA[02] L41 4500 -6100 200 L 50 50 6 1 B
X DRAM0_DQ[36] L51 4500 -6000 200 L 50 50 6 1 B
X DRAM0_DQ[37] L53 4500 -5900 200 L 50 50 6 1 B
X DRAM0_DQ[00] M36 4500 -5800 200 L 50 50 6 1 B
X DRAM0_DQ[03] M40 4500 -5700 200 L 50 50 6 1 B
X DRAM_VDD_S4 M41 3100 -14300 200 U 50 50 6 1 B
X DRAM_VDD_S4 M42 3200 -14300 200 U 50 50 6 1 B
X DRAM0_CAS# M44 4500 -5600 200 L 50 50 6 1 B
X DRAM0_RAS# M45 4500 -5500 200 L 50 50 6 1 B
X DRAM0_CKN[0] M48 4500 -5400 200 L 50 50 6 1 B
X DRAM0_CKP[0] M50 4500 -5300 200 L 50 50 6 1 B
X DRAM0_DQSN[4] M52 4500 -5200 200 L 50 50 6 1 B
X DRAM0_DQ[05] N36 4500 -5100 200 L 50 50 6 1 B
X DRAM0_DQSP[4] N53 4500 -5000 200 L 50 50 6 1 B
X DRAM0_DQ[04] P36 4500 -4900 200 L 50 50 6 1 B
X DRAM0_DQ[02] P40 4500 -4800 200 L 50 50 6 1 B
X DRAM0_DRAMRST# P41 4500 -4700 200 L 50 50 6 1 B
X DRAM0_ODT[2] P42 4500 -4600 200 L 50 50 6 1 B
X DRAM0_CS[0]# P44 4500 -4500 200 L 50 50 6 1 B
X DRAM0_CS[2]# P45 4500 -4400 200 L 50 50 6 1 B
X DRAM0_CKN[2] P48 4500 -4300 200 L 50 50 6 1 B
X DRAM0_CKP[2] P50 4500 -4200 200 L 50 50 6 1 B
X DRAM0_DM[4] P51 4500 -4100 200 L 50 50 6 1 B
X DRAM0_DQ[38] R51 4500 -4000 200 L 50 50 6 1 B
X DRAM0_DQ[39] R53 4500 -3900 200 L 50 50 6 1 B
X DRAM0_ODT[0] T41 4500 -3800 200 L 50 50 6 1 B
X DRAM0_DQSP[5] T42 4500 -3700 200 L 50 50 6 1 B
X DRAM0_DQSN[5] T44 4500 -3600 200 L 50 50 6 1 B
X DRAM0_DQ[41] T45 4500 -3500 200 L 50 50 6 1 B
X DRAM0_DQ[40] T47 4500 -3400 200 L 50 50 6 1 B
X DRAM0_DQ[44] T48 4500 -3300 200 L 50 50 6 1 B
X DRAM0_DQ[45] T50 4500 -3200 200 L 50 50 6 1 B
X DRAM0_DQ[35] T51 4500 -3100 200 L 50 50 6 1 B
X DRAM0_DQ[34] T52 4500 -3000 200 L 50 50 6 1 B
X DRAM_VDD_S4 V38 3300 -14300 200 U 50 50 6 1 B
X DRAM0_DQ[43] V41 4500 -2900 200 L 50 50 6 1 B
X DRAM0_DM[5] V42 4500 -2800 200 L 50 50 6 1 B
X DRAM0_DQ[48] V45 4500 -2700 200 L 50 50 6 1 B
X DRAM0_DQ[49] V47 4500 -2600 200 L 50 50 6 1 B
X DRAM0_DQ[52] V48 4500 -2500 200 L 50 50 6 1 B
X DRAM0_DQ[53] V50 4500 -2400 200 L 50 50 6 1 B
X DRAM0_DQ[56] V52 4500 -2300 200 L 50 50 6 1 B
X DRAM0_DQ[57] W51 4500 -2200 200 L 50 50 6 1 B
X DRAM0_DQ[60] W53 4500 -2100 200 L 50 50 6 1 B
X DRAM_V1P0_S3 Y35 1700 300 200 D 50 50 6 1 B
X DRAM_V1P0_S3 Y36 1600 300 200 D 50 50 6 1 B
X DRAM_VDD_S4 Y38 3400 -14300 200 U 50 50 6 1 B
X DRAM0_DQ[42] Y40 4500 -2000 200 L 50 50 6 1 B
X DRAM0_DQ[46] Y42 4500 -1900 200 L 50 50 6 1 B
X DRAM0_DQ[55] Y45 4500 -1800 200 L 50 50 6 1 B
X DRAM0_DQSP[6] Y47 4500 -1700 200 L 50 50 6 1 B
X DRAM0_DQSN[6] Y48 4500 -1600 200 L 50 50 6 1 B
X DRAM0_DM[6] Y50 4500 -1500 200 L 50 50 6 1 B
X DRAM0_DQ[61] Y51 4500 -1400 200 L 50 50 6 1 B
X DRAM0_DM[7] Y52 4500 -1300 200 L 50 50 6 1 B
X PCIE_CLKP[0] AF4 2800 -2400 200 L 50 50 7 1 B
X PCIE_CLKN[0] AF6 2800 -2300 200 L 50 50 7 1 B
X PCIE_CLKP[1] AF7 2800 -2200 200 L 50 50 7 1 B
X PCIE_CLKN[1] AF9 2800 -2100 200 L 50 50 7 1 B
X PCIE_V1P0_S3 AK18 1600 300 200 D 50 50 7 1 B
X PCIE_CLKN[2] AK4 2800 -2000 200 L 50 50 7 1 B
X PCIE_CLKP[2] AK6 2800 -1900 200 L 50 50 7 1 B
X PCIE_V1P0_S3 AM18 1500 300 200 D 50 50 7 1 B
X PCIE_V1P0_S3 AM21 1400 300 200 D 50 50 7 1 B
X PCIE_CLKN[3] AM4 2800 -1800 200 L 50 50 7 1 B
X PCIE_CLKP[3] AM6 2800 -1700 200 L 50 50 7 1 B
X PCIE_SATA_V1P0_S3 AN18 1300 300 200 D 50 50 7 1 B
X PCIE_V1P0_S3 AN21 1200 300 200 D 50 50 7 1 B
X PCIE_RXN[2] AP10 0 -1400 200 R 50 50 7 1 B
X PCIE_RXP[2] AP12 0 -1500 200 R 50 50 7 1 B
X PCIE_RCOMP_N AP13 2800 -1600 200 L 50 50 7 1 B
X PCIE_RCOMP_P AP14 2800 -1500 200 L 50 50 7 1 B
X PCIE_TXN[3] AP4 0 -1000 200 R 50 50 7 1 B
X PCIE_TXP[3] AP6 0 -1100 200 R 50 50 7 1 B
X PCIE_RXN[3] AP7 0 -1200 200 R 50 50 7 1 B
X PCIE_RXP[3] AP9 0 -1300 200 R 50 50 7 1 B
X PCIE_RXP[1] AT10 0 -1900 200 R 50 50 7 1 B
X PCIE_RXN[0] AT13 0 -2000 200 R 50 50 7 1 B
X PCIE_RXP[0] AT14 0 -2100 200 R 50 50 7 1 B
X PCIE_TXN[2] AT6 0 -1600 200 R 50 50 7 1 B
X PCIE_TXP[2] AT7 0 -1700 200 R 50 50 7 1 B
X PCIE_RXN[1] AT9 0 -1800 200 R 50 50 7 1 B
X PCIE_TXN[1] AV4 0 -2200 200 R 50 50 7 1 B
X PCIE_TXP[1] AV6 0 -2300 200 R 50 50 7 1 B
X PCIE_TXN[0] AY6 0 -2400 200 R 50 50 7 1 B
X PCIE_TXP[0] AY7 0 -2500 200 R 50 50 7 1 B
X PCIE_CLKREQ[1]# BD7 2800 -1400 200 L 50 50 7 1 B
X PCIE_CLKREQ[3]# BE3 2800 -1300 200 L 50 50 7 1 B
X PCIE_CLKREQ[0]# BG3 2800 -1200 200 L 50 50 7 1 B
X PCIE_CLKREQ[2]# BG5 2800 -1100 200 L 50 50 7 1 B
X GPIO_S5[09] A13 0 -700 200 R 50 50 8 1 B
X GPIO_S5[03] A17 0 -800 200 R 50 50 8 1 B
X GPIO_V1P0_S3 AN25 1200 300 200 D 50 50 8 1 B
X GPIO_S5[06] B14 0 -900 200 R 50 50 8 1 B
X GPIO_S5[01] B16 0 -1000 200 R 50 50 8 1 B
X GPIO_S5[00] B18 0 -1100 200 R 50 50 8 1 B
X GPIO_S0_SC[056] BC12 2400 -2200 200 L 50 50 8 1 B
X GPIO_S0_SC[058] BC14 2400 -2100 200 L 50 50 8 1 B
X GPIO_S0_SC[061] BC16 2400 -2000 200 L 50 50 8 1 B
X GPIO_S0_SC[055] BD12 2400 -1900 200 L 50 50 8 1 B
X GPIO_S0_SC[057] BD14 2400 -1800 200 L 50 50 8 1 B
X GPIO_S0_SC[060] BD16 2400 -1700 200 L 50 50 8 1 B
X GPIO_S0_SC[059] BF14 2400 -1600 200 L 50 50 8 1 B
X GPIO_S0_SC[015] BG18 2400 -1500 200 L 50 50 8 1 B
X GPIO_S0_SC[093] BG30 2400 -1400 200 L 50 50 8 1 B
X GPIO_S0_SC[014] BH18 2400 -1300 200 L 50 50 8 1 B
X GPIO_S0_SC[092] BH30 2400 -1200 200 L 50 50 8 1 B
X GPIO_S5[08] C13 0 -1200 200 R 50 50 8 1 B
X GPIO_S5[07] C15 0 -1300 200 R 50 50 8 1 B
X GPIO_S5[05] C16 0 -1400 200 R 50 50 8 1 B
X GPIO_S5[04] C17 0 -1500 200 R 50 50 8 1 B
X GPIO_S5[02] C18 0 -1600 200 R 50 50 8 1 B
X GPIO_S5[10] C19 0 -1700 200 R 50 50 8 1 B
X GPIO_S5[13] F18 0 -1800 200 R 50 50 8 1 B
X GPIO_S5[27] K18 0 -1900 200 R 50 50 8 1 B
X GPIO_S5[28] K20 0 -2000 200 R 50 50 8 1 B
X GPIO_S5[22] K24 0 -2100 200 R 50 50 8 1 B
X GPIO_S5[26] M18 0 -2200 200 R 50 50 8 1 B
X GPIO_S5[24] M20 0 -2300 200 R 50 50 8 1 B
X GPIO_S5[29] M22 0 -2400 200 R 50 50 8 1 B
X GPIO_S5[30] M24 0 -2500 200 R 50 50 8 1 B
X GPIO_S5[23] N24 0 -2600 200 R 50 50 8 1 B
X GPIO_RCOMP N26 1200 -3600 200 U 50 50 8 1 B
X RESERVED A29 2300 -3000 200 L 50 50 9 1 B
X RESERVED AB14 0 -400 200 R 50 50 9 1 B
X RESERVED AB2 0 0 200 R 50 50 9 1 B
X RESERVED AB3 0 -100 200 R 50 50 9 1 B
X RESERVED AB7 0 -200 200 R 50 50 9 1 B
X RESERVED AB9 0 -300 200 R 50 50 9 1 B
X RESERVED AD10 0 -800 200 R 50 50 9 1 B
X RESERVED AD12 0 -900 200 R 50 50 9 1 B
X RESERVED AD4 0 -500 200 R 50 50 9 1 B
X RESERVED AD40 0 -1000 200 R 50 50 9 1 B
X RESERVED AD41 0 -1100 200 R 50 50 9 1 B
X RESERVED AD6 0 -600 200 R 50 50 9 1 B
X RESERVED AD9 0 -700 200 R 50 50 9 1 B
X RESERVED AF13 0 -1200 200 R 50 50 9 1 B
X RESERVED AF14 0 -1300 200 R 50 50 9 1 B
X RESERVED AF40 0 -1400 200 R 50 50 9 1 B
X RESERVED AF41 0 -1500 200 R 50 50 9 1 B
X RESERVED AH13 0 -1600 200 R 50 50 9 1 B
X RESERVED AH14 0 -1700 200 R 50 50 9 1 B
X RSVD_GND[3] AH2 800 -4000 200 U 50 50 9 1 B
X RSVD_GND[2] AH3 900 -4000 200 U 50 50 9 1 B
X RESERVED AK7 0 -1800 200 R 50 50 9 1 B
X RESERVED AK9 0 -1900 200 R 50 50 9 1 B
X RESERVED AM10 0 -2100 200 R 50 50 9 1 B
X RESERVED AM13 0 -2200 200 R 50 50 9 1 B
X RESERVED AM14 0 -2300 200 R 50 50 9 1 B
X RSVD_GND[1] AM2 1000 -4000 200 U 50 50 9 1 B
X RSVD_GND[0] AM3 1100 -4000 200 U 50 50 9 1 B
X RESERVED AM9 0 -2000 200 R 50 50 9 1 B
X RESERVED AT34 0 -2400 200 R 50 50 9 1 B
X RESERVED AV10 0 -2600 200 R 50 50 9 1 B
X RESERVED AV9 0 -2500 200 R 50 50 9 1 B
X RESERVED B30 2300 -2900 200 L 50 50 9 1 B
X RSVD_GND[4] BB10 1400 -4000 200 U 50 50 9 1 B
X RESERVED BB3 0 -2700 200 R 50 50 9 1 B
X RESERVED BB4 0 -2800 200 R 50 50 9 1 B
X RSVD_GND[6] BB5 1200 -4000 200 U 50 50 9 1 B
X RSVD_GND[7] BB7 1300 -4000 200 U 50 50 9 1 B
X RSVD_GND[5] BC10 1500 -4000 200 U 50 50 9 1 B
X RESERVED BE46 0 -2900 200 R 50 50 9 1 B
X RESERVED BF48 0 -3000 200 R 50 50 9 1 B
X RESERVED C29 2300 -2800 200 L 50 50 9 1 B
X RESERVED C30 2300 -2700 200 L 50 50 9 1 B
X RESERVED D48 2300 -2600 200 L 50 50 9 1 B
X RESERVED E46 2300 -2500 200 L 50 50 9 1 B
X RESERVED F1 2300 -2400 200 L 50 50 9 1 B
X RESERVED H4 2300 -2300 200 L 50 50 9 1 B
X RESERVED H5 2300 -2200 200 L 50 50 9 1 B
X RESERVED H7 2300 -2100 200 L 50 50 9 1 B
X RESERVED H8 2300 -2000 200 L 50 50 9 1 B
X RESERVED M10 2300 -1800 200 L 50 50 9 1 B
X RESERVED M9 2300 -1900 200 L 50 50 9 1 B
X RESERVED N34 2300 -1700 200 L 50 50 9 1 B
X RESERVED P34 2300 -1400 200 L 50 50 9 1 B
X RESERVED P6 2300 -1600 200 L 50 50 9 1 B
X RESERVED P7 2300 -1500 200 L 50 50 9 1 B
X RESERVED R1 2300 -1300 200 L 50 50 9 1 B
X RESERVED R3 2300 -1200 200 L 50 50 9 1 B
X RESERVED T2 2300 -1100 200 L 50 50 9 1 B
X RESERVED T3 2300 -1000 200 L 50 50 9 1 B
X RESERVED V2 2300 -900 200 L 50 50 9 1 B
X RESERVED V3 2300 -800 200 L 50 50 9 1 B
X RESERVED V4 2300 -700 200 L 50 50 9 1 B
X RESERVED V6 2300 -600 200 L 50 50 9 1 B
X RESERVED W1 2300 -500 200 L 50 50 9 1 B
X RESERVED W3 2300 -400 200 L 50 50 9 1 B
X RESERVED Y2 2300 -300 200 L 50 50 9 1 B
X RESERVED Y3 2300 -200 200 L 50 50 9 1 B
X RESERVED Y4 2300 -100 200 L 50 50 9 1 B
X RESERVED Y6 2300 0 200 L 50 50 9 1 B
X DDI1_TXN[3] AC1 2300 -2300 200 L 50 50 10 1 B
X DDI1_TXP[3] AC3 2300 -2200 200 L 50 50 10 1 B
X DDI1_TXN[2] AD2 2300 -2100 200 L 50 50 10 1 B
X DDI1_TXP[2] AD3 2300 -2000 200 L 50 50 10 1 B
X DDI1_TXN[1] AF2 2300 -1900 200 L 50 50 10 1 B
X DDI1_TXP[1] AF3 2300 -1800 200 L 50 50 10 1 B
X DDI1_TXN[0] AG1 2300 -1700 200 L 50 50 10 1 B
X DDI1_TXP[0] AG3 2300 -1600 200 L 50 50 10 1 B
X DDI_V1P0_S3 AJ18 1300 300 200 D 50 50 10 1 B
X DDI_RCOMP_P AK12 2300 -1300 200 L 50 50 10 1 B
X DDI_RCOMP_N AK13 2300 -1200 200 L 50 50 10 1 B
X DDI_V1P0_S3 AK19 1200 300 200 D 50 50 10 1 B
X DDI1_AUXN AK2 2300 -1500 200 L 50 50 10 1 B
X DDI_V1P0_S3 AK21 1100 300 200 D 50 50 10 1 B
X DDI1_AUXP AK3 2300 -1400 200 L 50 50 10 1 B
X DDI0_AUXN AL1 0 -700 200 R 50 50 10 1 B
X DDI0_AUXP AL3 0 -800 200 R 50 50 10 1 B
X DDI_V1P0_S3 AM16 1000 300 200 D 50 50 10 1 B
X DDI0_TXN[3] AP2 0 -900 200 R 50 50 10 1 B
X DDI0_TXP[3] AP3 0 -1000 200 R 50 50 10 1 B
X DDI0_TXN[2] AR1 0 -1100 200 R 50 50 10 1 B
X DDI0_TXP[2] AR3 0 -1200 200 R 50 50 10 1 B
X DDI0_TXP[1] AT2 0 -1300 200 R 50 50 10 1 B
X DDI0_TXN[1] AT3 0 -1400 200 R 50 50 10 1 B
X DDI0_TXN[0] AV2 0 -1500 200 R 50 50 10 1 B
X DDI0_TXP[0] AV3 0 -1600 200 R 50 50 10 1 B
X DDI0_BKLTCTL B26 0 -1700 200 R 50 50 10 1 B
X DDI0_VDDEN B28 0 -1800 200 R 50 50 10 1 B
X DDI0_DDCDATA C26 0 -1900 200 R 50 50 10 1 B
X DDI0_BKLTEN C27 0 -2000 200 R 50 50 10 1 B
X DDI0_DDCCLK C28 0 -2100 200 R 50 50 10 1 B
X DDI0_HPD D27 0 -2200 200 R 50 50 10 1 B
X DDI1_DDCCLK G30 2300 -1100 200 L 50 50 10 1 B
X DDI1_HPD K30 2300 -1000 200 L 50 50 10 1 B
X DDI1_BKLTCTL M30 2300 -900 200 L 50 50 10 1 B
X DDI1_VDDEN N30 2300 -800 200 L 50 50 10 1 B
X DDI1_DDCDATA P30 2300 -700 200 L 50 50 10 1 B
X SIO_PWM[1] AT32 0 0 200 R 50 50 11 1 B
X SIO_PWM[0] AU32 0 -100 200 R 50 50 11 1 B
X SIO_UART1_RXD AU34 0 -200 200 R 50 50 11 1 B
X SIO_SPI_CS# AV32 0 -300 200 R 50 50 11 1 B
X SIO_UART1_TXD AV34 0 -400 200 R 50 50 11 1 B
X SIO_SPI_MOSI AY28 0 -500 200 R 50 50 11 1 B
X SIO_SPI_CLK AY30 0 -600 200 R 50 50 11 1 B
X SIO_UART1_CTS# AY34 0 -700 200 R 50 50 11 1 B
X SIO_SPI_MISO BA28 0 -800 200 R 50 50 11 1 B
X SIO_UART1_RTS# BA34 0 -900 200 R 50 50 11 1 B
X SIO_UART2_RTS# BD32 0 -1000 200 R 50 50 11 1 B
X SIO_UART2_TXD BD34 0 -1100 200 R 50 50 11 1 B
X SIO_I2C4_DATA BF27 2000 -1300 200 L 50 50 11 1 B
X SIO_UART2_CTS# BF32 0 -1200 200 R 50 50 11 1 B
X SIO_UART2_RXD BF34 0 -1300 200 R 50 50 11 1 B
X SIO_I2C0_CLK BG23 2000 -1200 200 L 50 50 11 1 B
X SIO_I2C1_DATA BG24 2000 -1100 200 L 50 50 11 1 B
X SIO_I2C2_DATA BG25 2000 -1000 200 L 50 50 11 1 B
X SIO_I2C3_DATA BG26 2000 -900 200 L 50 50 11 1 B
X SIO_I2C4_CLK BG27 2000 -800 200 L 50 50 11 1 B
X SIO_I2C5_CLK BG28 2000 -700 200 L 50 50 11 1 B
X SIO_I2C6_CLK BG29 2000 -600 200 L 50 50 11 1 B
X SIO_I2C0_DATA BH22 2000 -500 200 L 50 50 11 1 B
X SIO_I2C1_CLK BH24 2000 -400 200 L 50 50 11 1 B
X SIO_I2C3_CLK BH26 2000 -300 200 L 50 50 11 1 B
X SIO_I2C5_DATA BH28 2000 -200 200 L 50 50 11 1 B
X SIO_I2C2_CLK BJ25 2000 -100 200 L 50 50 11 1 B
X SIO_I2C6_DATA BJ29 2000 0 200 L 50 50 11 1 B
X MCSI1_DP[0] AB12 0 0 200 R 50 50 12 1 B
X MCSI1_DN[0] AB13 0 -100 200 R 50 50 12 1 B
X MCSI_GPIO[02] D28 1900 -1300 200 L 50 50 12 1 B
X MCSI_GPIO[11] D32 1900 -1200 200 L 50 50 12 1 B
X MCSI_GPIO[05] D34 1900 -1100 200 L 50 50 12 1 B
X MCSI_GPIO[07] F28 1900 -1000 200 L 50 50 12 1 B
X MCSI_GPIO[06] F32 1900 -900 200 L 50 50 12 1 B
X MCSI_GPIO[00] F34 1900 -800 200 L 50 50 12 1 B
X MCSI_GPIO[09] J34 1900 -700 200 L 50 50 12 1 B
X MCSI_GPIO[08] K28 1900 -600 200 L 50 50 12 1 B
X MCSI_GPIO[04] K34 1900 -500 200 L 50 50 12 1 B
X MCSI_GPIO[01] M32 1900 -400 200 L 50 50 12 1 B
X MCSI_GPIO[10] N32 1900 -300 200 L 50 50 12 1 B
X MCSI_RCOMP P14 1900 -200 200 L 50 50 12 1 B
X MCSI1_DP[3] T10 0 -600 200 R 50 50 12 1 B
X MCSI1_DN[3] T12 0 -700 200 R 50 50 12 1 B
X MCSI2_DP[0] T13 0 -800 200 R 50 50 12 1 B
X MCSI2_DN[0] T14 0 -900 200 R 50 50 12 1 B
X MCSI3_CLKP T4 0 -200 200 R 50 50 12 1 B
X MCSI3_CLKN T6 0 -300 200 R 50 50 12 1 B
X MCSI1_CLKN T7 0 -400 200 R 50 50 12 1 B
X MCSI1_CLKP T9 0 -500 200 R 50 50 12 1 B
X MCSI1_DN[2] V10 0 -1100 200 R 50 50 12 1 B
X MCSI2_CLKP V13 0 -1200 200 R 50 50 12 1 B
X MCSI2_CLKN V14 0 -1300 200 R 50 50 12 1 B
X MCSI1_DP[2] V9 0 -1000 200 R 50 50 12 1 B
X MCSI1_DN[1] Y12 0 -1400 200 R 50 50 12 1 B
X MCSI1_DP[1] Y13 0 -1500 200 R 50 50 12 1 B
ENDDRAW
ENDDEF
#
# atom_B
#
DEF atom_B U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "atom_B" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
S 200 100 800 -9200 1 1 12 N
X VSS A11 0 -300 200 R 50 50 1 1 B
X VSS A15 0 -400 200 R 50 50 1 1 B
X VSS A19 0 -500 200 R 50 50 1 1 B
X VSS A23 0 -600 200 R 50 50 1 1 B
X VSS A27 0 -700 200 R 50 50 1 1 B
X VSS A3 0 0 200 R 50 50 1 1 B
X VSS A31 0 -800 200 R 50 50 1 1 B
X VSS A35 0 -900 200 R 50 50 1 1 B
X VSS A39 0 -1000 200 R 50 50 1 1 B
X VSS A43 0 -1100 200 R 50 50 1 1 B
X VSS A47 0 -1200 200 R 50 50 1 1 B
X VSS A49 0 -1300 200 R 50 50 1 1 B
X VSS A5 0 -100 200 R 50 50 1 1 B
X VSS A51 0 -1400 200 R 50 50 1 1 B
X VSS A52 0 -1500 200 R 50 50 1 1 B
X VSS A6 0 -200 200 R 50 50 1 1 B
X VSS AA1 1000 -9100 200 L 50 50 1 1 B
X VSS AA16 1000 -8900 200 L 50 50 1 1 B
X VSS AA19 1000 -8800 200 L 50 50 1 1 B
X VSS AA21 1000 -8700 200 L 50 50 1 1 B
X VSS AA3 1000 -9000 200 L 50 50 1 1 B
X VSS AA32 1000 -8600 200 L 50 50 1 1 B
X VSS AA35 1000 -8500 200 L 50 50 1 1 B
X VSS AA38 1000 -8400 200 L 50 50 1 1 B
X VSS AA53 1000 -8300 200 L 50 50 1 1 B
X VSS AB10 1000 -8000 200 L 50 50 1 1 B
X VSS AB4 1000 -8200 200 L 50 50 1 1 B
X VSS AB41 1000 -7900 200 L 50 50 1 1 B
X VSS AB45 1000 -7800 200 L 50 50 1 1 B
X VSS AB47 1000 -7700 200 L 50 50 1 1 B
X VSS AB48 1000 -7600 200 L 50 50 1 1 B
X VSS AB50 1000 -7500 200 L 50 50 1 1 B
X VSS AB51 1000 -7400 200 L 50 50 1 1 B
X VSS AB6 1000 -8100 200 L 50 50 1 1 B
X VSS AC16 1000 -7300 200 L 50 50 1 1 B
X VSS AC18 1000 -7200 200 L 50 50 1 1 B
X VSS AC19 1000 -7100 200 L 50 50 1 1 B
X VSS AC21 1000 -7000 200 L 50 50 1 1 B
X VSS AC25 1000 -6900 200 L 50 50 1 1 B
X VSS AC33 1000 -6800 200 L 50 50 1 1 B
X VSS AC35 1000 -6700 200 L 50 50 1 1 B
X VSS AC36 1000 -6600 200 L 50 50 1 1 B
X VSS AC38 1000 -6500 200 L 50 50 1 1 B
X VSS AD19 1000 -6300 200 L 50 50 1 1 B
X VSS AD21 1000 -6200 200 L 50 50 1 1 B
X VSS AD25 1000 -6100 200 L 50 50 1 1 B
X VSS AD32 1000 -6000 200 L 50 50 1 1 B
X VSS AD33 1000 -5900 200 L 50 50 1 1 B
X VSS AD47 1000 -5800 200 L 50 50 1 1 B
X VSS AD7 1000 -6400 200 L 50 50 1 1 B
X VSS AE1 1000 -5700 200 L 50 50 1 1 B
X VSS AE11 1000 -5100 200 L 50 50 1 1 B
X VSS AE12 1000 -5000 200 L 50 50 1 1 B
X VSS AE14 1000 -4900 200 L 50 50 1 1 B
X VSS AE3 1000 -5600 200 L 50 50 1 1 B
X VSS AE4 1000 -5500 200 L 50 50 1 1 B
X VSS AE40 1000 -4800 200 L 50 50 1 1 B
X VSS AE42 1000 -4700 200 L 50 50 1 1 B
X VSS AE43 1000 -4600 200 L 50 50 1 1 B
X VSS AE45 1000 -4500 200 L 50 50 1 1 B
X VSS AE46 1000 -4400 200 L 50 50 1 1 B
X VSS AE6 1000 -5400 200 L 50 50 1 1 B
X VSS AE8 1000 -5300 200 L 50 50 1 1 B
X VSS AE9 1000 -5200 200 L 50 50 1 1 B
X VSS B2 0 -1600 200 R 50 50 1 1 B
X VSS B52 0 -1700 200 R 50 50 1 1 B
X VSS B53 0 -1800 200 R 50 50 1 1 B
X VSS C1 0 -1900 200 R 50 50 1 1 B
X VSS C14 0 -2000 200 R 50 50 1 1 B
X VSS C31 0 -2100 200 R 50 50 1 1 B
X VSS C34 0 -2200 200 R 50 50 1 1 B
X VSS C39 0 -2300 200 R 50 50 1 1 B
X VSS C42 0 -2400 200 R 50 50 1 1 B
X VSS C45 0 -2500 200 R 50 50 1 1 B
X VSS C49 0 -2600 200 R 50 50 1 1 B
X VSS C53 0 -2700 200 R 50 50 1 1 B
X VSS D12 0 -2800 200 R 50 50 1 1 B
X VSS D16 0 -2900 200 R 50 50 1 1 B
X VSS D24 0 -3000 200 R 50 50 1 1 B
X VSS D30 0 -3100 200 R 50 50 1 1 B
X VSS D36 0 -3200 200 R 50 50 1 1 B
X VSS D38 0 -3300 200 R 50 50 1 1 B
X VSS E1 0 -3400 200 R 50 50 1 1 B
X VSS E19 0 -3600 200 R 50 50 1 1 B
X VSS E35 0 -3700 200 R 50 50 1 1 B
X VSS E53 0 -3800 200 R 50 50 1 1 B
X VSS E8 0 -3500 200 R 50 50 1 1 B
X VSS F19 0 -4200 200 R 50 50 1 1 B
X VSS F2 0 -3900 200 R 50 50 1 1 B
X VSS F24 0 -4300 200 R 50 50 1 1 B
X VSS F27 0 -4400 200 R 50 50 1 1 B
X VSS F30 0 -4500 200 R 50 50 1 1 B
X VSS F35 0 -4600 200 R 50 50 1 1 B
X VSS F5 0 -4000 200 R 50 50 1 1 B
X VSS F7 0 -4100 200 R 50 50 1 1 B
X VSS G10 0 -4700 200 R 50 50 1 1 B
X VSS G20 0 -4800 200 R 50 50 1 1 B
X VSS G22 0 -4900 200 R 50 50 1 1 B
X VSS G26 0 -5000 200 R 50 50 1 1 B
X VSS G28 0 -5100 200 R 50 50 1 1 B
X VSS G32 0 -5200 200 R 50 50 1 1 B
X VSS G34 0 -5300 200 R 50 50 1 1 B
X VSS G42 0 -5400 200 R 50 50 1 1 B
X VSS J35 0 -5500 200 R 50 50 1 1 B
X VSS J40 0 -5600 200 R 50 50 1 1 B
X VSS J53 0 -5700 200 R 50 50 1 1 B
X VSS K14 0 -6000 200 R 50 50 1 1 B
X VSS K22 0 -6100 200 R 50 50 1 1 B
X VSS K32 0 -6200 200 R 50 50 1 1 B
X VSS K36 0 -6300 200 R 50 50 1 1 B
X VSS K4 0 -5800 200 R 50 50 1 1 B
X VSS K50 0 -6400 200 R 50 50 1 1 B
X VSS K9 0 -5900 200 R 50 50 1 1 B
X VSS L13 0 -6500 200 R 50 50 1 1 B
X VSS L19 0 -6600 200 R 50 50 1 1 B
X VSS L27 0 -6700 200 R 50 50 1 1 B
X VSS L35 0 -6800 200 R 50 50 1 1 B
X VSS M19 0 -6900 200 R 50 50 1 1 B
X VSS M26 0 -7000 200 R 50 50 1 1 B
X VSS M27 0 -7100 200 R 50 50 1 1 B
X VSS M28 0 -7200 200 R 50 50 1 1 B
X VSS M34 0 -7300 200 R 50 50 1 1 B
X VSS M35 0 -7400 200 R 50 50 1 1 B
X VSS M38 0 -7500 200 R 50 50 1 1 B
X VSS M47 0 -7600 200 R 50 50 1 1 B
X VSS M51 0 -7700 200 R 50 50 1 1 B
X VSS N1 0 -7800 200 R 50 50 1 1 B
X VSS N16 0 -7900 200 R 50 50 1 1 B
X VSS N38 0 -8000 200 R 50 50 1 1 B
X VSS N51 0 -8100 200 R 50 50 1 1 B
X VSS P13 0 -8400 200 R 50 50 1 1 B
X VSS P16 0 -8500 200 R 50 50 1 1 B
X VSS P19 0 -8600 200 R 50 50 1 1 B
X VSS P20 0 -8700 200 R 50 50 1 1 B
X VSS P24 0 -8800 200 R 50 50 1 1 B
X VSS P32 0 -8900 200 R 50 50 1 1 B
X VSS P35 0 -9000 200 R 50 50 1 1 B
X VSS P38 0 -9100 200 R 50 50 1 1 B
X VSS P4 0 -8200 200 R 50 50 1 1 B
X VSS P47 1000 -4300 200 L 50 50 1 1 B
X VSS P52 1000 -4200 200 L 50 50 1 1 B
X VSS P9 0 -8300 200 R 50 50 1 1 B
X VSS T40 1000 -4100 200 L 50 50 1 1 B
X VSS U1 1000 -4000 200 L 50 50 1 1 B
X VSS U11 1000 -3400 200 L 50 50 1 1 B
X VSS U12 1000 -3300 200 L 50 50 1 1 B
X VSS U14 1000 -3200 200 L 50 50 1 1 B
X VSS U21 1000 -3100 200 L 50 50 1 1 B
X VSS U3 1000 -3900 200 L 50 50 1 1 B
X VSS U30 1000 -3000 200 L 50 50 1 1 B
X VSS U32 1000 -2900 200 L 50 50 1 1 B
X VSS U40 1000 -2800 200 L 50 50 1 1 B
X VSS U42 1000 -2700 200 L 50 50 1 1 B
X VSS U43 1000 -2600 200 L 50 50 1 1 B
X VSS U45 1000 -2500 200 L 50 50 1 1 B
X VSS U46 1000 -2400 200 L 50 50 1 1 B
X VSS U48 1000 -2300 200 L 50 50 1 1 B
X VSS U49 1000 -2200 200 L 50 50 1 1 B
X VSS U5 1000 -3800 200 L 50 50 1 1 B
X VSS U51 1000 -2100 200 L 50 50 1 1 B
X VSS U53 1000 -2000 200 L 50 50 1 1 B
X VSS U6 1000 -3700 200 L 50 50 1 1 B
X VSS U8 1000 -3600 200 L 50 50 1 1 B
X VSS U9 1000 -3500 200 L 50 50 1 1 B
X VSS V12 1000 -1800 200 L 50 50 1 1 B
X VSS V16 1000 -1700 200 L 50 50 1 1 B
X VSS V19 1000 -1600 200 L 50 50 1 1 B
X VSS V21 1000 -1500 200 L 50 50 1 1 B
X VSS V35 1000 -1400 200 L 50 50 1 1 B
X VSS V40 1000 -1300 200 L 50 50 1 1 B
X VSS V44 1000 -1200 200 L 50 50 1 1 B
X VSS V51 1000 -1100 200 L 50 50 1 1 B
X VSS V7 1000 -1900 200 L 50 50 1 1 B
X VSS Y10 1000 -800 200 L 50 50 1 1 B
X VSS Y14 1000 -700 200 L 50 50 1 1 B
X VSS Y16 1000 -600 200 L 50 50 1 1 B
X VSS Y21 1000 -500 200 L 50 50 1 1 B
X VSS Y25 1000 -400 200 L 50 50 1 1 B
X VSS Y33 1000 -300 200 L 50 50 1 1 B
X VSS Y41 1000 -200 200 L 50 50 1 1 B
X VSS Y44 1000 -100 200 L 50 50 1 1 B
X VSS Y7 1000 -1000 200 L 50 50 1 1 B
X VSS Y9 1000 -900 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# atom_C
#
DEF atom_C U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "atom_C" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
S 200 100 800 -9300 1 1 12 N
X VSS AE48 0 0 200 R 50 50 1 1 B
X VSS AE50 0 -100 200 R 50 50 1 1 B
X VSS AE51 0 -200 200 R 50 50 1 1 B
X VSS AE53 0 -300 200 R 50 50 1 1 B
X VSS AF10 0 -400 200 R 50 50 1 1 B
X VSS AF12 0 -500 200 R 50 50 1 1 B
X VSS AF25 0 -600 200 R 50 50 1 1 B
X VSS AF32 0 -700 200 R 50 50 1 1 B
X VSS AF47 0 -800 200 R 50 50 1 1 B
X VSS AG16 0 -900 200 R 50 50 1 1 B
X VSS AG25 0 -1000 200 R 50 50 1 1 B
X VSS AG36 0 -1100 200 R 50 50 1 1 B
X VSS AG38 0 -1200 200 R 50 50 1 1 B
X VSS AH4 0 -1300 200 R 50 50 1 1 B
X VSS AH41 0 -1700 200 R 50 50 1 1 B
X VSS AH45 0 -1800 200 R 50 50 1 1 B
X VSS AH47 0 -1900 200 R 50 50 1 1 B
X VSS AH48 0 -2000 200 R 50 50 1 1 B
X VSS AH50 0 -2100 200 R 50 50 1 1 B
X VSS AH51 0 -2200 200 R 50 50 1 1 B
X VSS AH6 0 -1400 200 R 50 50 1 1 B
X VSS AH7 0 -1500 200 R 50 50 1 1 B
X VSS AH9 0 -1600 200 R 50 50 1 1 B
X VSS AJ1 0 -2300 200 R 50 50 1 1 B
X VSS AJ16 0 -2500 200 R 50 50 1 1 B
X VSS AJ21 0 -2600 200 R 50 50 1 1 B
X VSS AJ25 0 -2700 200 R 50 50 1 1 B
X VSS AJ27 0 -2800 200 R 50 50 1 1 B
X VSS AJ29 0 -2900 200 R 50 50 1 1 B
X VSS AJ3 0 -2400 200 R 50 50 1 1 B
X VSS AJ30 0 -3000 200 R 50 50 1 1 B
X VSS AJ32 0 -3100 200 R 50 50 1 1 B
X VSS AJ33 0 -3200 200 R 50 50 1 1 B
X VSS AJ35 0 -3300 200 R 50 50 1 1 B
X VSS AJ38 0 -3400 200 R 50 50 1 1 B
X VSS AJ53 0 -3500 200 R 50 50 1 1 B
X VSS AK10 0 -3600 200 R 50 50 1 1 B
X VSS AK14 0 -3700 200 R 50 50 1 1 B
X VSS AK16 0 -3800 200 R 50 50 1 1 B
X VSS AK33 0 -3900 200 R 50 50 1 1 B
X VSS AK41 0 -4000 200 R 50 50 1 1 B
X VSS AK44 0 -4100 200 R 50 50 1 1 B
X VSS AM12 0 -4300 200 R 50 50 1 1 B
X VSS AM19 0 -4400 200 R 50 50 1 1 B
X VSS AM24 0 -4500 200 R 50 50 1 1 B
X VSS AM25 0 -4600 200 R 50 50 1 1 B
X VSS AM29 0 -4700 200 R 50 50 1 1 B
X VSS AM33 0 -4800 200 R 50 50 1 1 B
X VSS AM35 0 -4900 200 R 50 50 1 1 B
X VSS AM36 0 -5000 200 R 50 50 1 1 B
X VSS AM40 0 -5100 200 R 50 50 1 1 B
X VSS AM44 0 -5200 200 R 50 50 1 1 B
X VSS AM51 0 -5300 200 R 50 50 1 1 B
X VSS AM7 0 -4200 200 R 50 50 1 1 B
X VSS AN1 0 -5400 200 R 50 50 1 1 B
X VSS AN11 0 -6000 200 R 50 50 1 1 B
X VSS AN12 0 -6100 200 R 50 50 1 1 B
X VSS AN14 0 -6200 200 R 50 50 1 1 B
X VSSA AN16 1000 -9200 200 L 50 50 1 1 B
X VSS AN22 0 -6300 200 R 50 50 1 1 B
X VSS AN3 0 -5500 200 R 50 50 1 1 B
X VSS AN33 0 -6400 200 R 50 50 1 1 B
X VSS AN35 0 -6500 200 R 50 50 1 1 B
X VSS AN36 0 -6600 200 R 50 50 1 1 B
X VSS AN38 0 -6700 200 R 50 50 1 1 B
X VSS AN40 0 -6800 200 R 50 50 1 1 B
X VSS AN42 0 -6900 200 R 50 50 1 1 B
X VSS AN43 0 -7000 200 R 50 50 1 1 B
X VSS AN45 0 -7100 200 R 50 50 1 1 B
X VSS AN46 0 -7200 200 R 50 50 1 1 B
X VSS AN48 0 -7300 200 R 50 50 1 1 B
X VSS AN49 0 -7400 200 R 50 50 1 1 B
X VSS AN5 0 -5600 200 R 50 50 1 1 B
X VSS AN51 0 -7500 200 R 50 50 1 1 B
X VSS AN53 0 -7600 200 R 50 50 1 1 B
X VSS AN6 0 -5700 200 R 50 50 1 1 B
X VSS AN8 0 -5800 200 R 50 50 1 1 B
X VSS AN9 0 -5900 200 R 50 50 1 1 B
X VSS AP40 0 -7700 200 R 50 50 1 1 B
X VSS AT12 0 -7900 200 R 50 50 1 1 B
X VSS AT16 0 -8000 200 R 50 50 1 1 B
X VSS AT19 0 -8100 200 R 50 50 1 1 B
X VSS AT24 0 -8200 200 R 50 50 1 1 B
X VSS AT27 0 -8300 200 R 50 50 1 1 B
X VSS AT30 0 -8400 200 R 50 50 1 1 B
X VSS AT35 0 -8500 200 R 50 50 1 1 B
X VSS AT38 0 -8600 200 R 50 50 1 1 B
X VSS AT4 0 -7800 200 R 50 50 1 1 B
X VSS AT47 0 -8700 200 R 50 50 1 1 B
X VSS AT52 0 -8800 200 R 50 50 1 1 B
X VSS AU1 0 -8900 200 R 50 50 1 1 B
X VSS AU24 0 -9100 200 R 50 50 1 1 B
X VSS AU3 0 -9000 200 R 50 50 1 1 B
X VSS AU30 0 -9200 200 R 50 50 1 1 B
X VSS AU38 1000 -9100 200 L 50 50 1 1 B
X VSS AU51 1000 -9000 200 L 50 50 1 1 B
X VSS AV12 1000 -8800 200 L 50 50 1 1 B
X VSS AV13 1000 -8700 200 L 50 50 1 1 B
X VSS AV14 1000 -8600 200 L 50 50 1 1 B
X VSS AV18 1000 -8500 200 L 50 50 1 1 B
X VSS AV19 1000 -8400 200 L 50 50 1 1 B
X VSS AV24 1000 -8300 200 L 50 50 1 1 B
X VSS AV27 1000 -8200 200 L 50 50 1 1 B
X VSS AV30 1000 -8100 200 L 50 50 1 1 B
X VSS AV35 1000 -8000 200 L 50 50 1 1 B
X VSS AV38 1000 -7900 200 L 50 50 1 1 B
X VSS AV47 1000 -7800 200 L 50 50 1 1 B
X VSS AV51 1000 -7700 200 L 50 50 1 1 B
X VSS AV7 1000 -8900 200 L 50 50 1 1 B
X VSS AW13 1000 -7500 200 L 50 50 1 1 B
X VSS AW19 1000 -7400 200 L 50 50 1 1 B
X VSS AW27 1000 -7300 200 L 50 50 1 1 B
X VSS AW3 1000 -7600 200 L 50 50 1 1 B
X VSS AW35 1000 -7200 200 L 50 50 1 1 B
X VSS AY10 1000 -6900 200 L 50 50 1 1 B
X VSS AY22 1000 -6800 200 L 50 50 1 1 B
X VSS AY32 1000 -6700 200 L 50 50 1 1 B
X VSS AY36 1000 -6600 200 L 50 50 1 1 B
X VSS AY4 1000 -7100 200 L 50 50 1 1 B
X VSS AY50 1000 -6500 200 L 50 50 1 1 B
X VSS AY9 1000 -7000 200 L 50 50 1 1 B
X VSS BA14 1000 -6400 200 L 50 50 1 1 B
X VSS BA19 1000 -6300 200 L 50 50 1 1 B
X VSS BA22 1000 -6200 200 L 50 50 1 1 B
X VSS BA27 1000 -6100 200 L 50 50 1 1 B
X VSS BA32 1000 -6000 200 L 50 50 1 1 B
X VSS BA35 1000 -5900 200 L 50 50 1 1 B
X VSS BA40 1000 -5800 200 L 50 50 1 1 B
X VSS BA53 1000 -5700 200 L 50 50 1 1 B
X VSS BB19 1000 -5600 200 L 50 50 1 1 B
X VSS BB27 1000 -5500 200 L 50 50 1 1 B
X VSS BB35 1000 -5400 200 L 50 50 1 1 B
X VSS BC20 1000 -5300 200 L 50 50 1 1 B
X VSS BC22 1000 -5200 200 L 50 50 1 1 B
X VSS BC26 1000 -5100 200 L 50 50 1 1 B
X VSS BC28 1000 -5000 200 L 50 50 1 1 B
X VSS BC32 1000 -4900 200 L 50 50 1 1 B
X VSS BC34 1000 -4800 200 L 50 50 1 1 B
X VSS BC42 1000 -4700 200 L 50 50 1 1 B
X VSS BD19 1000 -4600 200 L 50 50 1 1 B
X VSS BD24 1000 -4500 200 L 50 50 1 1 B
X VSS BD27 1000 -4400 200 L 50 50 1 1 B
X VSS BD30 1000 -4300 200 L 50 50 1 1 B
X VSS BD35 1000 -4200 200 L 50 50 1 1 B
X VSS BE1 1000 -4100 200 L 50 50 1 1 B
X VSS BE19 1000 -3800 200 L 50 50 1 1 B
X VSS BE2 1000 -4000 200 L 50 50 1 1 B
X VSS BE35 1000 -3700 200 L 50 50 1 1 B
X VSS BE53 1000 -3600 200 L 50 50 1 1 B
X VSS BE8 1000 -3900 200 L 50 50 1 1 B
X VSS BF12 1000 -3400 200 L 50 50 1 1 B
X VSS BF16 1000 -3300 200 L 50 50 1 1 B
X VSS BF24 1000 -3200 200 L 50 50 1 1 B
X VSS BF30 1000 -3100 200 L 50 50 1 1 B
X VSS BF36 1000 -3000 200 L 50 50 1 1 B
X VSS BF38 1000 -2900 200 L 50 50 1 1 B
X VSS BF4 1000 -3500 200 L 50 50 1 1 B
X VSS BG1 1000 -2800 200 L 50 50 1 1 B
X VSS BG31 1000 -2700 200 L 50 50 1 1 B
X VSS BG34 1000 -2600 200 L 50 50 1 1 B
X VSS BG39 1000 -2500 200 L 50 50 1 1 B
X VSS BG42 1000 -2400 200 L 50 50 1 1 B
X VSS BG45 1000 -2300 200 L 50 50 1 1 B
X VSS BG49 1000 -2200 200 L 50 50 1 1 B
X VSS BG53 1000 -2100 200 L 50 50 1 1 B
X VSS BH1 1000 -2000 200 L 50 50 1 1 B
X VSS BH2 1000 -1900 200 L 50 50 1 1 B
X VSS BH52 1000 -1800 200 L 50 50 1 1 B
X VSS BH53 1000 -1700 200 L 50 50 1 1 B
X VSS BJ11 1000 -1200 200 L 50 50 1 1 B
X VSS BJ15 1000 -1100 200 L 50 50 1 1 B
X VSS BJ19 1000 -1000 200 L 50 50 1 1 B
X VSS BJ2 1000 -1600 200 L 50 50 1 1 B
X VSS BJ23 1000 -900 200 L 50 50 1 1 B
X VSS BJ27 1000 -800 200 L 50 50 1 1 B
X VSS BJ3 1000 -1500 200 L 50 50 1 1 B
X VSS BJ31 1000 -700 200 L 50 50 1 1 B
X VSS BJ35 1000 -600 200 L 50 50 1 1 B
X VSS BJ39 1000 -500 200 L 50 50 1 1 B
X VSS BJ43 1000 -400 200 L 50 50 1 1 B
X VSS BJ47 1000 -300 200 L 50 50 1 1 B
X VSS BJ49 1000 -200 200 L 50 50 1 1 B
X VSS BJ5 1000 -1400 200 L 50 50 1 1 B
X VSS BJ51 1000 -100 200 L 50 50 1 1 B
X VSS BJ52 1000 0 200 L 50 50 1 1 B
X VSS BJ7 1000 -1300 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# atom_D
#
DEF atom_D U 0 40 Y Y 1 L N
F0 "U" 150 250 60 H V R CNN
F1 "atom_D" 150 150 60 H V R CNN
F2 "" 150 50 60 H I R CNN
F3 "" 150 -150 60 H I R CNN
DRAW
S 200 1000 2600 -4100 1 1 12 N
X UNCORE_VNN_S3 AA24 0 0 200 R 50 50 1 1 B
X UNCORE_V1P35_S3_F5 AA25 0 -100 200 R 50 50 1 1 B
X CORE_VCC_S3 AA27 2800 -3600 200 L 50 50 1 1 B
X CORE_VCC_S3 AA29 2800 -3500 200 L 50 50 1 1 B
X CORE_VCC_S3 AA30 2800 -3400 200 L 50 50 1 1 B
X CORE_V1P05_S3 AA33 2800 -3300 200 L 50 50 1 1 B
X UNCORE_VNN_S3 AC22 0 -200 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AC24 0 -300 200 R 50 50 1 1 B
X CORE_VCC_S3 AC27 2800 -3200 200 L 50 50 1 1 B
X CORE_VCC_S3 AC29 2800 -3100 200 L 50 50 1 1 B
X CORE_VCC_S3 AC30 2800 -3000 200 L 50 50 1 1 B
X CORE_V1P05_S3 AC32 2800 -2900 200 L 50 50 1 1 B
X UNCORE_VNN_S3 AD22 0 -400 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AD24 0 -500 200 R 50 50 1 1 B
X CORE_VCC_S3 AD27 2800 -2800 200 L 50 50 1 1 B
X CORE_VCC_S3 AD29 2800 -2700 200 L 50 50 1 1 B
X CORE_VCC_S3 AD30 2800 -2600 200 L 50 50 1 1 B
X UNCORE_V1P0_S3 AF16 0 -600 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 AF18 0 -700 200 R 50 50 1 1 B
X UNCORE_V1P35_S3_F6 AF19 0 -800 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 AF21 0 -900 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AF22 0 -1000 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AF24 0 -1100 200 R 50 50 1 1 B
X CORE_VCC_S3 AF27 2800 -2500 200 L 50 50 1 1 B
X CORE_VCC_S3 AF29 2800 -2400 200 L 50 50 1 1 B
X CORE_V1P05_S3 AF33 2800 -2300 200 L 50 50 1 1 B
X UNCORE_V1P35_S3_F1 AG19 0 -1200 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 AG21 0 -1300 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AG22 0 -1400 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AG24 0 -1500 200 R 50 50 1 1 B
X CORE_VCC_S3 AG27 2800 -2200 200 L 50 50 1 1 B
X CORE_VCC_S3 AG29 2800 -2100 200 L 50 50 1 1 B
X CORE_VCC_S3 AG30 2800 -2000 200 L 50 50 1 1 B
X UNCORE_V1P35_S3_F2 AG32 0 -1600 200 R 50 50 1 1 B
X CORE_V1P05_S3 AG33 2800 -1900 200 L 50 50 1 1 B
X CORE_V1P05_S3 AG35 2800 -1800 200 L 50 50 1 1 B
X UNCORE_VNN_S3 AJ22 0 -1700 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AJ24 0 -1800 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AK22 0 -1900 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AK24 0 -2000 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AK25 0 -2100 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AK27 0 -2200 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AK29 0 -2300 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AK30 0 -2400 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AK32 0 -2500 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AM22 0 -2600 200 R 50 50 1 1 B
X UNCORE_V1P8_S3 AM30 0 -2700 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 AN29 0 -2800 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 AN30 0 -2900 200 R 50 50 1 1 B
X UNCORE_V1P8_S3 AN32 0 -3000 200 R 50 50 1 1 B
X UNCORE_V1P0_G3 B6 0 -3100 200 R 50 50 1 1 B
X UNCORE_VNN_SENSE BB8 1500 1200 200 D 50 50 1 1 B
X UNCORE_V1P0_G3 C5 0 -3200 200 R 50 50 1 1 B
X CORE_VSS_SENSE N28 1400 1200 200 D 50 50 1 1 B
X CORE_VCC_S3 P26 2800 -1700 200 L 50 50 1 1 B
X CORE_VCC_S3 P27 2800 -1600 200 L 50 50 1 1 B
X CORE_VCC_SENSE P28 1300 1200 200 D 50 50 1 1 B
X UNCORE_V1P0_G3 U22 0 -3300 200 R 50 50 1 1 B
X UNCORE_V1P8_G3 U24 0 -3400 200 R 50 50 1 1 B
X CORE_VCC_S3 U27 2800 -1500 200 L 50 50 1 1 B
X CORE_VCC_S3 U29 2800 -1400 200 L 50 50 1 1 B
X CORE_V1P05_S3 U33 2800 -1300 200 L 50 50 1 1 B
X CORE_V1P05_S3 U35 2800 -1200 200 L 50 50 1 1 B
X UNCORE_V1P35_S3_F4 U36 0 -3500 200 R 50 50 1 1 B
X UNCORE_V1P0_G3 V22 0 -3600 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 V24 0 -3700 200 R 50 50 1 1 B
X CORE_VCC_S3 V27 2800 -1100 200 L 50 50 1 1 B
X CORE_VCC_S3 V29 2800 -1000 200 L 50 50 1 1 B
X CORE_VCC_S3 V30 2800 -900 200 L 50 50 1 1 B
X CORE_V1P05_S3 V33 2800 -800 200 L 50 50 1 1 B
X UNCORE_V1P35_S3_F3 V36 0 -3800 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 Y22 0 -3900 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 Y24 0 -4000 200 R 50 50 1 1 B
X CORE_VCC_S3 Y27 2800 -700 200 L 50 50 1 1 B
X CORE_VCC_S3 Y29 2800 -600 200 L 50 50 1 1 B
X CORE_VCC_S3 Y30 2800 -500 200 L 50 50 1 1 B
X CORE_V1P05_S3 Y32 2800 -400 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# atom_E
#
DEF atom_E U 0 40 Y Y 1 L N
F0 "U" 150 250 60 H V R CNN
F1 "atom_E" 150 150 60 H V R CNN
F2 "" 150 50 60 H I R CNN
F3 "" 150 -150 60 H I R CNN
DRAW
S 200 1000 3400 -3700 1 1 12 N
X USB_HSIC_RCOMP A7 3600 -2700 200 L 50 50 1 1 B
X USB_ULPI_V1P8_G3 AA18 2300 1200 200 D 50 50 1 1 B
X USB_ULPI_REFCLK B12 3600 -2400 200 L 50 50 1 1 B
X USB_OC[1]# B20 3600 -2300 200 L 50 50 1 1 B
X USB_HSIC0_DATA B4 3600 -2600 200 L 50 50 1 1 B
X USB_HSIC0_STROBE B5 3600 -2500 200 L 50 50 1 1 B
X USB_OC[0]# C20 3600 -2100 200 L 50 50 1 1 B
X USB3_V1P0_G3 C3 2200 1200 200 D 50 50 1 1 B
X USB_RCOMPI C7 3600 -2200 200 L 50 50 1 1 B
X USB_HSIC1_STROBE D2 3600 -2000 200 L 50 50 1 1 B
X USB3_RXP[0] D4 0 -900 200 R 50 50 1 1 B
X USB_RCOMPO D6 3600 -1900 200 L 50 50 1 1 B
X USB_HSIC1_DATA E2 3600 -1800 200 L 50 50 1 1 B
X USB3_RXN[0] E3 0 -1000 200 R 50 50 1 1 B
X USB3DEV_V1P0_S3 G1 2100 1200 200 D 50 50 1 1 B
X USB_DN[1] G14 3600 -1600 200 L 50 50 1 1 B
X USB_ULPI_CLK G2 3600 -1700 200 L 50 50 1 1 B
X USB_ULPI_STP H3 3600 -1500 200 L 50 50 1 1 B
X USB_DP[3] K10 3600 -1200 200 L 50 50 1 1 B
X USB_DP[2] K12 3600 -1100 200 L 50 50 1 1 B
X USB_DN[0] K16 3600 -1000 200 L 50 50 1 1 B
X USB_ULPI_DATA[2] K2 3600 -1400 200 L 50 50 1 1 B
X USB_ULPI_DATA[3] K3 3600 -1300 200 L 50 50 1 1 B
X USB3_TXP[0] K6 0 -1100 200 R 50 50 1 1 B
X USB3_TXN[0] K7 0 -1200 200 R 50 50 1 1 B
X USB_ULPI_DATA[1] L1 3600 -900 200 L 50 50 1 1 B
X USB_ULPI_DATA[7] L3 3600 -800 200 L 50 50 1 1 B
X USB3_REXT[0] M12 0 -1600 200 R 50 50 1 1 B
X USB_PLL_MON M13 3600 -500 200 L 50 50 1 1 B
X USB_V1P0_S3 M14 2000 1200 200 D 50 50 1 1 B
X USB_DP[0] M16 3600 -400 200 L 50 50 1 1 B
X USB_ULPI_DATA[4] M2 3600 -700 200 L 50 50 1 1 B
X USB_ULPI_DATA[0] M3 3600 -600 200 L 50 50 1 1 B
X USB3DEV_TXP[0] M4 0 -1300 200 R 50 50 1 1 B
X USB3DEV_TXN[0] M6 0 -1400 200 R 50 50 1 1 B
X USB3DEV_REXT[0] M7 0 -1500 200 R 50 50 1 1 B
X USB_V3P3_G3 N18 1900 1200 200 D 50 50 1 1 B
X USB_V1P8_G3 N20 1800 1200 200 D 50 50 1 1 B
X USB_ULPI_DATA[5] N3 3600 -300 200 L 50 50 1 1 B
X USB3DEV_RXP[0] P10 0 -1700 200 R 50 50 1 1 B
X USB3DEV_RXN[0] P12 0 -1800 200 R 50 50 1 1 B
X USB_V3P3_G3 P18 1700 1200 200 D 50 50 1 1 B
X USB_ULPI_DATA[6] P2 3600 -200 200 L 50 50 1 1 B
X USB_ULPI_NXT P3 3600 -100 200 L 50 50 1 1 B
X USB_VSSA U16 1800 -3900 200 U 50 50 1 1 B
X USB_V1P0_S3 U18 1600 1200 200 D 50 50 1 1 B
X USB_V1P0_S3 U19 1500 1200 200 D 50 50 1 1 B
X USB_HSIC_V1P24_G3 V18 3600 0 200 L 50 50 1 1 B
X USB3DEV_V1P0_S3 Y18 1400 1200 200 D 50 50 1 1 B
X USB3_V1P0_G3 Y19 1300 1200 200 D 50 50 1 1 B
ENDDRAW
ENDDEF
#
# atom_F
#
DEF atom_F U 0 40 Y Y 1 L N
F0 "U" 150 250 60 H V R CNN
F1 "atom_F" 150 150 60 H V R CNN
F2 "" 150 50 60 H I R CNN
F3 "" 150 -150 60 H I R CNN
DRAW
S 200 1100 4300 -13100 1 1 12 N
X DRAM0_DQ[13] A33 4500 -11800 200 L 50 50 1 1 B
X DRAM0_DQ[11] A37 4500 -11700 200 L 50 50 1 1 B
X DRAM0_DQ[24] A41 4500 -11600 200 L 50 50 1 1 B
X DRAM0_DQ[26] A45 4500 -11500 200 L 50 50 1 1 B
X DRAM_VDD_S4 A48 1100 -13300 200 U 50 50 1 1 B
X DRAM_V1P0_S3 AA36 3000 1300 200 D 50 50 1 1 B
X DRAM0_DQSN[7] AA51 4500 -11400 200 L 50 50 1 1 B
X DRAM0_DQ[47] AB40 4500 -11300 200 L 50 50 1 1 B
X DRAM_CORE_PWROK AB42 2900 1300 200 D 50 50 1 1 B
X DRAM0_DQ[54] AB44 4500 -11200 200 L 50 50 1 1 B
X DRAM0_DQSP[7] AB52 4500 -11100 200 L 50 50 1 1 B
X DRAM0_DQ[59] AC51 4500 -11000 200 L 50 50 1 1 B
X DRAM0_DQ[58] AC53 4500 -10900 200 L 50 50 1 1 B
X DRAM_V1P0_S3 AD35 2800 1300 200 D 50 50 1 1 B
X DRAM_V1P35_S3_F1 AD36 2700 1300 200 D 50 50 1 1 B
X DRAM_VDD_S4 AD38 1200 -13300 200 U 50 50 1 1 B
X DRAM_VDD_S4_PWROK AD42 1300 -13300 200 U 50 50 1 1 B
X DRAM_RCOMP[0] AD44 2600 1300 200 D 50 50 1 1 B
X DRAM_RCOMP[2] AD45 2500 1300 200 D 50 50 1 1 B
X DRAM0_DQ[50] AD48 4500 -10800 200 L 50 50 1 1 B
X DRAM0_DQ[51] AD50 4500 -10700 200 L 50 50 1 1 B
X DRAM0_DQ[63] AD51 4500 -10600 200 L 50 50 1 1 B
X DRAM0_DQ[62] AD52 4500 -10500 200 L 50 50 1 1 B
X DRAM_V1P0_S3 AF35 2400 1300 200 D 50 50 1 1 B
X DRAM_V1P0_S3 AF36 2300 1300 200 D 50 50 1 1 B
X DRAM_VDD_S4 AF38 1400 -13300 200 U 50 50 1 1 B
X DRAM_VREF AF44 2200 1300 200 D 50 50 1 1 B
X DRAM_RCOMP[1] AF45 2100 1300 200 D 50 50 1 1 B
X DRAM1_DQ[50] AF48 0 0 200 R 50 50 1 1 B
X DRAM1_DQ[51] AF50 0 -100 200 R 50 50 1 1 B
X DRAM1_DQ[63] AF51 0 -200 200 R 50 50 1 1 B
X DRAM1_DQ[62] AF52 0 -300 200 R 50 50 1 1 B
X DRAM1_DQ[59] AG51 0 -400 200 R 50 50 1 1 B
X DRAM1_DQ[58] AG53 0 -500 200 R 50 50 1 1 B
X DRAM1_DQ[47] AH40 0 -600 200 R 50 50 1 1 B
X DRAM1_DQ[54] AH44 0 -700 200 R 50 50 1 1 B
X DRAM1_DQSP[7] AH52 0 -800 200 R 50 50 1 1 B
X DRAM_V1P0_S3 AJ36 2000 1300 200 D 50 50 1 1 B
X DRAM1_DQSN[7] AJ51 0 -900 200 R 50 50 1 1 B
X DRAM_V1P0_S3 AK35 1900 1300 200 D 50 50 1 1 B
X DRAM_V1P0_S3 AK36 1800 1300 200 D 50 50 1 1 B
X DRAM_VDD_S4 AK38 1500 -13300 200 U 50 50 1 1 B
X DRAM1_DQ[42] AK40 0 -1000 200 R 50 50 1 1 B
X DRAM1_DQ[46] AK42 0 -1100 200 R 50 50 1 1 B
X DRAM1_DQ[55] AK45 0 -1200 200 R 50 50 1 1 B
X DRAM1_DQSP[6] AK47 0 -1300 200 R 50 50 1 1 B
X DRAM1_DQSN[6] AK48 0 -1400 200 R 50 50 1 1 B
X DRAM1_DM[6] AK50 0 -1500 200 R 50 50 1 1 B
X DRAM1_DQ[61] AK51 0 -1600 200 R 50 50 1 1 B
X DRAM1_DM[7] AK52 0 -1700 200 R 50 50 1 1 B
X DRAM1_DQ[57] AL51 0 -1800 200 R 50 50 1 1 B
X DRAM1_DQ[60] AL53 0 -1900 200 R 50 50 1 1 B
X DRAM_VDD_S4 AM38 1600 -13300 200 U 50 50 1 1 B
X DRAM1_DQ[43] AM41 0 -2000 200 R 50 50 1 1 B
X DRAM1_DM[5] AM42 0 -2100 200 R 50 50 1 1 B
X DRAM1_DQ[48] AM45 0 -2200 200 R 50 50 1 1 B
X DRAM1_DQ[49] AM47 0 -2300 200 R 50 50 1 1 B
X DRAM1_DQ[52] AM48 0 -2400 200 R 50 50 1 1 B
X DRAM1_DQ[53] AM50 0 -2500 200 R 50 50 1 1 B
X DRAM1_DQ[56] AM52 0 -2600 200 R 50 50 1 1 B
X DRAM1_ODT[0] AP41 0 -2700 200 R 50 50 1 1 B
X DRAM1_DQSP[5] AP42 0 -2800 200 R 50 50 1 1 B
X DRAM1_DQSN[5] AP44 0 -2900 200 R 50 50 1 1 B
X DRAM1_DQ[41] AP45 0 -3000 200 R 50 50 1 1 B
X DRAM1_DQ[40] AP47 0 -3100 200 R 50 50 1 1 B
X DRAM1_DQ[44] AP48 0 -3200 200 R 50 50 1 1 B
X DRAM1_DQ[45] AP50 0 -3300 200 R 50 50 1 1 B
X DRAM1_DQ[35] AP51 0 -3400 200 R 50 50 1 1 B
X DRAM1_DQ[34] AP52 0 -3500 200 R 50 50 1 1 B
X DRAM1_DQ[38] AR51 0 -3600 200 R 50 50 1 1 B
X DRAM1_DQ[39] AR53 0 -3700 200 R 50 50 1 1 B
X DRAM1_DQ[17] AT36 0 -3800 200 R 50 50 1 1 B
X DRAM1_DQ[19] AT40 0 -3900 200 R 50 50 1 1 B
X DRAM1_DRAMRST# AT41 0 -4000 200 R 50 50 1 1 B
X DRAM1_ODT[2] AT42 0 -4100 200 R 50 50 1 1 B
X DRAM1_CS[0]# AT44 0 -4200 200 R 50 50 1 1 B
X DRAM1_CS[2]# AT45 0 -4300 200 R 50 50 1 1 B
X DRAM1_CKN[2] AT48 0 -4400 200 R 50 50 1 1 B
X DRAM1_CKP[2] AT50 0 -4500 200 R 50 50 1 1 B
X DRAM1_DM[4] AT51 0 -4600 200 R 50 50 1 1 B
X DRAM1_DQ[16] AU36 0 -4700 200 R 50 50 1 1 B
X DRAM1_DQSP[4] AU53 0 -4800 200 R 50 50 1 1 B
X DRAM1_DQ[21] AV36 0 -4900 200 R 50 50 1 1 B
X DRAM1_DQ[18] AV40 0 -5000 200 R 50 50 1 1 B
X DRAM_VDD_S4 AV41 1700 -13300 200 U 50 50 1 1 B
X DRAM_VDD_S4 AV42 1800 -13300 200 U 50 50 1 1 B
X DRAM1_CAS# AV44 0 -5100 200 R 50 50 1 1 B
X DRAM1_RAS# AV45 0 -5200 200 R 50 50 1 1 B
X DRAM1_CKN[0] AV48 0 -5300 200 R 50 50 1 1 B
X DRAM1_CKP[0] AV50 0 -5400 200 R 50 50 1 1 B
X DRAM1_DQSN[4] AV52 0 -5500 200 R 50 50 1 1 B
X DRAM1_MA[02] AW41 0 -5600 200 R 50 50 1 1 B
X DRAM1_DQ[36] AW51 0 -5700 200 R 50 50 1 1 B
X DRAM1_DQ[37] AW53 0 -5800 200 R 50 50 1 1 B
X DRAM1_DQSN[2] AY38 0 -5900 200 R 50 50 1 1 B
X DRAM1_DQ[23] AY40 0 -6000 200 R 50 50 1 1 B
X DRAM1_DQ[22] AY42 0 -6100 200 R 50 50 1 1 B
X DRAM1_BS[1] AY44 0 -6200 200 R 50 50 1 1 B
X DRAM1_MA[00] AY45 0 -6300 200 R 50 50 1 1 B
X DRAM1_BS[0] AY47 0 -6400 200 R 50 50 1 1 B
X DRAM1_MA[10] AY48 0 -6500 200 R 50 50 1 1 B
X DRAM1_DQ[33] AY51 0 -6600 200 R 50 50 1 1 B
X DRAM1_DQ[32] AY52 0 -6700 200 R 50 50 1 1 B
X DRAM0_DQ[08] B32 4500 -10400 200 L 50 50 1 1 B
X DRAM0_DQSN[1] B34 4500 -10300 200 L 50 50 1 1 B
X DRAM0_DM[1] B36 4500 -10200 200 L 50 50 1 1 B
X DRAM0_DQ[15] B38 4500 -10100 200 L 50 50 1 1 B
X DRAM0_DQ[29] B40 4500 -10000 200 L 50 50 1 1 B
X DRAM0_DM[3] B42 4500 -9900 200 L 50 50 1 1 B
X DRAM0_DQSP[3] B44 4500 -9800 200 L 50 50 1 1 B
X DRAM0_DQ[27] B46 4500 -9700 200 L 50 50 1 1 B
X DRAM0_DQ[31] B47 4500 -9600 200 L 50 50 1 1 B
X DRAM0_DQ[30] B48 4500 -9500 200 L 50 50 1 1 B
X DRAM0_MA[14] B49 4500 -9400 200 L 50 50 1 1 B
X DRAM0_MA[15] B50 4500 -9300 200 L 50 50 1 1 B
X DRAM1_DQ[20] BA36 0 -6800 200 R 50 50 1 1 B
X DRAM1_DQSP[2] BA38 0 -6900 200 R 50 50 1 1 B
X DRAM1_DQ[02] BA42 0 -7000 200 R 50 50 1 1 B
X DRAM1_MA[13] BA51 0 -7100 200 R 50 50 1 1 B
X DRAM1_MA[03] BB44 0 -7200 200 R 50 50 1 1 B
X DRAM_VDD_S4 BB46 1900 -13300 200 U 50 50 1 1 B
X DRAM1_MA[01] BB47 0 -7300 200 R 50 50 1 1 B
X DRAM1_MA[06] BB49 0 -7400 200 R 50 50 1 1 B
X DRAM1_MA[04] BB50 0 -7500 200 R 50 50 1 1 B
X DRAM1_WE# BB51 0 -7600 200 R 50 50 1 1 B
X DRAM1_DM[2] BC36 0 -7700 200 R 50 50 1 1 B
X DRAM1_DQ[04] BC38 0 -7800 200 R 50 50 1 1 B
X DRAM1_DQ[01] BC40 0 -7900 200 R 50 50 1 1 B
X DRAM1_DQ[07] BC44 0 -8000 200 R 50 50 1 1 B
X DRAM1_MA[08] BC52 0 -8100 200 R 50 50 1 1 B
X DRAM1_MA[05] BC53 0 -8200 200 R 50 50 1 1 B
X DRAM1_DQ[05] BD36 0 -8300 200 R 50 50 1 1 B
X DRAM1_DM[0] BD38 0 -8400 200 R 50 50 1 1 B
X DRAM1_DQSN[0] BD40 0 -8500 200 R 50 50 1 1 B
X DRAM1_DQ[03] BD42 0 -8600 200 R 50 50 1 1 B
X DRAM1_CKE[2] BD44 0 -8700 200 R 50 50 1 1 B
X DRAM1_MA[12] BD47 0 -8800 200 R 50 50 1 1 B
X DRAM_VDD_S4 BD49 2000 -13300 200 U 50 50 1 1 B
X DRAM_VDD_S4 BD52 2100 -13300 200 U 50 50 1 1 B
X DRAM_VDD_S4 BD53 2200 -13300 200 U 50 50 1 1 B
X DRAM1_MA[11] BE51 0 -8900 200 R 50 50 1 1 B
X DRAM1_MA[09] BE52 0 -9000 200 R 50 50 1 1 B
X DRAM1_DQSP[0] BF40 0 -9100 200 R 50 50 1 1 B
X DRAM1_DQ[06] BF42 0 -9200 200 R 50 50 1 1 B
X DRAM_VDD_S4 BF44 2300 -13300 200 U 50 50 1 1 B
X DRAM1_MA[07] BF50 0 -9300 200 R 50 50 1 1 B
X DRAM1_BS[2] BF52 0 -9400 200 R 50 50 1 1 B
X DRAM1_DQ[09] BG32 0 -9500 200 R 50 50 1 1 B
X DRAM1_DQ[12] BG33 0 -9600 200 R 50 50 1 1 B
X DRAM1_DQSP[1] BG35 0 -9700 200 R 50 50 1 1 B
X DRAM1_DQ[10] BG36 0 -9800 200 R 50 50 1 1 B
X DRAM1_DQ[14] BG37 0 -9900 200 R 50 50 1 1 B
X DRAM1_DQ[00] BG38 0 -10000 200 R 50 50 1 1 B
X DRAM1_DQ[28] BG40 0 -10100 200 R 50 50 1 1 B
X DRAM1_DQ[25] BG41 0 -10200 200 R 50 50 1 1 B
X DRAM1_DQSN[3] BG43 0 -10300 200 R 50 50 1 1 B
X DRAM1_CKE[0] BG47 0 -10400 200 R 50 50 1 1 B
X DRAM_VDD_S4 BG51 2400 -13300 200 U 50 50 1 1 B
X DRAM1_DQ[08] BH32 0 -10500 200 R 50 50 1 1 B
X DRAM1_DQSN[1] BH34 0 -10600 200 R 50 50 1 1 B
X DRAM1_DM[1] BH36 0 -10700 200 R 50 50 1 1 B
X DRAM1_DQ[15] BH38 0 -10800 200 R 50 50 1 1 B
X DRAM1_DQ[29] BH40 0 -10900 200 R 50 50 1 1 B
X DRAM1_DM[3] BH42 0 -11000 200 R 50 50 1 1 B
X DRAM1_DQSP[3] BH44 0 -11100 200 R 50 50 1 1 B
X DRAM1_DQ[27] BH46 0 -11200 200 R 50 50 1 1 B
X DRAM1_DQ[31] BH47 0 -11300 200 R 50 50 1 1 B
X DRAM1_DQ[30] BH48 0 -11400 200 R 50 50 1 1 B
X DRAM1_MA[14] BH49 0 -11500 200 R 50 50 1 1 B
X DRAM1_MA[15] BH50 0 -11600 200 R 50 50 1 1 B
X DRAM1_DQ[13] BJ33 0 -11700 200 R 50 50 1 1 B
X DRAM1_DQ[11] BJ37 0 -11800 200 R 50 50 1 1 B
X DRAM1_DQ[24] BJ41 0 -11900 200 R 50 50 1 1 B
X DRAM1_DQ[26] BJ45 0 -12000 200 R 50 50 1 1 B
X DRAM_VDD_S4 BJ48 2500 -13300 200 U 50 50 1 1 B
X DRAM0_DQ[09] C32 4500 -9200 200 L 50 50 1 1 B
X DRAM0_DQ[12] C33 4500 -9100 200 L 50 50 1 1 B
X DRAM0_DQSP[1] C35 4500 -9000 200 L 50 50 1 1 B
X DRAM0_DQ[10] C36 4500 -8900 200 L 50 50 1 1 B
X DRAM0_DQ[14] C37 4500 -8800 200 L 50 50 1 1 B
X DRAM0_DQ[21] C38 4500 -8700 200 L 50 50 1 1 B
X DRAM0_DQ[28] C40 4500 -8600 200 L 50 50 1 1 B
X DRAM0_DQ[25] C41 4500 -8500 200 L 50 50 1 1 B
X DRAM0_DQSN[3] C43 4500 -8400 200 L 50 50 1 1 B
X DRAM0_CKE[0] C47 4500 -8300 200 L 50 50 1 1 B
X DRAM_VDD_S4 C51 2600 -13300 200 U 50 50 1 1 B
X DRAM0_DQSP[2] D40 4500 -8200 200 L 50 50 1 1 B
X DRAM0_DQ[23] D42 4500 -8100 200 L 50 50 1 1 B
X DRAM_VDD_S4 D44 2700 -13300 200 U 50 50 1 1 B
X DRAM0_MA[07] D50 4500 -8000 200 L 50 50 1 1 B
X DRAM0_BS[2] D52 4500 -7900 200 L 50 50 1 1 B
X DRAM0_MA[11] E51 4500 -7800 200 L 50 50 1 1 B
X DRAM0_MA[09] E52 4500 -7700 200 L 50 50 1 1 B
X DRAM0_DQ[16] F36 4500 -7600 200 L 50 50 1 1 B
X DRAM0_DM[2] F38 4500 -7500 200 L 50 50 1 1 B
X DRAM0_DQSN[2] F40 4500 -7400 200 L 50 50 1 1 B
X DRAM0_DQ[18] F42 4500 -7300 200 L 50 50 1 1 B
X DRAM0_CKE[2] F44 4500 -7200 200 L 50 50 1 1 B
X DRAM0_MA[12] F47 4500 -7100 200 L 50 50 1 1 B
X DRAM_VDD_S4 F49 2800 -13300 200 U 50 50 1 1 B
X DRAM_VDD_S4 F52 2900 -13300 200 U 50 50 1 1 B
X DRAM_VDD_S4 F53 3000 -13300 200 U 50 50 1 1 B
X DRAM0_DM[0] G36 4500 -7000 200 L 50 50 1 1 B
X DRAM0_DQ[17] G38 4500 -6900 200 L 50 50 1 1 B
X DRAM0_DQ[20] G40 4500 -6800 200 L 50 50 1 1 B
X DRAM0_DQ[22] G44 4500 -6700 200 L 50 50 1 1 B
X DRAM0_MA[08] G52 4500 -6600 200 L 50 50 1 1 B
X DRAM0_MA[05] G53 4500 -6500 200 L 50 50 1 1 B
X DRAM0_DQ[01] J36 4500 -6400 200 L 50 50 1 1 B
X DRAM0_DQSP[0] J38 4500 -6300 200 L 50 50 1 1 B
X DRAM0_DQ[19] J42 4500 -6200 200 L 50 50 1 1 B
X DRAM0_MA[13] J51 4500 -6100 200 L 50 50 1 1 B
X DRAM0_DQSN[0] K38 4500 -6000 200 L 50 50 1 1 B
X DRAM0_DQ[06] K40 4500 -5900 200 L 50 50 1 1 B
X DRAM0_DQ[07] K42 4500 -5800 200 L 50 50 1 1 B
X DRAM0_BS[1] K44 4500 -5700 200 L 50 50 1 1 B
X DRAM0_MA[00] K45 4500 -5600 200 L 50 50 1 1 B
X DRAM0_BS[0] K47 4500 -5500 200 L 50 50 1 1 B
X DRAM0_MA[10] K48 4500 -5400 200 L 50 50 1 1 B
X DRAM0_DQ[33] K51 4500 -5300 200 L 50 50 1 1 B
X DRAM0_DQ[32] K52 4500 -5200 200 L 50 50 1 1 B
X DRAM0_MA[02] L41 4500 -5100 200 L 50 50 1 1 B
X DRAM0_DQ[36] L51 4500 -5000 200 L 50 50 1 1 B
X DRAM0_DQ[37] L53 4500 -4900 200 L 50 50 1 1 B
X DRAM0_DQ[00] M36 4500 -4800 200 L 50 50 1 1 B
X DRAM0_DQ[03] M40 4500 -4700 200 L 50 50 1 1 B
X DRAM_VDD_S4 M41 3100 -13300 200 U 50 50 1 1 B
X DRAM_VDD_S4 M42 3200 -13300 200 U 50 50 1 1 B
X DRAM0_CAS# M44 4500 -4600 200 L 50 50 1 1 B
X DRAM0_RAS# M45 4500 -4500 200 L 50 50 1 1 B
X DRAM0_CKN[0] M48 4500 -4400 200 L 50 50 1 1 B
X DRAM0_CKP[0] M50 4500 -4300 200 L 50 50 1 1 B
X DRAM0_DQSN[4] M52 4500 -4200 200 L 50 50 1 1 B
X DRAM0_DQ[05] N36 4500 -4100 200 L 50 50 1 1 B
X DRAM0_DQSP[4] N53 4500 -4000 200 L 50 50 1 1 B
X DRAM0_DQ[04] P36 4500 -3900 200 L 50 50 1 1 B
X DRAM0_DQ[02] P40 4500 -3800 200 L 50 50 1 1 B
X DRAM0_DRAMRST# P41 4500 -3700 200 L 50 50 1 1 B
X DRAM0_ODT[2] P42 4500 -3600 200 L 50 50 1 1 B
X DRAM0_CS[0]# P44 4500 -3500 200 L 50 50 1 1 B
X DRAM0_CS[2]# P45 4500 -3400 200 L 50 50 1 1 B
X DRAM0_CKN[2] P48 4500 -3300 200 L 50 50 1 1 B
X DRAM0_CKP[2] P50 4500 -3200 200 L 50 50 1 1 B
X DRAM0_DM[4] P51 4500 -3100 200 L 50 50 1 1 B
X DRAM0_DQ[38] R51 4500 -3000 200 L 50 50 1 1 B
X DRAM0_DQ[39] R53 4500 -2900 200 L 50 50 1 1 B
X DRAM0_ODT[0] T41 4500 -2800 200 L 50 50 1 1 B
X DRAM0_DQSP[5] T42 4500 -2700 200 L 50 50 1 1 B
X DRAM0_DQSN[5] T44 4500 -2600 200 L 50 50 1 1 B
X DRAM0_DQ[41] T45 4500 -2500 200 L 50 50 1 1 B
X DRAM0_DQ[40] T47 4500 -2400 200 L 50 50 1 1 B
X DRAM0_DQ[44] T48 4500 -2300 200 L 50 50 1 1 B
X DRAM0_DQ[45] T50 4500 -2200 200 L 50 50 1 1 B
X DRAM0_DQ[35] T51 4500 -2100 200 L 50 50 1 1 B
X DRAM0_DQ[34] T52 4500 -2000 200 L 50 50 1 1 B
X DRAM_VDD_S4 V38 3300 -13300 200 U 50 50 1 1 B
X DRAM0_DQ[43] V41 4500 -1900 200 L 50 50 1 1 B
X DRAM0_DM[5] V42 4500 -1800 200 L 50 50 1 1 B
X DRAM0_DQ[48] V45 4500 -1700 200 L 50 50 1 1 B
X DRAM0_DQ[49] V47 4500 -1600 200 L 50 50 1 1 B
X DRAM0_DQ[52] V48 4500 -1500 200 L 50 50 1 1 B
X DRAM0_DQ[53] V50 4500 -1400 200 L 50 50 1 1 B
X DRAM0_DQ[56] V52 4500 -1300 200 L 50 50 1 1 B
X DRAM0_DQ[57] W51 4500 -1200 200 L 50 50 1 1 B
X DRAM0_DQ[60] W53 4500 -1100 200 L 50 50 1 1 B
X DRAM_V1P0_S3 Y35 1700 1300 200 D 50 50 1 1 B
X DRAM_V1P0_S3 Y36 1600 1300 200 D 50 50 1 1 B
X DRAM_VDD_S4 Y38 3400 -13300 200 U 50 50 1 1 B
X DRAM0_DQ[42] Y40 4500 -1000 200 L 50 50 1 1 B
X DRAM0_DQ[46] Y42 4500 -900 200 L 50 50 1 1 B
X DRAM0_DQ[55] Y45 4500 -800 200 L 50 50 1 1 B
X DRAM0_DQSP[6] Y47 4500 -700 200 L 50 50 1 1 B
X DRAM0_DQSN[6] Y48 4500 -600 200 L 50 50 1 1 B
X DRAM0_DM[6] Y50 4500 -500 200 L 50 50 1 1 B
X DRAM0_DQ[61] Y51 4500 -400 200 L 50 50 1 1 B
X DRAM0_DM[7] Y52 4500 -300 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# atom_G
#
DEF atom_G U 0 40 Y Y 1 L N
F0 "U" 150 250 60 H V R CNN
F1 "atom_G" 150 150 60 H V R CNN
F2 "" 150 50 60 H I R CNN
F3 "" 150 -150 60 H I R CNN
DRAW
S 200 1100 2600 -1600 1 1 12 N
X PCIE_CLKP[0] AF4 2800 -1400 200 L 50 50 1 1 B
X PCIE_CLKN[0] AF6 2800 -1300 200 L 50 50 1 1 B
X PCIE_CLKP[1] AF7 2800 -1200 200 L 50 50 1 1 B
X PCIE_CLKN[1] AF9 2800 -1100 200 L 50 50 1 1 B
X PCIE_V1P0_S3 AK18 1600 1300 200 D 50 50 1 1 B
X PCIE_CLKN[2] AK4 2800 -1000 200 L 50 50 1 1 B
X PCIE_CLKP[2] AK6 2800 -900 200 L 50 50 1 1 B
X PCIE_V1P0_S3 AM18 1500 1300 200 D 50 50 1 1 B
X PCIE_V1P0_S3 AM21 1400 1300 200 D 50 50 1 1 B
X PCIE_CLKN[3] AM4 2800 -800 200 L 50 50 1 1 B
X PCIE_CLKP[3] AM6 2800 -700 200 L 50 50 1 1 B
X PCIE_SATA_V1P0_S3 AN18 1300 1300 200 D 50 50 1 1 B
X PCIE_V1P0_S3 AN21 1200 1300 200 D 50 50 1 1 B
X PCIE_RXN[2] AP10 0 -400 200 R 50 50 1 1 B
X PCIE_RXP[2] AP12 0 -500 200 R 50 50 1 1 B
X PCIE_RCOMP_N AP13 2800 -600 200 L 50 50 1 1 B
X PCIE_RCOMP_P AP14 2800 -500 200 L 50 50 1 1 B
X PCIE_TXN[3] AP4 0 0 200 R 50 50 1 1 B
X PCIE_TXP[3] AP6 0 -100 200 R 50 50 1 1 B
X PCIE_RXN[3] AP7 0 -200 200 R 50 50 1 1 B
X PCIE_RXP[3] AP9 0 -300 200 R 50 50 1 1 B
X PCIE_RXP[1] AT10 0 -900 200 R 50 50 1 1 B
X PCIE_RXN[0] AT13 0 -1000 200 R 50 50 1 1 B
X PCIE_RXP[0] AT14 0 -1100 200 R 50 50 1 1 B
X PCIE_TXN[2] AT6 0 -600 200 R 50 50 1 1 B
X PCIE_TXP[2] AT7 0 -700 200 R 50 50 1 1 B
X PCIE_RXN[1] AT9 0 -800 200 R 50 50 1 1 B
X PCIE_TXN[1] AV4 0 -1200 200 R 50 50 1 1 B
X PCIE_TXP[1] AV6 0 -1300 200 R 50 50 1 1 B
X PCIE_TXN[0] AY6 0 -1400 200 R 50 50 1 1 B
X PCIE_TXP[0] AY7 0 -1500 200 R 50 50 1 1 B
X PCIE_CLKREQ[1]# BD7 2800 -400 200 L 50 50 1 1 B
X PCIE_CLKREQ[3]# BE3 2800 -300 200 L 50 50 1 1 B
X PCIE_CLKREQ[0]# BG3 2800 -200 200 L 50 50 1 1 B
X PCIE_CLKREQ[2]# BG5 2800 -100 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# atom_H
#
DEF atom_H U 0 40 Y Y 1 L N
F0 "U" 150 250 60 H V R CNN
F1 "atom_H" 150 150 60 H V R CNN
F2 "" 150 50 60 H I R CNN
F3 "" 150 -150 60 H I R CNN
DRAW
S 200 800 2200 -2700 1 1 12 N
X GPIO_S5[09] A13 0 0 200 R 50 50 1 1 B
X GPIO_S5[03] A17 0 -100 200 R 50 50 1 1 B
X GPIO_V1P0_S3 AN25 1200 1000 200 D 50 50 1 1 B
X GPIO_S5[06] B14 0 -200 200 R 50 50 1 1 B
X GPIO_S5[01] B16 0 -300 200 R 50 50 1 1 B
X GPIO_S5[00] B18 0 -400 200 R 50 50 1 1 B
X GPIO_S0_SC[056] BC12 2400 -1500 200 L 50 50 1 1 B
X GPIO_S0_SC[058] BC14 2400 -1400 200 L 50 50 1 1 B
X GPIO_S0_SC[061] BC16 2400 -1300 200 L 50 50 1 1 B
X GPIO_S0_SC[055] BD12 2400 -1200 200 L 50 50 1 1 B
X GPIO_S0_SC[057] BD14 2400 -1100 200 L 50 50 1 1 B
X GPIO_S0_SC[060] BD16 2400 -1000 200 L 50 50 1 1 B
X GPIO_S0_SC[059] BF14 2400 -900 200 L 50 50 1 1 B
X GPIO_S0_SC[015] BG18 2400 -800 200 L 50 50 1 1 B
X GPIO_S0_SC[093] BG30 2400 -700 200 L 50 50 1 1 B
X GPIO_S0_SC[014] BH18 2400 -600 200 L 50 50 1 1 B
X GPIO_S0_SC[092] BH30 2400 -500 200 L 50 50 1 1 B
X GPIO_S5[08] C13 0 -500 200 R 50 50 1 1 B
X GPIO_S5[07] C15 0 -600 200 R 50 50 1 1 B
X GPIO_S5[05] C16 0 -700 200 R 50 50 1 1 B
X GPIO_S5[04] C17 0 -800 200 R 50 50 1 1 B
X GPIO_S5[02] C18 0 -900 200 R 50 50 1 1 B
X GPIO_S5[10] C19 0 -1000 200 R 50 50 1 1 B
X GPIO_S5[13] F18 0 -1100 200 R 50 50 1 1 B
X GPIO_S5[27] K18 0 -1200 200 R 50 50 1 1 B
X GPIO_S5[28] K20 0 -1300 200 R 50 50 1 1 B
X GPIO_S5[22] K24 0 -1400 200 R 50 50 1 1 B
X GPIO_S5[26] M18 0 -1500 200 R 50 50 1 1 B
X GPIO_S5[24] M20 0 -1600 200 R 50 50 1 1 B
X GPIO_S5[29] M22 0 -1700 200 R 50 50 1 1 B
X GPIO_S5[30] M24 0 -1800 200 R 50 50 1 1 B
X GPIO_S5[23] N24 0 -1900 200 R 50 50 1 1 B
X GPIO_RCOMP N26 1200 -2900 200 U 50 50 1 1 B
ENDDRAW
ENDDEF
#
# atom_I
#
DEF atom_I U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "atom_I" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
S 200 100 2100 -3800 1 1 12 N
X RESERVED A29 2300 -3000 200 L 50 50 1 1 B
X RESERVED AB14 0 -400 200 R 50 50 1 1 B
X RESERVED AB2 0 0 200 R 50 50 1 1 B
X RESERVED AB3 0 -100 200 R 50 50 1 1 B
X RESERVED AB7 0 -200 200 R 50 50 1 1 B
X RESERVED AB9 0 -300 200 R 50 50 1 1 B
X RESERVED AD10 0 -800 200 R 50 50 1 1 B
X RESERVED AD12 0 -900 200 R 50 50 1 1 B
X RESERVED AD4 0 -500 200 R 50 50 1 1 B
X RESERVED AD40 0 -1000 200 R 50 50 1 1 B
X RESERVED AD41 0 -1100 200 R 50 50 1 1 B
X RESERVED AD6 0 -600 200 R 50 50 1 1 B
X RESERVED AD9 0 -700 200 R 50 50 1 1 B
X RESERVED AF13 0 -1200 200 R 50 50 1 1 B
X RESERVED AF14 0 -1300 200 R 50 50 1 1 B
X RESERVED AF40 0 -1400 200 R 50 50 1 1 B
X RESERVED AF41 0 -1500 200 R 50 50 1 1 B
X RESERVED AH13 0 -1600 200 R 50 50 1 1 B
X RESERVED AH14 0 -1700 200 R 50 50 1 1 B
X RSVD_GND[3] AH2 800 -4000 200 U 50 50 1 1 B
X RSVD_GND[2] AH3 900 -4000 200 U 50 50 1 1 B
X RESERVED AK7 0 -1800 200 R 50 50 1 1 B
X RESERVED AK9 0 -1900 200 R 50 50 1 1 B
X RESERVED AM10 0 -2100 200 R 50 50 1 1 B
X RESERVED AM13 0 -2200 200 R 50 50 1 1 B
X RESERVED AM14 0 -2300 200 R 50 50 1 1 B
X RSVD_GND[1] AM2 1000 -4000 200 U 50 50 1 1 B
X RSVD_GND[0] AM3 1100 -4000 200 U 50 50 1 1 B
X RESERVED AM9 0 -2000 200 R 50 50 1 1 B
X RESERVED AT34 0 -2400 200 R 50 50 1 1 B
X RESERVED AV10 0 -2600 200 R 50 50 1 1 B
X RESERVED AV9 0 -2500 200 R 50 50 1 1 B
X RESERVED B30 2300 -2900 200 L 50 50 1 1 B
X RSVD_GND[4] BB10 1400 -4000 200 U 50 50 1 1 B
X RESERVED BB3 0 -2700 200 R 50 50 1 1 B
X RESERVED BB4 0 -2800 200 R 50 50 1 1 B
X RSVD_GND[6] BB5 1200 -4000 200 U 50 50 1 1 B
X RSVD_GND[7] BB7 1300 -4000 200 U 50 50 1 1 B
X RSVD_GND[5] BC10 1500 -4000 200 U 50 50 1 1 B
X RESERVED BE46 0 -2900 200 R 50 50 1 1 B
X RESERVED BF48 0 -3000 200 R 50 50 1 1 B
X RESERVED C29 2300 -2800 200 L 50 50 1 1 B
X RESERVED C30 2300 -2700 200 L 50 50 1 1 B
X RESERVED D48 2300 -2600 200 L 50 50 1 1 B
X RESERVED E46 2300 -2500 200 L 50 50 1 1 B
X RESERVED F1 2300 -2400 200 L 50 50 1 1 B
X RESERVED H4 2300 -2300 200 L 50 50 1 1 B
X RESERVED H5 2300 -2200 200 L 50 50 1 1 B
X RESERVED H7 2300 -2100 200 L 50 50 1 1 B
X RESERVED H8 2300 -2000 200 L 50 50 1 1 B
X RESERVED M10 2300 -1800 200 L 50 50 1 1 B
X RESERVED M9 2300 -1900 200 L 50 50 1 1 B
X RESERVED N34 2300 -1700 200 L 50 50 1 1 B
X RESERVED P34 2300 -1400 200 L 50 50 1 1 B
X RESERVED P6 2300 -1600 200 L 50 50 1 1 B
X RESERVED P7 2300 -1500 200 L 50 50 1 1 B
X RESERVED R1 2300 -1300 200 L 50 50 1 1 B
X RESERVED R3 2300 -1200 200 L 50 50 1 1 B
X RESERVED T2 2300 -1100 200 L 50 50 1 1 B
X RESERVED T3 2300 -1000 200 L 50 50 1 1 B
X RESERVED V2 2300 -900 200 L 50 50 1 1 B
X RESERVED V3 2300 -800 200 L 50 50 1 1 B
X RESERVED V4 2300 -700 200 L 50 50 1 1 B
X RESERVED V6 2300 -600 200 L 50 50 1 1 B
X RESERVED W1 2300 -500 200 L 50 50 1 1 B
X RESERVED W3 2300 -400 200 L 50 50 1 1 B
X RESERVED Y2 2300 -300 200 L 50 50 1 1 B
X RESERVED Y3 2300 -200 200 L 50 50 1 1 B
X RESERVED Y4 2300 -100 200 L 50 50 1 1 B
X RESERVED Y6 2300 0 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# atom_J
#
DEF atom_J U 0 40 Y Y 1 L N
F0 "U" 150 250 60 H V R CNN
F1 "atom_J" 150 150 60 H V R CNN
F2 "" 150 50 60 H I R CNN
F3 "" 150 -150 60 H I R CNN
DRAW
S 200 800 2100 -1700 1 1 12 N
X DDI1_TXN[3] AC1 2300 -1600 200 L 50 50 1 1 B
X DDI1_TXP[3] AC3 2300 -1500 200 L 50 50 1 1 B
X DDI1_TXN[2] AD2 2300 -1400 200 L 50 50 1 1 B
X DDI1_TXP[2] AD3 2300 -1300 200 L 50 50 1 1 B
X DDI1_TXN[1] AF2 2300 -1200 200 L 50 50 1 1 B
X DDI1_TXP[1] AF3 2300 -1100 200 L 50 50 1 1 B
X DDI1_TXN[0] AG1 2300 -1000 200 L 50 50 1 1 B
X DDI1_TXP[0] AG3 2300 -900 200 L 50 50 1 1 B
X DDI_V1P0_S3 AJ18 1300 1000 200 D 50 50 1 1 B
X DDI_RCOMP_P AK12 2300 -600 200 L 50 50 1 1 B
X DDI_RCOMP_N AK13 2300 -500 200 L 50 50 1 1 B
X DDI_V1P0_S3 AK19 1200 1000 200 D 50 50 1 1 B
X DDI1_AUXN AK2 2300 -800 200 L 50 50 1 1 B
X DDI_V1P0_S3 AK21 1100 1000 200 D 50 50 1 1 B
X DDI1_AUXP AK3 2300 -700 200 L 50 50 1 1 B
X DDI0_AUXN AL1 0 0 200 R 50 50 1 1 B
X DDI0_AUXP AL3 0 -100 200 R 50 50 1 1 B
X DDI_V1P0_S3 AM16 1000 1000 200 D 50 50 1 1 B
X DDI0_TXN[3] AP2 0 -200 200 R 50 50 1 1 B
X DDI0_TXP[3] AP3 0 -300 200 R 50 50 1 1 B
X DDI0_TXN[2] AR1 0 -400 200 R 50 50 1 1 B
X DDI0_TXP[2] AR3 0 -500 200 R 50 50 1 1 B
X DDI0_TXP[1] AT2 0 -600 200 R 50 50 1 1 B
X DDI0_TXN[1] AT3 0 -700 200 R 50 50 1 1 B
X DDI0_TXN[0] AV2 0 -800 200 R 50 50 1 1 B
X DDI0_TXP[0] AV3 0 -900 200 R 50 50 1 1 B
X DDI0_BKLTCTL B26 0 -1000 200 R 50 50 1 1 B
X DDI0_VDDEN B28 0 -1100 200 R 50 50 1 1 B
X DDI0_DDCDATA C26 0 -1200 200 R 50 50 1 1 B
X DDI0_BKLTEN C27 0 -1300 200 R 50 50 1 1 B
X DDI0_DDCCLK C28 0 -1400 200 R 50 50 1 1 B
X DDI0_HPD D27 0 -1500 200 R 50 50 1 1 B
X DDI1_DDCCLK G30 2300 -400 200 L 50 50 1 1 B
X DDI1_HPD K30 2300 -300 200 L 50 50 1 1 B
X DDI1_BKLTCTL M30 2300 -200 200 L 50 50 1 1 B
X DDI1_VDDEN N30 2300 -100 200 L 50 50 1 1 B
X DDI1_DDCDATA P30 2300 0 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# atom_K
#
DEF atom_K U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "atom_K" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
S 200 100 1800 -1400 1 1 12 N
X SIO_PWM[1] AT32 0 0 200 R 50 50 1 1 B
X SIO_PWM[0] AU32 0 -100 200 R 50 50 1 1 B
X SIO_UART1_RXD AU34 0 -200 200 R 50 50 1 1 B
X SIO_SPI_CS# AV32 0 -300 200 R 50 50 1 1 B
X SIO_UART1_TXD AV34 0 -400 200 R 50 50 1 1 B
X SIO_SPI_MOSI AY28 0 -500 200 R 50 50 1 1 B
X SIO_SPI_CLK AY30 0 -600 200 R 50 50 1 1 B
X SIO_UART1_CTS# AY34 0 -700 200 R 50 50 1 1 B
X SIO_SPI_MISO BA28 0 -800 200 R 50 50 1 1 B
X SIO_UART1_RTS# BA34 0 -900 200 R 50 50 1 1 B
X SIO_UART2_RTS# BD32 0 -1000 200 R 50 50 1 1 B
X SIO_UART2_TXD BD34 0 -1100 200 R 50 50 1 1 B
X SIO_I2C4_DATA BF27 2000 -1300 200 L 50 50 1 1 B
X SIO_UART2_CTS# BF32 0 -1200 200 R 50 50 1 1 B
X SIO_UART2_RXD BF34 0 -1300 200 R 50 50 1 1 B
X SIO_I2C0_CLK BG23 2000 -1200 200 L 50 50 1 1 B
X SIO_I2C1_DATA BG24 2000 -1100 200 L 50 50 1 1 B
X SIO_I2C2_DATA BG25 2000 -1000 200 L 50 50 1 1 B
X SIO_I2C3_DATA BG26 2000 -900 200 L 50 50 1 1 B
X SIO_I2C4_CLK BG27 2000 -800 200 L 50 50 1 1 B
X SIO_I2C5_CLK BG28 2000 -700 200 L 50 50 1 1 B
X SIO_I2C6_CLK BG29 2000 -600 200 L 50 50 1 1 B
X SIO_I2C0_DATA BH22 2000 -500 200 L 50 50 1 1 B
X SIO_I2C1_CLK BH24 2000 -400 200 L 50 50 1 1 B
X SIO_I2C3_CLK BH26 2000 -300 200 L 50 50 1 1 B
X SIO_I2C5_DATA BH28 2000 -200 200 L 50 50 1 1 B
X SIO_I2C2_CLK BJ25 2000 -100 200 L 50 50 1 1 B
X SIO_I2C6_DATA BJ29 2000 0 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# atom_L
#
DEF atom_L U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "atom_L" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
S 200 100 1700 -1600 1 1 12 N
X MCSI1_DP[0] AB12 0 0 200 R 50 50 1 1 B
X MCSI1_DN[0] AB13 0 -100 200 R 50 50 1 1 B
X MCSI_GPIO[02] D28 1900 -1300 200 L 50 50 1 1 B
X MCSI_GPIO[11] D32 1900 -1200 200 L 50 50 1 1 B
X MCSI_GPIO[05] D34 1900 -1100 200 L 50 50 1 1 B
X MCSI_GPIO[07] F28 1900 -1000 200 L 50 50 1 1 B
X MCSI_GPIO[06] F32 1900 -900 200 L 50 50 1 1 B
X MCSI_GPIO[00] F34 1900 -800 200 L 50 50 1 1 B
X MCSI_GPIO[09] J34 1900 -700 200 L 50 50 1 1 B
X MCSI_GPIO[08] K28 1900 -600 200 L 50 50 1 1 B
X MCSI_GPIO[04] K34 1900 -500 200 L 50 50 1 1 B
X MCSI_GPIO[01] M32 1900 -400 200 L 50 50 1 1 B
X MCSI_GPIO[10] N32 1900 -300 200 L 50 50 1 1 B
X MCSI_RCOMP P14 1900 -200 200 L 50 50 1 1 B
X MCSI1_DP[3] T10 0 -600 200 R 50 50 1 1 B
X MCSI1_DN[3] T12 0 -700 200 R 50 50 1 1 B
X MCSI2_DP[0] T13 0 -800 200 R 50 50 1 1 B
X MCSI2_DN[0] T14 0 -900 200 R 50 50 1 1 B
X MCSI3_CLKP T4 0 -200 200 R 50 50 1 1 B
X MCSI3_CLKN T6 0 -300 200 R 50 50 1 1 B
X MCSI1_CLKN T7 0 -400 200 R 50 50 1 1 B
X MCSI1_CLKP T9 0 -500 200 R 50 50 1 1 B
X MCSI1_DN[2] V10 0 -1100 200 R 50 50 1 1 B
X MCSI2_CLKP V13 0 -1200 200 R 50 50 1 1 B
X MCSI2_CLKN V14 0 -1300 200 R 50 50 1 1 B
X MCSI1_DP[2] V9 0 -1000 200 R 50 50 1 1 B
X MCSI1_DN[1] Y12 0 -1400 200 R 50 50 1 1 B
X MCSI1_DP[1] Y13 0 -1500 200 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
