#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jul  1 11:14:22 2024
# Process ID: 6457
# Current directory: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado
# Command line: vivado
# Log file: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/vivado.log
# Journal file: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/vivado.jou
# Running On        :ax
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :Intel(R) Core(TM) i5-8300H CPU @ 2.30GHz
# CPU Frequency     :4002.294 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8185 MB
# Swap memory       :16383 MB
# Total Virtual     :24569 MB
# Available Virtual :22436 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project lab3 /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ax/Xilinx/Vivado/2024.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7894.289 ; gain = 211.977 ; free physical = 953 ; free virtual = 20459
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v
update_compile_order -fileset sources_1
synth_design -top seg7 -part xc7a35tcpg236-1 -lint 
Command: synth_design -top seg7 -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9211
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8818.254 ; gain = 414.773 ; free physical = 201 ; free virtual = 19487
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8891.223 ; gain = 487.742 ; free physical = 202 ; free virtual = 19396
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 11:36:06 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8906.066 ; gain = 502.586 ; free physical = 190 ; free virtual = 19384
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8906.074 ; gain = 505.559 ; free physical = 192 ; free virtual = 19394
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2280.104; main = 1827.644; forked = 452.460
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9947.344; main = 8906.070; forked = 1041.273
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: seg7
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9141.348 ; gain = 130.844 ; free physical = 194 ; free virtual = 19173
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9248.348 ; gain = 237.844 ; free physical = 217 ; free virtual = 19030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9248.348 ; gain = 237.844 ; free physical = 217 ; free virtual = 19030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9248.348 ; gain = 237.844 ; free physical = 217 ; free virtual = 19030
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9248.355 ; gain = 0.000 ; free physical = 515 ; free virtual = 19329
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9296.371 ; gain = 0.000 ; free physical = 500 ; free virtual = 19327
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 9349.262 ; gain = 338.758 ; free physical = 421 ; free virtual = 19292
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 9349.262 ; gain = 443.188 ; free physical = 421 ; free virtual = 19292
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2358.186; main = 2358.186; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9347.266; main = 9347.266; forked = 0.000
close_design
file mkdir /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.srcs/constrs_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc w ]
add_files -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc
synth_design -top seg7 -part xc7a35tcpg236-1 -lint 
Command: synth_design -top seg7 -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9349.262 ; gain = 0.000 ; free physical = 198 ; free virtual = 18931
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9349.262 ; gain = 0.000 ; free physical = 178 ; free virtual = 18912
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 11:43:51 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9349.262 ; gain = 0.000 ; free physical = 164 ; free virtual = 18899
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9349.262 ; gain = 0.000 ; free physical = 165 ; free virtual = 18906
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2636.003; main = 2175.648; forked = 460.354
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10384.375; main = 9343.105; forked = 1041.270
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: seg7
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9349.262 ; gain = 0.000 ; free physical = 160 ; free virtual = 18894
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9349.262 ; gain = 0.000 ; free physical = 158 ; free virtual = 18892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9349.262 ; gain = 0.000 ; free physical = 158 ; free virtual = 18892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9349.262 ; gain = 0.000 ; free physical = 158 ; free virtual = 18892
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9349.262 ; gain = 0.000 ; free physical = 158 ; free virtual = 18892
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal out[2] cannot be placed on W6 (IOB_X1Y23) because the pad is already occupied by terminal out[1] possibly due to user constraint [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:7]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal out[3] cannot be placed on W6 (IOB_X1Y23) because the pad is already occupied by terminal out[1] possibly due to user constraint [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:8]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal out[4] cannot be placed on W6 (IOB_X1Y23) because the pad is already occupied by terminal out[1] possibly due to user constraint [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:9]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal out[5] cannot be placed on W6 (IOB_X1Y23) because the pad is already occupied by terminal out[1] possibly due to user constraint [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:10]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal out[6] cannot be placed on W6 (IOB_X1Y23) because the pad is already occupied by terminal out[1] possibly due to user constraint [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:11]
CRITICAL WARNING: [Common 17-161] Invalid option value 'LVCMOS33' specified for 'objects'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:12]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9357.852 ; gain = 0.000 ; free physical = 431 ; free virtual = 19168
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9387.852 ; gain = 38.590 ; free physical = 412 ; free virtual = 19167
5 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9387.852 ; gain = 38.590 ; free physical = 411 ; free virtual = 19167
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2351.258; main = 2351.258; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9387.855; main = 9387.855; forked = 0.000
close_design
synth_design -top seg7 -part xc7a35tcpg236-1 -lint 
Command: synth_design -top seg7 -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9387.852 ; gain = 0.000 ; free physical = 241 ; free virtual = 18869
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9387.852 ; gain = 0.000 ; free physical = 257 ; free virtual = 18884
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 11:45:16 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9387.852 ; gain = 0.000 ; free physical = 250 ; free virtual = 18877
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9387.852 ; gain = 0.000 ; free physical = 251 ; free virtual = 18884
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2539.309; main = 2080.732; forked = 458.576
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10413.121; main = 9371.852; forked = 1041.270
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: seg7
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9387.852 ; gain = 0.000 ; free physical = 240 ; free virtual = 18867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9387.852 ; gain = 0.000 ; free physical = 241 ; free virtual = 18869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9387.852 ; gain = 0.000 ; free physical = 241 ; free virtual = 18869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9387.852 ; gain = 0.000 ; free physical = 241 ; free virtual = 18869
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9387.852 ; gain = 0.000 ; free physical = 241 ; free virtual = 18869
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value 'LVCMOS33' specified for 'objects'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:12]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9387.852 ; gain = 0.000 ; free physical = 528 ; free virtual = 19156
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9404.754 ; gain = 16.902 ; free physical = 510 ; free virtual = 19156
5 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9404.754 ; gain = 16.902 ; free physical = 510 ; free virtual = 19156
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2255.199; main = 2255.199; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9404.758; main = 9404.758; forked = 0.000
close_design
synth_design -top seg7 -part xc7a35tcpg236-1 -lint 
Command: synth_design -top seg7 -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9404.754 ; gain = 0.000 ; free physical = 653 ; free virtual = 19201
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9404.754 ; gain = 0.000 ; free physical = 651 ; free virtual = 19199
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 11:46:10 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9404.754 ; gain = 0.000 ; free physical = 639 ; free virtual = 19187
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9404.754 ; gain = 0.000 ; free physical = 650 ; free virtual = 19202
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2119.600; main = 2118.334; forked = 1.266
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9412.543; main = 9386.758; forked = 25.785
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: seg7
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9404.754 ; gain = 0.000 ; free physical = 646 ; free virtual = 19195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9404.754 ; gain = 0.000 ; free physical = 645 ; free virtual = 19193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9404.754 ; gain = 0.000 ; free physical = 645 ; free virtual = 19193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9404.754 ; gain = 0.000 ; free physical = 645 ; free virtual = 19193
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9404.754 ; gain = 0.000 ; free physical = 645 ; free virtual = 19193
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value 'LVCMOS33' specified for 'objects'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:12]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9404.754 ; gain = 0.000 ; free physical = 943 ; free virtual = 19491
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9404.754 ; gain = 0.000 ; free physical = 920 ; free virtual = 19485
5 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9404.754 ; gain = 0.000 ; free physical = 920 ; free virtual = 19484
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2275.398; main = 2275.398; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9396.758; main = 9396.758; forked = 0.000
close_design
synth_design -top seg7 -part xc7a35tcpg236-1 -lint 
Command: synth_design -top seg7 -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9404.758 ; gain = 0.000 ; free physical = 209 ; free virtual = 18046
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9404.758 ; gain = 0.000 ; free physical = 206 ; free virtual = 18042
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 11:49:44 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9404.758 ; gain = 0.000 ; free physical = 196 ; free virtual = 18035
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9404.758 ; gain = 0.000 ; free physical = 200 ; free virtual = 18042
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2255.614; main = 1828.646; forked = 426.968
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10313.398; main = 9396.762; forked = 916.637
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: seg7
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9404.758 ; gain = 0.000 ; free physical = 201 ; free virtual = 18040
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9404.758 ; gain = 0.000 ; free physical = 199 ; free virtual = 18038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9404.758 ; gain = 0.000 ; free physical = 199 ; free virtual = 18038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9404.758 ; gain = 0.000 ; free physical = 199 ; free virtual = 18038
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9404.758 ; gain = 0.000 ; free physical = 199 ; free virtual = 18038
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9404.758 ; gain = 0.000 ; free physical = 495 ; free virtual = 18334
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9408.594 ; gain = 3.836 ; free physical = 474 ; free virtual = 18329
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9408.594 ; gain = 3.836 ; free physical = 474 ; free virtual = 18329
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1980.564; main = 1980.564; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9408.598; main = 9408.598; forked = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  1 11:50:53 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/synth_1/runme.log
[Mon Jul  1 11:50:53 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
synth_design -top seg7 -part xc7a35tcpg236-1 -lint 
Command: synth_design -top seg7 -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9455.566 ; gain = 0.000 ; free physical = 2350 ; free virtual = 18038
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9455.566 ; gain = 0.000 ; free physical = 2331 ; free virtual = 18019
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 11:55:50 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9455.566 ; gain = 0.000 ; free physical = 2326 ; free virtual = 18014
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9455.566 ; gain = 0.000 ; free physical = 2322 ; free virtual = 18014
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2034.250; main = 1824.162; forked = 210.088
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9736.812; main = 9448.605; forked = 288.207
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: seg7
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9455.566 ; gain = 0.000 ; free physical = 2333 ; free virtual = 18019
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9455.566 ; gain = 0.000 ; free physical = 2333 ; free virtual = 18018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9455.566 ; gain = 0.000 ; free physical = 2333 ; free virtual = 18018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9455.566 ; gain = 0.000 ; free physical = 2333 ; free virtual = 18018
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9455.566 ; gain = 0.000 ; free physical = 2333 ; free virtual = 18018
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9467.320 ; gain = 0.000 ; free physical = 2620 ; free virtual = 18306
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 9490.320 ; gain = 34.754 ; free physical = 2581 ; free virtual = 18284
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 9490.320 ; gain = 34.754 ; free physical = 2581 ; free virtual = 18284
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1991.735; main = 1991.735; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9490.324; main = 9490.324; forked = 0.000
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/synth_1/seg7.dcp to /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  1 11:56:19 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/synth_1/runme.log
[Mon Jul  1 11:56:19 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seg7'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seg7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seg7_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seg7_behav xil_defaultlib.seg7 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seg7_behav xil_defaultlib.seg7 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.glbl
Built simulation snapshot seg7_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seg7_behav -key {Behavioral:sim_1:Functional:seg7} -tclbatch {seg7.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source seg7.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seg7_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 9581.789 ; gain = 81.469 ; free physical = 1687 ; free virtual = 17959
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9599.789 ; gain = 18.000 ; free physical = 1656 ; free virtual = 17953
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9631.656 ; gain = 30.867 ; free physical = 1713 ; free virtual = 17997
open_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.srcs/utils_1/imports/synth_1/seg7.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/synth_1/seg7.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  1 12:10:08 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/synth_1/runme.log
[Mon Jul  1 12:10:08 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACB220A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v
update_compile_order -fileset sources_1
add_files -norecurse /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9800.328 ; gain = 7.996 ; free physical = 166 ; free virtual = 16916
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'adders', assumed default net type 'wire' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:30]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 's' does not match port width (5) of module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:30]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
WARNING: [Synth 8-3848] Net addres in module/entity top does not have driver. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:29]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9800.328 ; gain = 7.996 ; free physical = 163 ; free virtual = 16914
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 21:18:47 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+----------+--------------+----------+
| Rule ID  | Severity | # Violations | # Waived |
+----------+----------+--------------+----------+
| ASSIGN-5 | WARNING  | 1            | 0        |
| ASSIGN-6 | WARNING  | 1            | 0        |
+----------+----------+--------------+----------+


WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'addres' are not set. First unset bit index is 0. 
RTL Name 'addres', Hierarchy 'top', File 'top.v', Line 29.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'adders' was assigned but not read. 
RTL Name 'adders', Hierarchy 'top', File '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v', Line 30.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9800.328 ; gain = 7.996 ; free physical = 162 ; free virtual = 16913
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9800.336 ; gain = 8.004 ; free physical = 156 ; free virtual = 16913
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2109.810; main = 1899.904; forked = 209.905
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10088.535; main = 9800.332; forked = 288.203
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9834.473 ; gain = 18.000 ; free physical = 134 ; free virtual = 16900
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9834.473 ; gain = 18.000 ; free physical = 133 ; free virtual = 16899
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 21:20:29 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9834.473 ; gain = 18.000 ; free physical = 137 ; free virtual = 16903
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9834.480 ; gain = 18.008 ; free physical = 135 ; free virtual = 16904
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2367.277; main = 1908.596; forked = 458.682
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10875.746; main = 9834.477; forked = 1041.270
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9834.480 ; gain = 0.000 ; free physical = 144 ; free virtual = 16910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9834.480 ; gain = 0.000 ; free physical = 140 ; free virtual = 16906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9834.480 ; gain = 0.000 ; free physical = 140 ; free virtual = 16906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9834.480 ; gain = 0.000 ; free physical = 140 ; free virtual = 16906
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9834.480 ; gain = 0.000 ; free physical = 140 ; free virtual = 16906
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'in[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[6]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[5]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[4]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'in'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9920.160 ; gain = 0.000 ; free physical = 430 ; free virtual = 17197
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 9930.160 ; gain = 95.680 ; free physical = 400 ; free virtual = 17185
11 Infos, 13 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 9930.160 ; gain = 95.680 ; free physical = 400 ; free virtual = 17185
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2075.166; main = 2075.166; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9940.164; main = 9940.164; forked = 0.000
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 9956.875 ; gain = 16.715 ; free physical = 135 ; free virtual = 16856
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 10037.844 ; gain = 97.684 ; free physical = 132 ; free virtual = 16781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 10043.781 ; gain = 103.621 ; free physical = 132 ; free virtual = 16781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 10043.781 ; gain = 103.621 ; free physical = 132 ; free virtual = 16781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10053.781 ; gain = 0.000 ; free physical = 398 ; free virtual = 17068
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'in[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[6]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[5]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[4]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'in'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 10073.781 ; gain = 133.621 ; free physical = 380 ; free virtual = 17046
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10073.781 ; gain = 0.000 ; free physical = 133 ; free virtual = 16770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10073.781 ; gain = 0.000 ; free physical = 130 ; free virtual = 16767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10073.781 ; gain = 0.000 ; free physical = 130 ; free virtual = 16767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10073.781 ; gain = 0.000 ; free physical = 130 ; free virtual = 16767
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10073.781 ; gain = 0.000 ; free physical = 130 ; free virtual = 16767
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'in[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[6]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[5]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[4]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'in'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10073.781 ; gain = 0.000 ; free physical = 424 ; free virtual = 17060
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10073.781 ; gain = 0.000 ; free physical = 398 ; free virtual = 17054
11 Infos, 13 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10073.781 ; gain = 0.000 ; free physical = 398 ; free virtual = 17054
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2212.904; main = 2212.904; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10055.781; main = 10055.781; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10129.602 ; gain = 55.820 ; free physical = 464 ; free virtual = 17108
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc w ]
add_files -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc
export_ip_user_files -of_objects  [get_files /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:1]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:2]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:3]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:4]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:5]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:6]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:7]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:8]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:9]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:10]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:11]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:12]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:13]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:14]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:15]
CRITICAL WARNING: [Labtoolstcl 44-159] This Tcl property command is only supported with a hw_sio_gtgroup object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:16]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Completed Processing XDC Constraints

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 10130.469 ; gain = 0.867 ; free physical = 1223 ; free virtual = 18321
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.srcs/utils_1/imports/synth_1/seg7.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/synth_1/seg7.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  1 21:47:39 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/synth_1/runme.log
[Mon Jul  1 21:47:39 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACB220A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10152.617 ; gain = 7.969 ; free physical = 1823 ; free virtual = 18031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10159.617 ; gain = 14.969 ; free physical = 1728 ; free virtual = 17973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10174.461 ; gain = 29.812 ; free physical = 1728 ; free virtual = 17973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10174.461 ; gain = 29.812 ; free physical = 1728 ; free virtual = 17973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10189.461 ; gain = 0.000 ; free physical = 2014 ; free virtual = 18274
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 10209.461 ; gain = 64.812 ; free physical = 1999 ; free virtual = 18257
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10217.465 ; gain = 0.000 ; free physical = 1979 ; free virtual = 18253
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.srcs/utils_1/imports/synth_1/seg7.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  1 21:57:23 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/synth_1/runme.log
[Mon Jul  1 21:57:23 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10217.465 ; gain = 0.000 ; free physical = 1919 ; free virtual = 17943
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10217.465 ; gain = 0.000 ; free physical = 1876 ; free virtual = 17901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10217.465 ; gain = 0.000 ; free physical = 1876 ; free virtual = 17901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10217.465 ; gain = 0.000 ; free physical = 1876 ; free virtual = 17901
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10222.473 ; gain = 0.000 ; free physical = 2155 ; free virtual = 18200
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 10242.473 ; gain = 25.008 ; free physical = 2140 ; free virtual = 18191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10242.473 ; gain = 0.000 ; free physical = 2147 ; free virtual = 18202
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  1 22:01:25 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACB220A
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  1 22:03:07 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183ACB220A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10275.484 ; gain = 0.000 ; free physical = 1727 ; free virtual = 17885
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10275.484 ; gain = 0.000 ; free physical = 1725 ; free virtual = 17883
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 22:07:33 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10275.484 ; gain = 0.000 ; free physical = 1727 ; free virtual = 17885
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10275.492 ; gain = 0.008 ; free physical = 1720 ; free virtual = 17884
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1942.549; main = 1934.503; forked = 8.046
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10401.129; main = 10275.488; forked = 125.641
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10275.492 ; gain = 0.000 ; free physical = 1724 ; free virtual = 17881
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10275.492 ; gain = 0.000 ; free physical = 1722 ; free virtual = 17880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10275.492 ; gain = 0.000 ; free physical = 1722 ; free virtual = 17880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10275.492 ; gain = 0.000 ; free physical = 1722 ; free virtual = 17880
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10275.492 ; gain = 0.000 ; free physical = 1722 ; free virtual = 17880
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10275.492 ; gain = 0.000 ; free physical = 2024 ; free virtual = 18182
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10275.492 ; gain = 0.000 ; free physical = 2003 ; free virtual = 18180
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10275.492 ; gain = 0.000 ; free physical = 2003 ; free virtual = 18180
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2090.896; main = 2084.419; forked = 6.477
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10385.344; main = 10285.488; forked = 99.855
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10285.484 ; gain = 0.000 ; free physical = 1987 ; free virtual = 18179
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  1 22:08:33 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10296.504 ; gain = 9.996 ; free physical = 1678 ; free virtual = 17850
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10296.504 ; gain = 9.996 ; free physical = 1684 ; free virtual = 17856
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 22:11:47 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10299.473 ; gain = 12.965 ; free physical = 1685 ; free virtual = 17857
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10299.480 ; gain = 12.973 ; free physical = 1685 ; free virtual = 17863
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1972.904; main = 1964.890; forked = 8.015
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10425.117; main = 10299.477; forked = 125.641
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 10299.480 ; gain = 0.000 ; free physical = 1689 ; free virtual = 17861
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10299.480 ; gain = 0.000 ; free physical = 1681 ; free virtual = 17853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10305.410 ; gain = 5.930 ; free physical = 1681 ; free virtual = 17853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10305.410 ; gain = 5.930 ; free physical = 1681 ; free virtual = 17853
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10312.410 ; gain = 0.000 ; free physical = 1956 ; free virtual = 18140
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 10322.410 ; gain = 22.930 ; free physical = 1981 ; free virtual = 18158
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10330.414 ; gain = 0.000 ; free physical = 1959 ; free virtual = 18166
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  1 22:13:12 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10358.418 ; gain = 18.000 ; free physical = 1651 ; free virtual = 17911
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10358.418 ; gain = 18.000 ; free physical = 1649 ; free virtual = 17910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10358.418 ; gain = 18.000 ; free physical = 1649 ; free virtual = 17910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10358.418 ; gain = 18.000 ; free physical = 1649 ; free virtual = 17910
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10360.418 ; gain = 0.000 ; free physical = 1931 ; free virtual = 18212
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 10380.418 ; gain = 40.000 ; free physical = 1936 ; free virtual = 18210
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.srcs/utils_1/imports/synth_1/seg7.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/synth_1/top.dcp
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10380.418 ; gain = 0.000 ; free physical = 1931 ; free virtual = 18222
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  1 22:18:13 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/synth_1/runme.log
[Mon Jul  1 22:18:13 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10396.426 ; gain = 9.996 ; free physical = 959 ; free virtual = 17377
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10396.426 ; gain = 9.996 ; free physical = 966 ; free virtual = 17384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10396.426 ; gain = 9.996 ; free physical = 966 ; free virtual = 17384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10396.426 ; gain = 9.996 ; free physical = 966 ; free virtual = 17384
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10398.426 ; gain = 0.000 ; free physical = 1248 ; free virtual = 17677
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 10418.426 ; gain = 31.996 ; free physical = 1294 ; free virtual = 17730
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10418.426 ; gain = 0.000 ; free physical = 1222 ; free virtual = 17667
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  1 22:23:20 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10420.422 ; gain = 0.000 ; free physical = 1575 ; free virtual = 17303
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10420.422 ; gain = 0.000 ; free physical = 1522 ; free virtual = 17269
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 22:25:24 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10420.422 ; gain = 0.000 ; free physical = 1519 ; free virtual = 17266
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10420.422 ; gain = 0.000 ; free physical = 1513 ; free virtual = 17265
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2125.626; main = 1901.188; forked = 224.438
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10888.996; main = 10419.426; forked = 469.570
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10420.422 ; gain = 0.000 ; free physical = 1596 ; free virtual = 17295
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10420.422 ; gain = 0.000 ; free physical = 1596 ; free virtual = 17294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10420.422 ; gain = 0.000 ; free physical = 1596 ; free virtual = 17294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10420.422 ; gain = 0.000 ; free physical = 1596 ; free virtual = 17294
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10420.422 ; gain = 0.000 ; free physical = 1596 ; free virtual = 17295
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10420.422 ; gain = 0.000 ; free physical = 1888 ; free virtual = 17597
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 10430.289 ; gain = 9.867 ; free physical = 1936 ; free virtual = 17664
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 10430.289 ; gain = 9.867 ; free physical = 1936 ; free virtual = 17664
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1990.666; main = 1984.210; forked = 6.456
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10530.148; main = 10430.293; forked = 99.855
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1793 ; free virtual = 17645
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  1 22:26:06 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1543 ; free virtual = 17342
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1538 ; free virtual = 17338
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 22:27:49 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1535 ; free virtual = 17334
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1529 ; free virtual = 17334
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1837.077; main = 1829.055; forked = 8.022
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10546.039; main = 10420.398; forked = 125.641
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1570 ; free virtual = 17370
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1568 ; free virtual = 17368
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 22:28:02 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1573 ; free virtual = 17372
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1567 ; free virtual = 17372
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2296.652; main = 1831.133; forked = 465.520
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11563.527; main = 10422.398; forked = 1141.129
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1577 ; free virtual = 17377
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1575 ; free virtual = 17375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1575 ; free virtual = 17375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1575 ; free virtual = 17375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1575 ; free virtual = 17375
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1870 ; free virtual = 17670
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1852 ; free virtual = 17671
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 10430.289 ; gain = 0.000 ; free physical = 1852 ; free virtual = 17671
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1988.241; main = 1981.776; forked = 6.465
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10532.254; main = 10432.398; forked = 99.855
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.srcs/utils_1/imports/synth_1/seg7.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/synth_1/top.dcp
launch_runs synth_1 -jobs 4
[Mon Jul  1 22:28:47 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jul  1 22:30:30 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10432.395 ; gain = 0.000 ; free physical = 2013 ; free virtual = 17533
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10432.395 ; gain = 0.000 ; free physical = 1997 ; free virtual = 17529
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10722.891 ; gain = 0.000 ; free physical = 1710 ; free virtual = 17264
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10722.891 ; gain = 0.000 ; free physical = 1710 ; free virtual = 17264
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10722.891 ; gain = 0.000 ; free physical = 1710 ; free virtual = 17264
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10722.891 ; gain = 0.000 ; free physical = 1710 ; free virtual = 17264
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10722.891 ; gain = 0.000 ; free physical = 1708 ; free virtual = 17262
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10722.891 ; gain = 0.000 ; free physical = 1708 ; free virtual = 17262
Restored from archive | CPU: 0.030000 secs | Memory: 0.063065 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10722.891 ; gain = 0.000 ; free physical = 1708 ; free virtual = 17262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10722.891 ; gain = 0.000 ; free physical = 1707 ; free virtual = 17262
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 10865.922 ; gain = 433.527 ; free physical = 1525 ; free virtual = 17109
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  1 22:31:43 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2-4.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2-4.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2-4.v] -no_script -reset -force -quiet
remove_files  /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2-4.v
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v
update_compile_order -fileset sources_1
set_property top Decoder2_4 [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/Decoder2_4_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/Decoder2_4_tb.v
set_property top Decoder2_4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top Decoder2_4_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
synth_design -top Decoder2_4 -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Decoder2_4 -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11149.609 ; gain = 126.840 ; free physical = 771 ; free virtual = 16377
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Decoder2_4' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2_4' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 11227.578 ; gain = 204.809 ; free physical = 674 ; free virtual = 16282
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 22:44:45 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 11236.484 ; gain = 213.715 ; free physical = 669 ; free virtual = 16276
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 11236.492 ; gain = 213.723 ; free physical = 663 ; free virtual = 16276
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2592.114; main = 2584.353; forked = 7.762
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11362.129; main = 11236.488; forked = 125.641
current_design rtl_1
close_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Decoder2_4
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11236.492 ; gain = 0.000 ; free physical = 669 ; free virtual = 16281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decoder2_4' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2_4' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11236.492 ; gain = 0.000 ; free physical = 668 ; free virtual = 16281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11236.492 ; gain = 0.000 ; free physical = 668 ; free virtual = 16281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11236.492 ; gain = 0.000 ; free physical = 668 ; free virtual = 16281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11236.492 ; gain = 0.000 ; free physical = 668 ; free virtual = 16281
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'a[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'overflow'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[6]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[5]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[4]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'b'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'overflow'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'D'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'AN'. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11236.492 ; gain = 0.000 ; free physical = 971 ; free virtual = 16584
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 11258.348 ; gain = 21.855 ; free physical = 959 ; free virtual = 16594
5 Infos, 25 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 11258.348 ; gain = 21.855 ; free physical = 959 ; free virtual = 16594
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2732.756; main = 2726.290; forked = 6.466
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11358.207; main = 11258.352; forked = 99.855
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Decoder2_4_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder2_4_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Decoder2_4_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/Decoder2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder2_4_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decoder2_4_tb_behav xil_defaultlib.Decoder2_4_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decoder2_4_tb_behav xil_defaultlib.Decoder2_4_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder2_4
Compiling module xil_defaultlib.Decoder2_4_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Decoder2_4_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decoder2_4_tb_behav -key {Behavioral:sim_1:Functional:Decoder2_4_tb} -tclbatch {Decoder2_4_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Decoder2_4_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decoder2_4_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 11294.168 ; gain = 35.820 ; free physical = 948 ; free virtual = 16585
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top top [current_fileset]
update_compile_order -fileset sources_1
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 11294.168 ; gain = 0.000 ; free physical = 544 ; free virtual = 16187
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder2_4' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2_4' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11294.168 ; gain = 0.000 ; free physical = 544 ; free virtual = 16187
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 22:49:52 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11294.168 ; gain = 0.000 ; free physical = 540 ; free virtual = 16183
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 11294.168 ; gain = 0.000 ; free physical = 536 ; free virtual = 16186
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2787.595; main = 2787.595; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11266.676; main = 11266.676; forked = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11294.168 ; gain = 0.000 ; free physical = 565 ; free virtual = 16210
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder2_4' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2_4' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11294.168 ; gain = 0.000 ; free physical = 565 ; free virtual = 16210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11294.168 ; gain = 0.000 ; free physical = 565 ; free virtual = 16210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11294.168 ; gain = 0.000 ; free physical = 565 ; free virtual = 16210
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11294.168 ; gain = 0.000 ; free physical = 565 ; free virtual = 16210
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11294.168 ; gain = 0.000 ; free physical = 866 ; free virtual = 16511
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 11294.168 ; gain = 0.000 ; free physical = 882 ; free virtual = 16558
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 11294.168 ; gain = 0.000 ; free physical = 882 ; free virtual = 16559
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2740.062; main = 2740.062; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11276.676; main = 11276.676; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'AN' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.Decoder2_4
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11330.363 ; gain = 36.195 ; free physical = 907 ; free virtual = 16575
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.Decoder2_4
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11340.363 ; gain = 10.000 ; free physical = 798 ; free virtual = 16455
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11340.363 ; gain = 0.000 ; free physical = 527 ; free virtual = 16176
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder2_4' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2_4' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11340.363 ; gain = 0.000 ; free physical = 525 ; free virtual = 16174
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 22:53:04 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11340.363 ; gain = 0.000 ; free physical = 529 ; free virtual = 16178
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11340.363 ; gain = 0.000 ; free physical = 522 ; free virtual = 16177
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2696.821; main = 2695.418; forked = 1.403
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11309.465; main = 11283.680; forked = 25.785
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11340.363 ; gain = 0.000 ; free physical = 526 ; free virtual = 16175
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder2_4' [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2_4' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11340.363 ; gain = 0.000 ; free physical = 526 ; free virtual = 16175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11340.363 ; gain = 0.000 ; free physical = 526 ; free virtual = 16175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11340.363 ; gain = 0.000 ; free physical = 526 ; free virtual = 16175
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11340.363 ; gain = 0.000 ; free physical = 526 ; free virtual = 16175
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11340.363 ; gain = 0.000 ; free physical = 829 ; free virtual = 16478
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 11340.363 ; gain = 0.000 ; free physical = 874 ; free virtual = 16542
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 11340.363 ; gain = 0.000 ; free physical = 874 ; free virtual = 16542
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2758.593; main = 2758.593; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11304.547; main = 11304.547; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11341.359 ; gain = 0.996 ; free physical = 860 ; free virtual = 16542
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.srcs/utils_1/imports/synth_1/seg7.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  1 22:53:46 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/synth_1/runme.log
[Mon Jul  1 22:53:46 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  1 22:56:41 2024...
