$date
	Fri Nov  3 13:47:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module upcounter_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 4 $ out [3:0] $end
$scope module t0 $end
$var wire 1 % clk $end
$var wire 1 # rst $end
$var wire 1 & t $end
$var reg 1 ' q $end
$upscope $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 # rst $end
$var wire 1 ) t $end
$var reg 1 * q $end
$upscope $end
$scope module t2 $end
$var wire 1 + clk $end
$var wire 1 # rst $end
$var wire 1 , t $end
$var reg 1 - q $end
$upscope $end
$scope module t3 $end
$var wire 1 . clk $end
$var wire 1 # rst $end
$var wire 1 / t $end
$var reg 1 0 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
00
1/
1.
0-
1,
1+
0*
1)
1(
0'
1&
1%
b0 $
1#
0"
b0 !
$end
#20
0%
1"
#40
0(
b1 !
b1 $
1'
1%
0#
0"
#60
0%
1"
#80
0+
1*
1(
b10 !
b10 $
0'
1%
0"
#100
0%
1"
#120
0(
b11 !
b11 $
1'
1%
0"
#140
0%
1"
#160
1(
1+
0'
b0 !
b0 $
0*
1%
1#
0"
#180
0%
1"
#200
1%
0"
