INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.16 ACCESSING PARTS OF BUSSES/HDL Example 4.16 ACCESSING PARTS OF BUSSES.srcs/sources_1/imports/HDL Example 4.16 ACCESSING PARTS OF BUSSES/mux2/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.16 ACCESSING PARTS OF BUSSES/HDL Example 4.16 ACCESSING PARTS OF BUSSES.srcs/sources_1/imports/HDL Example 4.16 ACCESSING PARTS OF BUSSES/mux2_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_8_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.16 ACCESSING PARTS OF BUSSES/HDL Example 4.16 ACCESSING PARTS OF BUSSES.srcs/sim_1/imports/HDL Example 4.16 ACCESSING PARTS OF BUSSES/Simulation_mux2_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_16
