// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="xmlCheckLanguageID,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.147500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=765,HLS_SYN_LUT=1673,HLS_VERSION=2019_1}" *)

module xmlCheckLanguageID (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lang_address0,
        lang_ce0,
        lang_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] lang_address0;
output   lang_ce0;
input  [7:0] lang_q0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] lang_address0;
reg lang_ce0;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] reg_498;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln23_fu_504_p2;
reg   [0:0] icmp_ln23_reg_940;
wire   [0:0] grp_fu_408_p2;
reg   [0:0] icmp_ln23_1_reg_949;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln23_2_fu_510_p2;
reg   [0:0] icmp_ln23_2_reg_953;
wire   [9:0] lang_addr_2_gep_fu_101_p3;
reg   [0:0] icmp_ln23_3_reg_962;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln23_4_fu_516_p2;
reg   [0:0] icmp_ln23_4_reg_966;
wire   [9:0] lang_addr_3_gep_fu_110_p3;
reg   [0:0] icmp_ln23_5_reg_975;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln23_6_fu_522_p2;
reg   [0:0] icmp_ln23_6_reg_979;
wire   [9:0] lang_addr_4_gep_fu_119_p3;
wire    ap_CS_fsm_state7;
wire   [63:0] add_ln41_fu_528_p2;
wire    ap_CS_fsm_state8;
wire   [10:0] add_ln58_fu_570_p2;
reg   [10:0] add_ln58_reg_1019;
wire   [0:0] and_ln39_fu_426_p2;
wire   [0:0] or_cond39_fu_456_p2;
wire   [0:0] icmp_ln42_fu_548_p2;
wire   [0:0] icmp_ln50_fu_564_p2;
wire   [0:0] grp_fu_474_p2;
wire   [2:0] trunc_ln58_fu_581_p1;
reg   [2:0] trunc_ln58_reg_1025;
wire   [0:0] and_ln46_fu_591_p2;
wire   [11:0] zext_ln58_1_fu_597_p1;
reg   [11:0] zext_ln58_1_reg_1040;
wire    ap_CS_fsm_state9;
wire   [10:0] p_sum_fu_604_p2;
reg   [10:0] p_sum_reg_1048;
wire    ap_CS_fsm_state10;
wire   [63:0] add_ln66_fu_614_p2;
reg   [63:0] add_ln66_reg_1061;
wire   [0:0] icmp_ln67_fu_628_p2;
reg   [0:0] icmp_ln67_reg_1072;
wire   [0:0] and_ln64_fu_432_p2;
wire   [0:0] or_cond38_fu_462_p2;
wire   [10:0] add_ln81_fu_664_p2;
reg   [10:0] add_ln81_reg_1091;
wire   [0:0] icmp_ln69_fu_634_p2;
wire   [0:0] and_ln71_fu_652_p2;
wire   [0:0] icmp_ln73_fu_658_p2;
wire   [11:0] zext_ln81_1_fu_674_p1;
reg   [11:0] zext_ln81_1_reg_1103;
wire    ap_CS_fsm_state12;
wire   [10:0] p_sum6_fu_681_p2;
reg   [10:0] p_sum6_reg_1111;
wire    ap_CS_fsm_state13;
wire   [63:0] add_ln89_fu_691_p2;
reg   [63:0] add_ln89_reg_1123;
wire    ap_CS_fsm_state14;
wire   [10:0] add_ln103_fu_747_p2;
reg   [10:0] add_ln103_reg_1154;
wire   [0:0] grp_fu_438_p2;
wire   [0:0] grp_fu_468_p2;
wire   [0:0] icmp_ln90_fu_705_p2;
wire   [0:0] and_ln92_fu_723_p2;
wire   [0:0] icmp_ln94_fu_729_p2;
wire   [0:0] icmp_ln98_fu_735_p2;
wire   [0:0] icmp_ln100_fu_741_p2;
wire   [11:0] zext_ln103_1_fu_758_p1;
reg   [11:0] zext_ln103_1_reg_1165;
wire    ap_CS_fsm_state15;
wire   [10:0] sum22_fu_765_p2;
reg   [10:0] sum22_reg_1173;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire   [63:0] add_ln111_fu_808_p2;
wire    ap_CS_fsm_state18;
wire   [0:0] grp_fu_492_p2;
reg   [0:0] and_ln144_reg_1211;
wire    ap_CS_fsm_state19;
wire   [10:0] add_ln146_fu_836_p2;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire   [63:0] add_ln129_fu_886_p2;
wire   [0:0] or_ln136_fu_904_p2;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire   [63:0] add_ln35_fu_925_p2;
reg   [63:0] add_ln35_reg_1273;
wire    ap_CS_fsm_state27;
reg   [63:0] nxt_0_rec_reg_224;
wire    ap_CS_fsm_state6;
reg   [63:0] nxt_1_rec_reg_237;
reg   [63:0] nxt_2_rec_reg_248;
reg   [7:0] ap_phi_mux_empty_7_phi_fu_262_p4;
reg   [7:0] empty_7_reg_259;
reg   [10:0] ap_phi_mux_nxt_3117_phi_fu_272_p4;
reg   [10:0] nxt_3117_reg_269;
reg   [63:0] phi_ln111_reg_279;
reg   [10:0] nxt_827_reg_291;
reg   [10:0] nxt_534_reg_303;
wire   [0:0] and_ln113_fu_796_p2;
wire   [0:0] icmp_ln115_fu_802_p2;
reg   [63:0] phi_ln129_reg_317;
wire    ap_CS_fsm_state22;
reg   [7:0] empty_10_reg_329;
wire   [0:0] or_ln131_fu_880_p2;
reg   [63:0] cur_0_rec_reg_342;
reg   [0:0] UnifiedRetVal2_reg_353;
wire   [63:0] zext_ln58_fu_576_p1;
wire   [63:0] p_sum_cast_fu_609_p1;
wire   [63:0] zext_ln81_fu_669_p1;
wire   [63:0] p_sum6_cast_fu_686_p1;
wire   [63:0] zext_ln103_fu_753_p1;
wire   [63:0] sum22_cast_fu_771_p1;
wire   [63:0] zext_ln144_fu_820_p1;
wire   [63:0] zext_ln144_1_fu_831_p1;
wire   [63:0] nxt_534_cast_fu_842_p1;
wire   [63:0] nxt_535_sum_cast_fu_857_p1;
wire   [63:0] sum_cast_fu_920_p1;
wire   [0:0] grp_fu_414_p2;
wire   [0:0] grp_fu_420_p2;
wire   [0:0] grp_fu_444_p2;
wire   [0:0] grp_fu_450_p2;
wire   [0:0] grp_fu_480_p2;
wire   [0:0] grp_fu_486_p2;
wire   [61:0] tmp_fu_538_p4;
wire   [62:0] tmp_1_fu_554_p4;
wire   [10:0] empty_4_fu_534_p1;
wire   [0:0] icmp_ln46_fu_585_p2;
wire   [10:0] empty_5_fu_600_p1;
wire   [11:0] p_sum_cast_cast_fu_620_p1;
wire   [11:0] sub_ln67_fu_623_p2;
wire   [0:0] icmp_ln71_fu_640_p2;
wire   [0:0] icmp_ln71_1_fu_646_p2;
wire   [10:0] empty_6_fu_677_p1;
wire   [11:0] p_sum6_cast_cast_fu_697_p1;
wire   [11:0] sub_ln90_fu_700_p2;
wire   [0:0] icmp_ln92_fu_711_p2;
wire   [0:0] icmp_ln92_1_fu_717_p2;
wire   [10:0] empty_8_fu_761_p1;
wire   [11:0] sum22_cast_cast_fu_776_p1;
wire   [11:0] sub_ln113_fu_779_p2;
wire   [0:0] icmp_ln113_fu_784_p2;
wire   [0:0] icmp_ln113_1_fu_790_p2;
wire   [10:0] add_ln144_fu_814_p2;
wire   [10:0] add_ln144_1_fu_825_p2;
wire   [10:0] empty_9_fu_847_p1;
wire   [10:0] nxt_535_sum_fu_851_p2;
wire   [63:0] add_ln131_fu_862_p2;
wire   [0:0] icmp_ln131_fu_868_p2;
wire   [0:0] icmp_ln131_1_fu_874_p2;
wire   [0:0] icmp_ln136_fu_892_p2;
wire   [0:0] icmp_ln138_fu_898_p2;
wire   [10:0] empty_fu_910_p1;
wire   [10:0] sum_fu_914_p2;
wire    ap_CS_fsm_state28;
reg   [27:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        UnifiedRetVal2_reg_353 <= or_ln136_fu_904_p2;
    end else if ((((1'd0 == and_ln71_fu_652_p2) & (icmp_ln69_fu_634_p2 == 1'd0) & (or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (icmp_ln67_fu_628_p2 == 1'd0) & (icmp_ln73_fu_658_p2 == 1'd1) & (grp_fu_474_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_fu_474_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == ap_CS_fsm_state14) & (((icmp_ln98_fu_735_p2 == 1'd1) & (icmp_ln67_reg_1072 == 1'd1)) | ((1'd0 == and_ln92_fu_723_p2) & (icmp_ln90_fu_705_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln98_fu_735_p2 == 1'd1) & (icmp_ln94_fu_729_p2 == 1'd1)))) | ((icmp_ln50_fu_564_p2 == 1'd0) & (icmp_ln42_fu_548_p2 == 1'd0) & (or_cond39_fu_456_p2 == 1'd0) & (1'd0 == and_ln39_fu_426_p2) & (grp_fu_474_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8)))) begin
        UnifiedRetVal2_reg_353 <= 1'd1;
    end else if ((((grp_fu_474_p2 == 1'd0) & (grp_fu_408_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((grp_fu_474_p2 == 1'd0) & (icmp_ln50_fu_564_p2 == 1'd0) & (icmp_ln42_fu_548_p2 == 1'd0) & (or_cond39_fu_456_p2 == 1'd0) & (1'd0 == and_ln39_fu_426_p2) & (grp_fu_408_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((1'd0 == and_ln71_fu_652_p2) & (icmp_ln69_fu_634_p2 == 1'd0) & (or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (icmp_ln67_fu_628_p2 == 1'd0) & (grp_fu_474_p2 == 1'd0) & (grp_fu_408_p2 == 1'd0) & (icmp_ln73_fu_658_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((icmp_ln73_fu_658_p2 == 1'd0) & (1'd0 == and_ln71_fu_652_p2) & (icmp_ln69_fu_634_p2 == 1'd0) & (or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (icmp_ln67_fu_628_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == ap_CS_fsm_state20) & ((1'd0 == and_ln144_reg_1211) | (grp_fu_492_p2 == 1'd0))) | ((grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (or_ln131_fu_880_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln115_fu_802_p2 == 1'd0) & (1'd0 == and_ln113_fu_796_p2) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_CS_fsm_state14) & (((icmp_ln100_fu_741_p2 == 1'd0) & (icmp_ln98_fu_735_p2 == 1'd0) & (icmp_ln67_reg_1072 == 1'd1)) | ((icmp_ln100_fu_741_p2 == 1'd0) & (icmp_ln98_fu_735_p2 == 1'd0) & (1'd0 == and_ln92_fu_723_p2) & (icmp_ln90_fu_705_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln94_fu_729_p2 == 1'd1)))) | ((icmp_ln94_fu_729_p2 == 1'd0) & (1'd0 == and_ln92_fu_723_p2) & (icmp_ln90_fu_705_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln67_reg_1072 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((icmp_ln42_fu_548_p2 == 1'd0) & (or_cond39_fu_456_p2 == 1'd0) & (1'd0 == and_ln39_fu_426_p2) & (icmp_ln50_fu_564_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8)))) begin
        UnifiedRetVal2_reg_353 <= 1'd0;
    end else if (((grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        UnifiedRetVal2_reg_353 <= grp_fu_474_p2;
    end else if (((or_cond39_fu_456_p2 == 1'd0) & (1'd0 == and_ln39_fu_426_p2) & (icmp_ln42_fu_548_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        UnifiedRetVal2_reg_353 <= and_ln46_fu_591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & ((grp_fu_468_p2 == 1'd1) | (grp_fu_438_p2 == 1'd1)))) begin
        cur_0_rec_reg_342 <= add_ln35_reg_1273;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((((grp_fu_408_p2 == 1'd1) & (icmp_ln23_6_reg_979 == 1'd1)) | ((icmp_ln23_5_reg_975 == 1'd1) & (icmp_ln23_4_reg_966 == 1'd1))) | ((icmp_ln23_2_reg_953 == 1'd1) & (icmp_ln23_3_reg_962 == 1'd1))) | ((icmp_ln23_1_reg_949 == 1'd1) & (icmp_ln23_reg_940 == 1'd1))))) begin
        cur_0_rec_reg_342 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & ((or_cond39_fu_456_p2 == 1'd1) | (1'd1 == and_ln39_fu_426_p2)))) begin
        nxt_0_rec_reg_224 <= add_ln41_fu_528_p2;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((((((((((((((((icmp_ln23_5_reg_975 == 1'd0) & (icmp_ln23_3_reg_962 == 1'd0) & (icmp_ln23_1_reg_949 == 1'd0) & (grp_fu_408_p2 == 1'd0)) | ((icmp_ln23_6_reg_979 == 1'd0) & (icmp_ln23_5_reg_975 == 1'd0) & (icmp_ln23_3_reg_962 == 1'd0) & (icmp_ln23_1_reg_949 == 1'd0))) | ((icmp_ln23_4_reg_966 == 1'd0) & (icmp_ln23_3_reg_962 == 1'd0) & (icmp_ln23_1_reg_949 == 1'd0) & (grp_fu_408_p2 == 1'd0))) | ((icmp_ln23_6_reg_979 == 1'd0) & (icmp_ln23_4_reg_966 == 1'd0) & (icmp_ln23_3_reg_962 == 1'd0) & (icmp_ln23_1_reg_949 == 1'd0))) | ((icmp_ln23_5_reg_975 == 1'd0) & (icmp_ln23_2_reg_953 == 1'd0) & (icmp_ln23_1_reg_949 == 1'd0) & (grp_fu_408_p2 == 1'd0))) | ((icmp_ln23_6_reg_979 == 1'd0) & (icmp_ln23_5_reg_975 == 1'd0) & (icmp_ln23_2_reg_953 == 1'd0) & (icmp_ln23_1_reg_949 == 1'd0))) | ((icmp_ln23_4_reg_966 == 1'd0) & (icmp_ln23_2_reg_953 == 1'd0) & (icmp_ln23_1_reg_949 == 1'd0) & (grp_fu_408_p2 == 1'd0))) | ((icmp_ln23_6_reg_979 == 1'd0) & (icmp_ln23_4_reg_966 == 1'd0) & (icmp_ln23_2_reg_953 == 1'd0) & (icmp_ln23_1_reg_949 == 1'd0))) | ((icmp_ln23_5_reg_975 == 1'd0) & (icmp_ln23_3_reg_962 == 1'd0) & (grp_fu_408_p2 == 1'd0) & (icmp_ln23_reg_940 == 1'd0))) | ((icmp_ln23_6_reg_979 == 1'd0) & (icmp_ln23_5_reg_975 == 1'd0) & (icmp_ln23_3_reg_962 == 1'd0) & (icmp_ln23_reg_940 == 1'd0))) | ((icmp_ln23_4_reg_966 == 1'd0) & (icmp_ln23_3_reg_962 == 1'd0) & (grp_fu_408_p2 == 1'd0) & (icmp_ln23_reg_940 == 1'd0))) | ((icmp_ln23_6_reg_979 == 1'd0) & (icmp_ln23_4_reg_966 == 1'd0) & (icmp_ln23_3_reg_962 == 1'd0) & (icmp_ln23_reg_940 == 1'd0))) | ((icmp_ln23_5_reg_975 == 1'd0) & (icmp_ln23_2_reg_953 == 1'd0) & (grp_fu_408_p2 == 1'd0) & (icmp_ln23_reg_940 == 1'd0))) | ((icmp_ln23_6_reg_979 == 1'd0) & (icmp_ln23_5_reg_975 == 1'd0) & (icmp_ln23_2_reg_953 == 1'd0) & (icmp_ln23_reg_940 == 1'd0))) | ((icmp_ln23_4_reg_966 == 1'd0) & (icmp_ln23_2_reg_953 == 1'd0) & (grp_fu_408_p2 == 1'd0) & (icmp_ln23_reg_940 == 1'd0))) | ((icmp_ln23_6_reg_979 == 1'd0) & (icmp_ln23_4_reg_966 == 1'd0) & (icmp_ln23_2_reg_953 == 1'd0) & (icmp_ln23_reg_940 == 1'd0))))) begin
        nxt_0_rec_reg_224 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        nxt_1_rec_reg_237 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & ((or_cond38_fu_462_p2 == 1'd1) | (1'd1 == and_ln64_fu_432_p2)))) begin
        nxt_1_rec_reg_237 <= add_ln66_reg_1061;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        nxt_2_rec_reg_248 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln67_reg_1072 == 1'd0) & (grp_fu_438_p2 == 1'd1)) | ((icmp_ln67_reg_1072 == 1'd0) & (grp_fu_468_p2 == 1'd1))))) begin
        nxt_2_rec_reg_248 <= add_ln89_reg_1123;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln92_fu_723_p2) & (icmp_ln90_fu_705_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln67_reg_1072 == 1'd0) & (icmp_ln94_fu_729_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        nxt_3117_reg_269 <= p_sum6_reg_1111;
    end else if (((or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (icmp_ln67_fu_628_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        nxt_3117_reg_269 <= p_sum_reg_1048;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln113_fu_796_p2) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln115_fu_802_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        nxt_534_reg_303 <= sum22_reg_1173;
    end else if (((grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln67_reg_1072 == 1'd0) & (icmp_ln90_fu_705_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        nxt_534_reg_303 <= p_sum6_reg_1111;
    end else if (((or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (icmp_ln67_fu_628_p2 == 1'd0) & (icmp_ln69_fu_634_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        nxt_534_reg_303 <= p_sum_reg_1048;
    end else if (((1'd1 == and_ln144_reg_1211) & (grp_fu_492_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        nxt_534_reg_303 <= add_ln146_fu_836_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_492_p2 == 1'd1)) begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            nxt_827_reg_291 <= add_ln103_reg_1154;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            nxt_827_reg_291 <= add_ln81_reg_1091;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            nxt_827_reg_291 <= add_ln58_reg_1019;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        phi_ln111_reg_279 <= 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state17) & ((grp_fu_468_p2 == 1'd1) | (grp_fu_438_p2 == 1'd1)))) begin
        phi_ln111_reg_279 <= add_ln111_fu_808_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_474_p2 == 1'd0) & (grp_fu_408_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        phi_ln129_reg_317 <= 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state24) & ((grp_fu_468_p2 == 1'd1) | (grp_fu_438_p2 == 1'd1)))) begin
        phi_ln129_reg_317 <= add_ln129_fu_886_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln98_fu_735_p2 == 1'd0) & (icmp_ln100_fu_741_p2 == 1'd1) & (icmp_ln67_reg_1072 == 1'd1)) | ((icmp_ln98_fu_735_p2 == 1'd0) & (1'd0 == and_ln92_fu_723_p2) & (icmp_ln90_fu_705_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln100_fu_741_p2 == 1'd1) & (icmp_ln94_fu_729_p2 == 1'd1))))) begin
        add_ln103_reg_1154 <= add_ln103_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln35_reg_1273 <= add_ln35_fu_925_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_474_p2 == 1'd0) & (icmp_ln50_fu_564_p2 == 1'd0) & (icmp_ln42_fu_548_p2 == 1'd0) & (or_cond39_fu_456_p2 == 1'd0) & (1'd0 == and_ln39_fu_426_p2) & (grp_fu_408_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        add_ln58_reg_1019 <= add_ln58_fu_570_p2;
        trunc_ln58_reg_1025 <= trunc_ln58_fu_581_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln66_reg_1061 <= add_ln66_fu_614_p2;
        p_sum_reg_1048 <= p_sum_fu_604_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln71_fu_652_p2) & (icmp_ln69_fu_634_p2 == 1'd0) & (or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (icmp_ln67_fu_628_p2 == 1'd0) & (grp_fu_474_p2 == 1'd0) & (grp_fu_408_p2 == 1'd1) & (icmp_ln73_fu_658_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        add_ln81_reg_1091 <= add_ln81_fu_664_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln89_reg_1123 <= add_ln89_fu_691_p2;
        p_sum6_reg_1111 <= p_sum6_fu_681_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        and_ln144_reg_1211 <= grp_fu_492_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln69_fu_634_p2 == 1'd0) & (or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (icmp_ln67_fu_628_p2 == 1'd0) & (1'd1 == and_ln71_fu_652_p2) & (1'b1 == ap_CS_fsm_state11)) | ((or_ln131_fu_880_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24)) | ((grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (1'd1 == and_ln113_fu_796_p2) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln90_fu_705_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln67_reg_1072 == 1'd0) & (1'd1 == and_ln92_fu_723_p2) & (1'b1 == ap_CS_fsm_state14)))) begin
        empty_10_reg_329 <= lang_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (icmp_ln67_fu_628_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((1'd0 == and_ln92_fu_723_p2) & (icmp_ln90_fu_705_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln67_reg_1072 == 1'd0) & (icmp_ln94_fu_729_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14)))) begin
        empty_7_reg_259 <= lang_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_940 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln23_1_reg_949 <= grp_fu_408_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((grp_fu_408_p2 == 1'd0) | (icmp_ln23_reg_940 == 1'd0)))) begin
        icmp_ln23_2_reg_953 <= icmp_ln23_2_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_2_reg_953 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln23_3_reg_962 <= grp_fu_408_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln23_2_reg_953 == 1'd0) | (grp_fu_408_p2 == 1'd0)))) begin
        icmp_ln23_4_reg_966 <= icmp_ln23_4_fu_516_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_4_reg_966 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        icmp_ln23_5_reg_975 <= grp_fu_408_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln23_4_reg_966 == 1'd0) | (grp_fu_408_p2 == 1'd0)))) begin
        icmp_ln23_6_reg_979 <= icmp_ln23_6_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln23_reg_940 <= icmp_ln23_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (1'b1 == ap_CS_fsm_state11))) begin
        icmp_ln67_reg_1072 <= icmp_ln67_fu_628_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2))) begin
        reg_498 <= lang_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sum22_reg_1173 <= sum22_fu_765_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        zext_ln103_1_reg_1165[10 : 0] <= zext_ln103_1_fu_758_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        zext_ln58_1_reg_1040[2 : 0] <= zext_ln58_1_fu_597_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        zext_ln81_1_reg_1103[10 : 0] <= zext_ln81_1_fu_674_p1[10 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln92_fu_723_p2) & (icmp_ln90_fu_705_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln67_reg_1072 == 1'd0) & (icmp_ln94_fu_729_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        ap_phi_mux_empty_7_phi_fu_262_p4 = lang_q0;
    end else begin
        ap_phi_mux_empty_7_phi_fu_262_p4 = empty_7_reg_259;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln92_fu_723_p2) & (icmp_ln90_fu_705_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln67_reg_1072 == 1'd0) & (icmp_ln94_fu_729_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        ap_phi_mux_nxt_3117_phi_fu_272_p4 = p_sum6_reg_1111;
    end else begin
        ap_phi_mux_nxt_3117_phi_fu_272_p4 = nxt_3117_reg_269;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        lang_address0 = sum_cast_fu_920_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        lang_address0 = nxt_535_sum_cast_fu_857_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        lang_address0 = nxt_534_cast_fu_842_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        lang_address0 = zext_ln144_1_fu_831_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        lang_address0 = zext_ln144_fu_820_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        lang_address0 = sum22_cast_fu_771_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        lang_address0 = zext_ln103_fu_753_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        lang_address0 = p_sum6_cast_fu_686_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        lang_address0 = zext_ln81_fu_669_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        lang_address0 = p_sum_cast_fu_609_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        lang_address0 = zext_ln58_fu_576_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        lang_address0 = nxt_0_rec_reg_224;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        lang_address0 = lang_addr_4_gep_fu_119_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lang_address0 = lang_addr_3_gep_fu_110_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lang_address0 = lang_addr_2_gep_fu_101_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lang_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        lang_address0 = 64'd0;
    end else begin
        lang_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        lang_ce0 = 1'b1;
    end else begin
        lang_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((grp_fu_408_p2 == 1'd0) | (icmp_ln23_reg_940 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln23_2_reg_953 == 1'd0) | (grp_fu_408_p2 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (((((grp_fu_408_p2 == 1'd1) & (icmp_ln23_6_reg_979 == 1'd1)) | ((icmp_ln23_5_reg_975 == 1'd1) & (icmp_ln23_4_reg_966 == 1'd1))) | ((icmp_ln23_2_reg_953 == 1'd1) & (icmp_ln23_3_reg_962 == 1'd1))) | ((icmp_ln23_1_reg_949 == 1'd1) & (icmp_ln23_reg_940 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & ((or_cond39_fu_456_p2 == 1'd1) | (1'd1 == and_ln39_fu_426_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((grp_fu_474_p2 == 1'd0) & (icmp_ln50_fu_564_p2 == 1'd0) & (icmp_ln42_fu_548_p2 == 1'd0) & (or_cond39_fu_456_p2 == 1'd0) & (1'd0 == and_ln39_fu_426_p2) & (grp_fu_408_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((grp_fu_492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & ((or_cond38_fu_462_p2 == 1'd1) | (1'd1 == and_ln64_fu_432_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((1'd0 == and_ln71_fu_652_p2) & (icmp_ln69_fu_634_p2 == 1'd0) & (or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (icmp_ln67_fu_628_p2 == 1'd0) & (grp_fu_474_p2 == 1'd0) & (grp_fu_408_p2 == 1'd1) & (icmp_ln73_fu_658_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((1'b1 == ap_CS_fsm_state11) & ((((1'd0 == and_ln71_fu_652_p2) & (icmp_ln69_fu_634_p2 == 1'd0) & (or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (icmp_ln67_fu_628_p2 == 1'd0) & (grp_fu_408_p2 == 1'd0)) | ((1'd0 == and_ln71_fu_652_p2) & (icmp_ln69_fu_634_p2 == 1'd0) & (or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (icmp_ln67_fu_628_p2 == 1'd0) & (grp_fu_474_p2 == 1'd1))) | ((icmp_ln73_fu_658_p2 == 1'd0) & (1'd0 == and_ln71_fu_652_p2) & (icmp_ln69_fu_634_p2 == 1'd0) & (or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (icmp_ln67_fu_628_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((icmp_ln69_fu_634_p2 == 1'd0) & (or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (icmp_ln67_fu_628_p2 == 1'd0) & (1'd1 == and_ln71_fu_652_p2) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if (((or_cond38_fu_462_p2 == 1'd0) & (1'd0 == and_ln64_fu_432_p2) & (icmp_ln67_fu_628_p2 == 1'd0) & (icmp_ln69_fu_634_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_fu_492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln98_fu_735_p2 == 1'd0) & (icmp_ln100_fu_741_p2 == 1'd1) & (icmp_ln67_reg_1072 == 1'd1)) | ((icmp_ln98_fu_735_p2 == 1'd0) & (1'd0 == and_ln92_fu_723_p2) & (icmp_ln90_fu_705_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln100_fu_741_p2 == 1'd1) & (icmp_ln94_fu_729_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln67_reg_1072 == 1'd0) & (grp_fu_438_p2 == 1'd1)) | ((icmp_ln67_reg_1072 == 1'd0) & (grp_fu_468_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((1'b1 == ap_CS_fsm_state14) & ((((((icmp_ln100_fu_741_p2 == 1'd0) & (1'd0 == and_ln92_fu_723_p2) & (icmp_ln90_fu_705_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0)) | ((1'd0 == and_ln92_fu_723_p2) & (icmp_ln90_fu_705_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln98_fu_735_p2 == 1'd1))) | ((icmp_ln100_fu_741_p2 == 1'd0) & (icmp_ln67_reg_1072 == 1'd1))) | ((icmp_ln98_fu_735_p2 == 1'd1) & (icmp_ln67_reg_1072 == 1'd1))) | ((icmp_ln94_fu_729_p2 == 1'd0) & (1'd0 == and_ln92_fu_723_p2) & (icmp_ln90_fu_705_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln67_reg_1072 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((icmp_ln90_fu_705_p2 == 1'd0) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln67_reg_1072 == 1'd0) & (1'd1 == and_ln92_fu_723_p2) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((grp_fu_492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & ((grp_fu_468_p2 == 1'd1) | (grp_fu_438_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((icmp_ln115_fu_802_p2 == 1'd0) & (1'd0 == and_ln113_fu_796_p2) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((1'd0 == and_ln113_fu_796_p2) & (grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (icmp_ln115_fu_802_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((1'd1 == and_ln144_reg_1211) & (grp_fu_492_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_fu_474_p2 == 1'd0) & (grp_fu_408_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & ((grp_fu_468_p2 == 1'd1) | (grp_fu_438_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else if (((grp_fu_468_p2 == 1'd0) & (grp_fu_438_p2 == 1'd0) & (or_ln131_fu_880_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & ((grp_fu_468_p2 == 1'd1) | (grp_fu_438_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln103_fu_747_p2 = (ap_phi_mux_nxt_3117_phi_fu_272_p4 + 11'd1);

assign add_ln111_fu_808_p2 = (phi_ln111_reg_279 + 64'd1);

assign add_ln129_fu_886_p2 = (phi_ln129_reg_317 + 64'd1);

assign add_ln131_fu_862_p2 = ($signed(phi_ln129_reg_317) + $signed(64'd18446744073709551615));

assign add_ln144_1_fu_825_p2 = (nxt_827_reg_291 + 11'd2);

assign add_ln144_fu_814_p2 = (nxt_827_reg_291 + 11'd1);

assign add_ln146_fu_836_p2 = (nxt_827_reg_291 + 11'd3);

assign add_ln35_fu_925_p2 = (64'd1 + cur_0_rec_reg_342);

assign add_ln41_fu_528_p2 = (nxt_0_rec_reg_224 + 64'd1);

assign add_ln58_fu_570_p2 = (11'd1 + empty_4_fu_534_p1);

assign add_ln66_fu_614_p2 = (64'd1 + nxt_1_rec_reg_237);

assign add_ln81_fu_664_p2 = (p_sum_reg_1048 + 11'd1);

assign add_ln89_fu_691_p2 = (64'd1 + nxt_2_rec_reg_248);

assign and_ln113_fu_796_p2 = (icmp_ln113_fu_784_p2 & icmp_ln113_1_fu_790_p2);

assign and_ln39_fu_426_p2 = (grp_fu_420_p2 & grp_fu_414_p2);

assign and_ln46_fu_591_p2 = (icmp_ln46_fu_585_p2 & grp_fu_474_p2);

assign and_ln64_fu_432_p2 = (grp_fu_420_p2 & grp_fu_414_p2);

assign and_ln71_fu_652_p2 = (icmp_ln71_fu_640_p2 & icmp_ln71_1_fu_646_p2);

assign and_ln92_fu_723_p2 = (icmp_ln92_fu_711_p2 & icmp_ln92_1_fu_717_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = UnifiedRetVal2_reg_353;

assign empty_4_fu_534_p1 = nxt_0_rec_reg_224[10:0];

assign empty_5_fu_600_p1 = nxt_1_rec_reg_237[10:0];

assign empty_6_fu_677_p1 = nxt_2_rec_reg_248[10:0];

assign empty_8_fu_761_p1 = phi_ln111_reg_279[10:0];

assign empty_9_fu_847_p1 = phi_ln129_reg_317[10:0];

assign empty_fu_910_p1 = cur_0_rec_reg_342[10:0];

assign grp_fu_408_p2 = ((lang_q0 == 8'd45) ? 1'b1 : 1'b0);

assign grp_fu_414_p2 = (($signed(lang_q0) > $signed(8'd64)) ? 1'b1 : 1'b0);

assign grp_fu_420_p2 = (($signed(lang_q0) < $signed(8'd91)) ? 1'b1 : 1'b0);

assign grp_fu_438_p2 = (grp_fu_420_p2 & grp_fu_414_p2);

assign grp_fu_444_p2 = (($signed(lang_q0) > $signed(8'd96)) ? 1'b1 : 1'b0);

assign grp_fu_450_p2 = (($signed(lang_q0) < $signed(8'd123)) ? 1'b1 : 1'b0);

assign grp_fu_468_p2 = (grp_fu_450_p2 & grp_fu_444_p2);

assign grp_fu_474_p2 = ((lang_q0 == 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_480_p2 = (($signed(lang_q0) > $signed(8'd47)) ? 1'b1 : 1'b0);

assign grp_fu_486_p2 = (($signed(lang_q0) < $signed(8'd58)) ? 1'b1 : 1'b0);

assign grp_fu_492_p2 = (grp_fu_486_p2 & grp_fu_480_p2);

assign icmp_ln100_fu_741_p2 = ((ap_phi_mux_empty_7_phi_fu_262_p4 == 8'd45) ? 1'b1 : 1'b0);

assign icmp_ln113_1_fu_790_p2 = (($signed(sub_ln113_fu_779_p2) < $signed(12'd9)) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_784_p2 = (($signed(sub_ln113_fu_779_p2) > $signed(12'd4)) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_802_p2 = ((sub_ln113_fu_779_p2 == 12'd2) ? 1'b1 : 1'b0);

assign icmp_ln131_1_fu_874_p2 = (($signed(add_ln131_fu_862_p2) > $signed(64'd8)) ? 1'b1 : 1'b0);

assign icmp_ln131_fu_868_p2 = (($signed(add_ln131_fu_862_p2) < $signed(64'd5)) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_892_p2 = ((empty_10_reg_329 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_898_p2 = ((empty_10_reg_329 == 8'd45) ? 1'b1 : 1'b0);

assign icmp_ln23_2_fu_510_p2 = ((reg_498 == 8'd73) ? 1'b1 : 1'b0);

assign icmp_ln23_4_fu_516_p2 = ((reg_498 == 8'd120) ? 1'b1 : 1'b0);

assign icmp_ln23_6_fu_522_p2 = ((reg_498 == 8'd88) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_504_p2 = ((lang_q0 == 8'd105) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_548_p2 = (($signed(tmp_fu_538_p4) > $signed(62'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_585_p2 = (($signed(nxt_0_rec_reg_224) < $signed(64'd9)) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_564_p2 = (($signed(tmp_1_fu_554_p4) < $signed(63'd1)) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_628_p2 = ((sub_ln67_fu_623_p2 == 12'd4) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_634_p2 = ((sub_ln67_fu_623_p2 == 12'd2) ? 1'b1 : 1'b0);

assign icmp_ln71_1_fu_646_p2 = (($signed(sub_ln67_fu_623_p2) < $signed(12'd9)) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_640_p2 = (($signed(sub_ln67_fu_623_p2) > $signed(12'd4)) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_658_p2 = ((sub_ln67_fu_623_p2 == 12'd3) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_705_p2 = ((sub_ln90_fu_700_p2 == 12'd2) ? 1'b1 : 1'b0);

assign icmp_ln92_1_fu_717_p2 = (($signed(sub_ln90_fu_700_p2) < $signed(12'd9)) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_711_p2 = (($signed(sub_ln90_fu_700_p2) > $signed(12'd4)) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_729_p2 = ((sub_ln90_fu_700_p2 == 12'd4) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_735_p2 = ((ap_phi_mux_empty_7_phi_fu_262_p4 == 8'd0) ? 1'b1 : 1'b0);

assign lang_addr_2_gep_fu_101_p3 = 64'd1;

assign lang_addr_3_gep_fu_110_p3 = 64'd1;

assign lang_addr_4_gep_fu_119_p3 = 64'd1;

assign nxt_534_cast_fu_842_p1 = nxt_534_reg_303;

assign nxt_535_sum_cast_fu_857_p1 = nxt_535_sum_fu_851_p2;

assign nxt_535_sum_fu_851_p2 = (nxt_534_reg_303 + empty_9_fu_847_p1);

assign or_cond38_fu_462_p2 = (grp_fu_450_p2 & grp_fu_444_p2);

assign or_cond39_fu_456_p2 = (grp_fu_450_p2 & grp_fu_444_p2);

assign or_ln131_fu_880_p2 = (icmp_ln131_fu_868_p2 | icmp_ln131_1_fu_874_p2);

assign or_ln136_fu_904_p2 = (icmp_ln138_fu_898_p2 | icmp_ln136_fu_892_p2);

assign p_sum6_cast_cast_fu_697_p1 = p_sum6_reg_1111;

assign p_sum6_cast_fu_686_p1 = p_sum6_fu_681_p2;

assign p_sum6_fu_681_p2 = (add_ln81_reg_1091 + empty_6_fu_677_p1);

assign p_sum_cast_cast_fu_620_p1 = p_sum_reg_1048;

assign p_sum_cast_fu_609_p1 = p_sum_fu_604_p2;

assign p_sum_fu_604_p2 = (add_ln58_reg_1019 + empty_5_fu_600_p1);

assign sub_ln113_fu_779_p2 = (sum22_cast_cast_fu_776_p1 - zext_ln103_1_reg_1165);

assign sub_ln67_fu_623_p2 = (p_sum_cast_cast_fu_620_p1 - zext_ln58_1_reg_1040);

assign sub_ln90_fu_700_p2 = (p_sum6_cast_cast_fu_697_p1 - zext_ln81_1_reg_1103);

assign sum22_cast_cast_fu_776_p1 = sum22_reg_1173;

assign sum22_cast_fu_771_p1 = sum22_fu_765_p2;

assign sum22_fu_765_p2 = (empty_8_fu_761_p1 + nxt_3117_reg_269);

assign sum_cast_fu_920_p1 = sum_fu_914_p2;

assign sum_fu_914_p2 = (11'd2 + empty_fu_910_p1);

assign tmp_1_fu_554_p4 = {{nxt_0_rec_reg_224[63:1]}};

assign tmp_fu_538_p4 = {{nxt_0_rec_reg_224[63:2]}};

assign trunc_ln58_fu_581_p1 = add_ln58_fu_570_p2[2:0];

assign zext_ln103_1_fu_758_p1 = add_ln103_reg_1154;

assign zext_ln103_fu_753_p1 = add_ln103_fu_747_p2;

assign zext_ln144_1_fu_831_p1 = add_ln144_1_fu_825_p2;

assign zext_ln144_fu_820_p1 = add_ln144_fu_814_p2;

assign zext_ln58_1_fu_597_p1 = trunc_ln58_reg_1025;

assign zext_ln58_fu_576_p1 = add_ln58_fu_570_p2;

assign zext_ln81_1_fu_674_p1 = add_ln81_reg_1091;

assign zext_ln81_fu_669_p1 = add_ln81_fu_664_p2;

always @ (posedge ap_clk) begin
    zext_ln58_1_reg_1040[11:3] <= 9'b000000000;
    zext_ln81_1_reg_1103[11] <= 1'b0;
    zext_ln103_1_reg_1165[11] <= 1'b0;
end

endmodule //xmlCheckLanguageID
