{%- block instantiate_calo_muon_muon_b_tagging_condition %}
  {%- set o1 = condition.objects[0] %}
  {%- set o2 = condition.objects[1] %}
  {%- set o3 = condition.objects[2] %}
{{ condition.vhdl_signal }}_i: entity work.calo_muon_muon_b_tagging_condition
    generic map(
        {{ condition.deltaR.enabled }},
        {{ o1.sliceLow }}, {{ o1.sliceHigh }}, {{ o1.operator }}, {{ o1.type|upper }}_TYPE,
        X"{{ o1.threshold|X04 }}",
        {{ o1.etaFullRange }}, X"{{ o1.etaW1UpperLimit|X04 }}",X"{{ o1.etaW1LowerLimit|X04 }}",
        {{ o1.etaW2Ignore }}, X"{{ o1.etaW2UpperLimit|X04 }}", X"{{ o1.etaW2LowerLimit|X04 }}",
        {{ o1.phiFullRange }}, X"{{ o1.phiW1UpperLimit|X04 }}", X"{{ o1.phiW1LowerLimit|X04 }}",
        {{ o1.phiW2Ignore }}, X"{{ o1.phiW2UpperLimit|X04 }}", X"{{ o1.phiW2LowerLimit|X04 }}",
        X"{{ o1.isolationLUT|X01 }}",
        {{ o2.sliceLow }}, {{ o2.sliceHigh }}, {{ o2.operator }},
        X"{{ o2.threshold|X04 }}",
        {{ o2.etaFullRange }}, X"{{ o2.etaW1UpperLimit|X04 }}",X"{{ o2.etaW1LowerLimit|X04 }}",
        {{ o2.etaW2Ignore }}, X"{{ o2.etaW2UpperLimit|X04 }}", X"{{ o2.etaW2LowerLimit|X04 }}",
        {{ o2.phiFullRange }}, X"{{ o2.phiW1UpperLimit|X04 }}", X"{{ o2.phiW1LowerLimit|X04 }}",
        {{ o2.phiW2Ignore }}, X"{{ o2.phiW2UpperLimit|X04 }}", X"{{ o2.phiW2LowerLimit|X04 }}",
        "{{ o2.charge }}", X"{{ o2.qualityLUT|X04 }}", X"{{ o2.isolationLUT|X01 }}",
        {{ o3.operator }},
        X"{{ o3.threshold|X04 }}",
        {{ o3.etaFullRange }}, X"{{ o3.etaW1UpperLimit|X04 }}",X"{{ o3.etaW1LowerLimit|X04 }}",
        {{ o3.etaW2Ignore }}, X"{{ o3.etaW2UpperLimit|X04 }}", X"{{ o3.etaW2LowerLimit|X04 }}",
        {{ o3.phiFullRange }}, X"{{ o3.phiW1UpperLimit|X04 }}", X"{{ o3.phiW1LowerLimit|X04 }}",
        {{ o3.phiW2Ignore }}, X"{{ o3.phiW2UpperLimit|X04 }}", X"{{ o3.phiW2LowerLimit|X04 }}",
        "{{ o3.charge }}", X"{{ o3.qualityLUT|X04 }}", X"{{ o3.isolationLUT|X01 }}",
        {{ condition.deltaR.upper }}, {{ condition.deltaR.lower }}, DETA_DPHI_VECTOR_WIDTH_ALL, {{ o1.type|upper }}_{{ o2.type|upper }}_DETA_DPHI_PRECISION
    )
    port map(lhc_clk, {{ o1.type|lower }}_bx_{{ o1.bx }}, {{ o2.type|lower }}_bx_{{ o2.bx }},
        diff_{{ o1.type|lower }}_{{ o2.type|lower }}_bx_{{ o1.bx }}_bx_{{ o2.bx }}_eta_vector, diff_{{ o1.type|lower }}_{{ o2.type|lower }}_bx_{{ o1.bx }}_bx_{{ o2.bx }}_phi_vector,
        {{ condition.vhdl_signal }});
{%- endblock instantiate_calo_muon_muon_b_tagging_condition %}
{# eof #}
