#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jun 11 13:31:54 2023
# Process ID: 19804
# Current directory: C:/Users/Indu/Downloads/Lab 9-10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13336 C:\Users\Indu\Downloads\Lab 9-10\Lab 9-10.xpr
# Log file: C:/Users/Indu/Downloads/Lab 9-10/vivado.log
# Journal file: C:/Users/Indu/Downloads/Lab 9-10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Dulithi/semester 2/Computer organization and digital design/Lab 9-10' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 903.902 ; gain = 154.227
update_compile_order -fileset sources_1
set_property top ASU_4_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ASU_4_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ASU_4_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/new/ASU_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ASU_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/ASU_4_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ASU_4_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ASU_4_TB_behav xil_defaultlib.ASU_4_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2666] formal port asu_en has no actual or default value [C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/new/ASU_4.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit asu_4_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 970.809 ; gain = 9.191
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top ASU_4 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ASU_4_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ASU_4_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ASU_4_TB_behav xil_defaultlib.ASU_4_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2666] formal port asu_en has no actual or default value [C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/new/ASU_4.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit asu_4_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ASU_4_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ASU_4_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/ASU_4_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ASU_4_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ASU_4_TB_behav xil_defaultlib.ASU_4_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.ASU_4 [asu_4_default]
Compiling architecture behavioral of entity xil_defaultlib.asu_4_tb
Built simulation snapshot ASU_4_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Indu/Downloads/Lab -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Indu/Downloads/Lab" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 14:15:02 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ASU_4_TB_behav -key {Behavioral:sim_1:Functional:ASU_4_TB} -tclbatch {ASU_4_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ASU_4_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 988.469 ; gain = 14.535
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ASU_4_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 988.469 ; gain = 14.535
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ASU_4_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ASU_4_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/ASU_4_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ASU_4_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ASU_4_TB_behav xil_defaultlib.ASU_4_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.ASU_4 [asu_4_default]
Compiling architecture behavioral of entity xil_defaultlib.asu_4_tb
Built simulation snapshot ASU_4_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ASU_4_TB_behav -key {Behavioral:sim_1:Functional:ASU_4_TB} -tclbatch {ASU_4_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ASU_4_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ASU_4_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 993.621 ; gain = 0.000
set_property top RCA_3_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RCA_3_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RCA_3_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/new/RCA_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/RCA_3_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RCA_3_TB_behav xil_defaultlib.RCA_3_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.rca_3_tb
Built simulation snapshot RCA_3_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Indu/Downloads/Lab -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Indu/Downloads/Lab" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 14:23:30 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RCA_3_TB_behav -key {Behavioral:sim_1:Functional:RCA_3_TB} -tclbatch {RCA_3_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source RCA_3_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RCA_3_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 999.742 ; gain = 5.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RCA_3_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RCA_3_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/RCA_3_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RCA_3_TB_behav xil_defaultlib.RCA_3_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.rca_3_tb
Built simulation snapshot RCA_3_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RCA_3_TB_behav -key {Behavioral:sim_1:Functional:RCA_3_TB} -tclbatch {RCA_3_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source RCA_3_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RCA_3_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.566 ; gain = 0.781
set_property top PC_3_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PC_3_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PC_3_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/new/PC_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/PC_3_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_3_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PC_3_TB_behav xil_defaultlib.PC_3_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.PC_3 [pc_3_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_3_tb
Built simulation snapshot PC_3_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Indu/Downloads/Lab -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Indu/Downloads/Lab" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 14:32:46 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PC_3_TB_behav -key {Behavioral:sim_1:Functional:PC_3_TB} -tclbatch {PC_3_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PC_3_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PC_3_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1011.941 ; gain = 6.145
set_property top Tri_Buffer_3_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tri_Buffer_3_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Tri_Buffer_3_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/new/Tri_Buffer_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tri_Buffer_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/Tri_Buffer_3_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tri_Buffer_3_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Tri_Buffer_3_TB_behav xil_defaultlib.Tri_Buffer_3_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tri_Buffer_3 [tri_buffer_3_default]
Compiling architecture behavioral of entity xil_defaultlib.tri_buffer_3_tb
Built simulation snapshot Tri_Buffer_3_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Indu/Downloads/Lab -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Indu/Downloads/Lab" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 14:36:27 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tri_Buffer_3_TB_behav -key {Behavioral:sim_1:Functional:Tri_Buffer_3_TB} -tclbatch {Tri_Buffer_3_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Tri_Buffer_3_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tri_Buffer_3_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.953 ; gain = 9.395
set_property top MUX_2W_3B_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX_2W_3B_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MUX_2W_3B_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_2W_3B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2W_3B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/MUX_2W_3B_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2W_3B_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MUX_2W_3B_TB_behav xil_defaultlib.MUX_2W_3B_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tri_Buffer_3 [tri_buffer_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2W_3B [mux_2w_3b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2w_3b_tb
Built simulation snapshot MUX_2W_3B_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Indu/Downloads/Lab -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Indu/Downloads/Lab" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 14:38:39 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_2W_3B_TB_behav -key {Behavioral:sim_1:Functional:MUX_2W_3B_TB} -tclbatch {MUX_2W_3B_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source MUX_2W_3B_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_2W_3B_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1032.566 ; gain = 8.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX_2W_3B_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MUX_2W_3B_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/MUX_2W_3B_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2W_3B_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MUX_2W_3B_TB_behav xil_defaultlib.MUX_2W_3B_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tri_Buffer_3 [tri_buffer_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2W_3B [mux_2w_3b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2w_3b_tb
Built simulation snapshot MUX_2W_3B_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_2W_3B_TB_behav -key {Behavioral:sim_1:Functional:MUX_2W_3B_TB} -tclbatch {MUX_2W_3B_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source MUX_2W_3B_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_2W_3B_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1033.637 ; gain = 1.055
set_property top MUX_2W_4B_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX_2W_4B_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MUX_2W_4B_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_2W_4B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2W_4B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/new/Tri_Buffer_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tri_Buffer_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/MUX_2W_4B_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2W_4B_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MUX_2W_4B_TB_behav xil_defaultlib.MUX_2W_4B_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tri_Buffer_4 [tri_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2W_4B [mux_2w_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2w_4b_tb
Built simulation snapshot MUX_2W_4B_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Indu/Downloads/Lab -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Indu/Downloads/Lab" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 14:42:36 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_2W_4B_TB_behav -key {Behavioral:sim_1:Functional:MUX_2W_4B_TB} -tclbatch {MUX_2W_4B_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source MUX_2W_4B_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_2W_4B_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1043.633 ; gain = 8.629
set_property top MUX_8W_4B_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX_8W_4B_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MUX_8W_4B_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_8W_4B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8W_4B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/MUX_8W_4B_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8W_4B_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MUX_8W_4B_TB_behav xil_defaultlib.MUX_8W_4B_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_Buffer_4 [tri_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8W_4B [mux_8w_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8w_4b_tb
Built simulation snapshot MUX_8W_4B_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Indu/Downloads/Lab -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Indu/Downloads/Lab" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 14:44:43 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_8W_4B_TB_behav -key {Behavioral:sim_1:Functional:MUX_8W_4B_TB} -tclbatch {MUX_8W_4B_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source MUX_8W_4B_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_8W_4B_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1053.832 ; gain = 8.910
set_property top RegBank_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegBank_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RegBank_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/RegBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/RegBank_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBank_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegBank_TB_behav xil_defaultlib.RegBank_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.regbank_tb
Built simulation snapshot RegBank_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Indu/Downloads/Lab -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Indu/Downloads/Lab" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 14:47:30 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegBank_TB_behav -key {Behavioral:sim_1:Functional:RegBank_TB} -tclbatch {RegBank_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source RegBank_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegBank_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1064.723 ; gain = 9.578
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegBank_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RegBank_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/RegBank_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBank_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegBank_TB_behav xil_defaultlib.RegBank_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.regbank_tb
Built simulation snapshot RegBank_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegBank_TB_behav -key {Behavioral:sim_1:Functional:RegBank_TB} -tclbatch {RegBank_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source RegBank_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegBank_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1065.742 ; gain = 0.660
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegBank_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RegBank_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/RegBank_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBank_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegBank_TB_behav xil_defaultlib.RegBank_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.regbank_tb
Built simulation snapshot RegBank_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegBank_TB_behav -key {Behavioral:sim_1:Functional:RegBank_TB} -tclbatch {RegBank_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source RegBank_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegBank_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1066.590 ; gain = 0.750
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegBank_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RegBank_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/RegBank_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBank_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegBank_TB_behav xil_defaultlib.RegBank_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.regbank_tb
Built simulation snapshot RegBank_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegBank_TB_behav -key {Behavioral:sim_1:Functional:RegBank_TB} -tclbatch {RegBank_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source RegBank_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegBank_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1067.984 ; gain = 1.141
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegBank_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RegBank_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/RegBank_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBank_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegBank_TB_behav xil_defaultlib.RegBank_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.regbank_tb
Built simulation snapshot RegBank_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegBank_TB_behav -key {Behavioral:sim_1:Functional:RegBank_TB} -tclbatch {RegBank_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source RegBank_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegBank_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1068.531 ; gain = 0.547
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegBank_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RegBank_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/RegBank_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBank_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegBank_TB_behav xil_defaultlib.RegBank_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.regbank_tb
Built simulation snapshot RegBank_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegBank_TB_behav -key {Behavioral:sim_1:Functional:RegBank_TB} -tclbatch {RegBank_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source RegBank_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegBank_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1069.680 ; gain = 0.773
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegBank_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RegBank_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/RegBank_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBank_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegBank_TB_behav xil_defaultlib.RegBank_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.regbank_tb
Built simulation snapshot RegBank_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegBank_TB_behav -key {Behavioral:sim_1:Functional:RegBank_TB} -tclbatch {RegBank_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source RegBank_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegBank_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1070.816 ; gain = 0.781
set_property top ProgROM_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ProgROM_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ProgROM_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/new/ProgROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/ProgROM_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgROM_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ProgROM_TB_behav xil_defaultlib.ProgROM_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgROM [progrom_default]
Compiling architecture behavioral of entity xil_defaultlib.progrom_tb
Built simulation snapshot ProgROM_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Indu/Downloads/Lab -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Indu/Downloads/Lab" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 15:06:29 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ProgROM_TB_behav -key {Behavioral:sim_1:Functional:ProgROM_TB} -tclbatch {ProgROM_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ProgROM_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ProgROM_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1079.824 ; gain = 8.672
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ProgROM_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ProgROM_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/ProgROM_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgROM_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ProgROM_TB_behav xil_defaultlib.ProgROM_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgROM [progrom_default]
Compiling architecture behavioral of entity xil_defaultlib.progrom_tb
Built simulation snapshot ProgROM_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ProgROM_TB_behav -key {Behavioral:sim_1:Functional:ProgROM_TB} -tclbatch {ProgROM_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ProgROM_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ProgROM_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1081.230 ; gain = 1.195
set_property top Instruction_Decoder_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Instruction_Decoder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Instruction_Decoder_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/Instruction_Decoder_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Instruction_Decoder_TB_behav xil_defaultlib.Instruction_Decoder_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_decoder_tb
Built simulation snapshot Instruction_Decoder_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Indu/Downloads/Lab -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Indu/Downloads/Lab" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 15:09:31 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Instruction_Decoder_TB_behav -key {Behavioral:sim_1:Functional:Instruction_Decoder_TB} -tclbatch {Instruction_Decoder_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Instruction_Decoder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Instruction_Decoder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.348 ; gain = 8.523
set_property top Processor_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.srcs/sim_1/new/Processor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_TB_behav xil_defaultlib.Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_Buffer_4 [tri_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2W_4B [mux_2w_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.ASU_4 [asu_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8W_4B [mux_8w_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_Buffer_3 [tri_buffer_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2W_3B [mux_2w_3b_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.PC_3 [pc_3_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgROM [progrom_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot Processor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_TB_behav -key {Behavioral:sim_1:Functional:Processor_TB} -tclbatch {Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.391 ; gain = 9.301
set_property top RegBank_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_17
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegBank_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RegBank_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ace7419ccb8e4cd28b2c9feb11d26006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegBank_TB_behav xil_defaultlib.RegBank_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Indu/Downloads/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegBank_TB_behav -key {Behavioral:sim_1:Functional:RegBank_TB} -tclbatch {RegBank_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source RegBank_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegBank_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.691 ; gain = 0.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_21
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_20
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_19
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_10
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_9
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 17:12:15 2023...
