/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_13z;
  reg [3:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [24:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  reg [18:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_0z[8] ? celloutsig_1_0z[7] : celloutsig_1_0z[7]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_2z) & (celloutsig_1_2z | in_data[116]));
  assign celloutsig_0_13z = ~((celloutsig_0_0z[3] | celloutsig_0_6z[2]) & (celloutsig_0_7z[0] | celloutsig_0_7z[11]));
  assign celloutsig_1_1z = ~((in_data[174] | in_data[117]) & (in_data[169] | in_data[153]));
  assign celloutsig_0_0z = in_data[94:91] + in_data[32:29];
  assign celloutsig_0_3z = in_data[81:57] + { in_data[94:91], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_19z = { in_data[143], celloutsig_1_8z, celloutsig_1_5z } + { celloutsig_1_6z[8:3], celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_6z[9:2], celloutsig_1_4z, celloutsig_1_9z } & celloutsig_1_0z;
  assign celloutsig_0_5z = { celloutsig_0_3z[15:5], celloutsig_0_0z, celloutsig_0_4z } & { celloutsig_0_3z[9:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_1z[2:1], celloutsig_0_0z } & { celloutsig_0_3z[15:14], celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_7z[6:2], celloutsig_1_11z } / { 1'h1, celloutsig_1_15z[7:3] };
  assign celloutsig_1_0z = in_data[171:162] / { 1'h1, in_data[183:175] };
  assign celloutsig_1_5z = { celloutsig_1_0z[7:1], celloutsig_1_1z } > { in_data[106:104], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_4z = in_data[25:22] > celloutsig_0_1z;
  assign celloutsig_1_8z = - celloutsig_1_0z[6:2];
  assign celloutsig_0_2z = - celloutsig_0_1z[3:1];
  assign celloutsig_1_6z = in_data[141:125] | { in_data[126:125], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[102:96], celloutsig_1_4z } | celloutsig_1_6z[8:1];
  assign celloutsig_0_28z = celloutsig_0_3z[17:14] | celloutsig_0_8z[7:4];
  assign celloutsig_0_29z = & { celloutsig_0_13z, celloutsig_0_5z[6:1] };
  assign celloutsig_0_8z = celloutsig_0_7z[16:3] >> { celloutsig_0_7z[11:1], celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_7z = 19'h00000;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_3z[13:1], celloutsig_0_6z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[32:29];
  assign celloutsig_1_9z = ~((celloutsig_1_0z[9] & celloutsig_1_6z[6]) | (celloutsig_1_1z & celloutsig_1_5z));
  assign celloutsig_1_11z = ~((celloutsig_1_2z & celloutsig_1_1z) | (in_data[117] & celloutsig_1_8z[3]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_0z[7]) | (celloutsig_1_1z & in_data[175]));
  assign { out_data[133:128], out_data[102:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
