example-0: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
// FIXME: The following are active at the end
// of sel? 
*/

reg [4:0] out;

// If a, b, select input. 
// are 0, select input.
always @ (a or b or sel)
	begin
		case (sel)
			0: out = a;
			1: out = b;
		endcase
	end


================================================================
example-1: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out. 
// * sel=2, assign out = sel? 

assign out = sel? b << a : a;
//assign out = sel? b << b : a;

================================================================
example-2: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
reg [4:0] out;
always @(  or sel )
begin
    case ( sel )
        5'b00000 : out = in0;
        5'b00001 : out = in1;
        5'b00010 : out = in2;
        5'b00011 : out = in3;
        5'b00100 : out = in4;
        5'b00101 : out = in5;
        5'b00110 : out = in6;
        5'b00111 : out = in7;
        5'b01000 : out = in8;

================================================================
