Item(by='nickik', descendants=None, kids=None, score=None, time=1609856853, title=None, item_type='comment', url=None, parent=25645356, text='There are tons of people using System Verilog for RISC-V. The majority of work done is with System Verilog and not Chisel. Having lots of cores in both Chisel, System Verilog and many other languages (VHDL,BlueSpec and so on) is a huge benfit for RISC-V<p>SiFive values programmability above everything and for that Chisel is pretty clearly an advantage.')