
F446RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030ac  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800327c  0800327c  0001327c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080032e8  080032e8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080032e8  080032e8  000132e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080032f0  080032f0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080032f0  080032f0  000132f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080032f4  080032f4  000132f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080032f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  20000070  08003368  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000178  08003368  00020178  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008544  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001698  00000000  00000000  000285e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000870  00000000  00000000  00029c80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007a8  00000000  00000000  0002a4f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002062a  00000000  00000000  0002ac98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000070fe  00000000  00000000  0004b2c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c8e17  00000000  00000000  000523c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011b1d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002514  00000000  00000000  0011b254  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003264 	.word	0x08003264

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08003264 	.word	0x08003264

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b972 	b.w	80005ac <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	4688      	mov	r8, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14b      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4615      	mov	r5, r2
 80002f2:	d967      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0720 	rsb	r7, r2, #32
 80002fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000302:	fa20 f707 	lsr.w	r7, r0, r7
 8000306:	4095      	lsls	r5, r2
 8000308:	ea47 0803 	orr.w	r8, r7, r3
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbb8 f7fe 	udiv	r7, r8, lr
 8000318:	fa1f fc85 	uxth.w	ip, r5
 800031c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000320:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000324:	fb07 f10c 	mul.w	r1, r7, ip
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18eb      	adds	r3, r5, r3
 800032e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000332:	f080 811b 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8118 	bls.w	800056c <__udivmoddi4+0x28c>
 800033c:	3f02      	subs	r7, #2
 800033e:	442b      	add	r3, r5
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0fe 	udiv	r0, r3, lr
 8000348:	fb0e 3310 	mls	r3, lr, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fc0c 	mul.w	ip, r0, ip
 8000354:	45a4      	cmp	ip, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8107 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000362:	45a4      	cmp	ip, r4
 8000364:	f240 8104 	bls.w	8000570 <__udivmoddi4+0x290>
 8000368:	3802      	subs	r0, #2
 800036a:	442c      	add	r4, r5
 800036c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	2700      	movs	r7, #0
 8000376:	b11e      	cbz	r6, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c6 4300 	strd	r4, r3, [r6]
 8000380:	4639      	mov	r1, r7
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0xbe>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80eb 	beq.w	8000566 <__udivmoddi4+0x286>
 8000390:	2700      	movs	r7, #0
 8000392:	e9c6 0100 	strd	r0, r1, [r6]
 8000396:	4638      	mov	r0, r7
 8000398:	4639      	mov	r1, r7
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f783 	clz	r7, r3
 80003a2:	2f00      	cmp	r7, #0
 80003a4:	d147      	bne.n	8000436 <__udivmoddi4+0x156>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0xd0>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80fa 	bhi.w	80005a4 <__udivmoddi4+0x2c4>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0303 	sbc.w	r3, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	4698      	mov	r8, r3
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d0e0      	beq.n	8000380 <__udivmoddi4+0xa0>
 80003be:	e9c6 4800 	strd	r4, r8, [r6]
 80003c2:	e7dd      	b.n	8000380 <__udivmoddi4+0xa0>
 80003c4:	b902      	cbnz	r2, 80003c8 <__udivmoddi4+0xe8>
 80003c6:	deff      	udf	#255	; 0xff
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f040 808f 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d2:	1b49      	subs	r1, r1, r5
 80003d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003d8:	fa1f f885 	uxth.w	r8, r5
 80003dc:	2701      	movs	r7, #1
 80003de:	fbb1 fcfe 	udiv	ip, r1, lr
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb08 f10c 	mul.w	r1, r8, ip
 80003f0:	4299      	cmp	r1, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f4:	18eb      	adds	r3, r5, r3
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4299      	cmp	r1, r3
 80003fe:	f200 80cd 	bhi.w	800059c <__udivmoddi4+0x2bc>
 8000402:	4684      	mov	ip, r0
 8000404:	1a59      	subs	r1, r3, r1
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000410:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x14c>
 800041c:	192c      	adds	r4, r5, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x14a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80b6 	bhi.w	8000596 <__udivmoddi4+0x2b6>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e79f      	b.n	8000376 <__udivmoddi4+0x96>
 8000436:	f1c7 0c20 	rsb	ip, r7, #32
 800043a:	40bb      	lsls	r3, r7
 800043c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000440:	ea4e 0e03 	orr.w	lr, lr, r3
 8000444:	fa01 f407 	lsl.w	r4, r1, r7
 8000448:	fa20 f50c 	lsr.w	r5, r0, ip
 800044c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000450:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000454:	4325      	orrs	r5, r4
 8000456:	fbb3 f9f8 	udiv	r9, r3, r8
 800045a:	0c2c      	lsrs	r4, r5, #16
 800045c:	fb08 3319 	mls	r3, r8, r9, r3
 8000460:	fa1f fa8e 	uxth.w	sl, lr
 8000464:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000468:	fb09 f40a 	mul.w	r4, r9, sl
 800046c:	429c      	cmp	r4, r3
 800046e:	fa02 f207 	lsl.w	r2, r2, r7
 8000472:	fa00 f107 	lsl.w	r1, r0, r7
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1e 0303 	adds.w	r3, lr, r3
 800047c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000480:	f080 8087 	bcs.w	8000592 <__udivmoddi4+0x2b2>
 8000484:	429c      	cmp	r4, r3
 8000486:	f240 8084 	bls.w	8000592 <__udivmoddi4+0x2b2>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4473      	add	r3, lr
 8000490:	1b1b      	subs	r3, r3, r4
 8000492:	b2ad      	uxth	r5, r5
 8000494:	fbb3 f0f8 	udiv	r0, r3, r8
 8000498:	fb08 3310 	mls	r3, r8, r0, r3
 800049c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004a4:	45a2      	cmp	sl, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80004b0:	d26b      	bcs.n	800058a <__udivmoddi4+0x2aa>
 80004b2:	45a2      	cmp	sl, r4
 80004b4:	d969      	bls.n	800058a <__udivmoddi4+0x2aa>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4474      	add	r4, lr
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	fba0 8902 	umull	r8, r9, r0, r2
 80004c2:	eba4 040a 	sub.w	r4, r4, sl
 80004c6:	454c      	cmp	r4, r9
 80004c8:	46c2      	mov	sl, r8
 80004ca:	464b      	mov	r3, r9
 80004cc:	d354      	bcc.n	8000578 <__udivmoddi4+0x298>
 80004ce:	d051      	beq.n	8000574 <__udivmoddi4+0x294>
 80004d0:	2e00      	cmp	r6, #0
 80004d2:	d069      	beq.n	80005a8 <__udivmoddi4+0x2c8>
 80004d4:	ebb1 050a 	subs.w	r5, r1, sl
 80004d8:	eb64 0403 	sbc.w	r4, r4, r3
 80004dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004e0:	40fd      	lsrs	r5, r7
 80004e2:	40fc      	lsrs	r4, r7
 80004e4:	ea4c 0505 	orr.w	r5, ip, r5
 80004e8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ec:	2700      	movs	r7, #0
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0xa0>
 80004f0:	f1c2 0320 	rsb	r3, r2, #32
 80004f4:	fa20 f703 	lsr.w	r7, r0, r3
 80004f8:	4095      	lsls	r5, r2
 80004fa:	fa01 f002 	lsl.w	r0, r1, r2
 80004fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000502:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000506:	4338      	orrs	r0, r7
 8000508:	0c01      	lsrs	r1, r0, #16
 800050a:	fbb3 f7fe 	udiv	r7, r3, lr
 800050e:	fa1f f885 	uxth.w	r8, r5
 8000512:	fb0e 3317 	mls	r3, lr, r7, r3
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb07 f308 	mul.w	r3, r7, r8
 800051e:	428b      	cmp	r3, r1
 8000520:	fa04 f402 	lsl.w	r4, r4, r2
 8000524:	d907      	bls.n	8000536 <__udivmoddi4+0x256>
 8000526:	1869      	adds	r1, r5, r1
 8000528:	f107 3cff 	add.w	ip, r7, #4294967295
 800052c:	d22f      	bcs.n	800058e <__udivmoddi4+0x2ae>
 800052e:	428b      	cmp	r3, r1
 8000530:	d92d      	bls.n	800058e <__udivmoddi4+0x2ae>
 8000532:	3f02      	subs	r7, #2
 8000534:	4429      	add	r1, r5
 8000536:	1acb      	subs	r3, r1, r3
 8000538:	b281      	uxth	r1, r0
 800053a:	fbb3 f0fe 	udiv	r0, r3, lr
 800053e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000542:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000546:	fb00 f308 	mul.w	r3, r0, r8
 800054a:	428b      	cmp	r3, r1
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x27e>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f100 3cff 	add.w	ip, r0, #4294967295
 8000554:	d217      	bcs.n	8000586 <__udivmoddi4+0x2a6>
 8000556:	428b      	cmp	r3, r1
 8000558:	d915      	bls.n	8000586 <__udivmoddi4+0x2a6>
 800055a:	3802      	subs	r0, #2
 800055c:	4429      	add	r1, r5
 800055e:	1ac9      	subs	r1, r1, r3
 8000560:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000564:	e73b      	b.n	80003de <__udivmoddi4+0xfe>
 8000566:	4637      	mov	r7, r6
 8000568:	4630      	mov	r0, r6
 800056a:	e709      	b.n	8000380 <__udivmoddi4+0xa0>
 800056c:	4607      	mov	r7, r0
 800056e:	e6e7      	b.n	8000340 <__udivmoddi4+0x60>
 8000570:	4618      	mov	r0, r3
 8000572:	e6fb      	b.n	800036c <__udivmoddi4+0x8c>
 8000574:	4541      	cmp	r1, r8
 8000576:	d2ab      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 8000578:	ebb8 0a02 	subs.w	sl, r8, r2
 800057c:	eb69 020e 	sbc.w	r2, r9, lr
 8000580:	3801      	subs	r0, #1
 8000582:	4613      	mov	r3, r2
 8000584:	e7a4      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000586:	4660      	mov	r0, ip
 8000588:	e7e9      	b.n	800055e <__udivmoddi4+0x27e>
 800058a:	4618      	mov	r0, r3
 800058c:	e795      	b.n	80004ba <__udivmoddi4+0x1da>
 800058e:	4667      	mov	r7, ip
 8000590:	e7d1      	b.n	8000536 <__udivmoddi4+0x256>
 8000592:	4681      	mov	r9, r0
 8000594:	e77c      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000596:	3802      	subs	r0, #2
 8000598:	442c      	add	r4, r5
 800059a:	e747      	b.n	800042c <__udivmoddi4+0x14c>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	442b      	add	r3, r5
 80005a2:	e72f      	b.n	8000404 <__udivmoddi4+0x124>
 80005a4:	4638      	mov	r0, r7
 80005a6:	e708      	b.n	80003ba <__udivmoddi4+0xda>
 80005a8:	4637      	mov	r7, r6
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0xa0>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005b4:	4b0e      	ldr	r3, [pc, #56]	; (80005f0 <HAL_Init+0x40>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a0d      	ldr	r2, [pc, #52]	; (80005f0 <HAL_Init+0x40>)
 80005ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005c0:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <HAL_Init+0x40>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a0a      	ldr	r2, [pc, #40]	; (80005f0 <HAL_Init+0x40>)
 80005c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005cc:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <HAL_Init+0x40>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a07      	ldr	r2, [pc, #28]	; (80005f0 <HAL_Init+0x40>)
 80005d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005d8:	2003      	movs	r0, #3
 80005da:	f000 f92f 	bl	800083c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005de:	2000      	movs	r0, #0
 80005e0:	f000 f808 	bl	80005f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005e4:	f002 f85e 	bl	80026a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005e8:	2300      	movs	r3, #0
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	40023c00 	.word	0x40023c00

080005f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005fc:	4b12      	ldr	r3, [pc, #72]	; (8000648 <HAL_InitTick+0x54>)
 80005fe:	681a      	ldr	r2, [r3, #0]
 8000600:	4b12      	ldr	r3, [pc, #72]	; (800064c <HAL_InitTick+0x58>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	4619      	mov	r1, r3
 8000606:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800060a:	fbb3 f3f1 	udiv	r3, r3, r1
 800060e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000612:	4618      	mov	r0, r3
 8000614:	f000 f939 	bl	800088a <HAL_SYSTICK_Config>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800061e:	2301      	movs	r3, #1
 8000620:	e00e      	b.n	8000640 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	2b0f      	cmp	r3, #15
 8000626:	d80a      	bhi.n	800063e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000628:	2200      	movs	r2, #0
 800062a:	6879      	ldr	r1, [r7, #4]
 800062c:	f04f 30ff 	mov.w	r0, #4294967295
 8000630:	f000 f90f 	bl	8000852 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000634:	4a06      	ldr	r2, [pc, #24]	; (8000650 <HAL_InitTick+0x5c>)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800063a:	2300      	movs	r3, #0
 800063c:	e000      	b.n	8000640 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800063e:	2301      	movs	r3, #1
}
 8000640:	4618      	mov	r0, r3
 8000642:	3708      	adds	r7, #8
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20000008 	.word	0x20000008
 800064c:	20000004 	.word	0x20000004
 8000650:	20000000 	.word	0x20000000

08000654 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000658:	4b06      	ldr	r3, [pc, #24]	; (8000674 <HAL_IncTick+0x20>)
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	461a      	mov	r2, r3
 800065e:	4b06      	ldr	r3, [pc, #24]	; (8000678 <HAL_IncTick+0x24>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	4413      	add	r3, r2
 8000664:	4a04      	ldr	r2, [pc, #16]	; (8000678 <HAL_IncTick+0x24>)
 8000666:	6013      	str	r3, [r2, #0]
}
 8000668:	bf00      	nop
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	20000004 	.word	0x20000004
 8000678:	20000098 	.word	0x20000098

0800067c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  return uwTick;
 8000680:	4b03      	ldr	r3, [pc, #12]	; (8000690 <HAL_GetTick+0x14>)
 8000682:	681b      	ldr	r3, [r3, #0]
}
 8000684:	4618      	mov	r0, r3
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	20000098 	.word	0x20000098

08000694 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b084      	sub	sp, #16
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800069c:	f7ff ffee 	bl	800067c <HAL_GetTick>
 80006a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006ac:	d005      	beq.n	80006ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006ae:	4b09      	ldr	r3, [pc, #36]	; (80006d4 <HAL_Delay+0x40>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	461a      	mov	r2, r3
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	4413      	add	r3, r2
 80006b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80006ba:	bf00      	nop
 80006bc:	f7ff ffde 	bl	800067c <HAL_GetTick>
 80006c0:	4602      	mov	r2, r0
 80006c2:	68bb      	ldr	r3, [r7, #8]
 80006c4:	1ad3      	subs	r3, r2, r3
 80006c6:	68fa      	ldr	r2, [r7, #12]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d8f7      	bhi.n	80006bc <HAL_Delay+0x28>
  {
  }
}
 80006cc:	bf00      	nop
 80006ce:	3710      	adds	r7, #16
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	20000004 	.word	0x20000004

080006d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006d8:	b480      	push	{r7}
 80006da:	b085      	sub	sp, #20
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	f003 0307 	and.w	r3, r3, #7
 80006e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006e8:	4b0c      	ldr	r3, [pc, #48]	; (800071c <__NVIC_SetPriorityGrouping+0x44>)
 80006ea:	68db      	ldr	r3, [r3, #12]
 80006ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ee:	68ba      	ldr	r2, [r7, #8]
 80006f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006f4:	4013      	ands	r3, r2
 80006f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006fc:	68bb      	ldr	r3, [r7, #8]
 80006fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000700:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000704:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000708:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800070a:	4a04      	ldr	r2, [pc, #16]	; (800071c <__NVIC_SetPriorityGrouping+0x44>)
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	60d3      	str	r3, [r2, #12]
}
 8000710:	bf00      	nop
 8000712:	3714      	adds	r7, #20
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr
 800071c:	e000ed00 	.word	0xe000ed00

08000720 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000724:	4b04      	ldr	r3, [pc, #16]	; (8000738 <__NVIC_GetPriorityGrouping+0x18>)
 8000726:	68db      	ldr	r3, [r3, #12]
 8000728:	0a1b      	lsrs	r3, r3, #8
 800072a:	f003 0307 	and.w	r3, r3, #7
}
 800072e:	4618      	mov	r0, r3
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr
 8000738:	e000ed00 	.word	0xe000ed00

0800073c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	6039      	str	r1, [r7, #0]
 8000746:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800074c:	2b00      	cmp	r3, #0
 800074e:	db0a      	blt.n	8000766 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	b2da      	uxtb	r2, r3
 8000754:	490c      	ldr	r1, [pc, #48]	; (8000788 <__NVIC_SetPriority+0x4c>)
 8000756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800075a:	0112      	lsls	r2, r2, #4
 800075c:	b2d2      	uxtb	r2, r2
 800075e:	440b      	add	r3, r1
 8000760:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000764:	e00a      	b.n	800077c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	b2da      	uxtb	r2, r3
 800076a:	4908      	ldr	r1, [pc, #32]	; (800078c <__NVIC_SetPriority+0x50>)
 800076c:	79fb      	ldrb	r3, [r7, #7]
 800076e:	f003 030f 	and.w	r3, r3, #15
 8000772:	3b04      	subs	r3, #4
 8000774:	0112      	lsls	r2, r2, #4
 8000776:	b2d2      	uxtb	r2, r2
 8000778:	440b      	add	r3, r1
 800077a:	761a      	strb	r2, [r3, #24]
}
 800077c:	bf00      	nop
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	e000e100 	.word	0xe000e100
 800078c:	e000ed00 	.word	0xe000ed00

08000790 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000790:	b480      	push	{r7}
 8000792:	b089      	sub	sp, #36	; 0x24
 8000794:	af00      	add	r7, sp, #0
 8000796:	60f8      	str	r0, [r7, #12]
 8000798:	60b9      	str	r1, [r7, #8]
 800079a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	f003 0307 	and.w	r3, r3, #7
 80007a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007a4:	69fb      	ldr	r3, [r7, #28]
 80007a6:	f1c3 0307 	rsb	r3, r3, #7
 80007aa:	2b04      	cmp	r3, #4
 80007ac:	bf28      	it	cs
 80007ae:	2304      	movcs	r3, #4
 80007b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007b2:	69fb      	ldr	r3, [r7, #28]
 80007b4:	3304      	adds	r3, #4
 80007b6:	2b06      	cmp	r3, #6
 80007b8:	d902      	bls.n	80007c0 <NVIC_EncodePriority+0x30>
 80007ba:	69fb      	ldr	r3, [r7, #28]
 80007bc:	3b03      	subs	r3, #3
 80007be:	e000      	b.n	80007c2 <NVIC_EncodePriority+0x32>
 80007c0:	2300      	movs	r3, #0
 80007c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007c4:	f04f 32ff 	mov.w	r2, #4294967295
 80007c8:	69bb      	ldr	r3, [r7, #24]
 80007ca:	fa02 f303 	lsl.w	r3, r2, r3
 80007ce:	43da      	mvns	r2, r3
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	401a      	ands	r2, r3
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007d8:	f04f 31ff 	mov.w	r1, #4294967295
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	fa01 f303 	lsl.w	r3, r1, r3
 80007e2:	43d9      	mvns	r1, r3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e8:	4313      	orrs	r3, r2
         );
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3724      	adds	r7, #36	; 0x24
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
	...

080007f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	3b01      	subs	r3, #1
 8000804:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000808:	d301      	bcc.n	800080e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800080a:	2301      	movs	r3, #1
 800080c:	e00f      	b.n	800082e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800080e:	4a0a      	ldr	r2, [pc, #40]	; (8000838 <SysTick_Config+0x40>)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	3b01      	subs	r3, #1
 8000814:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000816:	210f      	movs	r1, #15
 8000818:	f04f 30ff 	mov.w	r0, #4294967295
 800081c:	f7ff ff8e 	bl	800073c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000820:	4b05      	ldr	r3, [pc, #20]	; (8000838 <SysTick_Config+0x40>)
 8000822:	2200      	movs	r2, #0
 8000824:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000826:	4b04      	ldr	r3, [pc, #16]	; (8000838 <SysTick_Config+0x40>)
 8000828:	2207      	movs	r2, #7
 800082a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800082c:	2300      	movs	r3, #0
}
 800082e:	4618      	mov	r0, r3
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	e000e010 	.word	0xe000e010

0800083c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000844:	6878      	ldr	r0, [r7, #4]
 8000846:	f7ff ff47 	bl	80006d8 <__NVIC_SetPriorityGrouping>
}
 800084a:	bf00      	nop
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}

08000852 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000852:	b580      	push	{r7, lr}
 8000854:	b086      	sub	sp, #24
 8000856:	af00      	add	r7, sp, #0
 8000858:	4603      	mov	r3, r0
 800085a:	60b9      	str	r1, [r7, #8]
 800085c:	607a      	str	r2, [r7, #4]
 800085e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000860:	2300      	movs	r3, #0
 8000862:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000864:	f7ff ff5c 	bl	8000720 <__NVIC_GetPriorityGrouping>
 8000868:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800086a:	687a      	ldr	r2, [r7, #4]
 800086c:	68b9      	ldr	r1, [r7, #8]
 800086e:	6978      	ldr	r0, [r7, #20]
 8000870:	f7ff ff8e 	bl	8000790 <NVIC_EncodePriority>
 8000874:	4602      	mov	r2, r0
 8000876:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800087a:	4611      	mov	r1, r2
 800087c:	4618      	mov	r0, r3
 800087e:	f7ff ff5d 	bl	800073c <__NVIC_SetPriority>
}
 8000882:	bf00      	nop
 8000884:	3718      	adds	r7, #24
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}

0800088a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800088a:	b580      	push	{r7, lr}
 800088c:	b082      	sub	sp, #8
 800088e:	af00      	add	r7, sp, #0
 8000890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000892:	6878      	ldr	r0, [r7, #4]
 8000894:	f7ff ffb0 	bl	80007f8 <SysTick_Config>
 8000898:	4603      	mov	r3, r0
}
 800089a:	4618      	mov	r0, r3
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
	...

080008a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b089      	sub	sp, #36	; 0x24
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80008ae:	2300      	movs	r3, #0
 80008b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80008b2:	2300      	movs	r3, #0
 80008b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80008b6:	2300      	movs	r3, #0
 80008b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008ba:	2300      	movs	r3, #0
 80008bc:	61fb      	str	r3, [r7, #28]
 80008be:	e165      	b.n	8000b8c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80008c0:	2201      	movs	r2, #1
 80008c2:	69fb      	ldr	r3, [r7, #28]
 80008c4:	fa02 f303 	lsl.w	r3, r2, r3
 80008c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	697a      	ldr	r2, [r7, #20]
 80008d0:	4013      	ands	r3, r2
 80008d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80008d4:	693a      	ldr	r2, [r7, #16]
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	429a      	cmp	r2, r3
 80008da:	f040 8154 	bne.w	8000b86 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	685b      	ldr	r3, [r3, #4]
 80008e2:	2b02      	cmp	r3, #2
 80008e4:	d003      	beq.n	80008ee <HAL_GPIO_Init+0x4a>
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	685b      	ldr	r3, [r3, #4]
 80008ea:	2b12      	cmp	r3, #18
 80008ec:	d123      	bne.n	8000936 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80008ee:	69fb      	ldr	r3, [r7, #28]
 80008f0:	08da      	lsrs	r2, r3, #3
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	3208      	adds	r2, #8
 80008f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80008fc:	69fb      	ldr	r3, [r7, #28]
 80008fe:	f003 0307 	and.w	r3, r3, #7
 8000902:	009b      	lsls	r3, r3, #2
 8000904:	220f      	movs	r2, #15
 8000906:	fa02 f303 	lsl.w	r3, r2, r3
 800090a:	43db      	mvns	r3, r3
 800090c:	69ba      	ldr	r2, [r7, #24]
 800090e:	4013      	ands	r3, r2
 8000910:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	691a      	ldr	r2, [r3, #16]
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	f003 0307 	and.w	r3, r3, #7
 800091c:	009b      	lsls	r3, r3, #2
 800091e:	fa02 f303 	lsl.w	r3, r2, r3
 8000922:	69ba      	ldr	r2, [r7, #24]
 8000924:	4313      	orrs	r3, r2
 8000926:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000928:	69fb      	ldr	r3, [r7, #28]
 800092a:	08da      	lsrs	r2, r3, #3
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	3208      	adds	r2, #8
 8000930:	69b9      	ldr	r1, [r7, #24]
 8000932:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800093c:	69fb      	ldr	r3, [r7, #28]
 800093e:	005b      	lsls	r3, r3, #1
 8000940:	2203      	movs	r2, #3
 8000942:	fa02 f303 	lsl.w	r3, r2, r3
 8000946:	43db      	mvns	r3, r3
 8000948:	69ba      	ldr	r2, [r7, #24]
 800094a:	4013      	ands	r3, r2
 800094c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	685b      	ldr	r3, [r3, #4]
 8000952:	f003 0203 	and.w	r2, r3, #3
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	005b      	lsls	r3, r3, #1
 800095a:	fa02 f303 	lsl.w	r3, r2, r3
 800095e:	69ba      	ldr	r2, [r7, #24]
 8000960:	4313      	orrs	r3, r2
 8000962:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	69ba      	ldr	r2, [r7, #24]
 8000968:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	2b01      	cmp	r3, #1
 8000970:	d00b      	beq.n	800098a <HAL_GPIO_Init+0xe6>
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	2b02      	cmp	r3, #2
 8000978:	d007      	beq.n	800098a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800097e:	2b11      	cmp	r3, #17
 8000980:	d003      	beq.n	800098a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	685b      	ldr	r3, [r3, #4]
 8000986:	2b12      	cmp	r3, #18
 8000988:	d130      	bne.n	80009ec <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	689b      	ldr	r3, [r3, #8]
 800098e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000990:	69fb      	ldr	r3, [r7, #28]
 8000992:	005b      	lsls	r3, r3, #1
 8000994:	2203      	movs	r2, #3
 8000996:	fa02 f303 	lsl.w	r3, r2, r3
 800099a:	43db      	mvns	r3, r3
 800099c:	69ba      	ldr	r2, [r7, #24]
 800099e:	4013      	ands	r3, r2
 80009a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	68da      	ldr	r2, [r3, #12]
 80009a6:	69fb      	ldr	r3, [r7, #28]
 80009a8:	005b      	lsls	r3, r3, #1
 80009aa:	fa02 f303 	lsl.w	r3, r2, r3
 80009ae:	69ba      	ldr	r2, [r7, #24]
 80009b0:	4313      	orrs	r3, r2
 80009b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	69ba      	ldr	r2, [r7, #24]
 80009b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009c0:	2201      	movs	r2, #1
 80009c2:	69fb      	ldr	r3, [r7, #28]
 80009c4:	fa02 f303 	lsl.w	r3, r2, r3
 80009c8:	43db      	mvns	r3, r3
 80009ca:	69ba      	ldr	r2, [r7, #24]
 80009cc:	4013      	ands	r3, r2
 80009ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	091b      	lsrs	r3, r3, #4
 80009d6:	f003 0201 	and.w	r2, r3, #1
 80009da:	69fb      	ldr	r3, [r7, #28]
 80009dc:	fa02 f303 	lsl.w	r3, r2, r3
 80009e0:	69ba      	ldr	r2, [r7, #24]
 80009e2:	4313      	orrs	r3, r2
 80009e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	69ba      	ldr	r2, [r7, #24]
 80009ea:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	68db      	ldr	r3, [r3, #12]
 80009f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80009f2:	69fb      	ldr	r3, [r7, #28]
 80009f4:	005b      	lsls	r3, r3, #1
 80009f6:	2203      	movs	r2, #3
 80009f8:	fa02 f303 	lsl.w	r3, r2, r3
 80009fc:	43db      	mvns	r3, r3
 80009fe:	69ba      	ldr	r2, [r7, #24]
 8000a00:	4013      	ands	r3, r2
 8000a02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	689a      	ldr	r2, [r3, #8]
 8000a08:	69fb      	ldr	r3, [r7, #28]
 8000a0a:	005b      	lsls	r3, r3, #1
 8000a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a10:	69ba      	ldr	r2, [r7, #24]
 8000a12:	4313      	orrs	r3, r2
 8000a14:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	69ba      	ldr	r2, [r7, #24]
 8000a1a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	685b      	ldr	r3, [r3, #4]
 8000a20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	f000 80ae 	beq.w	8000b86 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	4b5c      	ldr	r3, [pc, #368]	; (8000ba0 <HAL_GPIO_Init+0x2fc>)
 8000a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a32:	4a5b      	ldr	r2, [pc, #364]	; (8000ba0 <HAL_GPIO_Init+0x2fc>)
 8000a34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a38:	6453      	str	r3, [r2, #68]	; 0x44
 8000a3a:	4b59      	ldr	r3, [pc, #356]	; (8000ba0 <HAL_GPIO_Init+0x2fc>)
 8000a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a46:	4a57      	ldr	r2, [pc, #348]	; (8000ba4 <HAL_GPIO_Init+0x300>)
 8000a48:	69fb      	ldr	r3, [r7, #28]
 8000a4a:	089b      	lsrs	r3, r3, #2
 8000a4c:	3302      	adds	r3, #2
 8000a4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a54:	69fb      	ldr	r3, [r7, #28]
 8000a56:	f003 0303 	and.w	r3, r3, #3
 8000a5a:	009b      	lsls	r3, r3, #2
 8000a5c:	220f      	movs	r2, #15
 8000a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a62:	43db      	mvns	r3, r3
 8000a64:	69ba      	ldr	r2, [r7, #24]
 8000a66:	4013      	ands	r3, r2
 8000a68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	4a4e      	ldr	r2, [pc, #312]	; (8000ba8 <HAL_GPIO_Init+0x304>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d025      	beq.n	8000abe <HAL_GPIO_Init+0x21a>
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	4a4d      	ldr	r2, [pc, #308]	; (8000bac <HAL_GPIO_Init+0x308>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d01f      	beq.n	8000aba <HAL_GPIO_Init+0x216>
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4a4c      	ldr	r2, [pc, #304]	; (8000bb0 <HAL_GPIO_Init+0x30c>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d019      	beq.n	8000ab6 <HAL_GPIO_Init+0x212>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4a4b      	ldr	r2, [pc, #300]	; (8000bb4 <HAL_GPIO_Init+0x310>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d013      	beq.n	8000ab2 <HAL_GPIO_Init+0x20e>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4a4a      	ldr	r2, [pc, #296]	; (8000bb8 <HAL_GPIO_Init+0x314>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d00d      	beq.n	8000aae <HAL_GPIO_Init+0x20a>
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4a49      	ldr	r2, [pc, #292]	; (8000bbc <HAL_GPIO_Init+0x318>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d007      	beq.n	8000aaa <HAL_GPIO_Init+0x206>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	4a48      	ldr	r2, [pc, #288]	; (8000bc0 <HAL_GPIO_Init+0x31c>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d101      	bne.n	8000aa6 <HAL_GPIO_Init+0x202>
 8000aa2:	2306      	movs	r3, #6
 8000aa4:	e00c      	b.n	8000ac0 <HAL_GPIO_Init+0x21c>
 8000aa6:	2307      	movs	r3, #7
 8000aa8:	e00a      	b.n	8000ac0 <HAL_GPIO_Init+0x21c>
 8000aaa:	2305      	movs	r3, #5
 8000aac:	e008      	b.n	8000ac0 <HAL_GPIO_Init+0x21c>
 8000aae:	2304      	movs	r3, #4
 8000ab0:	e006      	b.n	8000ac0 <HAL_GPIO_Init+0x21c>
 8000ab2:	2303      	movs	r3, #3
 8000ab4:	e004      	b.n	8000ac0 <HAL_GPIO_Init+0x21c>
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	e002      	b.n	8000ac0 <HAL_GPIO_Init+0x21c>
 8000aba:	2301      	movs	r3, #1
 8000abc:	e000      	b.n	8000ac0 <HAL_GPIO_Init+0x21c>
 8000abe:	2300      	movs	r3, #0
 8000ac0:	69fa      	ldr	r2, [r7, #28]
 8000ac2:	f002 0203 	and.w	r2, r2, #3
 8000ac6:	0092      	lsls	r2, r2, #2
 8000ac8:	4093      	lsls	r3, r2
 8000aca:	69ba      	ldr	r2, [r7, #24]
 8000acc:	4313      	orrs	r3, r2
 8000ace:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ad0:	4934      	ldr	r1, [pc, #208]	; (8000ba4 <HAL_GPIO_Init+0x300>)
 8000ad2:	69fb      	ldr	r3, [r7, #28]
 8000ad4:	089b      	lsrs	r3, r3, #2
 8000ad6:	3302      	adds	r3, #2
 8000ad8:	69ba      	ldr	r2, [r7, #24]
 8000ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ade:	4b39      	ldr	r3, [pc, #228]	; (8000bc4 <HAL_GPIO_Init+0x320>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ae4:	693b      	ldr	r3, [r7, #16]
 8000ae6:	43db      	mvns	r3, r3
 8000ae8:	69ba      	ldr	r2, [r7, #24]
 8000aea:	4013      	ands	r3, r2
 8000aec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d003      	beq.n	8000b02 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000afa:	69ba      	ldr	r2, [r7, #24]
 8000afc:	693b      	ldr	r3, [r7, #16]
 8000afe:	4313      	orrs	r3, r2
 8000b00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000b02:	4a30      	ldr	r2, [pc, #192]	; (8000bc4 <HAL_GPIO_Init+0x320>)
 8000b04:	69bb      	ldr	r3, [r7, #24]
 8000b06:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000b08:	4b2e      	ldr	r3, [pc, #184]	; (8000bc4 <HAL_GPIO_Init+0x320>)
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b0e:	693b      	ldr	r3, [r7, #16]
 8000b10:	43db      	mvns	r3, r3
 8000b12:	69ba      	ldr	r2, [r7, #24]
 8000b14:	4013      	ands	r3, r2
 8000b16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d003      	beq.n	8000b2c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000b24:	69ba      	ldr	r2, [r7, #24]
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000b2c:	4a25      	ldr	r2, [pc, #148]	; (8000bc4 <HAL_GPIO_Init+0x320>)
 8000b2e:	69bb      	ldr	r3, [r7, #24]
 8000b30:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b32:	4b24      	ldr	r3, [pc, #144]	; (8000bc4 <HAL_GPIO_Init+0x320>)
 8000b34:	689b      	ldr	r3, [r3, #8]
 8000b36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b38:	693b      	ldr	r3, [r7, #16]
 8000b3a:	43db      	mvns	r3, r3
 8000b3c:	69ba      	ldr	r2, [r7, #24]
 8000b3e:	4013      	ands	r3, r2
 8000b40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000b4e:	69ba      	ldr	r2, [r7, #24]
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	4313      	orrs	r3, r2
 8000b54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000b56:	4a1b      	ldr	r2, [pc, #108]	; (8000bc4 <HAL_GPIO_Init+0x320>)
 8000b58:	69bb      	ldr	r3, [r7, #24]
 8000b5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b5c:	4b19      	ldr	r3, [pc, #100]	; (8000bc4 <HAL_GPIO_Init+0x320>)
 8000b5e:	68db      	ldr	r3, [r3, #12]
 8000b60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	43db      	mvns	r3, r3
 8000b66:	69ba      	ldr	r2, [r7, #24]
 8000b68:	4013      	ands	r3, r2
 8000b6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d003      	beq.n	8000b80 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000b78:	69ba      	ldr	r2, [r7, #24]
 8000b7a:	693b      	ldr	r3, [r7, #16]
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000b80:	4a10      	ldr	r2, [pc, #64]	; (8000bc4 <HAL_GPIO_Init+0x320>)
 8000b82:	69bb      	ldr	r3, [r7, #24]
 8000b84:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b86:	69fb      	ldr	r3, [r7, #28]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	61fb      	str	r3, [r7, #28]
 8000b8c:	69fb      	ldr	r3, [r7, #28]
 8000b8e:	2b0f      	cmp	r3, #15
 8000b90:	f67f ae96 	bls.w	80008c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b94:	bf00      	nop
 8000b96:	3724      	adds	r7, #36	; 0x24
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	40023800 	.word	0x40023800
 8000ba4:	40013800 	.word	0x40013800
 8000ba8:	40020000 	.word	0x40020000
 8000bac:	40020400 	.word	0x40020400
 8000bb0:	40020800 	.word	0x40020800
 8000bb4:	40020c00 	.word	0x40020c00
 8000bb8:	40021000 	.word	0x40021000
 8000bbc:	40021400 	.word	0x40021400
 8000bc0:	40021800 	.word	0x40021800
 8000bc4:	40013c00 	.word	0x40013c00

08000bc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	807b      	strh	r3, [r7, #2]
 8000bd4:	4613      	mov	r3, r2
 8000bd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000bd8:	787b      	ldrb	r3, [r7, #1]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d003      	beq.n	8000be6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bde:	887a      	ldrh	r2, [r7, #2]
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000be4:	e003      	b.n	8000bee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000be6:	887b      	ldrh	r3, [r7, #2]
 8000be8:	041a      	lsls	r2, r3, #16
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	619a      	str	r2, [r3, #24]
}
 8000bee:	bf00      	nop
 8000bf0:	370c      	adds	r7, #12
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
	...

08000bfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d101      	bne.n	8000c10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	e0ca      	b.n	8000da6 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c10:	4b67      	ldr	r3, [pc, #412]	; (8000db0 <HAL_RCC_ClockConfig+0x1b4>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f003 030f 	and.w	r3, r3, #15
 8000c18:	683a      	ldr	r2, [r7, #0]
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d90c      	bls.n	8000c38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c1e:	4b64      	ldr	r3, [pc, #400]	; (8000db0 <HAL_RCC_ClockConfig+0x1b4>)
 8000c20:	683a      	ldr	r2, [r7, #0]
 8000c22:	b2d2      	uxtb	r2, r2
 8000c24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c26:	4b62      	ldr	r3, [pc, #392]	; (8000db0 <HAL_RCC_ClockConfig+0x1b4>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f003 030f 	and.w	r3, r3, #15
 8000c2e:	683a      	ldr	r2, [r7, #0]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d001      	beq.n	8000c38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000c34:	2301      	movs	r3, #1
 8000c36:	e0b6      	b.n	8000da6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f003 0302 	and.w	r3, r3, #2
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d020      	beq.n	8000c86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f003 0304 	and.w	r3, r3, #4
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d005      	beq.n	8000c5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c50:	4b58      	ldr	r3, [pc, #352]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c52:	689b      	ldr	r3, [r3, #8]
 8000c54:	4a57      	ldr	r2, [pc, #348]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c56:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000c5a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f003 0308 	and.w	r3, r3, #8
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d005      	beq.n	8000c74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c68:	4b52      	ldr	r3, [pc, #328]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c6a:	689b      	ldr	r3, [r3, #8]
 8000c6c:	4a51      	ldr	r2, [pc, #324]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c6e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000c72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c74:	4b4f      	ldr	r3, [pc, #316]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c76:	689b      	ldr	r3, [r3, #8]
 8000c78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	689b      	ldr	r3, [r3, #8]
 8000c80:	494c      	ldr	r1, [pc, #304]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c82:	4313      	orrs	r3, r2
 8000c84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f003 0301 	and.w	r3, r3, #1
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d044      	beq.n	8000d1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d107      	bne.n	8000caa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c9a:	4b46      	ldr	r3, [pc, #280]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d119      	bne.n	8000cda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e07d      	b.n	8000da6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	d003      	beq.n	8000cba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000cb6:	2b03      	cmp	r3, #3
 8000cb8:	d107      	bne.n	8000cca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cba:	4b3e      	ldr	r3, [pc, #248]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d109      	bne.n	8000cda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	e06d      	b.n	8000da6 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cca:	4b3a      	ldr	r3, [pc, #232]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f003 0302 	and.w	r3, r3, #2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d101      	bne.n	8000cda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e065      	b.n	8000da6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cda:	4b36      	ldr	r3, [pc, #216]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000cdc:	689b      	ldr	r3, [r3, #8]
 8000cde:	f023 0203 	bic.w	r2, r3, #3
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	4933      	ldr	r1, [pc, #204]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000cec:	f7ff fcc6 	bl	800067c <HAL_GetTick>
 8000cf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000cf2:	e00a      	b.n	8000d0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cf4:	f7ff fcc2 	bl	800067c <HAL_GetTick>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d901      	bls.n	8000d0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d06:	2303      	movs	r3, #3
 8000d08:	e04d      	b.n	8000da6 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d0a:	4b2a      	ldr	r3, [pc, #168]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d0c:	689b      	ldr	r3, [r3, #8]
 8000d0e:	f003 020c 	and.w	r2, r3, #12
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d1eb      	bne.n	8000cf4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000d1c:	4b24      	ldr	r3, [pc, #144]	; (8000db0 <HAL_RCC_ClockConfig+0x1b4>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f003 030f 	and.w	r3, r3, #15
 8000d24:	683a      	ldr	r2, [r7, #0]
 8000d26:	429a      	cmp	r2, r3
 8000d28:	d20c      	bcs.n	8000d44 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d2a:	4b21      	ldr	r3, [pc, #132]	; (8000db0 <HAL_RCC_ClockConfig+0x1b4>)
 8000d2c:	683a      	ldr	r2, [r7, #0]
 8000d2e:	b2d2      	uxtb	r2, r2
 8000d30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d32:	4b1f      	ldr	r3, [pc, #124]	; (8000db0 <HAL_RCC_ClockConfig+0x1b4>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f003 030f 	and.w	r3, r3, #15
 8000d3a:	683a      	ldr	r2, [r7, #0]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d001      	beq.n	8000d44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8000d40:	2301      	movs	r3, #1
 8000d42:	e030      	b.n	8000da6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	f003 0304 	and.w	r3, r3, #4
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d008      	beq.n	8000d62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d50:	4b18      	ldr	r3, [pc, #96]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d52:	689b      	ldr	r3, [r3, #8]
 8000d54:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	4915      	ldr	r1, [pc, #84]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f003 0308 	and.w	r3, r3, #8
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d009      	beq.n	8000d82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000d6e:	4b11      	ldr	r3, [pc, #68]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d70:	689b      	ldr	r3, [r3, #8]
 8000d72:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	691b      	ldr	r3, [r3, #16]
 8000d7a:	00db      	lsls	r3, r3, #3
 8000d7c:	490d      	ldr	r1, [pc, #52]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d82:	f000 f851 	bl	8000e28 <HAL_RCC_GetSysClockFreq>
 8000d86:	4601      	mov	r1, r0
 8000d88:	4b0a      	ldr	r3, [pc, #40]	; (8000db4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d8a:	689b      	ldr	r3, [r3, #8]
 8000d8c:	091b      	lsrs	r3, r3, #4
 8000d8e:	f003 030f 	and.w	r3, r3, #15
 8000d92:	4a09      	ldr	r2, [pc, #36]	; (8000db8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d94:	5cd3      	ldrb	r3, [r2, r3]
 8000d96:	fa21 f303 	lsr.w	r3, r1, r3
 8000d9a:	4a08      	ldr	r2, [pc, #32]	; (8000dbc <HAL_RCC_ClockConfig+0x1c0>)
 8000d9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8000d9e:	2000      	movs	r0, #0
 8000da0:	f7ff fc28 	bl	80005f4 <HAL_InitTick>

  return HAL_OK;
 8000da4:	2300      	movs	r3, #0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3710      	adds	r7, #16
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	40023c00 	.word	0x40023c00
 8000db4:	40023800 	.word	0x40023800
 8000db8:	0800329c 	.word	0x0800329c
 8000dbc:	20000008 	.word	0x20000008

08000dc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000dc4:	4b03      	ldr	r3, [pc, #12]	; (8000dd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	20000008 	.word	0x20000008

08000dd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000ddc:	f7ff fff0 	bl	8000dc0 <HAL_RCC_GetHCLKFreq>
 8000de0:	4601      	mov	r1, r0
 8000de2:	4b05      	ldr	r3, [pc, #20]	; (8000df8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	0a9b      	lsrs	r3, r3, #10
 8000de8:	f003 0307 	and.w	r3, r3, #7
 8000dec:	4a03      	ldr	r2, [pc, #12]	; (8000dfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8000dee:	5cd3      	ldrb	r3, [r2, r3]
 8000df0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40023800 	.word	0x40023800
 8000dfc:	080032ac 	.word	0x080032ac

08000e00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000e04:	f7ff ffdc 	bl	8000dc0 <HAL_RCC_GetHCLKFreq>
 8000e08:	4601      	mov	r1, r0
 8000e0a:	4b05      	ldr	r3, [pc, #20]	; (8000e20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000e0c:	689b      	ldr	r3, [r3, #8]
 8000e0e:	0b5b      	lsrs	r3, r3, #13
 8000e10:	f003 0307 	and.w	r3, r3, #7
 8000e14:	4a03      	ldr	r2, [pc, #12]	; (8000e24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000e16:	5cd3      	ldrb	r3, [r2, r3]
 8000e18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	40023800 	.word	0x40023800
 8000e24:	080032ac 	.word	0x080032ac

08000e28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e2a:	b087      	sub	sp, #28
 8000e2c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8000e36:	2300      	movs	r3, #0
 8000e38:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000e42:	4b9f      	ldr	r3, [pc, #636]	; (80010c0 <HAL_RCC_GetSysClockFreq+0x298>)
 8000e44:	689b      	ldr	r3, [r3, #8]
 8000e46:	f003 030c 	and.w	r3, r3, #12
 8000e4a:	2b0c      	cmp	r3, #12
 8000e4c:	f200 8130 	bhi.w	80010b0 <HAL_RCC_GetSysClockFreq+0x288>
 8000e50:	a201      	add	r2, pc, #4	; (adr r2, 8000e58 <HAL_RCC_GetSysClockFreq+0x30>)
 8000e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e56:	bf00      	nop
 8000e58:	08000e8d 	.word	0x08000e8d
 8000e5c:	080010b1 	.word	0x080010b1
 8000e60:	080010b1 	.word	0x080010b1
 8000e64:	080010b1 	.word	0x080010b1
 8000e68:	08000e93 	.word	0x08000e93
 8000e6c:	080010b1 	.word	0x080010b1
 8000e70:	080010b1 	.word	0x080010b1
 8000e74:	080010b1 	.word	0x080010b1
 8000e78:	08000e99 	.word	0x08000e99
 8000e7c:	080010b1 	.word	0x080010b1
 8000e80:	080010b1 	.word	0x080010b1
 8000e84:	080010b1 	.word	0x080010b1
 8000e88:	08000fa7 	.word	0x08000fa7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000e8c:	4b8d      	ldr	r3, [pc, #564]	; (80010c4 <HAL_RCC_GetSysClockFreq+0x29c>)
 8000e8e:	613b      	str	r3, [r7, #16]
       break;
 8000e90:	e111      	b.n	80010b6 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000e92:	4b8d      	ldr	r3, [pc, #564]	; (80010c8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8000e94:	613b      	str	r3, [r7, #16]
      break;
 8000e96:	e10e      	b.n	80010b6 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000e98:	4b89      	ldr	r3, [pc, #548]	; (80010c0 <HAL_RCC_GetSysClockFreq+0x298>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000ea0:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000ea2:	4b87      	ldr	r3, [pc, #540]	; (80010c0 <HAL_RCC_GetSysClockFreq+0x298>)
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d023      	beq.n	8000ef6 <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000eae:	4b84      	ldr	r3, [pc, #528]	; (80010c0 <HAL_RCC_GetSysClockFreq+0x298>)
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	099b      	lsrs	r3, r3, #6
 8000eb4:	f04f 0400 	mov.w	r4, #0
 8000eb8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000ebc:	f04f 0200 	mov.w	r2, #0
 8000ec0:	ea03 0501 	and.w	r5, r3, r1
 8000ec4:	ea04 0602 	and.w	r6, r4, r2
 8000ec8:	4a7f      	ldr	r2, [pc, #508]	; (80010c8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8000eca:	fb02 f106 	mul.w	r1, r2, r6
 8000ece:	2200      	movs	r2, #0
 8000ed0:	fb02 f205 	mul.w	r2, r2, r5
 8000ed4:	440a      	add	r2, r1
 8000ed6:	497c      	ldr	r1, [pc, #496]	; (80010c8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8000ed8:	fba5 0101 	umull	r0, r1, r5, r1
 8000edc:	1853      	adds	r3, r2, r1
 8000ede:	4619      	mov	r1, r3
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	f04f 0400 	mov.w	r4, #0
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	4623      	mov	r3, r4
 8000eea:	f7ff f9e1 	bl	80002b0 <__aeabi_uldivmod>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	460c      	mov	r4, r1
 8000ef2:	617b      	str	r3, [r7, #20]
 8000ef4:	e049      	b.n	8000f8a <HAL_RCC_GetSysClockFreq+0x162>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ef6:	4b72      	ldr	r3, [pc, #456]	; (80010c0 <HAL_RCC_GetSysClockFreq+0x298>)
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	099b      	lsrs	r3, r3, #6
 8000efc:	f04f 0400 	mov.w	r4, #0
 8000f00:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000f04:	f04f 0200 	mov.w	r2, #0
 8000f08:	ea03 0501 	and.w	r5, r3, r1
 8000f0c:	ea04 0602 	and.w	r6, r4, r2
 8000f10:	4629      	mov	r1, r5
 8000f12:	4632      	mov	r2, r6
 8000f14:	f04f 0300 	mov.w	r3, #0
 8000f18:	f04f 0400 	mov.w	r4, #0
 8000f1c:	0154      	lsls	r4, r2, #5
 8000f1e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000f22:	014b      	lsls	r3, r1, #5
 8000f24:	4619      	mov	r1, r3
 8000f26:	4622      	mov	r2, r4
 8000f28:	1b49      	subs	r1, r1, r5
 8000f2a:	eb62 0206 	sbc.w	r2, r2, r6
 8000f2e:	f04f 0300 	mov.w	r3, #0
 8000f32:	f04f 0400 	mov.w	r4, #0
 8000f36:	0194      	lsls	r4, r2, #6
 8000f38:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8000f3c:	018b      	lsls	r3, r1, #6
 8000f3e:	1a5b      	subs	r3, r3, r1
 8000f40:	eb64 0402 	sbc.w	r4, r4, r2
 8000f44:	f04f 0100 	mov.w	r1, #0
 8000f48:	f04f 0200 	mov.w	r2, #0
 8000f4c:	00e2      	lsls	r2, r4, #3
 8000f4e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8000f52:	00d9      	lsls	r1, r3, #3
 8000f54:	460b      	mov	r3, r1
 8000f56:	4614      	mov	r4, r2
 8000f58:	195b      	adds	r3, r3, r5
 8000f5a:	eb44 0406 	adc.w	r4, r4, r6
 8000f5e:	f04f 0100 	mov.w	r1, #0
 8000f62:	f04f 0200 	mov.w	r2, #0
 8000f66:	02a2      	lsls	r2, r4, #10
 8000f68:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8000f6c:	0299      	lsls	r1, r3, #10
 8000f6e:	460b      	mov	r3, r1
 8000f70:	4614      	mov	r4, r2
 8000f72:	4618      	mov	r0, r3
 8000f74:	4621      	mov	r1, r4
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	f04f 0400 	mov.w	r4, #0
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	4623      	mov	r3, r4
 8000f80:	f7ff f996 	bl	80002b0 <__aeabi_uldivmod>
 8000f84:	4603      	mov	r3, r0
 8000f86:	460c      	mov	r4, r1
 8000f88:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000f8a:	4b4d      	ldr	r3, [pc, #308]	; (80010c0 <HAL_RCC_GetSysClockFreq+0x298>)
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	0c1b      	lsrs	r3, r3, #16
 8000f90:	f003 0303 	and.w	r3, r3, #3
 8000f94:	3301      	adds	r3, #1
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8000f9a:	697a      	ldr	r2, [r7, #20]
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fa2:	613b      	str	r3, [r7, #16]
      break;
 8000fa4:	e087      	b.n	80010b6 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000fa6:	4b46      	ldr	r3, [pc, #280]	; (80010c0 <HAL_RCC_GetSysClockFreq+0x298>)
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000fae:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000fb0:	4b43      	ldr	r3, [pc, #268]	; (80010c0 <HAL_RCC_GetSysClockFreq+0x298>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d023      	beq.n	8001004 <HAL_RCC_GetSysClockFreq+0x1dc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000fbc:	4b40      	ldr	r3, [pc, #256]	; (80010c0 <HAL_RCC_GetSysClockFreq+0x298>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	099b      	lsrs	r3, r3, #6
 8000fc2:	f04f 0400 	mov.w	r4, #0
 8000fc6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000fca:	f04f 0200 	mov.w	r2, #0
 8000fce:	ea03 0501 	and.w	r5, r3, r1
 8000fd2:	ea04 0602 	and.w	r6, r4, r2
 8000fd6:	4a3c      	ldr	r2, [pc, #240]	; (80010c8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8000fd8:	fb02 f106 	mul.w	r1, r2, r6
 8000fdc:	2200      	movs	r2, #0
 8000fde:	fb02 f205 	mul.w	r2, r2, r5
 8000fe2:	440a      	add	r2, r1
 8000fe4:	4938      	ldr	r1, [pc, #224]	; (80010c8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8000fe6:	fba5 0101 	umull	r0, r1, r5, r1
 8000fea:	1853      	adds	r3, r2, r1
 8000fec:	4619      	mov	r1, r3
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	f04f 0400 	mov.w	r4, #0
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4623      	mov	r3, r4
 8000ff8:	f7ff f95a 	bl	80002b0 <__aeabi_uldivmod>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	460c      	mov	r4, r1
 8001000:	617b      	str	r3, [r7, #20]
 8001002:	e049      	b.n	8001098 <HAL_RCC_GetSysClockFreq+0x270>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001004:	4b2e      	ldr	r3, [pc, #184]	; (80010c0 <HAL_RCC_GetSysClockFreq+0x298>)
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	099b      	lsrs	r3, r3, #6
 800100a:	f04f 0400 	mov.w	r4, #0
 800100e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001012:	f04f 0200 	mov.w	r2, #0
 8001016:	ea03 0501 	and.w	r5, r3, r1
 800101a:	ea04 0602 	and.w	r6, r4, r2
 800101e:	4629      	mov	r1, r5
 8001020:	4632      	mov	r2, r6
 8001022:	f04f 0300 	mov.w	r3, #0
 8001026:	f04f 0400 	mov.w	r4, #0
 800102a:	0154      	lsls	r4, r2, #5
 800102c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001030:	014b      	lsls	r3, r1, #5
 8001032:	4619      	mov	r1, r3
 8001034:	4622      	mov	r2, r4
 8001036:	1b49      	subs	r1, r1, r5
 8001038:	eb62 0206 	sbc.w	r2, r2, r6
 800103c:	f04f 0300 	mov.w	r3, #0
 8001040:	f04f 0400 	mov.w	r4, #0
 8001044:	0194      	lsls	r4, r2, #6
 8001046:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800104a:	018b      	lsls	r3, r1, #6
 800104c:	1a5b      	subs	r3, r3, r1
 800104e:	eb64 0402 	sbc.w	r4, r4, r2
 8001052:	f04f 0100 	mov.w	r1, #0
 8001056:	f04f 0200 	mov.w	r2, #0
 800105a:	00e2      	lsls	r2, r4, #3
 800105c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001060:	00d9      	lsls	r1, r3, #3
 8001062:	460b      	mov	r3, r1
 8001064:	4614      	mov	r4, r2
 8001066:	195b      	adds	r3, r3, r5
 8001068:	eb44 0406 	adc.w	r4, r4, r6
 800106c:	f04f 0100 	mov.w	r1, #0
 8001070:	f04f 0200 	mov.w	r2, #0
 8001074:	02a2      	lsls	r2, r4, #10
 8001076:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800107a:	0299      	lsls	r1, r3, #10
 800107c:	460b      	mov	r3, r1
 800107e:	4614      	mov	r4, r2
 8001080:	4618      	mov	r0, r3
 8001082:	4621      	mov	r1, r4
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	f04f 0400 	mov.w	r4, #0
 800108a:	461a      	mov	r2, r3
 800108c:	4623      	mov	r3, r4
 800108e:	f7ff f90f 	bl	80002b0 <__aeabi_uldivmod>
 8001092:	4603      	mov	r3, r0
 8001094:	460c      	mov	r4, r1
 8001096:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001098:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <HAL_RCC_GetSysClockFreq+0x298>)
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	0f1b      	lsrs	r3, r3, #28
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 80010a4:	697a      	ldr	r2, [r7, #20]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ac:	613b      	str	r3, [r7, #16]
      break;
 80010ae:	e002      	b.n	80010b6 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80010b0:	4b04      	ldr	r3, [pc, #16]	; (80010c4 <HAL_RCC_GetSysClockFreq+0x29c>)
 80010b2:	613b      	str	r3, [r7, #16]
      break;
 80010b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80010b6:	693b      	ldr	r3, [r7, #16]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	371c      	adds	r7, #28
 80010bc:	46bd      	mov	sp, r7
 80010be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010c0:	40023800 	.word	0x40023800
 80010c4:	00f42400 	.word	0x00f42400
 80010c8:	017d7840 	.word	0x017d7840

080010cc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80010d4:	2300      	movs	r3, #0
 80010d6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f003 0301 	and.w	r3, r3, #1
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	f000 8083 	beq.w	80011ec <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80010e6:	4b95      	ldr	r3, [pc, #596]	; (800133c <HAL_RCC_OscConfig+0x270>)
 80010e8:	689b      	ldr	r3, [r3, #8]
 80010ea:	f003 030c 	and.w	r3, r3, #12
 80010ee:	2b04      	cmp	r3, #4
 80010f0:	d019      	beq.n	8001126 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80010f2:	4b92      	ldr	r3, [pc, #584]	; (800133c <HAL_RCC_OscConfig+0x270>)
 80010f4:	689b      	ldr	r3, [r3, #8]
 80010f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80010fa:	2b08      	cmp	r3, #8
 80010fc:	d106      	bne.n	800110c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80010fe:	4b8f      	ldr	r3, [pc, #572]	; (800133c <HAL_RCC_OscConfig+0x270>)
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001106:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800110a:	d00c      	beq.n	8001126 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800110c:	4b8b      	ldr	r3, [pc, #556]	; (800133c <HAL_RCC_OscConfig+0x270>)
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001114:	2b0c      	cmp	r3, #12
 8001116:	d112      	bne.n	800113e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001118:	4b88      	ldr	r3, [pc, #544]	; (800133c <HAL_RCC_OscConfig+0x270>)
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001120:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001124:	d10b      	bne.n	800113e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001126:	4b85      	ldr	r3, [pc, #532]	; (800133c <HAL_RCC_OscConfig+0x270>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d05b      	beq.n	80011ea <HAL_RCC_OscConfig+0x11e>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d157      	bne.n	80011ea <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	e216      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001146:	d106      	bne.n	8001156 <HAL_RCC_OscConfig+0x8a>
 8001148:	4b7c      	ldr	r3, [pc, #496]	; (800133c <HAL_RCC_OscConfig+0x270>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a7b      	ldr	r2, [pc, #492]	; (800133c <HAL_RCC_OscConfig+0x270>)
 800114e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001152:	6013      	str	r3, [r2, #0]
 8001154:	e01d      	b.n	8001192 <HAL_RCC_OscConfig+0xc6>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800115e:	d10c      	bne.n	800117a <HAL_RCC_OscConfig+0xae>
 8001160:	4b76      	ldr	r3, [pc, #472]	; (800133c <HAL_RCC_OscConfig+0x270>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a75      	ldr	r2, [pc, #468]	; (800133c <HAL_RCC_OscConfig+0x270>)
 8001166:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800116a:	6013      	str	r3, [r2, #0]
 800116c:	4b73      	ldr	r3, [pc, #460]	; (800133c <HAL_RCC_OscConfig+0x270>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a72      	ldr	r2, [pc, #456]	; (800133c <HAL_RCC_OscConfig+0x270>)
 8001172:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001176:	6013      	str	r3, [r2, #0]
 8001178:	e00b      	b.n	8001192 <HAL_RCC_OscConfig+0xc6>
 800117a:	4b70      	ldr	r3, [pc, #448]	; (800133c <HAL_RCC_OscConfig+0x270>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a6f      	ldr	r2, [pc, #444]	; (800133c <HAL_RCC_OscConfig+0x270>)
 8001180:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001184:	6013      	str	r3, [r2, #0]
 8001186:	4b6d      	ldr	r3, [pc, #436]	; (800133c <HAL_RCC_OscConfig+0x270>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a6c      	ldr	r2, [pc, #432]	; (800133c <HAL_RCC_OscConfig+0x270>)
 800118c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001190:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d013      	beq.n	80011c2 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800119a:	f7ff fa6f 	bl	800067c <HAL_GetTick>
 800119e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a0:	e008      	b.n	80011b4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011a2:	f7ff fa6b 	bl	800067c <HAL_GetTick>
 80011a6:	4602      	mov	r2, r0
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	1ad3      	subs	r3, r2, r3
 80011ac:	2b64      	cmp	r3, #100	; 0x64
 80011ae:	d901      	bls.n	80011b4 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80011b0:	2303      	movs	r3, #3
 80011b2:	e1db      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011b4:	4b61      	ldr	r3, [pc, #388]	; (800133c <HAL_RCC_OscConfig+0x270>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d0f0      	beq.n	80011a2 <HAL_RCC_OscConfig+0xd6>
 80011c0:	e014      	b.n	80011ec <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011c2:	f7ff fa5b 	bl	800067c <HAL_GetTick>
 80011c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011c8:	e008      	b.n	80011dc <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011ca:	f7ff fa57 	bl	800067c <HAL_GetTick>
 80011ce:	4602      	mov	r2, r0
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	2b64      	cmp	r3, #100	; 0x64
 80011d6:	d901      	bls.n	80011dc <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80011d8:	2303      	movs	r3, #3
 80011da:	e1c7      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011dc:	4b57      	ldr	r3, [pc, #348]	; (800133c <HAL_RCC_OscConfig+0x270>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d1f0      	bne.n	80011ca <HAL_RCC_OscConfig+0xfe>
 80011e8:	e000      	b.n	80011ec <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011ea:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 0302 	and.w	r3, r3, #2
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d06f      	beq.n	80012d8 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80011f8:	4b50      	ldr	r3, [pc, #320]	; (800133c <HAL_RCC_OscConfig+0x270>)
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	f003 030c 	and.w	r3, r3, #12
 8001200:	2b00      	cmp	r3, #0
 8001202:	d017      	beq.n	8001234 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001204:	4b4d      	ldr	r3, [pc, #308]	; (800133c <HAL_RCC_OscConfig+0x270>)
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800120c:	2b08      	cmp	r3, #8
 800120e:	d105      	bne.n	800121c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001210:	4b4a      	ldr	r3, [pc, #296]	; (800133c <HAL_RCC_OscConfig+0x270>)
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001218:	2b00      	cmp	r3, #0
 800121a:	d00b      	beq.n	8001234 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800121c:	4b47      	ldr	r3, [pc, #284]	; (800133c <HAL_RCC_OscConfig+0x270>)
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001224:	2b0c      	cmp	r3, #12
 8001226:	d11c      	bne.n	8001262 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001228:	4b44      	ldr	r3, [pc, #272]	; (800133c <HAL_RCC_OscConfig+0x270>)
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001230:	2b00      	cmp	r3, #0
 8001232:	d116      	bne.n	8001262 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001234:	4b41      	ldr	r3, [pc, #260]	; (800133c <HAL_RCC_OscConfig+0x270>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f003 0302 	and.w	r3, r3, #2
 800123c:	2b00      	cmp	r3, #0
 800123e:	d005      	beq.n	800124c <HAL_RCC_OscConfig+0x180>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	2b01      	cmp	r3, #1
 8001246:	d001      	beq.n	800124c <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8001248:	2301      	movs	r3, #1
 800124a:	e18f      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800124c:	4b3b      	ldr	r3, [pc, #236]	; (800133c <HAL_RCC_OscConfig+0x270>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	691b      	ldr	r3, [r3, #16]
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	4938      	ldr	r1, [pc, #224]	; (800133c <HAL_RCC_OscConfig+0x270>)
 800125c:	4313      	orrs	r3, r2
 800125e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001260:	e03a      	b.n	80012d8 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d020      	beq.n	80012ac <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800126a:	4b35      	ldr	r3, [pc, #212]	; (8001340 <HAL_RCC_OscConfig+0x274>)
 800126c:	2201      	movs	r2, #1
 800126e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001270:	f7ff fa04 	bl	800067c <HAL_GetTick>
 8001274:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001276:	e008      	b.n	800128a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001278:	f7ff fa00 	bl	800067c <HAL_GetTick>
 800127c:	4602      	mov	r2, r0
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	2b02      	cmp	r3, #2
 8001284:	d901      	bls.n	800128a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001286:	2303      	movs	r3, #3
 8001288:	e170      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800128a:	4b2c      	ldr	r3, [pc, #176]	; (800133c <HAL_RCC_OscConfig+0x270>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	2b00      	cmp	r3, #0
 8001294:	d0f0      	beq.n	8001278 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001296:	4b29      	ldr	r3, [pc, #164]	; (800133c <HAL_RCC_OscConfig+0x270>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	691b      	ldr	r3, [r3, #16]
 80012a2:	00db      	lsls	r3, r3, #3
 80012a4:	4925      	ldr	r1, [pc, #148]	; (800133c <HAL_RCC_OscConfig+0x270>)
 80012a6:	4313      	orrs	r3, r2
 80012a8:	600b      	str	r3, [r1, #0]
 80012aa:	e015      	b.n	80012d8 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012ac:	4b24      	ldr	r3, [pc, #144]	; (8001340 <HAL_RCC_OscConfig+0x274>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012b2:	f7ff f9e3 	bl	800067c <HAL_GetTick>
 80012b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012b8:	e008      	b.n	80012cc <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012ba:	f7ff f9df 	bl	800067c <HAL_GetTick>
 80012be:	4602      	mov	r2, r0
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	1ad3      	subs	r3, r2, r3
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d901      	bls.n	80012cc <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80012c8:	2303      	movs	r3, #3
 80012ca:	e14f      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012cc:	4b1b      	ldr	r3, [pc, #108]	; (800133c <HAL_RCC_OscConfig+0x270>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0302 	and.w	r3, r3, #2
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d1f0      	bne.n	80012ba <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 0308 	and.w	r3, r3, #8
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d037      	beq.n	8001354 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	695b      	ldr	r3, [r3, #20]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d016      	beq.n	800131a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012ec:	4b15      	ldr	r3, [pc, #84]	; (8001344 <HAL_RCC_OscConfig+0x278>)
 80012ee:	2201      	movs	r2, #1
 80012f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012f2:	f7ff f9c3 	bl	800067c <HAL_GetTick>
 80012f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012f8:	e008      	b.n	800130c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012fa:	f7ff f9bf 	bl	800067c <HAL_GetTick>
 80012fe:	4602      	mov	r2, r0
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	2b02      	cmp	r3, #2
 8001306:	d901      	bls.n	800130c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001308:	2303      	movs	r3, #3
 800130a:	e12f      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800130c:	4b0b      	ldr	r3, [pc, #44]	; (800133c <HAL_RCC_OscConfig+0x270>)
 800130e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001310:	f003 0302 	and.w	r3, r3, #2
 8001314:	2b00      	cmp	r3, #0
 8001316:	d0f0      	beq.n	80012fa <HAL_RCC_OscConfig+0x22e>
 8001318:	e01c      	b.n	8001354 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800131a:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <HAL_RCC_OscConfig+0x278>)
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001320:	f7ff f9ac 	bl	800067c <HAL_GetTick>
 8001324:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001326:	e00f      	b.n	8001348 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001328:	f7ff f9a8 	bl	800067c <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b02      	cmp	r3, #2
 8001334:	d908      	bls.n	8001348 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e118      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
 800133a:	bf00      	nop
 800133c:	40023800 	.word	0x40023800
 8001340:	42470000 	.word	0x42470000
 8001344:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001348:	4b8a      	ldr	r3, [pc, #552]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 800134a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800134c:	f003 0302 	and.w	r3, r3, #2
 8001350:	2b00      	cmp	r3, #0
 8001352:	d1e9      	bne.n	8001328 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 0304 	and.w	r3, r3, #4
 800135c:	2b00      	cmp	r3, #0
 800135e:	f000 8097 	beq.w	8001490 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001362:	2300      	movs	r3, #0
 8001364:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001366:	4b83      	ldr	r3, [pc, #524]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 8001368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d10f      	bne.n	8001392 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	60fb      	str	r3, [r7, #12]
 8001376:	4b7f      	ldr	r3, [pc, #508]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 8001378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137a:	4a7e      	ldr	r2, [pc, #504]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 800137c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001380:	6413      	str	r3, [r2, #64]	; 0x40
 8001382:	4b7c      	ldr	r3, [pc, #496]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 8001384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800138e:	2301      	movs	r3, #1
 8001390:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001392:	4b79      	ldr	r3, [pc, #484]	; (8001578 <HAL_RCC_OscConfig+0x4ac>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800139a:	2b00      	cmp	r3, #0
 800139c:	d118      	bne.n	80013d0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800139e:	4b76      	ldr	r3, [pc, #472]	; (8001578 <HAL_RCC_OscConfig+0x4ac>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a75      	ldr	r2, [pc, #468]	; (8001578 <HAL_RCC_OscConfig+0x4ac>)
 80013a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013aa:	f7ff f967 	bl	800067c <HAL_GetTick>
 80013ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013b0:	e008      	b.n	80013c4 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013b2:	f7ff f963 	bl	800067c <HAL_GetTick>
 80013b6:	4602      	mov	r2, r0
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d901      	bls.n	80013c4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80013c0:	2303      	movs	r3, #3
 80013c2:	e0d3      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013c4:	4b6c      	ldr	r3, [pc, #432]	; (8001578 <HAL_RCC_OscConfig+0x4ac>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d0f0      	beq.n	80013b2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d106      	bne.n	80013e6 <HAL_RCC_OscConfig+0x31a>
 80013d8:	4b66      	ldr	r3, [pc, #408]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 80013da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013dc:	4a65      	ldr	r2, [pc, #404]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 80013de:	f043 0301 	orr.w	r3, r3, #1
 80013e2:	6713      	str	r3, [r2, #112]	; 0x70
 80013e4:	e01c      	b.n	8001420 <HAL_RCC_OscConfig+0x354>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	2b05      	cmp	r3, #5
 80013ec:	d10c      	bne.n	8001408 <HAL_RCC_OscConfig+0x33c>
 80013ee:	4b61      	ldr	r3, [pc, #388]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 80013f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013f2:	4a60      	ldr	r2, [pc, #384]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 80013f4:	f043 0304 	orr.w	r3, r3, #4
 80013f8:	6713      	str	r3, [r2, #112]	; 0x70
 80013fa:	4b5e      	ldr	r3, [pc, #376]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 80013fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013fe:	4a5d      	ldr	r2, [pc, #372]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 8001400:	f043 0301 	orr.w	r3, r3, #1
 8001404:	6713      	str	r3, [r2, #112]	; 0x70
 8001406:	e00b      	b.n	8001420 <HAL_RCC_OscConfig+0x354>
 8001408:	4b5a      	ldr	r3, [pc, #360]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 800140a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800140c:	4a59      	ldr	r2, [pc, #356]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 800140e:	f023 0301 	bic.w	r3, r3, #1
 8001412:	6713      	str	r3, [r2, #112]	; 0x70
 8001414:	4b57      	ldr	r3, [pc, #348]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 8001416:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001418:	4a56      	ldr	r2, [pc, #344]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 800141a:	f023 0304 	bic.w	r3, r3, #4
 800141e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d015      	beq.n	8001454 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001428:	f7ff f928 	bl	800067c <HAL_GetTick>
 800142c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800142e:	e00a      	b.n	8001446 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001430:	f7ff f924 	bl	800067c <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	f241 3288 	movw	r2, #5000	; 0x1388
 800143e:	4293      	cmp	r3, r2
 8001440:	d901      	bls.n	8001446 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e092      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001446:	4b4b      	ldr	r3, [pc, #300]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 8001448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	2b00      	cmp	r3, #0
 8001450:	d0ee      	beq.n	8001430 <HAL_RCC_OscConfig+0x364>
 8001452:	e014      	b.n	800147e <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001454:	f7ff f912 	bl	800067c <HAL_GetTick>
 8001458:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800145a:	e00a      	b.n	8001472 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800145c:	f7ff f90e 	bl	800067c <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	f241 3288 	movw	r2, #5000	; 0x1388
 800146a:	4293      	cmp	r3, r2
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e07c      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001472:	4b40      	ldr	r3, [pc, #256]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 8001474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d1ee      	bne.n	800145c <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800147e:	7dfb      	ldrb	r3, [r7, #23]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d105      	bne.n	8001490 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001484:	4b3b      	ldr	r3, [pc, #236]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 8001486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001488:	4a3a      	ldr	r2, [pc, #232]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 800148a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800148e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	699b      	ldr	r3, [r3, #24]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d068      	beq.n	800156a <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001498:	4b36      	ldr	r3, [pc, #216]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	f003 030c 	and.w	r3, r3, #12
 80014a0:	2b08      	cmp	r3, #8
 80014a2:	d060      	beq.n	8001566 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	2b02      	cmp	r3, #2
 80014aa:	d145      	bne.n	8001538 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014ac:	4b33      	ldr	r3, [pc, #204]	; (800157c <HAL_RCC_OscConfig+0x4b0>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014b2:	f7ff f8e3 	bl	800067c <HAL_GetTick>
 80014b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014b8:	e008      	b.n	80014cc <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014ba:	f7ff f8df 	bl	800067c <HAL_GetTick>
 80014be:	4602      	mov	r2, r0
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d901      	bls.n	80014cc <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e04f      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014cc:	4b29      	ldr	r3, [pc, #164]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1f0      	bne.n	80014ba <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	69da      	ldr	r2, [r3, #28]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6a1b      	ldr	r3, [r3, #32]
 80014e0:	431a      	orrs	r2, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014e6:	019b      	lsls	r3, r3, #6
 80014e8:	431a      	orrs	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ee:	085b      	lsrs	r3, r3, #1
 80014f0:	3b01      	subs	r3, #1
 80014f2:	041b      	lsls	r3, r3, #16
 80014f4:	431a      	orrs	r2, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014fa:	061b      	lsls	r3, r3, #24
 80014fc:	431a      	orrs	r2, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	071b      	lsls	r3, r3, #28
 8001504:	491b      	ldr	r1, [pc, #108]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 8001506:	4313      	orrs	r3, r2
 8001508:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800150a:	4b1c      	ldr	r3, [pc, #112]	; (800157c <HAL_RCC_OscConfig+0x4b0>)
 800150c:	2201      	movs	r2, #1
 800150e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001510:	f7ff f8b4 	bl	800067c <HAL_GetTick>
 8001514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001516:	e008      	b.n	800152a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001518:	f7ff f8b0 	bl	800067c <HAL_GetTick>
 800151c:	4602      	mov	r2, r0
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	2b02      	cmp	r3, #2
 8001524:	d901      	bls.n	800152a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8001526:	2303      	movs	r3, #3
 8001528:	e020      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800152a:	4b12      	ldr	r3, [pc, #72]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d0f0      	beq.n	8001518 <HAL_RCC_OscConfig+0x44c>
 8001536:	e018      	b.n	800156a <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001538:	4b10      	ldr	r3, [pc, #64]	; (800157c <HAL_RCC_OscConfig+0x4b0>)
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800153e:	f7ff f89d 	bl	800067c <HAL_GetTick>
 8001542:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001544:	e008      	b.n	8001558 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001546:	f7ff f899 	bl	800067c <HAL_GetTick>
 800154a:	4602      	mov	r2, r0
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	2b02      	cmp	r3, #2
 8001552:	d901      	bls.n	8001558 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e009      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001558:	4b06      	ldr	r3, [pc, #24]	; (8001574 <HAL_RCC_OscConfig+0x4a8>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1f0      	bne.n	8001546 <HAL_RCC_OscConfig+0x47a>
 8001564:	e001      	b.n	800156a <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e000      	b.n	800156c <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800156a:	2300      	movs	r3, #0
}
 800156c:	4618      	mov	r0, r3
 800156e:	3718      	adds	r7, #24
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40023800 	.word	0x40023800
 8001578:	40007000 	.word	0x40007000
 800157c:	42470060 	.word	0x42470060

08001580 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d101      	bne.n	8001592 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e056      	b.n	8001640 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d106      	bne.n	80015b2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2200      	movs	r2, #0
 80015a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f001 f8a1 	bl	80026f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2202      	movs	r2, #2
 80015b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80015c8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	685a      	ldr	r2, [r3, #4]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	431a      	orrs	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	431a      	orrs	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	691b      	ldr	r3, [r3, #16]
 80015de:	431a      	orrs	r2, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	695b      	ldr	r3, [r3, #20]
 80015e4:	431a      	orrs	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	699b      	ldr	r3, [r3, #24]
 80015ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80015ee:	431a      	orrs	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	69db      	ldr	r3, [r3, #28]
 80015f4:	431a      	orrs	r2, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6a1b      	ldr	r3, [r3, #32]
 80015fa:	ea42 0103 	orr.w	r1, r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	430a      	orrs	r2, r1
 8001608:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	699b      	ldr	r3, [r3, #24]
 800160e:	0c1b      	lsrs	r3, r3, #16
 8001610:	f003 0104 	and.w	r1, r3, #4
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	430a      	orrs	r2, r1
 800161e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	69da      	ldr	r2, [r3, #28]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800162e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2200      	movs	r2, #0
 8001634:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2201      	movs	r2, #1
 800163a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800163e:	2300      	movs	r3, #0
}
 8001640:	4618      	mov	r0, r3
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b08c      	sub	sp, #48	; 0x30
 800164c:	af00      	add	r7, sp, #0
 800164e:	60f8      	str	r0, [r7, #12]
 8001650:	60b9      	str	r1, [r7, #8]
 8001652:	607a      	str	r2, [r7, #4]
 8001654:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001656:	2301      	movs	r3, #1
 8001658:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800165a:	2300      	movs	r3, #0
 800165c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001666:	2b01      	cmp	r3, #1
 8001668:	d101      	bne.n	800166e <HAL_SPI_TransmitReceive+0x26>
 800166a:	2302      	movs	r3, #2
 800166c:	e18a      	b.n	8001984 <HAL_SPI_TransmitReceive+0x33c>
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2201      	movs	r2, #1
 8001672:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001676:	f7ff f801 	bl	800067c <HAL_GetTick>
 800167a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001682:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800168c:	887b      	ldrh	r3, [r7, #2]
 800168e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001690:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001694:	2b01      	cmp	r3, #1
 8001696:	d00f      	beq.n	80016b8 <HAL_SPI_TransmitReceive+0x70>
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800169e:	d107      	bne.n	80016b0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d103      	bne.n	80016b0 <HAL_SPI_TransmitReceive+0x68>
 80016a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80016ac:	2b04      	cmp	r3, #4
 80016ae:	d003      	beq.n	80016b8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80016b0:	2302      	movs	r3, #2
 80016b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80016b6:	e15b      	b.n	8001970 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d005      	beq.n	80016ca <HAL_SPI_TransmitReceive+0x82>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d002      	beq.n	80016ca <HAL_SPI_TransmitReceive+0x82>
 80016c4:	887b      	ldrh	r3, [r7, #2]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d103      	bne.n	80016d2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80016d0:	e14e      	b.n	8001970 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	2b04      	cmp	r3, #4
 80016dc:	d003      	beq.n	80016e6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	2205      	movs	r2, #5
 80016e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	2200      	movs	r2, #0
 80016ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	887a      	ldrh	r2, [r7, #2]
 80016f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	887a      	ldrh	r2, [r7, #2]
 80016fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	68ba      	ldr	r2, [r7, #8]
 8001702:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	887a      	ldrh	r2, [r7, #2]
 8001708:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	887a      	ldrh	r2, [r7, #2]
 800170e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	2200      	movs	r2, #0
 8001714:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2200      	movs	r2, #0
 800171a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001726:	2b40      	cmp	r3, #64	; 0x40
 8001728:	d007      	beq.n	800173a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001738:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001742:	d178      	bne.n	8001836 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d002      	beq.n	8001752 <HAL_SPI_TransmitReceive+0x10a>
 800174c:	8b7b      	ldrh	r3, [r7, #26]
 800174e:	2b01      	cmp	r3, #1
 8001750:	d166      	bne.n	8001820 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	881a      	ldrh	r2, [r3, #0]
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	1c9a      	adds	r2, r3, #2
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800176c:	b29b      	uxth	r3, r3
 800176e:	3b01      	subs	r3, #1
 8001770:	b29a      	uxth	r2, r3
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001776:	e053      	b.n	8001820 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	2b02      	cmp	r3, #2
 8001784:	d11b      	bne.n	80017be <HAL_SPI_TransmitReceive+0x176>
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800178a:	b29b      	uxth	r3, r3
 800178c:	2b00      	cmp	r3, #0
 800178e:	d016      	beq.n	80017be <HAL_SPI_TransmitReceive+0x176>
 8001790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001792:	2b01      	cmp	r3, #1
 8001794:	d113      	bne.n	80017be <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	881a      	ldrh	r2, [r3, #0]
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a6:	1c9a      	adds	r2, r3, #2
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	3b01      	subs	r3, #1
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80017ba:	2300      	movs	r3, #0
 80017bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	f003 0301 	and.w	r3, r3, #1
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d119      	bne.n	8001800 <HAL_SPI_TransmitReceive+0x1b8>
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d014      	beq.n	8001800 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	68da      	ldr	r2, [r3, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017e0:	b292      	uxth	r2, r2
 80017e2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017e8:	1c9a      	adds	r2, r3, #2
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	3b01      	subs	r3, #1
 80017f6:	b29a      	uxth	r2, r3
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80017fc:	2301      	movs	r3, #1
 80017fe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001800:	f7fe ff3c 	bl	800067c <HAL_GetTick>
 8001804:	4602      	mov	r2, r0
 8001806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800180c:	429a      	cmp	r2, r3
 800180e:	d807      	bhi.n	8001820 <HAL_SPI_TransmitReceive+0x1d8>
 8001810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001816:	d003      	beq.n	8001820 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8001818:	2303      	movs	r3, #3
 800181a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800181e:	e0a7      	b.n	8001970 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001824:	b29b      	uxth	r3, r3
 8001826:	2b00      	cmp	r3, #0
 8001828:	d1a6      	bne.n	8001778 <HAL_SPI_TransmitReceive+0x130>
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800182e:	b29b      	uxth	r3, r3
 8001830:	2b00      	cmp	r3, #0
 8001832:	d1a1      	bne.n	8001778 <HAL_SPI_TransmitReceive+0x130>
 8001834:	e07c      	b.n	8001930 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d002      	beq.n	8001844 <HAL_SPI_TransmitReceive+0x1fc>
 800183e:	8b7b      	ldrh	r3, [r7, #26]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d16b      	bne.n	800191c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	330c      	adds	r3, #12
 800184e:	7812      	ldrb	r2, [r2, #0]
 8001850:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	1c5a      	adds	r2, r3, #1
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001860:	b29b      	uxth	r3, r3
 8001862:	3b01      	subs	r3, #1
 8001864:	b29a      	uxth	r2, r3
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800186a:	e057      	b.n	800191c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b02      	cmp	r3, #2
 8001878:	d11c      	bne.n	80018b4 <HAL_SPI_TransmitReceive+0x26c>
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800187e:	b29b      	uxth	r3, r3
 8001880:	2b00      	cmp	r3, #0
 8001882:	d017      	beq.n	80018b4 <HAL_SPI_TransmitReceive+0x26c>
 8001884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001886:	2b01      	cmp	r3, #1
 8001888:	d114      	bne.n	80018b4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	330c      	adds	r3, #12
 8001894:	7812      	ldrb	r2, [r2, #0]
 8001896:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189c:	1c5a      	adds	r2, r3, #1
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	3b01      	subs	r3, #1
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80018b0:	2300      	movs	r3, #0
 80018b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d119      	bne.n	80018f6 <HAL_SPI_TransmitReceive+0x2ae>
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d014      	beq.n	80018f6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	68da      	ldr	r2, [r3, #12]
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018d6:	b2d2      	uxtb	r2, r2
 80018d8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018de:	1c5a      	adds	r2, r3, #1
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	3b01      	subs	r3, #1
 80018ec:	b29a      	uxth	r2, r3
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80018f2:	2301      	movs	r3, #1
 80018f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80018f6:	f7fe fec1 	bl	800067c <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001902:	429a      	cmp	r2, r3
 8001904:	d803      	bhi.n	800190e <HAL_SPI_TransmitReceive+0x2c6>
 8001906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800190c:	d102      	bne.n	8001914 <HAL_SPI_TransmitReceive+0x2cc>
 800190e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001910:	2b00      	cmp	r3, #0
 8001912:	d103      	bne.n	800191c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8001914:	2303      	movs	r3, #3
 8001916:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800191a:	e029      	b.n	8001970 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001920:	b29b      	uxth	r3, r3
 8001922:	2b00      	cmp	r3, #0
 8001924:	d1a2      	bne.n	800186c <HAL_SPI_TransmitReceive+0x224>
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800192a:	b29b      	uxth	r3, r3
 800192c:	2b00      	cmp	r3, #0
 800192e:	d19d      	bne.n	800186c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001930:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001932:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001934:	68f8      	ldr	r0, [r7, #12]
 8001936:	f000 f893 	bl	8001a60 <SPI_EndRxTxTransaction>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d006      	beq.n	800194e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2220      	movs	r2, #32
 800194a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800194c:	e010      	b.n	8001970 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d10b      	bne.n	800196e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	617b      	str	r3, [r7, #20]
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	617b      	str	r3, [r7, #20]
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	e000      	b.n	8001970 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800196e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2201      	movs	r2, #1
 8001974:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2200      	movs	r2, #0
 800197c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001980:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8001984:	4618      	mov	r0, r3
 8001986:	3730      	adds	r7, #48	; 0x30
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	603b      	str	r3, [r7, #0]
 8001998:	4613      	mov	r3, r2
 800199a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800199c:	e04c      	b.n	8001a38 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019a4:	d048      	beq.n	8001a38 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80019a6:	f7fe fe69 	bl	800067c <HAL_GetTick>
 80019aa:	4602      	mov	r2, r0
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	683a      	ldr	r2, [r7, #0]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d902      	bls.n	80019bc <SPI_WaitFlagStateUntilTimeout+0x30>
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d13d      	bne.n	8001a38 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	685a      	ldr	r2, [r3, #4]
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80019ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80019d4:	d111      	bne.n	80019fa <SPI_WaitFlagStateUntilTimeout+0x6e>
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80019de:	d004      	beq.n	80019ea <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019e8:	d107      	bne.n	80019fa <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80019f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a02:	d10f      	bne.n	8001a24 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a22:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	2201      	movs	r2, #1
 8001a28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e00f      	b.n	8001a58 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	689a      	ldr	r2, [r3, #8]
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	4013      	ands	r3, r2
 8001a42:	68ba      	ldr	r2, [r7, #8]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	bf0c      	ite	eq
 8001a48:	2301      	moveq	r3, #1
 8001a4a:	2300      	movne	r3, #0
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	461a      	mov	r2, r3
 8001a50:	79fb      	ldrb	r3, [r7, #7]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d1a3      	bne.n	800199e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3710      	adds	r7, #16
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b088      	sub	sp, #32
 8001a64:	af02      	add	r7, sp, #8
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001a6c:	4b1b      	ldr	r3, [pc, #108]	; (8001adc <SPI_EndRxTxTransaction+0x7c>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a1b      	ldr	r2, [pc, #108]	; (8001ae0 <SPI_EndRxTxTransaction+0x80>)
 8001a72:	fba2 2303 	umull	r2, r3, r2, r3
 8001a76:	0d5b      	lsrs	r3, r3, #21
 8001a78:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a7c:	fb02 f303 	mul.w	r3, r2, r3
 8001a80:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001a8a:	d112      	bne.n	8001ab2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	9300      	str	r3, [sp, #0]
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	2200      	movs	r2, #0
 8001a94:	2180      	movs	r1, #128	; 0x80
 8001a96:	68f8      	ldr	r0, [r7, #12]
 8001a98:	f7ff ff78 	bl	800198c <SPI_WaitFlagStateUntilTimeout>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d016      	beq.n	8001ad0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aa6:	f043 0220 	orr.w	r2, r3, #32
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e00f      	b.n	8001ad2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d00a      	beq.n	8001ace <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	3b01      	subs	r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ac8:	2b80      	cmp	r3, #128	; 0x80
 8001aca:	d0f2      	beq.n	8001ab2 <SPI_EndRxTxTransaction+0x52>
 8001acc:	e000      	b.n	8001ad0 <SPI_EndRxTxTransaction+0x70>
        break;
 8001ace:	bf00      	nop
  }

  return HAL_OK;
 8001ad0:	2300      	movs	r3, #0
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3718      	adds	r7, #24
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20000008 	.word	0x20000008
 8001ae0:	165e9f81 	.word	0x165e9f81

08001ae4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d101      	bne.n	8001af6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e03f      	b.n	8001b76 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d106      	bne.n	8001b10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f000 fe3a 	bl	8002784 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2224      	movs	r2, #36	; 0x24
 8001b14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	68da      	ldr	r2, [r3, #12]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f000 f90b 	bl	8001d44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	691a      	ldr	r2, [r3, #16]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001b3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	695a      	ldr	r2, [r3, #20]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	68da      	ldr	r2, [r3, #12]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2200      	movs	r2, #0
 8001b62:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2220      	movs	r2, #32
 8001b68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2220      	movs	r2, #32
 8001b70:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b088      	sub	sp, #32
 8001b82:	af02      	add	r7, sp, #8
 8001b84:	60f8      	str	r0, [r7, #12]
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	603b      	str	r3, [r7, #0]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	2b20      	cmp	r3, #32
 8001b9c:	f040 8083 	bne.w	8001ca6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d002      	beq.n	8001bac <HAL_UART_Transmit+0x2e>
 8001ba6:	88fb      	ldrh	r3, [r7, #6]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d101      	bne.n	8001bb0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e07b      	b.n	8001ca8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d101      	bne.n	8001bbe <HAL_UART_Transmit+0x40>
 8001bba:	2302      	movs	r3, #2
 8001bbc:	e074      	b.n	8001ca8 <HAL_UART_Transmit+0x12a>
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2221      	movs	r2, #33	; 0x21
 8001bd0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001bd4:	f7fe fd52 	bl	800067c <HAL_GetTick>
 8001bd8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	88fa      	ldrh	r2, [r7, #6]
 8001bde:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	88fa      	ldrh	r2, [r7, #6]
 8001be4:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001be6:	e042      	b.n	8001c6e <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001bfe:	d122      	bne.n	8001c46 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	2200      	movs	r2, #0
 8001c08:	2180      	movs	r1, #128	; 0x80
 8001c0a:	68f8      	ldr	r0, [r7, #12]
 8001c0c:	f000 f850 	bl	8001cb0 <UART_WaitOnFlagUntilTimeout>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	e046      	b.n	8001ca8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	881b      	ldrh	r3, [r3, #0]
 8001c22:	461a      	mov	r2, r3
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c2c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d103      	bne.n	8001c3e <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	3302      	adds	r3, #2
 8001c3a:	60bb      	str	r3, [r7, #8]
 8001c3c:	e017      	b.n	8001c6e <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	3301      	adds	r3, #1
 8001c42:	60bb      	str	r3, [r7, #8]
 8001c44:	e013      	b.n	8001c6e <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	9300      	str	r3, [sp, #0]
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	2180      	movs	r1, #128	; 0x80
 8001c50:	68f8      	ldr	r0, [r7, #12]
 8001c52:	f000 f82d 	bl	8001cb0 <UART_WaitOnFlagUntilTimeout>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	e023      	b.n	8001ca8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	1c5a      	adds	r2, r3, #1
 8001c64:	60ba      	str	r2, [r7, #8]
 8001c66:	781a      	ldrb	r2, [r3, #0]
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d1b7      	bne.n	8001be8 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	9300      	str	r3, [sp, #0]
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2140      	movs	r1, #64	; 0x40
 8001c82:	68f8      	ldr	r0, [r7, #12]
 8001c84:	f000 f814 	bl	8001cb0 <UART_WaitOnFlagUntilTimeout>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e00a      	b.n	8001ca8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2220      	movs	r2, #32
 8001c96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	e000      	b.n	8001ca8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001ca6:	2302      	movs	r3, #2
  }
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3718      	adds	r7, #24
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	603b      	str	r3, [r7, #0]
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001cc0:	e02c      	b.n	8001d1c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cc8:	d028      	beq.n	8001d1c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d007      	beq.n	8001ce0 <UART_WaitOnFlagUntilTimeout+0x30>
 8001cd0:	f7fe fcd4 	bl	800067c <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	69ba      	ldr	r2, [r7, #24]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d21d      	bcs.n	8001d1c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68da      	ldr	r2, [r3, #12]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001cee:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	695a      	ldr	r2, [r3, #20]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f022 0201 	bic.w	r2, r2, #1
 8001cfe:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2220      	movs	r2, #32
 8001d04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2220      	movs	r2, #32
 8001d0c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	e00f      	b.n	8001d3c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	4013      	ands	r3, r2
 8001d26:	68ba      	ldr	r2, [r7, #8]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	bf0c      	ite	eq
 8001d2c:	2301      	moveq	r3, #1
 8001d2e:	2300      	movne	r3, #0
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	461a      	mov	r2, r3
 8001d34:	79fb      	ldrb	r3, [r7, #7]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d0c3      	beq.n	8001cc2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001d3a:	2300      	movs	r3, #0
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3710      	adds	r7, #16
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d44:	b5b0      	push	{r4, r5, r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	691b      	ldr	r3, [r3, #16]
 8001d52:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	68da      	ldr	r2, [r3, #12]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	689a      	ldr	r2, [r3, #8]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	691b      	ldr	r3, [r3, #16]
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	695b      	ldr	r3, [r3, #20]
 8001d70:	431a      	orrs	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	69db      	ldr	r3, [r3, #28]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001d84:	f023 030c 	bic.w	r3, r3, #12
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	6812      	ldr	r2, [r2, #0]
 8001d8c:	68f9      	ldr	r1, [r7, #12]
 8001d8e:	430b      	orrs	r3, r1
 8001d90:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	695b      	ldr	r3, [r3, #20]
 8001d98:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	699a      	ldr	r2, [r3, #24]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	430a      	orrs	r2, r1
 8001da6:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	69db      	ldr	r3, [r3, #28]
 8001dac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001db0:	f040 80e4 	bne.w	8001f7c <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4aab      	ldr	r2, [pc, #684]	; (8002068 <UART_SetConfig+0x324>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d004      	beq.n	8001dc8 <UART_SetConfig+0x84>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4aaa      	ldr	r2, [pc, #680]	; (800206c <UART_SetConfig+0x328>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d16c      	bne.n	8001ea2 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001dc8:	f7ff f81a 	bl	8000e00 <HAL_RCC_GetPCLK2Freq>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	4613      	mov	r3, r2
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	4413      	add	r3, r2
 8001dd4:	009a      	lsls	r2, r3, #2
 8001dd6:	441a      	add	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de2:	4aa3      	ldr	r2, [pc, #652]	; (8002070 <UART_SetConfig+0x32c>)
 8001de4:	fba2 2303 	umull	r2, r3, r2, r3
 8001de8:	095b      	lsrs	r3, r3, #5
 8001dea:	011c      	lsls	r4, r3, #4
 8001dec:	f7ff f808 	bl	8000e00 <HAL_RCC_GetPCLK2Freq>
 8001df0:	4602      	mov	r2, r0
 8001df2:	4613      	mov	r3, r2
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	4413      	add	r3, r2
 8001df8:	009a      	lsls	r2, r3, #2
 8001dfa:	441a      	add	r2, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	fbb2 f5f3 	udiv	r5, r2, r3
 8001e06:	f7fe fffb 	bl	8000e00 <HAL_RCC_GetPCLK2Freq>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	4413      	add	r3, r2
 8001e12:	009a      	lsls	r2, r3, #2
 8001e14:	441a      	add	r2, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e20:	4a93      	ldr	r2, [pc, #588]	; (8002070 <UART_SetConfig+0x32c>)
 8001e22:	fba2 2303 	umull	r2, r3, r2, r3
 8001e26:	095b      	lsrs	r3, r3, #5
 8001e28:	2264      	movs	r2, #100	; 0x64
 8001e2a:	fb02 f303 	mul.w	r3, r2, r3
 8001e2e:	1aeb      	subs	r3, r5, r3
 8001e30:	00db      	lsls	r3, r3, #3
 8001e32:	3332      	adds	r3, #50	; 0x32
 8001e34:	4a8e      	ldr	r2, [pc, #568]	; (8002070 <UART_SetConfig+0x32c>)
 8001e36:	fba2 2303 	umull	r2, r3, r2, r3
 8001e3a:	095b      	lsrs	r3, r3, #5
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001e42:	441c      	add	r4, r3
 8001e44:	f7fe ffdc 	bl	8000e00 <HAL_RCC_GetPCLK2Freq>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	009a      	lsls	r2, r3, #2
 8001e52:	441a      	add	r2, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	005b      	lsls	r3, r3, #1
 8001e5a:	fbb2 f5f3 	udiv	r5, r2, r3
 8001e5e:	f7fe ffcf 	bl	8000e00 <HAL_RCC_GetPCLK2Freq>
 8001e62:	4602      	mov	r2, r0
 8001e64:	4613      	mov	r3, r2
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	4413      	add	r3, r2
 8001e6a:	009a      	lsls	r2, r3, #2
 8001e6c:	441a      	add	r2, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e78:	4a7d      	ldr	r2, [pc, #500]	; (8002070 <UART_SetConfig+0x32c>)
 8001e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7e:	095b      	lsrs	r3, r3, #5
 8001e80:	2264      	movs	r2, #100	; 0x64
 8001e82:	fb02 f303 	mul.w	r3, r2, r3
 8001e86:	1aeb      	subs	r3, r5, r3
 8001e88:	00db      	lsls	r3, r3, #3
 8001e8a:	3332      	adds	r3, #50	; 0x32
 8001e8c:	4a78      	ldr	r2, [pc, #480]	; (8002070 <UART_SetConfig+0x32c>)
 8001e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e92:	095b      	lsrs	r3, r3, #5
 8001e94:	f003 0207 	and.w	r2, r3, #7
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4422      	add	r2, r4
 8001e9e:	609a      	str	r2, [r3, #8]
 8001ea0:	e154      	b.n	800214c <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001ea2:	f7fe ff99 	bl	8000dd8 <HAL_RCC_GetPCLK1Freq>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	4413      	add	r3, r2
 8001eae:	009a      	lsls	r2, r3, #2
 8001eb0:	441a      	add	r2, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ebc:	4a6c      	ldr	r2, [pc, #432]	; (8002070 <UART_SetConfig+0x32c>)
 8001ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec2:	095b      	lsrs	r3, r3, #5
 8001ec4:	011c      	lsls	r4, r3, #4
 8001ec6:	f7fe ff87 	bl	8000dd8 <HAL_RCC_GetPCLK1Freq>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	4613      	mov	r3, r2
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	4413      	add	r3, r2
 8001ed2:	009a      	lsls	r2, r3, #2
 8001ed4:	441a      	add	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	005b      	lsls	r3, r3, #1
 8001edc:	fbb2 f5f3 	udiv	r5, r2, r3
 8001ee0:	f7fe ff7a 	bl	8000dd8 <HAL_RCC_GetPCLK1Freq>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	4413      	add	r3, r2
 8001eec:	009a      	lsls	r2, r3, #2
 8001eee:	441a      	add	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001efa:	4a5d      	ldr	r2, [pc, #372]	; (8002070 <UART_SetConfig+0x32c>)
 8001efc:	fba2 2303 	umull	r2, r3, r2, r3
 8001f00:	095b      	lsrs	r3, r3, #5
 8001f02:	2264      	movs	r2, #100	; 0x64
 8001f04:	fb02 f303 	mul.w	r3, r2, r3
 8001f08:	1aeb      	subs	r3, r5, r3
 8001f0a:	00db      	lsls	r3, r3, #3
 8001f0c:	3332      	adds	r3, #50	; 0x32
 8001f0e:	4a58      	ldr	r2, [pc, #352]	; (8002070 <UART_SetConfig+0x32c>)
 8001f10:	fba2 2303 	umull	r2, r3, r2, r3
 8001f14:	095b      	lsrs	r3, r3, #5
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001f1c:	441c      	add	r4, r3
 8001f1e:	f7fe ff5b 	bl	8000dd8 <HAL_RCC_GetPCLK1Freq>
 8001f22:	4602      	mov	r2, r0
 8001f24:	4613      	mov	r3, r2
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	4413      	add	r3, r2
 8001f2a:	009a      	lsls	r2, r3, #2
 8001f2c:	441a      	add	r2, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	fbb2 f5f3 	udiv	r5, r2, r3
 8001f38:	f7fe ff4e 	bl	8000dd8 <HAL_RCC_GetPCLK1Freq>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	4613      	mov	r3, r2
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	4413      	add	r3, r2
 8001f44:	009a      	lsls	r2, r3, #2
 8001f46:	441a      	add	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f52:	4a47      	ldr	r2, [pc, #284]	; (8002070 <UART_SetConfig+0x32c>)
 8001f54:	fba2 2303 	umull	r2, r3, r2, r3
 8001f58:	095b      	lsrs	r3, r3, #5
 8001f5a:	2264      	movs	r2, #100	; 0x64
 8001f5c:	fb02 f303 	mul.w	r3, r2, r3
 8001f60:	1aeb      	subs	r3, r5, r3
 8001f62:	00db      	lsls	r3, r3, #3
 8001f64:	3332      	adds	r3, #50	; 0x32
 8001f66:	4a42      	ldr	r2, [pc, #264]	; (8002070 <UART_SetConfig+0x32c>)
 8001f68:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6c:	095b      	lsrs	r3, r3, #5
 8001f6e:	f003 0207 	and.w	r2, r3, #7
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4422      	add	r2, r4
 8001f78:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8001f7a:	e0e7      	b.n	800214c <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a39      	ldr	r2, [pc, #228]	; (8002068 <UART_SetConfig+0x324>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d004      	beq.n	8001f90 <UART_SetConfig+0x24c>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a38      	ldr	r2, [pc, #224]	; (800206c <UART_SetConfig+0x328>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d171      	bne.n	8002074 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001f90:	f7fe ff36 	bl	8000e00 <HAL_RCC_GetPCLK2Freq>
 8001f94:	4602      	mov	r2, r0
 8001f96:	4613      	mov	r3, r2
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	4413      	add	r3, r2
 8001f9c:	009a      	lsls	r2, r3, #2
 8001f9e:	441a      	add	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001faa:	4a31      	ldr	r2, [pc, #196]	; (8002070 <UART_SetConfig+0x32c>)
 8001fac:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb0:	095b      	lsrs	r3, r3, #5
 8001fb2:	011c      	lsls	r4, r3, #4
 8001fb4:	f7fe ff24 	bl	8000e00 <HAL_RCC_GetPCLK2Freq>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	4613      	mov	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	4413      	add	r3, r2
 8001fc0:	009a      	lsls	r2, r3, #2
 8001fc2:	441a      	add	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	fbb2 f5f3 	udiv	r5, r2, r3
 8001fce:	f7fe ff17 	bl	8000e00 <HAL_RCC_GetPCLK2Freq>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	4413      	add	r3, r2
 8001fda:	009a      	lsls	r2, r3, #2
 8001fdc:	441a      	add	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fe8:	4a21      	ldr	r2, [pc, #132]	; (8002070 <UART_SetConfig+0x32c>)
 8001fea:	fba2 2303 	umull	r2, r3, r2, r3
 8001fee:	095b      	lsrs	r3, r3, #5
 8001ff0:	2264      	movs	r2, #100	; 0x64
 8001ff2:	fb02 f303 	mul.w	r3, r2, r3
 8001ff6:	1aeb      	subs	r3, r5, r3
 8001ff8:	011b      	lsls	r3, r3, #4
 8001ffa:	3332      	adds	r3, #50	; 0x32
 8001ffc:	4a1c      	ldr	r2, [pc, #112]	; (8002070 <UART_SetConfig+0x32c>)
 8001ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8002002:	095b      	lsrs	r3, r3, #5
 8002004:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002008:	441c      	add	r4, r3
 800200a:	f7fe fef9 	bl	8000e00 <HAL_RCC_GetPCLK2Freq>
 800200e:	4602      	mov	r2, r0
 8002010:	4613      	mov	r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4413      	add	r3, r2
 8002016:	009a      	lsls	r2, r3, #2
 8002018:	441a      	add	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	fbb2 f5f3 	udiv	r5, r2, r3
 8002024:	f7fe feec 	bl	8000e00 <HAL_RCC_GetPCLK2Freq>
 8002028:	4602      	mov	r2, r0
 800202a:	4613      	mov	r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4413      	add	r3, r2
 8002030:	009a      	lsls	r2, r3, #2
 8002032:	441a      	add	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	fbb2 f3f3 	udiv	r3, r2, r3
 800203e:	4a0c      	ldr	r2, [pc, #48]	; (8002070 <UART_SetConfig+0x32c>)
 8002040:	fba2 2303 	umull	r2, r3, r2, r3
 8002044:	095b      	lsrs	r3, r3, #5
 8002046:	2264      	movs	r2, #100	; 0x64
 8002048:	fb02 f303 	mul.w	r3, r2, r3
 800204c:	1aeb      	subs	r3, r5, r3
 800204e:	011b      	lsls	r3, r3, #4
 8002050:	3332      	adds	r3, #50	; 0x32
 8002052:	4a07      	ldr	r2, [pc, #28]	; (8002070 <UART_SetConfig+0x32c>)
 8002054:	fba2 2303 	umull	r2, r3, r2, r3
 8002058:	095b      	lsrs	r3, r3, #5
 800205a:	f003 020f 	and.w	r2, r3, #15
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4422      	add	r2, r4
 8002064:	609a      	str	r2, [r3, #8]
 8002066:	e071      	b.n	800214c <UART_SetConfig+0x408>
 8002068:	40011000 	.word	0x40011000
 800206c:	40011400 	.word	0x40011400
 8002070:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002074:	f7fe feb0 	bl	8000dd8 <HAL_RCC_GetPCLK1Freq>
 8002078:	4602      	mov	r2, r0
 800207a:	4613      	mov	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	009a      	lsls	r2, r3, #2
 8002082:	441a      	add	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	fbb2 f3f3 	udiv	r3, r2, r3
 800208e:	4a31      	ldr	r2, [pc, #196]	; (8002154 <UART_SetConfig+0x410>)
 8002090:	fba2 2303 	umull	r2, r3, r2, r3
 8002094:	095b      	lsrs	r3, r3, #5
 8002096:	011c      	lsls	r4, r3, #4
 8002098:	f7fe fe9e 	bl	8000dd8 <HAL_RCC_GetPCLK1Freq>
 800209c:	4602      	mov	r2, r0
 800209e:	4613      	mov	r3, r2
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	4413      	add	r3, r2
 80020a4:	009a      	lsls	r2, r3, #2
 80020a6:	441a      	add	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	fbb2 f5f3 	udiv	r5, r2, r3
 80020b2:	f7fe fe91 	bl	8000dd8 <HAL_RCC_GetPCLK1Freq>
 80020b6:	4602      	mov	r2, r0
 80020b8:	4613      	mov	r3, r2
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	009a      	lsls	r2, r3, #2
 80020c0:	441a      	add	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80020cc:	4a21      	ldr	r2, [pc, #132]	; (8002154 <UART_SetConfig+0x410>)
 80020ce:	fba2 2303 	umull	r2, r3, r2, r3
 80020d2:	095b      	lsrs	r3, r3, #5
 80020d4:	2264      	movs	r2, #100	; 0x64
 80020d6:	fb02 f303 	mul.w	r3, r2, r3
 80020da:	1aeb      	subs	r3, r5, r3
 80020dc:	011b      	lsls	r3, r3, #4
 80020de:	3332      	adds	r3, #50	; 0x32
 80020e0:	4a1c      	ldr	r2, [pc, #112]	; (8002154 <UART_SetConfig+0x410>)
 80020e2:	fba2 2303 	umull	r2, r3, r2, r3
 80020e6:	095b      	lsrs	r3, r3, #5
 80020e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020ec:	441c      	add	r4, r3
 80020ee:	f7fe fe73 	bl	8000dd8 <HAL_RCC_GetPCLK1Freq>
 80020f2:	4602      	mov	r2, r0
 80020f4:	4613      	mov	r3, r2
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	4413      	add	r3, r2
 80020fa:	009a      	lsls	r2, r3, #2
 80020fc:	441a      	add	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	fbb2 f5f3 	udiv	r5, r2, r3
 8002108:	f7fe fe66 	bl	8000dd8 <HAL_RCC_GetPCLK1Freq>
 800210c:	4602      	mov	r2, r0
 800210e:	4613      	mov	r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	4413      	add	r3, r2
 8002114:	009a      	lsls	r2, r3, #2
 8002116:	441a      	add	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002122:	4a0c      	ldr	r2, [pc, #48]	; (8002154 <UART_SetConfig+0x410>)
 8002124:	fba2 2303 	umull	r2, r3, r2, r3
 8002128:	095b      	lsrs	r3, r3, #5
 800212a:	2264      	movs	r2, #100	; 0x64
 800212c:	fb02 f303 	mul.w	r3, r2, r3
 8002130:	1aeb      	subs	r3, r5, r3
 8002132:	011b      	lsls	r3, r3, #4
 8002134:	3332      	adds	r3, #50	; 0x32
 8002136:	4a07      	ldr	r2, [pc, #28]	; (8002154 <UART_SetConfig+0x410>)
 8002138:	fba2 2303 	umull	r2, r3, r2, r3
 800213c:	095b      	lsrs	r3, r3, #5
 800213e:	f003 020f 	and.w	r2, r3, #15
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4422      	add	r2, r4
 8002148:	609a      	str	r2, [r3, #8]
}
 800214a:	e7ff      	b.n	800214c <UART_SetConfig+0x408>
 800214c:	bf00      	nop
 800214e:	3710      	adds	r7, #16
 8002150:	46bd      	mov	sp, r7
 8002152:	bdb0      	pop	{r4, r5, r7, pc}
 8002154:	51eb851f 	.word	0x51eb851f

08002158 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b0da      	sub	sp, #360	; 0x168
 800215c:	af02      	add	r7, sp, #8
int main(void)
 800215e:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8002162:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002166:	f7fe fa23 	bl	80005b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800216a:	f000 f969 	bl	8002440 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800216e:	f000 fa4d 	bl	800260c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002172:	f000 f9f7 	bl	8002564 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8002176:	f000 f9c3 	bl	8002500 <MX_SPI1_Init>
  MX_USART6_UART_Init();
 800217a:	f000 fa1d 	bl	80025b8 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  char rxbuf[]="waiting\r\n";
 800217e:	4a62      	ldr	r2, [pc, #392]	; (8002308 <main+0x1b0>)
 8002180:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8002184:	ca07      	ldmia	r2, {r0, r1, r2}
 8002186:	c303      	stmia	r3!, {r0, r1}
 8002188:	801a      	strh	r2, [r3, #0]
  char comentout[]="posmode\r\n";
 800218a:	4a60      	ldr	r2, [pc, #384]	; (800230c <main+0x1b4>)
 800218c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002190:	ca07      	ldmia	r2, {r0, r1, r2}
 8002192:	c303      	stmia	r3!, {r0, r1}
 8002194:	801a      	strh	r2, [r3, #0]
  uint8_t txdata[9] = {0};
 8002196:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800219a:	2200      	movs	r2, #0
 800219c:	601a      	str	r2, [r3, #0]
 800219e:	605a      	str	r2, [r3, #4]
 80021a0:	721a      	strb	r2, [r3, #8]
  uint8_t txdata2[7] = {0};
 80021a2:	f207 1351 	addw	r3, r7, #337	; 0x151
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	f8c3 2003 	str.w	r2, [r3, #3]
  unsigned char rxdata[9] = {0};
 80021ae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80021b2:	2200      	movs	r2, #0
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	605a      	str	r2, [r3, #4]
 80021b8:	721a      	strb	r2, [r3, #8]
  uint8_t aRxBuffer[10]={0};
 80021ba:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	605a      	str	r2, [r3, #4]
 80021c4:	811a      	strh	r2, [r3, #8]
  char PC_txdata[256]={'\0'};
 80021c6:	1d3b      	adds	r3, r7, #4
 80021c8:	4618      	mov	r0, r3
 80021ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021ce:	461a      	mov	r2, r3
 80021d0:	2100      	movs	r1, #0
 80021d2:	f000 fc39 	bl	8002a48 <memset>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //B3Mから情報を読み取る
	  while(1){
		  HAL_UART_Transmit(&huart2, (uint8_t*)rxbuf,sizeof(rxbuf),0xFFFF);
 80021d6:	f507 719e 	add.w	r1, r7, #316	; 0x13c
 80021da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021de:	220a      	movs	r2, #10
 80021e0:	484b      	ldr	r0, [pc, #300]	; (8002310 <main+0x1b8>)
 80021e2:	f7ff fccc 	bl	8001b7e <HAL_UART_Transmit>
		  HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)PC_txdata,(uint8_t*)rxdata,1,0xFF);
 80021e6:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80021ea:	1d39      	adds	r1, r7, #4
 80021ec:	23ff      	movs	r3, #255	; 0xff
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	2301      	movs	r3, #1
 80021f2:	4848      	ldr	r0, [pc, #288]	; (8002314 <main+0x1bc>)
 80021f4:	f7ff fa28 	bl	8001648 <HAL_SPI_TransmitReceive>

		  if(rxdata[0]!=0){
 80021f8:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d100      	bne.n	8002202 <main+0xaa>
		  HAL_UART_Transmit(&huart2, (uint8_t*)rxbuf,sizeof(rxbuf),0xFFFF);
 8002200:	e7e9      	b.n	80021d6 <main+0x7e>
			  break;
 8002202:	bf00      	nop
		  }
	  }
	  switch(rxdata[0]){
 8002204:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 8002208:	2b70      	cmp	r3, #112	; 0x70
 800220a:	d000      	beq.n	800220e <main+0xb6>
		  pos(0x01,pos_data,0);
		  rxdata[0]=0;
		  break;
	  }
	  default:
		  break;
 800220c:	e05f      	b.n	80022ce <main+0x176>
		  HAL_UART_Transmit(&huart2, (uint8_t*)comentout,sizeof(comentout),0xFFFF);
 800220e:	f507 7198 	add.w	r1, r7, #304	; 0x130
 8002212:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002216:	220a      	movs	r2, #10
 8002218:	483d      	ldr	r0, [pc, #244]	; (8002310 <main+0x1b8>)
 800221a:	f7ff fcb0 	bl	8001b7e <HAL_UART_Transmit>
		  rxdata[0]=0;
 800221e:	2300      	movs	r3, #0
 8002220:	f887 3110 	strb.w	r3, [r7, #272]	; 0x110
				  HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)PC_txdata,(uint8_t*)rxdata,1,0xFF);
 8002224:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002228:	1d39      	adds	r1, r7, #4
 800222a:	23ff      	movs	r3, #255	; 0xff
 800222c:	9300      	str	r3, [sp, #0]
 800222e:	2301      	movs	r3, #1
 8002230:	4838      	ldr	r0, [pc, #224]	; (8002314 <main+0x1bc>)
 8002232:	f7ff fa09 	bl	8001648 <HAL_SPI_TransmitReceive>
				  if(rxdata[0]!=0){
 8002236:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 800223a:	2b00      	cmp	r3, #0
 800223c:	d100      	bne.n	8002240 <main+0xe8>
				  HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)PC_txdata,(uint8_t*)rxdata,1,0xFF);
 800223e:	e7f1      	b.n	8002224 <main+0xcc>
					  break;
 8002240:	bf00      	nop
		  write(0x01);
 8002242:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8002246:	469c      	mov	ip, r3
 8002248:	2001      	movs	r0, #1
 800224a:	f000 f8bf 	bl	80023cc <write.7727>
		  rxdata[0]=0;
 800224e:	2300      	movs	r3, #0
 8002250:	f887 3110 	strb.w	r3, [r7, #272]	; 0x110
		  		HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)PC_txdata,(uint8_t*)rxdata,1,0xFF);
 8002254:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002258:	1d39      	adds	r1, r7, #4
 800225a:	23ff      	movs	r3, #255	; 0xff
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	2301      	movs	r3, #1
 8002260:	482c      	ldr	r0, [pc, #176]	; (8002314 <main+0x1bc>)
 8002262:	f7ff f9f1 	bl	8001648 <HAL_SPI_TransmitReceive>
                if(rxdata[0]!=0){
 8002266:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 800226a:	2b00      	cmp	r3, #0
 800226c:	d100      	bne.n	8002270 <main+0x118>
		  		HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)PC_txdata,(uint8_t*)rxdata,1,0xFF);
 800226e:	e7f1      	b.n	8002254 <main+0xfc>
     			break;
 8002270:	bf00      	nop
		  pos_data=rxdata[0];
 8002272:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 8002276:	f8a7 315e 	strh.w	r3, [r7, #350]	; 0x15e
		  rxdata[0]=0;
 800227a:	2300      	movs	r3, #0
 800227c:	f887 3110 	strb.w	r3, [r7, #272]	; 0x110
		  		HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)PC_txdata,(uint8_t*)rxdata,1,0xFF);
 8002280:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002284:	1d39      	adds	r1, r7, #4
 8002286:	23ff      	movs	r3, #255	; 0xff
 8002288:	9300      	str	r3, [sp, #0]
 800228a:	2301      	movs	r3, #1
 800228c:	4821      	ldr	r0, [pc, #132]	; (8002314 <main+0x1bc>)
 800228e:	f7ff f9db 	bl	8001648 <HAL_SPI_TransmitReceive>
			  if(rxdata[0]!=0){
 8002292:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 8002296:	2b00      	cmp	r3, #0
 8002298:	d100      	bne.n	800229c <main+0x144>
		  		HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)PC_txdata,(uint8_t*)rxdata,1,0xFF);
 800229a:	e7f1      	b.n	8002280 <main+0x128>
				  break;
 800229c:	bf00      	nop
		  pos_data+=rxdata[0]<<8;
 800229e:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	021b      	lsls	r3, r3, #8
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	f8b7 315e 	ldrh.w	r3, [r7, #350]	; 0x15e
 80022ac:	4413      	add	r3, r2
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	f8a7 315e 	strh.w	r3, [r7, #350]	; 0x15e
		  pos(0x01,pos_data,0);
 80022b4:	f9b7 115e 	ldrsh.w	r1, [r7, #350]	; 0x15e
 80022b8:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 80022bc:	469c      	mov	ip, r3
 80022be:	2200      	movs	r2, #0
 80022c0:	2001      	movs	r0, #1
 80022c2:	f000 f82b 	bl	800231c <pos.7719>
		  rxdata[0]=0;
 80022c6:	2300      	movs	r3, #0
 80022c8:	f887 3110 	strb.w	r3, [r7, #272]	; 0x110
		  break;
 80022cc:	bf00      	nop
	  }

	  HAL_UART_Transmit(&huart2, (uint8_t*)pos_data,sizeof(pos_data),0xFFFF);
 80022ce:	f9b7 315e 	ldrsh.w	r3, [r7, #350]	; 0x15e
 80022d2:	4619      	mov	r1, r3
 80022d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022d8:	2202      	movs	r2, #2
 80022da:	480d      	ldr	r0, [pc, #52]	; (8002310 <main+0x1b8>)
 80022dc:	f7ff fc4f 	bl	8001b7e <HAL_UART_Transmit>
	  sprintf(PC_txdata,"%d\n\r",pos_data);
 80022e0:	f9b7 215e 	ldrsh.w	r2, [r7, #350]	; 0x15e
 80022e4:	1d3b      	adds	r3, r7, #4
 80022e6:	490c      	ldr	r1, [pc, #48]	; (8002318 <main+0x1c0>)
 80022e8:	4618      	mov	r0, r3
 80022ea:	f000 fbb5 	bl	8002a58 <siprintf>

	  HAL_UART_Transmit(&huart2, (uint8_t*)PC_txdata,sizeof(PC_txdata),0xFFFF);
 80022ee:	1d39      	adds	r1, r7, #4
 80022f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022f8:	4805      	ldr	r0, [pc, #20]	; (8002310 <main+0x1b8>)
 80022fa:	f7ff fc40 	bl	8001b7e <HAL_UART_Transmit>
	  rxdata[0]=0;
 80022fe:	2300      	movs	r3, #0
 8002300:	f887 3110 	strb.w	r3, [r7, #272]	; 0x110
  {
 8002304:	e767      	b.n	80021d6 <main+0x7e>
 8002306:	bf00      	nop
 8002308:	08003284 	.word	0x08003284
 800230c:	08003290 	.word	0x08003290
 8002310:	20000134 	.word	0x20000134
 8002314:	200000dc 	.word	0x200000dc
 8002318:	0800327c 	.word	0x0800327c

0800231c <pos.7719>:
  {
 800231c:	b590      	push	{r4, r7, lr}
 800231e:	b087      	sub	sp, #28
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	73fb      	strb	r3, [r7, #15]
 8002326:	460b      	mov	r3, r1
 8002328:	81bb      	strh	r3, [r7, #12]
 800232a:	4613      	mov	r3, r2
 800232c:	817b      	strh	r3, [r7, #10]
 800232e:	4664      	mov	r4, ip
 8002330:	f8c7 c004 	str.w	ip, [r7, #4]
      unsigned char deg_l = (unsigned char)(deg)&0x00FF;
 8002334:	89bb      	ldrh	r3, [r7, #12]
 8002336:	75fb      	strb	r3, [r7, #23]
      unsigned char deg_h = (unsigned char)(deg>>8)&0x00FF;
 8002338:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800233c:	121b      	asrs	r3, r3, #8
 800233e:	b21b      	sxth	r3, r3
 8002340:	75bb      	strb	r3, [r7, #22]
      unsigned char time_l = (unsigned char)(time)&0x00FF;
 8002342:	897b      	ldrh	r3, [r7, #10]
 8002344:	757b      	strb	r3, [r7, #21]
      unsigned char time_h = (unsigned char)(time>>8)&0x00FF;
 8002346:	897b      	ldrh	r3, [r7, #10]
 8002348:	0a1b      	lsrs	r3, r3, #8
 800234a:	b29b      	uxth	r3, r3
 800234c:	753b      	strb	r3, [r7, #20]
      unsigned char sum = (0x09+0x06+id+deg_l+deg_h+time_l+time_h)&0x00FF;
 800234e:	7bfa      	ldrb	r2, [r7, #15]
 8002350:	7dfb      	ldrb	r3, [r7, #23]
 8002352:	4413      	add	r3, r2
 8002354:	b2da      	uxtb	r2, r3
 8002356:	7dbb      	ldrb	r3, [r7, #22]
 8002358:	4413      	add	r3, r2
 800235a:	b2da      	uxtb	r2, r3
 800235c:	7d7b      	ldrb	r3, [r7, #21]
 800235e:	4413      	add	r3, r2
 8002360:	b2da      	uxtb	r2, r3
 8002362:	7d3b      	ldrb	r3, [r7, #20]
 8002364:	4413      	add	r3, r2
 8002366:	b2db      	uxtb	r3, r3
 8002368:	330f      	adds	r3, #15
 800236a:	74fb      	strb	r3, [r7, #19]
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 800236c:	2201      	movs	r2, #1
 800236e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002372:	4814      	ldr	r0, [pc, #80]	; (80023c4 <pos.7719+0xa8>)
 8002374:	f7fe fc28 	bl	8000bc8 <HAL_GPIO_WritePin>
      txdata[0]=0x09;   //1 SIZE
 8002378:	2309      	movs	r3, #9
 800237a:	7023      	strb	r3, [r4, #0]
      txdata[1]=0x06;   //2 COMMAND
 800237c:	2306      	movs	r3, #6
 800237e:	7063      	strb	r3, [r4, #1]
      txdata[2]=0x00;   //3 OPTION
 8002380:	2300      	movs	r3, #0
 8002382:	70a3      	strb	r3, [r4, #2]
      txdata[3]=id;     //4 ID
 8002384:	7bfb      	ldrb	r3, [r7, #15]
 8002386:	70e3      	strb	r3, [r4, #3]
      txdata[4]=deg_l;  //5 POS_L
 8002388:	7dfb      	ldrb	r3, [r7, #23]
 800238a:	7123      	strb	r3, [r4, #4]
      txdata[5]=deg_h;  //6 POS_H
 800238c:	7dbb      	ldrb	r3, [r7, #22]
 800238e:	7163      	strb	r3, [r4, #5]
      txdata[6]=time_l; //7 TIME_L
 8002390:	7d7b      	ldrb	r3, [r7, #21]
 8002392:	71a3      	strb	r3, [r4, #6]
      txdata[7]=time_h; //8 TIME_H
 8002394:	7d3b      	ldrb	r3, [r7, #20]
 8002396:	71e3      	strb	r3, [r4, #7]
      txdata[8]=sum;    //9 SUM
 8002398:	7cfb      	ldrb	r3, [r7, #19]
 800239a:	7223      	strb	r3, [r4, #8]
      HAL_UART_Transmit(&huart6, txdata, 9, 0xFFFF);
 800239c:	4621      	mov	r1, r4
 800239e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023a2:	2209      	movs	r2, #9
 80023a4:	4808      	ldr	r0, [pc, #32]	; (80023c8 <pos.7719+0xac>)
 80023a6:	f7ff fbea 	bl	8001b7e <HAL_UART_Transmit>
      HAL_Delay(0.3);
 80023aa:	2000      	movs	r0, #0
 80023ac:	f7fe f972 	bl	8000694 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 80023b0:	2200      	movs	r2, #0
 80023b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023b6:	4803      	ldr	r0, [pc, #12]	; (80023c4 <pos.7719+0xa8>)
 80023b8:	f7fe fc06 	bl	8000bc8 <HAL_GPIO_WritePin>
  }
 80023bc:	bf00      	nop
 80023be:	371c      	adds	r7, #28
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd90      	pop	{r4, r7, pc}
 80023c4:	40020000 	.word	0x40020000
 80023c8:	2000009c 	.word	0x2000009c

080023cc <write.7727>:
    {
 80023cc:	b590      	push	{r4, r7, lr}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	71fb      	strb	r3, [r7, #7]
 80023d6:	4664      	mov	r4, ip
 80023d8:	f8c7 c000 	str.w	ip, [r7]
        unsigned char sum = (0x08+0x04+0x00+id+0x00+0x28+0x01)&0x00FF;
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	3335      	adds	r3, #53	; 0x35
 80023e0:	73fb      	strb	r3, [r7, #15]
       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 80023e2:	2201      	movs	r2, #1
 80023e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023e8:	4813      	ldr	r0, [pc, #76]	; (8002438 <write.7727+0x6c>)
 80023ea:	f7fe fbed 	bl	8000bc8 <HAL_GPIO_WritePin>
       txdata[0]=0x08;   //1 SIZE
 80023ee:	2308      	movs	r3, #8
 80023f0:	7023      	strb	r3, [r4, #0]
       txdata[1]=0x04;   //2 COMMAND
 80023f2:	2304      	movs	r3, #4
 80023f4:	7063      	strb	r3, [r4, #1]
       txdata[2]=0x00;   //3 OPTION
 80023f6:	2300      	movs	r3, #0
 80023f8:	70a3      	strb	r3, [r4, #2]
       txdata[3]=id;     //4 ID
 80023fa:	79fb      	ldrb	r3, [r7, #7]
 80023fc:	70e3      	strb	r3, [r4, #3]
       txdata[4]=0x00;  //DATA
 80023fe:	2300      	movs	r3, #0
 8002400:	7123      	strb	r3, [r4, #4]
       txdata[5]=0x28;  //ADRESS
 8002402:	2328      	movs	r3, #40	; 0x28
 8002404:	7163      	strb	r3, [r4, #5]
       txdata[6]=0x01; //COUNT
 8002406:	2301      	movs	r3, #1
 8002408:	71a3      	strb	r3, [r4, #6]
       txdata[7]=sum;    //9 SUM
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	71e3      	strb	r3, [r4, #7]
       HAL_UART_Transmit(&huart6, txdata, 8, 0xFFFF);
 800240e:	4621      	mov	r1, r4
 8002410:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002414:	2208      	movs	r2, #8
 8002416:	4809      	ldr	r0, [pc, #36]	; (800243c <write.7727+0x70>)
 8002418:	f7ff fbb1 	bl	8001b7e <HAL_UART_Transmit>
       HAL_Delay(0.3);
 800241c:	2000      	movs	r0, #0
 800241e:	f7fe f939 	bl	8000694 <HAL_Delay>
       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 8002422:	2200      	movs	r2, #0
 8002424:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002428:	4803      	ldr	r0, [pc, #12]	; (8002438 <write.7727+0x6c>)
 800242a:	f7fe fbcd 	bl	8000bc8 <HAL_GPIO_WritePin>
    }
 800242e:	bf00      	nop
 8002430:	3714      	adds	r7, #20
 8002432:	46bd      	mov	sp, r7
 8002434:	bd90      	pop	{r4, r7, pc}
 8002436:	bf00      	nop
 8002438:	40020000 	.word	0x40020000
 800243c:	2000009c 	.word	0x2000009c

08002440 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b094      	sub	sp, #80	; 0x50
 8002444:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002446:	f107 031c 	add.w	r3, r7, #28
 800244a:	2234      	movs	r2, #52	; 0x34
 800244c:	2100      	movs	r1, #0
 800244e:	4618      	mov	r0, r3
 8002450:	f000 fafa 	bl	8002a48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002454:	f107 0308 	add.w	r3, r7, #8
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	605a      	str	r2, [r3, #4]
 800245e:	609a      	str	r2, [r3, #8]
 8002460:	60da      	str	r2, [r3, #12]
 8002462:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002464:	2300      	movs	r3, #0
 8002466:	607b      	str	r3, [r7, #4]
 8002468:	4b23      	ldr	r3, [pc, #140]	; (80024f8 <SystemClock_Config+0xb8>)
 800246a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246c:	4a22      	ldr	r2, [pc, #136]	; (80024f8 <SystemClock_Config+0xb8>)
 800246e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002472:	6413      	str	r3, [r2, #64]	; 0x40
 8002474:	4b20      	ldr	r3, [pc, #128]	; (80024f8 <SystemClock_Config+0xb8>)
 8002476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002478:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247c:	607b      	str	r3, [r7, #4]
 800247e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002480:	2300      	movs	r3, #0
 8002482:	603b      	str	r3, [r7, #0]
 8002484:	4b1d      	ldr	r3, [pc, #116]	; (80024fc <SystemClock_Config+0xbc>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800248c:	4a1b      	ldr	r2, [pc, #108]	; (80024fc <SystemClock_Config+0xbc>)
 800248e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002492:	6013      	str	r3, [r2, #0]
 8002494:	4b19      	ldr	r3, [pc, #100]	; (80024fc <SystemClock_Config+0xbc>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800249c:	603b      	str	r3, [r7, #0]
 800249e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024a0:	2302      	movs	r3, #2
 80024a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024a4:	2301      	movs	r3, #1
 80024a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024a8:	2310      	movs	r3, #16
 80024aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80024ac:	2300      	movs	r3, #0
 80024ae:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024b0:	f107 031c 	add.w	r3, r7, #28
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7fe fe09 	bl	80010cc <HAL_RCC_OscConfig>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80024c0:	f000 f8e8 	bl	8002694 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024c4:	230f      	movs	r3, #15
 80024c6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80024c8:	2300      	movs	r3, #0
 80024ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024cc:	2300      	movs	r3, #0
 80024ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024d0:	2300      	movs	r3, #0
 80024d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024d4:	2300      	movs	r3, #0
 80024d6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80024d8:	f107 0308 	add.w	r3, r7, #8
 80024dc:	2100      	movs	r1, #0
 80024de:	4618      	mov	r0, r3
 80024e0:	f7fe fb8c 	bl	8000bfc <HAL_RCC_ClockConfig>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <SystemClock_Config+0xae>
  {
    Error_Handler();
 80024ea:	f000 f8d3 	bl	8002694 <Error_Handler>
  }
}
 80024ee:	bf00      	nop
 80024f0:	3750      	adds	r7, #80	; 0x50
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40023800 	.word	0x40023800
 80024fc:	40007000 	.word	0x40007000

08002500 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002504:	4b15      	ldr	r3, [pc, #84]	; (800255c <MX_SPI1_Init+0x5c>)
 8002506:	4a16      	ldr	r2, [pc, #88]	; (8002560 <MX_SPI1_Init+0x60>)
 8002508:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800250a:	4b14      	ldr	r3, [pc, #80]	; (800255c <MX_SPI1_Init+0x5c>)
 800250c:	2200      	movs	r2, #0
 800250e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002510:	4b12      	ldr	r3, [pc, #72]	; (800255c <MX_SPI1_Init+0x5c>)
 8002512:	2200      	movs	r2, #0
 8002514:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002516:	4b11      	ldr	r3, [pc, #68]	; (800255c <MX_SPI1_Init+0x5c>)
 8002518:	2200      	movs	r2, #0
 800251a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800251c:	4b0f      	ldr	r3, [pc, #60]	; (800255c <MX_SPI1_Init+0x5c>)
 800251e:	2200      	movs	r2, #0
 8002520:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002522:	4b0e      	ldr	r3, [pc, #56]	; (800255c <MX_SPI1_Init+0x5c>)
 8002524:	2200      	movs	r2, #0
 8002526:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8002528:	4b0c      	ldr	r3, [pc, #48]	; (800255c <MX_SPI1_Init+0x5c>)
 800252a:	2200      	movs	r2, #0
 800252c:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800252e:	4b0b      	ldr	r3, [pc, #44]	; (800255c <MX_SPI1_Init+0x5c>)
 8002530:	2200      	movs	r2, #0
 8002532:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002534:	4b09      	ldr	r3, [pc, #36]	; (800255c <MX_SPI1_Init+0x5c>)
 8002536:	2200      	movs	r2, #0
 8002538:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800253a:	4b08      	ldr	r3, [pc, #32]	; (800255c <MX_SPI1_Init+0x5c>)
 800253c:	2200      	movs	r2, #0
 800253e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002540:	4b06      	ldr	r3, [pc, #24]	; (800255c <MX_SPI1_Init+0x5c>)
 8002542:	220a      	movs	r2, #10
 8002544:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002546:	4805      	ldr	r0, [pc, #20]	; (800255c <MX_SPI1_Init+0x5c>)
 8002548:	f7ff f81a 	bl	8001580 <HAL_SPI_Init>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <MX_SPI1_Init+0x56>
  {
    Error_Handler();
 8002552:	f000 f89f 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	200000dc 	.word	0x200000dc
 8002560:	40013000 	.word	0x40013000

08002564 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002568:	4b11      	ldr	r3, [pc, #68]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 800256a:	4a12      	ldr	r2, [pc, #72]	; (80025b4 <MX_USART2_UART_Init+0x50>)
 800256c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800256e:	4b10      	ldr	r3, [pc, #64]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002570:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002574:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002576:	4b0e      	ldr	r3, [pc, #56]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002578:	2200      	movs	r2, #0
 800257a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800257c:	4b0c      	ldr	r3, [pc, #48]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 800257e:	2200      	movs	r2, #0
 8002580:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002582:	4b0b      	ldr	r3, [pc, #44]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002584:	2200      	movs	r2, #0
 8002586:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002588:	4b09      	ldr	r3, [pc, #36]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 800258a:	220c      	movs	r2, #12
 800258c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800258e:	4b08      	ldr	r3, [pc, #32]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002590:	2200      	movs	r2, #0
 8002592:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002594:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002596:	2200      	movs	r2, #0
 8002598:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800259a:	4805      	ldr	r0, [pc, #20]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 800259c:	f7ff faa2 	bl	8001ae4 <HAL_UART_Init>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80025a6:	f000 f875 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025aa:	bf00      	nop
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20000134 	.word	0x20000134
 80025b4:	40004400 	.word	0x40004400

080025b8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80025bc:	4b11      	ldr	r3, [pc, #68]	; (8002604 <MX_USART6_UART_Init+0x4c>)
 80025be:	4a12      	ldr	r2, [pc, #72]	; (8002608 <MX_USART6_UART_Init+0x50>)
 80025c0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80025c2:	4b10      	ldr	r3, [pc, #64]	; (8002604 <MX_USART6_UART_Init+0x4c>)
 80025c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025c8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80025ca:	4b0e      	ldr	r3, [pc, #56]	; (8002604 <MX_USART6_UART_Init+0x4c>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80025d0:	4b0c      	ldr	r3, [pc, #48]	; (8002604 <MX_USART6_UART_Init+0x4c>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80025d6:	4b0b      	ldr	r3, [pc, #44]	; (8002604 <MX_USART6_UART_Init+0x4c>)
 80025d8:	2200      	movs	r2, #0
 80025da:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80025dc:	4b09      	ldr	r3, [pc, #36]	; (8002604 <MX_USART6_UART_Init+0x4c>)
 80025de:	220c      	movs	r2, #12
 80025e0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025e2:	4b08      	ldr	r3, [pc, #32]	; (8002604 <MX_USART6_UART_Init+0x4c>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80025e8:	4b06      	ldr	r3, [pc, #24]	; (8002604 <MX_USART6_UART_Init+0x4c>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80025ee:	4805      	ldr	r0, [pc, #20]	; (8002604 <MX_USART6_UART_Init+0x4c>)
 80025f0:	f7ff fa78 	bl	8001ae4 <HAL_UART_Init>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80025fa:	f000 f84b 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	2000009c 	.word	0x2000009c
 8002608:	40011400 	.word	0x40011400

0800260c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b088      	sub	sp, #32
 8002610:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002612:	f107 030c 	add.w	r3, r7, #12
 8002616:	2200      	movs	r2, #0
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	605a      	str	r2, [r3, #4]
 800261c:	609a      	str	r2, [r3, #8]
 800261e:	60da      	str	r2, [r3, #12]
 8002620:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	60bb      	str	r3, [r7, #8]
 8002626:	4b19      	ldr	r3, [pc, #100]	; (800268c <MX_GPIO_Init+0x80>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262a:	4a18      	ldr	r2, [pc, #96]	; (800268c <MX_GPIO_Init+0x80>)
 800262c:	f043 0301 	orr.w	r3, r3, #1
 8002630:	6313      	str	r3, [r2, #48]	; 0x30
 8002632:	4b16      	ldr	r3, [pc, #88]	; (800268c <MX_GPIO_Init+0x80>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002636:	f003 0301 	and.w	r3, r3, #1
 800263a:	60bb      	str	r3, [r7, #8]
 800263c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	607b      	str	r3, [r7, #4]
 8002642:	4b12      	ldr	r3, [pc, #72]	; (800268c <MX_GPIO_Init+0x80>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002646:	4a11      	ldr	r2, [pc, #68]	; (800268c <MX_GPIO_Init+0x80>)
 8002648:	f043 0304 	orr.w	r3, r3, #4
 800264c:	6313      	str	r3, [r2, #48]	; 0x30
 800264e:	4b0f      	ldr	r3, [pc, #60]	; (800268c <MX_GPIO_Init+0x80>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	f003 0304 	and.w	r3, r3, #4
 8002656:	607b      	str	r3, [r7, #4]
 8002658:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800265a:	2200      	movs	r2, #0
 800265c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002660:	480b      	ldr	r0, [pc, #44]	; (8002690 <MX_GPIO_Init+0x84>)
 8002662:	f7fe fab1 	bl	8000bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002666:	f44f 7380 	mov.w	r3, #256	; 0x100
 800266a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800266c:	2301      	movs	r3, #1
 800266e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002674:	2300      	movs	r3, #0
 8002676:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002678:	f107 030c 	add.w	r3, r7, #12
 800267c:	4619      	mov	r1, r3
 800267e:	4804      	ldr	r0, [pc, #16]	; (8002690 <MX_GPIO_Init+0x84>)
 8002680:	f7fe f910 	bl	80008a4 <HAL_GPIO_Init>

}
 8002684:	bf00      	nop
 8002686:	3720      	adds	r7, #32
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	40023800 	.word	0x40023800
 8002690:	40020000 	.word	0x40020000

08002694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002698:	bf00      	nop
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
	...

080026a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026aa:	2300      	movs	r3, #0
 80026ac:	607b      	str	r3, [r7, #4]
 80026ae:	4b10      	ldr	r3, [pc, #64]	; (80026f0 <HAL_MspInit+0x4c>)
 80026b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b2:	4a0f      	ldr	r2, [pc, #60]	; (80026f0 <HAL_MspInit+0x4c>)
 80026b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026b8:	6453      	str	r3, [r2, #68]	; 0x44
 80026ba:	4b0d      	ldr	r3, [pc, #52]	; (80026f0 <HAL_MspInit+0x4c>)
 80026bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026c2:	607b      	str	r3, [r7, #4]
 80026c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026c6:	2300      	movs	r3, #0
 80026c8:	603b      	str	r3, [r7, #0]
 80026ca:	4b09      	ldr	r3, [pc, #36]	; (80026f0 <HAL_MspInit+0x4c>)
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	4a08      	ldr	r2, [pc, #32]	; (80026f0 <HAL_MspInit+0x4c>)
 80026d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026d4:	6413      	str	r3, [r2, #64]	; 0x40
 80026d6:	4b06      	ldr	r3, [pc, #24]	; (80026f0 <HAL_MspInit+0x4c>)
 80026d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026de:	603b      	str	r3, [r7, #0]
 80026e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026e2:	bf00      	nop
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	40023800 	.word	0x40023800

080026f4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b08a      	sub	sp, #40	; 0x28
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026fc:	f107 0314 	add.w	r3, r7, #20
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	605a      	str	r2, [r3, #4]
 8002706:	609a      	str	r2, [r3, #8]
 8002708:	60da      	str	r2, [r3, #12]
 800270a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a19      	ldr	r2, [pc, #100]	; (8002778 <HAL_SPI_MspInit+0x84>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d12b      	bne.n	800276e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	613b      	str	r3, [r7, #16]
 800271a:	4b18      	ldr	r3, [pc, #96]	; (800277c <HAL_SPI_MspInit+0x88>)
 800271c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800271e:	4a17      	ldr	r2, [pc, #92]	; (800277c <HAL_SPI_MspInit+0x88>)
 8002720:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002724:	6453      	str	r3, [r2, #68]	; 0x44
 8002726:	4b15      	ldr	r3, [pc, #84]	; (800277c <HAL_SPI_MspInit+0x88>)
 8002728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800272e:	613b      	str	r3, [r7, #16]
 8002730:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002732:	2300      	movs	r3, #0
 8002734:	60fb      	str	r3, [r7, #12]
 8002736:	4b11      	ldr	r3, [pc, #68]	; (800277c <HAL_SPI_MspInit+0x88>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273a:	4a10      	ldr	r2, [pc, #64]	; (800277c <HAL_SPI_MspInit+0x88>)
 800273c:	f043 0301 	orr.w	r3, r3, #1
 8002740:	6313      	str	r3, [r2, #48]	; 0x30
 8002742:	4b0e      	ldr	r3, [pc, #56]	; (800277c <HAL_SPI_MspInit+0x88>)
 8002744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	60fb      	str	r3, [r7, #12]
 800274c:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800274e:	23f0      	movs	r3, #240	; 0xf0
 8002750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002752:	2302      	movs	r3, #2
 8002754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002756:	2300      	movs	r3, #0
 8002758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800275a:	2303      	movs	r3, #3
 800275c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800275e:	2305      	movs	r3, #5
 8002760:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002762:	f107 0314 	add.w	r3, r7, #20
 8002766:	4619      	mov	r1, r3
 8002768:	4805      	ldr	r0, [pc, #20]	; (8002780 <HAL_SPI_MspInit+0x8c>)
 800276a:	f7fe f89b 	bl	80008a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800276e:	bf00      	nop
 8002770:	3728      	adds	r7, #40	; 0x28
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	40013000 	.word	0x40013000
 800277c:	40023800 	.word	0x40023800
 8002780:	40020000 	.word	0x40020000

08002784 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b08c      	sub	sp, #48	; 0x30
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800278c:	f107 031c 	add.w	r3, r7, #28
 8002790:	2200      	movs	r2, #0
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	605a      	str	r2, [r3, #4]
 8002796:	609a      	str	r2, [r3, #8]
 8002798:	60da      	str	r2, [r3, #12]
 800279a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a32      	ldr	r2, [pc, #200]	; (800286c <HAL_UART_MspInit+0xe8>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d12c      	bne.n	8002800 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	61bb      	str	r3, [r7, #24]
 80027aa:	4b31      	ldr	r3, [pc, #196]	; (8002870 <HAL_UART_MspInit+0xec>)
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	4a30      	ldr	r2, [pc, #192]	; (8002870 <HAL_UART_MspInit+0xec>)
 80027b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027b4:	6413      	str	r3, [r2, #64]	; 0x40
 80027b6:	4b2e      	ldr	r3, [pc, #184]	; (8002870 <HAL_UART_MspInit+0xec>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027be:	61bb      	str	r3, [r7, #24]
 80027c0:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]
 80027c6:	4b2a      	ldr	r3, [pc, #168]	; (8002870 <HAL_UART_MspInit+0xec>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ca:	4a29      	ldr	r2, [pc, #164]	; (8002870 <HAL_UART_MspInit+0xec>)
 80027cc:	f043 0301 	orr.w	r3, r3, #1
 80027d0:	6313      	str	r3, [r2, #48]	; 0x30
 80027d2:	4b27      	ldr	r3, [pc, #156]	; (8002870 <HAL_UART_MspInit+0xec>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	617b      	str	r3, [r7, #20]
 80027dc:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80027de:	230c      	movs	r3, #12
 80027e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e2:	2302      	movs	r3, #2
 80027e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027e6:	2301      	movs	r3, #1
 80027e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027ea:	2303      	movs	r3, #3
 80027ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027ee:	2307      	movs	r3, #7
 80027f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f2:	f107 031c 	add.w	r3, r7, #28
 80027f6:	4619      	mov	r1, r3
 80027f8:	481e      	ldr	r0, [pc, #120]	; (8002874 <HAL_UART_MspInit+0xf0>)
 80027fa:	f7fe f853 	bl	80008a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80027fe:	e030      	b.n	8002862 <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART6)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a1c      	ldr	r2, [pc, #112]	; (8002878 <HAL_UART_MspInit+0xf4>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d12b      	bne.n	8002862 <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART6_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	613b      	str	r3, [r7, #16]
 800280e:	4b18      	ldr	r3, [pc, #96]	; (8002870 <HAL_UART_MspInit+0xec>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002812:	4a17      	ldr	r2, [pc, #92]	; (8002870 <HAL_UART_MspInit+0xec>)
 8002814:	f043 0320 	orr.w	r3, r3, #32
 8002818:	6453      	str	r3, [r2, #68]	; 0x44
 800281a:	4b15      	ldr	r3, [pc, #84]	; (8002870 <HAL_UART_MspInit+0xec>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	f003 0320 	and.w	r3, r3, #32
 8002822:	613b      	str	r3, [r7, #16]
 8002824:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	60fb      	str	r3, [r7, #12]
 800282a:	4b11      	ldr	r3, [pc, #68]	; (8002870 <HAL_UART_MspInit+0xec>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	4a10      	ldr	r2, [pc, #64]	; (8002870 <HAL_UART_MspInit+0xec>)
 8002830:	f043 0304 	orr.w	r3, r3, #4
 8002834:	6313      	str	r3, [r2, #48]	; 0x30
 8002836:	4b0e      	ldr	r3, [pc, #56]	; (8002870 <HAL_UART_MspInit+0xec>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	f003 0304 	and.w	r3, r3, #4
 800283e:	60fb      	str	r3, [r7, #12]
 8002840:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002842:	23c0      	movs	r3, #192	; 0xc0
 8002844:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002846:	2302      	movs	r3, #2
 8002848:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800284a:	2301      	movs	r3, #1
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800284e:	2303      	movs	r3, #3
 8002850:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002852:	2308      	movs	r3, #8
 8002854:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002856:	f107 031c 	add.w	r3, r7, #28
 800285a:	4619      	mov	r1, r3
 800285c:	4807      	ldr	r0, [pc, #28]	; (800287c <HAL_UART_MspInit+0xf8>)
 800285e:	f7fe f821 	bl	80008a4 <HAL_GPIO_Init>
}
 8002862:	bf00      	nop
 8002864:	3730      	adds	r7, #48	; 0x30
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40004400 	.word	0x40004400
 8002870:	40023800 	.word	0x40023800
 8002874:	40020000 	.word	0x40020000
 8002878:	40011400 	.word	0x40011400
 800287c:	40020800 	.word	0x40020800

08002880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002884:	bf00      	nop
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr

0800288e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800288e:	b480      	push	{r7}
 8002890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002892:	e7fe      	b.n	8002892 <HardFault_Handler+0x4>

08002894 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002898:	e7fe      	b.n	8002898 <MemManage_Handler+0x4>

0800289a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800289a:	b480      	push	{r7}
 800289c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800289e:	e7fe      	b.n	800289e <BusFault_Handler+0x4>

080028a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028a4:	e7fe      	b.n	80028a4 <UsageFault_Handler+0x4>

080028a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028a6:	b480      	push	{r7}
 80028a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028aa:	bf00      	nop
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028b8:	bf00      	nop
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr

080028c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028c2:	b480      	push	{r7}
 80028c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028c6:	bf00      	nop
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028d4:	f7fd febe 	bl	8000654 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028d8:	bf00      	nop
 80028da:	bd80      	pop	{r7, pc}

080028dc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80028e4:	4b11      	ldr	r3, [pc, #68]	; (800292c <_sbrk+0x50>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d102      	bne.n	80028f2 <_sbrk+0x16>
		heap_end = &end;
 80028ec:	4b0f      	ldr	r3, [pc, #60]	; (800292c <_sbrk+0x50>)
 80028ee:	4a10      	ldr	r2, [pc, #64]	; (8002930 <_sbrk+0x54>)
 80028f0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80028f2:	4b0e      	ldr	r3, [pc, #56]	; (800292c <_sbrk+0x50>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80028f8:	4b0c      	ldr	r3, [pc, #48]	; (800292c <_sbrk+0x50>)
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4413      	add	r3, r2
 8002900:	466a      	mov	r2, sp
 8002902:	4293      	cmp	r3, r2
 8002904:	d907      	bls.n	8002916 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002906:	f000 f875 	bl	80029f4 <__errno>
 800290a:	4602      	mov	r2, r0
 800290c:	230c      	movs	r3, #12
 800290e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002910:	f04f 33ff 	mov.w	r3, #4294967295
 8002914:	e006      	b.n	8002924 <_sbrk+0x48>
	}

	heap_end += incr;
 8002916:	4b05      	ldr	r3, [pc, #20]	; (800292c <_sbrk+0x50>)
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4413      	add	r3, r2
 800291e:	4a03      	ldr	r2, [pc, #12]	; (800292c <_sbrk+0x50>)
 8002920:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002922:	68fb      	ldr	r3, [r7, #12]
}
 8002924:	4618      	mov	r0, r3
 8002926:	3710      	adds	r7, #16
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	2000008c 	.word	0x2000008c
 8002930:	20000178 	.word	0x20000178

08002934 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002938:	4b16      	ldr	r3, [pc, #88]	; (8002994 <SystemInit+0x60>)
 800293a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800293e:	4a15      	ldr	r2, [pc, #84]	; (8002994 <SystemInit+0x60>)
 8002940:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002944:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002948:	4b13      	ldr	r3, [pc, #76]	; (8002998 <SystemInit+0x64>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a12      	ldr	r2, [pc, #72]	; (8002998 <SystemInit+0x64>)
 800294e:	f043 0301 	orr.w	r3, r3, #1
 8002952:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002954:	4b10      	ldr	r3, [pc, #64]	; (8002998 <SystemInit+0x64>)
 8002956:	2200      	movs	r2, #0
 8002958:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800295a:	4b0f      	ldr	r3, [pc, #60]	; (8002998 <SystemInit+0x64>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a0e      	ldr	r2, [pc, #56]	; (8002998 <SystemInit+0x64>)
 8002960:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002964:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002968:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800296a:	4b0b      	ldr	r3, [pc, #44]	; (8002998 <SystemInit+0x64>)
 800296c:	4a0b      	ldr	r2, [pc, #44]	; (800299c <SystemInit+0x68>)
 800296e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002970:	4b09      	ldr	r3, [pc, #36]	; (8002998 <SystemInit+0x64>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a08      	ldr	r2, [pc, #32]	; (8002998 <SystemInit+0x64>)
 8002976:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800297a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800297c:	4b06      	ldr	r3, [pc, #24]	; (8002998 <SystemInit+0x64>)
 800297e:	2200      	movs	r2, #0
 8002980:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002982:	4b04      	ldr	r3, [pc, #16]	; (8002994 <SystemInit+0x60>)
 8002984:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002988:	609a      	str	r2, [r3, #8]
#endif
}
 800298a:	bf00      	nop
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr
 8002994:	e000ed00 	.word	0xe000ed00
 8002998:	40023800 	.word	0x40023800
 800299c:	24003010 	.word	0x24003010

080029a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80029a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029d8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80029a4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80029a6:	e003      	b.n	80029b0 <LoopCopyDataInit>

080029a8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80029a8:	4b0c      	ldr	r3, [pc, #48]	; (80029dc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80029aa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80029ac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80029ae:	3104      	adds	r1, #4

080029b0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80029b0:	480b      	ldr	r0, [pc, #44]	; (80029e0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80029b2:	4b0c      	ldr	r3, [pc, #48]	; (80029e4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80029b4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80029b6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80029b8:	d3f6      	bcc.n	80029a8 <CopyDataInit>
  ldr  r2, =_sbss
 80029ba:	4a0b      	ldr	r2, [pc, #44]	; (80029e8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80029bc:	e002      	b.n	80029c4 <LoopFillZerobss>

080029be <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80029be:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80029c0:	f842 3b04 	str.w	r3, [r2], #4

080029c4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80029c4:	4b09      	ldr	r3, [pc, #36]	; (80029ec <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80029c6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80029c8:	d3f9      	bcc.n	80029be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80029ca:	f7ff ffb3 	bl	8002934 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029ce:	f000 f817 	bl	8002a00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029d2:	f7ff fbc1 	bl	8002158 <main>
  bx  lr    
 80029d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80029d8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80029dc:	080032f8 	.word	0x080032f8
  ldr  r0, =_sdata
 80029e0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80029e4:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80029e8:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 80029ec:	20000178 	.word	0x20000178

080029f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029f0:	e7fe      	b.n	80029f0 <ADC_IRQHandler>
	...

080029f4 <__errno>:
 80029f4:	4b01      	ldr	r3, [pc, #4]	; (80029fc <__errno+0x8>)
 80029f6:	6818      	ldr	r0, [r3, #0]
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	2000000c 	.word	0x2000000c

08002a00 <__libc_init_array>:
 8002a00:	b570      	push	{r4, r5, r6, lr}
 8002a02:	4e0d      	ldr	r6, [pc, #52]	; (8002a38 <__libc_init_array+0x38>)
 8002a04:	4c0d      	ldr	r4, [pc, #52]	; (8002a3c <__libc_init_array+0x3c>)
 8002a06:	1ba4      	subs	r4, r4, r6
 8002a08:	10a4      	asrs	r4, r4, #2
 8002a0a:	2500      	movs	r5, #0
 8002a0c:	42a5      	cmp	r5, r4
 8002a0e:	d109      	bne.n	8002a24 <__libc_init_array+0x24>
 8002a10:	4e0b      	ldr	r6, [pc, #44]	; (8002a40 <__libc_init_array+0x40>)
 8002a12:	4c0c      	ldr	r4, [pc, #48]	; (8002a44 <__libc_init_array+0x44>)
 8002a14:	f000 fc26 	bl	8003264 <_init>
 8002a18:	1ba4      	subs	r4, r4, r6
 8002a1a:	10a4      	asrs	r4, r4, #2
 8002a1c:	2500      	movs	r5, #0
 8002a1e:	42a5      	cmp	r5, r4
 8002a20:	d105      	bne.n	8002a2e <__libc_init_array+0x2e>
 8002a22:	bd70      	pop	{r4, r5, r6, pc}
 8002a24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a28:	4798      	blx	r3
 8002a2a:	3501      	adds	r5, #1
 8002a2c:	e7ee      	b.n	8002a0c <__libc_init_array+0xc>
 8002a2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a32:	4798      	blx	r3
 8002a34:	3501      	adds	r5, #1
 8002a36:	e7f2      	b.n	8002a1e <__libc_init_array+0x1e>
 8002a38:	080032f0 	.word	0x080032f0
 8002a3c:	080032f0 	.word	0x080032f0
 8002a40:	080032f0 	.word	0x080032f0
 8002a44:	080032f4 	.word	0x080032f4

08002a48 <memset>:
 8002a48:	4402      	add	r2, r0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d100      	bne.n	8002a52 <memset+0xa>
 8002a50:	4770      	bx	lr
 8002a52:	f803 1b01 	strb.w	r1, [r3], #1
 8002a56:	e7f9      	b.n	8002a4c <memset+0x4>

08002a58 <siprintf>:
 8002a58:	b40e      	push	{r1, r2, r3}
 8002a5a:	b500      	push	{lr}
 8002a5c:	b09c      	sub	sp, #112	; 0x70
 8002a5e:	ab1d      	add	r3, sp, #116	; 0x74
 8002a60:	9002      	str	r0, [sp, #8]
 8002a62:	9006      	str	r0, [sp, #24]
 8002a64:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002a68:	4809      	ldr	r0, [pc, #36]	; (8002a90 <siprintf+0x38>)
 8002a6a:	9107      	str	r1, [sp, #28]
 8002a6c:	9104      	str	r1, [sp, #16]
 8002a6e:	4909      	ldr	r1, [pc, #36]	; (8002a94 <siprintf+0x3c>)
 8002a70:	f853 2b04 	ldr.w	r2, [r3], #4
 8002a74:	9105      	str	r1, [sp, #20]
 8002a76:	6800      	ldr	r0, [r0, #0]
 8002a78:	9301      	str	r3, [sp, #4]
 8002a7a:	a902      	add	r1, sp, #8
 8002a7c:	f000 f866 	bl	8002b4c <_svfiprintf_r>
 8002a80:	9b02      	ldr	r3, [sp, #8]
 8002a82:	2200      	movs	r2, #0
 8002a84:	701a      	strb	r2, [r3, #0]
 8002a86:	b01c      	add	sp, #112	; 0x70
 8002a88:	f85d eb04 	ldr.w	lr, [sp], #4
 8002a8c:	b003      	add	sp, #12
 8002a8e:	4770      	bx	lr
 8002a90:	2000000c 	.word	0x2000000c
 8002a94:	ffff0208 	.word	0xffff0208

08002a98 <__ssputs_r>:
 8002a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a9c:	688e      	ldr	r6, [r1, #8]
 8002a9e:	429e      	cmp	r6, r3
 8002aa0:	4682      	mov	sl, r0
 8002aa2:	460c      	mov	r4, r1
 8002aa4:	4690      	mov	r8, r2
 8002aa6:	4699      	mov	r9, r3
 8002aa8:	d837      	bhi.n	8002b1a <__ssputs_r+0x82>
 8002aaa:	898a      	ldrh	r2, [r1, #12]
 8002aac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002ab0:	d031      	beq.n	8002b16 <__ssputs_r+0x7e>
 8002ab2:	6825      	ldr	r5, [r4, #0]
 8002ab4:	6909      	ldr	r1, [r1, #16]
 8002ab6:	1a6f      	subs	r7, r5, r1
 8002ab8:	6965      	ldr	r5, [r4, #20]
 8002aba:	2302      	movs	r3, #2
 8002abc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002ac0:	fb95 f5f3 	sdiv	r5, r5, r3
 8002ac4:	f109 0301 	add.w	r3, r9, #1
 8002ac8:	443b      	add	r3, r7
 8002aca:	429d      	cmp	r5, r3
 8002acc:	bf38      	it	cc
 8002ace:	461d      	movcc	r5, r3
 8002ad0:	0553      	lsls	r3, r2, #21
 8002ad2:	d530      	bpl.n	8002b36 <__ssputs_r+0x9e>
 8002ad4:	4629      	mov	r1, r5
 8002ad6:	f000 fb2b 	bl	8003130 <_malloc_r>
 8002ada:	4606      	mov	r6, r0
 8002adc:	b950      	cbnz	r0, 8002af4 <__ssputs_r+0x5c>
 8002ade:	230c      	movs	r3, #12
 8002ae0:	f8ca 3000 	str.w	r3, [sl]
 8002ae4:	89a3      	ldrh	r3, [r4, #12]
 8002ae6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002aea:	81a3      	strh	r3, [r4, #12]
 8002aec:	f04f 30ff 	mov.w	r0, #4294967295
 8002af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002af4:	463a      	mov	r2, r7
 8002af6:	6921      	ldr	r1, [r4, #16]
 8002af8:	f000 faa8 	bl	800304c <memcpy>
 8002afc:	89a3      	ldrh	r3, [r4, #12]
 8002afe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002b02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b06:	81a3      	strh	r3, [r4, #12]
 8002b08:	6126      	str	r6, [r4, #16]
 8002b0a:	6165      	str	r5, [r4, #20]
 8002b0c:	443e      	add	r6, r7
 8002b0e:	1bed      	subs	r5, r5, r7
 8002b10:	6026      	str	r6, [r4, #0]
 8002b12:	60a5      	str	r5, [r4, #8]
 8002b14:	464e      	mov	r6, r9
 8002b16:	454e      	cmp	r6, r9
 8002b18:	d900      	bls.n	8002b1c <__ssputs_r+0x84>
 8002b1a:	464e      	mov	r6, r9
 8002b1c:	4632      	mov	r2, r6
 8002b1e:	4641      	mov	r1, r8
 8002b20:	6820      	ldr	r0, [r4, #0]
 8002b22:	f000 fa9e 	bl	8003062 <memmove>
 8002b26:	68a3      	ldr	r3, [r4, #8]
 8002b28:	1b9b      	subs	r3, r3, r6
 8002b2a:	60a3      	str	r3, [r4, #8]
 8002b2c:	6823      	ldr	r3, [r4, #0]
 8002b2e:	441e      	add	r6, r3
 8002b30:	6026      	str	r6, [r4, #0]
 8002b32:	2000      	movs	r0, #0
 8002b34:	e7dc      	b.n	8002af0 <__ssputs_r+0x58>
 8002b36:	462a      	mov	r2, r5
 8002b38:	f000 fb54 	bl	80031e4 <_realloc_r>
 8002b3c:	4606      	mov	r6, r0
 8002b3e:	2800      	cmp	r0, #0
 8002b40:	d1e2      	bne.n	8002b08 <__ssputs_r+0x70>
 8002b42:	6921      	ldr	r1, [r4, #16]
 8002b44:	4650      	mov	r0, sl
 8002b46:	f000 faa5 	bl	8003094 <_free_r>
 8002b4a:	e7c8      	b.n	8002ade <__ssputs_r+0x46>

08002b4c <_svfiprintf_r>:
 8002b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b50:	461d      	mov	r5, r3
 8002b52:	898b      	ldrh	r3, [r1, #12]
 8002b54:	061f      	lsls	r7, r3, #24
 8002b56:	b09d      	sub	sp, #116	; 0x74
 8002b58:	4680      	mov	r8, r0
 8002b5a:	460c      	mov	r4, r1
 8002b5c:	4616      	mov	r6, r2
 8002b5e:	d50f      	bpl.n	8002b80 <_svfiprintf_r+0x34>
 8002b60:	690b      	ldr	r3, [r1, #16]
 8002b62:	b96b      	cbnz	r3, 8002b80 <_svfiprintf_r+0x34>
 8002b64:	2140      	movs	r1, #64	; 0x40
 8002b66:	f000 fae3 	bl	8003130 <_malloc_r>
 8002b6a:	6020      	str	r0, [r4, #0]
 8002b6c:	6120      	str	r0, [r4, #16]
 8002b6e:	b928      	cbnz	r0, 8002b7c <_svfiprintf_r+0x30>
 8002b70:	230c      	movs	r3, #12
 8002b72:	f8c8 3000 	str.w	r3, [r8]
 8002b76:	f04f 30ff 	mov.w	r0, #4294967295
 8002b7a:	e0c8      	b.n	8002d0e <_svfiprintf_r+0x1c2>
 8002b7c:	2340      	movs	r3, #64	; 0x40
 8002b7e:	6163      	str	r3, [r4, #20]
 8002b80:	2300      	movs	r3, #0
 8002b82:	9309      	str	r3, [sp, #36]	; 0x24
 8002b84:	2320      	movs	r3, #32
 8002b86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002b8a:	2330      	movs	r3, #48	; 0x30
 8002b8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002b90:	9503      	str	r5, [sp, #12]
 8002b92:	f04f 0b01 	mov.w	fp, #1
 8002b96:	4637      	mov	r7, r6
 8002b98:	463d      	mov	r5, r7
 8002b9a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002b9e:	b10b      	cbz	r3, 8002ba4 <_svfiprintf_r+0x58>
 8002ba0:	2b25      	cmp	r3, #37	; 0x25
 8002ba2:	d13e      	bne.n	8002c22 <_svfiprintf_r+0xd6>
 8002ba4:	ebb7 0a06 	subs.w	sl, r7, r6
 8002ba8:	d00b      	beq.n	8002bc2 <_svfiprintf_r+0x76>
 8002baa:	4653      	mov	r3, sl
 8002bac:	4632      	mov	r2, r6
 8002bae:	4621      	mov	r1, r4
 8002bb0:	4640      	mov	r0, r8
 8002bb2:	f7ff ff71 	bl	8002a98 <__ssputs_r>
 8002bb6:	3001      	adds	r0, #1
 8002bb8:	f000 80a4 	beq.w	8002d04 <_svfiprintf_r+0x1b8>
 8002bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002bbe:	4453      	add	r3, sl
 8002bc0:	9309      	str	r3, [sp, #36]	; 0x24
 8002bc2:	783b      	ldrb	r3, [r7, #0]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f000 809d 	beq.w	8002d04 <_svfiprintf_r+0x1b8>
 8002bca:	2300      	movs	r3, #0
 8002bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8002bd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002bd4:	9304      	str	r3, [sp, #16]
 8002bd6:	9307      	str	r3, [sp, #28]
 8002bd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002bdc:	931a      	str	r3, [sp, #104]	; 0x68
 8002bde:	462f      	mov	r7, r5
 8002be0:	2205      	movs	r2, #5
 8002be2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8002be6:	4850      	ldr	r0, [pc, #320]	; (8002d28 <_svfiprintf_r+0x1dc>)
 8002be8:	f7fd fb12 	bl	8000210 <memchr>
 8002bec:	9b04      	ldr	r3, [sp, #16]
 8002bee:	b9d0      	cbnz	r0, 8002c26 <_svfiprintf_r+0xda>
 8002bf0:	06d9      	lsls	r1, r3, #27
 8002bf2:	bf44      	itt	mi
 8002bf4:	2220      	movmi	r2, #32
 8002bf6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002bfa:	071a      	lsls	r2, r3, #28
 8002bfc:	bf44      	itt	mi
 8002bfe:	222b      	movmi	r2, #43	; 0x2b
 8002c00:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002c04:	782a      	ldrb	r2, [r5, #0]
 8002c06:	2a2a      	cmp	r2, #42	; 0x2a
 8002c08:	d015      	beq.n	8002c36 <_svfiprintf_r+0xea>
 8002c0a:	9a07      	ldr	r2, [sp, #28]
 8002c0c:	462f      	mov	r7, r5
 8002c0e:	2000      	movs	r0, #0
 8002c10:	250a      	movs	r5, #10
 8002c12:	4639      	mov	r1, r7
 8002c14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002c18:	3b30      	subs	r3, #48	; 0x30
 8002c1a:	2b09      	cmp	r3, #9
 8002c1c:	d94d      	bls.n	8002cba <_svfiprintf_r+0x16e>
 8002c1e:	b1b8      	cbz	r0, 8002c50 <_svfiprintf_r+0x104>
 8002c20:	e00f      	b.n	8002c42 <_svfiprintf_r+0xf6>
 8002c22:	462f      	mov	r7, r5
 8002c24:	e7b8      	b.n	8002b98 <_svfiprintf_r+0x4c>
 8002c26:	4a40      	ldr	r2, [pc, #256]	; (8002d28 <_svfiprintf_r+0x1dc>)
 8002c28:	1a80      	subs	r0, r0, r2
 8002c2a:	fa0b f000 	lsl.w	r0, fp, r0
 8002c2e:	4318      	orrs	r0, r3
 8002c30:	9004      	str	r0, [sp, #16]
 8002c32:	463d      	mov	r5, r7
 8002c34:	e7d3      	b.n	8002bde <_svfiprintf_r+0x92>
 8002c36:	9a03      	ldr	r2, [sp, #12]
 8002c38:	1d11      	adds	r1, r2, #4
 8002c3a:	6812      	ldr	r2, [r2, #0]
 8002c3c:	9103      	str	r1, [sp, #12]
 8002c3e:	2a00      	cmp	r2, #0
 8002c40:	db01      	blt.n	8002c46 <_svfiprintf_r+0xfa>
 8002c42:	9207      	str	r2, [sp, #28]
 8002c44:	e004      	b.n	8002c50 <_svfiprintf_r+0x104>
 8002c46:	4252      	negs	r2, r2
 8002c48:	f043 0302 	orr.w	r3, r3, #2
 8002c4c:	9207      	str	r2, [sp, #28]
 8002c4e:	9304      	str	r3, [sp, #16]
 8002c50:	783b      	ldrb	r3, [r7, #0]
 8002c52:	2b2e      	cmp	r3, #46	; 0x2e
 8002c54:	d10c      	bne.n	8002c70 <_svfiprintf_r+0x124>
 8002c56:	787b      	ldrb	r3, [r7, #1]
 8002c58:	2b2a      	cmp	r3, #42	; 0x2a
 8002c5a:	d133      	bne.n	8002cc4 <_svfiprintf_r+0x178>
 8002c5c:	9b03      	ldr	r3, [sp, #12]
 8002c5e:	1d1a      	adds	r2, r3, #4
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	9203      	str	r2, [sp, #12]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	bfb8      	it	lt
 8002c68:	f04f 33ff 	movlt.w	r3, #4294967295
 8002c6c:	3702      	adds	r7, #2
 8002c6e:	9305      	str	r3, [sp, #20]
 8002c70:	4d2e      	ldr	r5, [pc, #184]	; (8002d2c <_svfiprintf_r+0x1e0>)
 8002c72:	7839      	ldrb	r1, [r7, #0]
 8002c74:	2203      	movs	r2, #3
 8002c76:	4628      	mov	r0, r5
 8002c78:	f7fd faca 	bl	8000210 <memchr>
 8002c7c:	b138      	cbz	r0, 8002c8e <_svfiprintf_r+0x142>
 8002c7e:	2340      	movs	r3, #64	; 0x40
 8002c80:	1b40      	subs	r0, r0, r5
 8002c82:	fa03 f000 	lsl.w	r0, r3, r0
 8002c86:	9b04      	ldr	r3, [sp, #16]
 8002c88:	4303      	orrs	r3, r0
 8002c8a:	3701      	adds	r7, #1
 8002c8c:	9304      	str	r3, [sp, #16]
 8002c8e:	7839      	ldrb	r1, [r7, #0]
 8002c90:	4827      	ldr	r0, [pc, #156]	; (8002d30 <_svfiprintf_r+0x1e4>)
 8002c92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002c96:	2206      	movs	r2, #6
 8002c98:	1c7e      	adds	r6, r7, #1
 8002c9a:	f7fd fab9 	bl	8000210 <memchr>
 8002c9e:	2800      	cmp	r0, #0
 8002ca0:	d038      	beq.n	8002d14 <_svfiprintf_r+0x1c8>
 8002ca2:	4b24      	ldr	r3, [pc, #144]	; (8002d34 <_svfiprintf_r+0x1e8>)
 8002ca4:	bb13      	cbnz	r3, 8002cec <_svfiprintf_r+0x1a0>
 8002ca6:	9b03      	ldr	r3, [sp, #12]
 8002ca8:	3307      	adds	r3, #7
 8002caa:	f023 0307 	bic.w	r3, r3, #7
 8002cae:	3308      	adds	r3, #8
 8002cb0:	9303      	str	r3, [sp, #12]
 8002cb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002cb4:	444b      	add	r3, r9
 8002cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8002cb8:	e76d      	b.n	8002b96 <_svfiprintf_r+0x4a>
 8002cba:	fb05 3202 	mla	r2, r5, r2, r3
 8002cbe:	2001      	movs	r0, #1
 8002cc0:	460f      	mov	r7, r1
 8002cc2:	e7a6      	b.n	8002c12 <_svfiprintf_r+0xc6>
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	3701      	adds	r7, #1
 8002cc8:	9305      	str	r3, [sp, #20]
 8002cca:	4619      	mov	r1, r3
 8002ccc:	250a      	movs	r5, #10
 8002cce:	4638      	mov	r0, r7
 8002cd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002cd4:	3a30      	subs	r2, #48	; 0x30
 8002cd6:	2a09      	cmp	r2, #9
 8002cd8:	d903      	bls.n	8002ce2 <_svfiprintf_r+0x196>
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d0c8      	beq.n	8002c70 <_svfiprintf_r+0x124>
 8002cde:	9105      	str	r1, [sp, #20]
 8002ce0:	e7c6      	b.n	8002c70 <_svfiprintf_r+0x124>
 8002ce2:	fb05 2101 	mla	r1, r5, r1, r2
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	4607      	mov	r7, r0
 8002cea:	e7f0      	b.n	8002cce <_svfiprintf_r+0x182>
 8002cec:	ab03      	add	r3, sp, #12
 8002cee:	9300      	str	r3, [sp, #0]
 8002cf0:	4622      	mov	r2, r4
 8002cf2:	4b11      	ldr	r3, [pc, #68]	; (8002d38 <_svfiprintf_r+0x1ec>)
 8002cf4:	a904      	add	r1, sp, #16
 8002cf6:	4640      	mov	r0, r8
 8002cf8:	f3af 8000 	nop.w
 8002cfc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002d00:	4681      	mov	r9, r0
 8002d02:	d1d6      	bne.n	8002cb2 <_svfiprintf_r+0x166>
 8002d04:	89a3      	ldrh	r3, [r4, #12]
 8002d06:	065b      	lsls	r3, r3, #25
 8002d08:	f53f af35 	bmi.w	8002b76 <_svfiprintf_r+0x2a>
 8002d0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002d0e:	b01d      	add	sp, #116	; 0x74
 8002d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d14:	ab03      	add	r3, sp, #12
 8002d16:	9300      	str	r3, [sp, #0]
 8002d18:	4622      	mov	r2, r4
 8002d1a:	4b07      	ldr	r3, [pc, #28]	; (8002d38 <_svfiprintf_r+0x1ec>)
 8002d1c:	a904      	add	r1, sp, #16
 8002d1e:	4640      	mov	r0, r8
 8002d20:	f000 f882 	bl	8002e28 <_printf_i>
 8002d24:	e7ea      	b.n	8002cfc <_svfiprintf_r+0x1b0>
 8002d26:	bf00      	nop
 8002d28:	080032b4 	.word	0x080032b4
 8002d2c:	080032ba 	.word	0x080032ba
 8002d30:	080032be 	.word	0x080032be
 8002d34:	00000000 	.word	0x00000000
 8002d38:	08002a99 	.word	0x08002a99

08002d3c <_printf_common>:
 8002d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d40:	4691      	mov	r9, r2
 8002d42:	461f      	mov	r7, r3
 8002d44:	688a      	ldr	r2, [r1, #8]
 8002d46:	690b      	ldr	r3, [r1, #16]
 8002d48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	bfb8      	it	lt
 8002d50:	4613      	movlt	r3, r2
 8002d52:	f8c9 3000 	str.w	r3, [r9]
 8002d56:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002d5a:	4606      	mov	r6, r0
 8002d5c:	460c      	mov	r4, r1
 8002d5e:	b112      	cbz	r2, 8002d66 <_printf_common+0x2a>
 8002d60:	3301      	adds	r3, #1
 8002d62:	f8c9 3000 	str.w	r3, [r9]
 8002d66:	6823      	ldr	r3, [r4, #0]
 8002d68:	0699      	lsls	r1, r3, #26
 8002d6a:	bf42      	ittt	mi
 8002d6c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002d70:	3302      	addmi	r3, #2
 8002d72:	f8c9 3000 	strmi.w	r3, [r9]
 8002d76:	6825      	ldr	r5, [r4, #0]
 8002d78:	f015 0506 	ands.w	r5, r5, #6
 8002d7c:	d107      	bne.n	8002d8e <_printf_common+0x52>
 8002d7e:	f104 0a19 	add.w	sl, r4, #25
 8002d82:	68e3      	ldr	r3, [r4, #12]
 8002d84:	f8d9 2000 	ldr.w	r2, [r9]
 8002d88:	1a9b      	subs	r3, r3, r2
 8002d8a:	42ab      	cmp	r3, r5
 8002d8c:	dc28      	bgt.n	8002de0 <_printf_common+0xa4>
 8002d8e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002d92:	6822      	ldr	r2, [r4, #0]
 8002d94:	3300      	adds	r3, #0
 8002d96:	bf18      	it	ne
 8002d98:	2301      	movne	r3, #1
 8002d9a:	0692      	lsls	r2, r2, #26
 8002d9c:	d42d      	bmi.n	8002dfa <_printf_common+0xbe>
 8002d9e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002da2:	4639      	mov	r1, r7
 8002da4:	4630      	mov	r0, r6
 8002da6:	47c0      	blx	r8
 8002da8:	3001      	adds	r0, #1
 8002daa:	d020      	beq.n	8002dee <_printf_common+0xb2>
 8002dac:	6823      	ldr	r3, [r4, #0]
 8002dae:	68e5      	ldr	r5, [r4, #12]
 8002db0:	f8d9 2000 	ldr.w	r2, [r9]
 8002db4:	f003 0306 	and.w	r3, r3, #6
 8002db8:	2b04      	cmp	r3, #4
 8002dba:	bf08      	it	eq
 8002dbc:	1aad      	subeq	r5, r5, r2
 8002dbe:	68a3      	ldr	r3, [r4, #8]
 8002dc0:	6922      	ldr	r2, [r4, #16]
 8002dc2:	bf0c      	ite	eq
 8002dc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002dc8:	2500      	movne	r5, #0
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	bfc4      	itt	gt
 8002dce:	1a9b      	subgt	r3, r3, r2
 8002dd0:	18ed      	addgt	r5, r5, r3
 8002dd2:	f04f 0900 	mov.w	r9, #0
 8002dd6:	341a      	adds	r4, #26
 8002dd8:	454d      	cmp	r5, r9
 8002dda:	d11a      	bne.n	8002e12 <_printf_common+0xd6>
 8002ddc:	2000      	movs	r0, #0
 8002dde:	e008      	b.n	8002df2 <_printf_common+0xb6>
 8002de0:	2301      	movs	r3, #1
 8002de2:	4652      	mov	r2, sl
 8002de4:	4639      	mov	r1, r7
 8002de6:	4630      	mov	r0, r6
 8002de8:	47c0      	blx	r8
 8002dea:	3001      	adds	r0, #1
 8002dec:	d103      	bne.n	8002df6 <_printf_common+0xba>
 8002dee:	f04f 30ff 	mov.w	r0, #4294967295
 8002df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002df6:	3501      	adds	r5, #1
 8002df8:	e7c3      	b.n	8002d82 <_printf_common+0x46>
 8002dfa:	18e1      	adds	r1, r4, r3
 8002dfc:	1c5a      	adds	r2, r3, #1
 8002dfe:	2030      	movs	r0, #48	; 0x30
 8002e00:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002e04:	4422      	add	r2, r4
 8002e06:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002e0a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002e0e:	3302      	adds	r3, #2
 8002e10:	e7c5      	b.n	8002d9e <_printf_common+0x62>
 8002e12:	2301      	movs	r3, #1
 8002e14:	4622      	mov	r2, r4
 8002e16:	4639      	mov	r1, r7
 8002e18:	4630      	mov	r0, r6
 8002e1a:	47c0      	blx	r8
 8002e1c:	3001      	adds	r0, #1
 8002e1e:	d0e6      	beq.n	8002dee <_printf_common+0xb2>
 8002e20:	f109 0901 	add.w	r9, r9, #1
 8002e24:	e7d8      	b.n	8002dd8 <_printf_common+0x9c>
	...

08002e28 <_printf_i>:
 8002e28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e2c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002e30:	460c      	mov	r4, r1
 8002e32:	7e09      	ldrb	r1, [r1, #24]
 8002e34:	b085      	sub	sp, #20
 8002e36:	296e      	cmp	r1, #110	; 0x6e
 8002e38:	4617      	mov	r7, r2
 8002e3a:	4606      	mov	r6, r0
 8002e3c:	4698      	mov	r8, r3
 8002e3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002e40:	f000 80b3 	beq.w	8002faa <_printf_i+0x182>
 8002e44:	d822      	bhi.n	8002e8c <_printf_i+0x64>
 8002e46:	2963      	cmp	r1, #99	; 0x63
 8002e48:	d036      	beq.n	8002eb8 <_printf_i+0x90>
 8002e4a:	d80a      	bhi.n	8002e62 <_printf_i+0x3a>
 8002e4c:	2900      	cmp	r1, #0
 8002e4e:	f000 80b9 	beq.w	8002fc4 <_printf_i+0x19c>
 8002e52:	2958      	cmp	r1, #88	; 0x58
 8002e54:	f000 8083 	beq.w	8002f5e <_printf_i+0x136>
 8002e58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002e5c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002e60:	e032      	b.n	8002ec8 <_printf_i+0xa0>
 8002e62:	2964      	cmp	r1, #100	; 0x64
 8002e64:	d001      	beq.n	8002e6a <_printf_i+0x42>
 8002e66:	2969      	cmp	r1, #105	; 0x69
 8002e68:	d1f6      	bne.n	8002e58 <_printf_i+0x30>
 8002e6a:	6820      	ldr	r0, [r4, #0]
 8002e6c:	6813      	ldr	r3, [r2, #0]
 8002e6e:	0605      	lsls	r5, r0, #24
 8002e70:	f103 0104 	add.w	r1, r3, #4
 8002e74:	d52a      	bpl.n	8002ecc <_printf_i+0xa4>
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6011      	str	r1, [r2, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	da03      	bge.n	8002e86 <_printf_i+0x5e>
 8002e7e:	222d      	movs	r2, #45	; 0x2d
 8002e80:	425b      	negs	r3, r3
 8002e82:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002e86:	486f      	ldr	r0, [pc, #444]	; (8003044 <_printf_i+0x21c>)
 8002e88:	220a      	movs	r2, #10
 8002e8a:	e039      	b.n	8002f00 <_printf_i+0xd8>
 8002e8c:	2973      	cmp	r1, #115	; 0x73
 8002e8e:	f000 809d 	beq.w	8002fcc <_printf_i+0x1a4>
 8002e92:	d808      	bhi.n	8002ea6 <_printf_i+0x7e>
 8002e94:	296f      	cmp	r1, #111	; 0x6f
 8002e96:	d020      	beq.n	8002eda <_printf_i+0xb2>
 8002e98:	2970      	cmp	r1, #112	; 0x70
 8002e9a:	d1dd      	bne.n	8002e58 <_printf_i+0x30>
 8002e9c:	6823      	ldr	r3, [r4, #0]
 8002e9e:	f043 0320 	orr.w	r3, r3, #32
 8002ea2:	6023      	str	r3, [r4, #0]
 8002ea4:	e003      	b.n	8002eae <_printf_i+0x86>
 8002ea6:	2975      	cmp	r1, #117	; 0x75
 8002ea8:	d017      	beq.n	8002eda <_printf_i+0xb2>
 8002eaa:	2978      	cmp	r1, #120	; 0x78
 8002eac:	d1d4      	bne.n	8002e58 <_printf_i+0x30>
 8002eae:	2378      	movs	r3, #120	; 0x78
 8002eb0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002eb4:	4864      	ldr	r0, [pc, #400]	; (8003048 <_printf_i+0x220>)
 8002eb6:	e055      	b.n	8002f64 <_printf_i+0x13c>
 8002eb8:	6813      	ldr	r3, [r2, #0]
 8002eba:	1d19      	adds	r1, r3, #4
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6011      	str	r1, [r2, #0]
 8002ec0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ec4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e08c      	b.n	8002fe6 <_printf_i+0x1be>
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	6011      	str	r1, [r2, #0]
 8002ed0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002ed4:	bf18      	it	ne
 8002ed6:	b21b      	sxthne	r3, r3
 8002ed8:	e7cf      	b.n	8002e7a <_printf_i+0x52>
 8002eda:	6813      	ldr	r3, [r2, #0]
 8002edc:	6825      	ldr	r5, [r4, #0]
 8002ede:	1d18      	adds	r0, r3, #4
 8002ee0:	6010      	str	r0, [r2, #0]
 8002ee2:	0628      	lsls	r0, r5, #24
 8002ee4:	d501      	bpl.n	8002eea <_printf_i+0xc2>
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	e002      	b.n	8002ef0 <_printf_i+0xc8>
 8002eea:	0668      	lsls	r0, r5, #25
 8002eec:	d5fb      	bpl.n	8002ee6 <_printf_i+0xbe>
 8002eee:	881b      	ldrh	r3, [r3, #0]
 8002ef0:	4854      	ldr	r0, [pc, #336]	; (8003044 <_printf_i+0x21c>)
 8002ef2:	296f      	cmp	r1, #111	; 0x6f
 8002ef4:	bf14      	ite	ne
 8002ef6:	220a      	movne	r2, #10
 8002ef8:	2208      	moveq	r2, #8
 8002efa:	2100      	movs	r1, #0
 8002efc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002f00:	6865      	ldr	r5, [r4, #4]
 8002f02:	60a5      	str	r5, [r4, #8]
 8002f04:	2d00      	cmp	r5, #0
 8002f06:	f2c0 8095 	blt.w	8003034 <_printf_i+0x20c>
 8002f0a:	6821      	ldr	r1, [r4, #0]
 8002f0c:	f021 0104 	bic.w	r1, r1, #4
 8002f10:	6021      	str	r1, [r4, #0]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d13d      	bne.n	8002f92 <_printf_i+0x16a>
 8002f16:	2d00      	cmp	r5, #0
 8002f18:	f040 808e 	bne.w	8003038 <_printf_i+0x210>
 8002f1c:	4665      	mov	r5, ip
 8002f1e:	2a08      	cmp	r2, #8
 8002f20:	d10b      	bne.n	8002f3a <_printf_i+0x112>
 8002f22:	6823      	ldr	r3, [r4, #0]
 8002f24:	07db      	lsls	r3, r3, #31
 8002f26:	d508      	bpl.n	8002f3a <_printf_i+0x112>
 8002f28:	6923      	ldr	r3, [r4, #16]
 8002f2a:	6862      	ldr	r2, [r4, #4]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	bfde      	ittt	le
 8002f30:	2330      	movle	r3, #48	; 0x30
 8002f32:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002f36:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002f3a:	ebac 0305 	sub.w	r3, ip, r5
 8002f3e:	6123      	str	r3, [r4, #16]
 8002f40:	f8cd 8000 	str.w	r8, [sp]
 8002f44:	463b      	mov	r3, r7
 8002f46:	aa03      	add	r2, sp, #12
 8002f48:	4621      	mov	r1, r4
 8002f4a:	4630      	mov	r0, r6
 8002f4c:	f7ff fef6 	bl	8002d3c <_printf_common>
 8002f50:	3001      	adds	r0, #1
 8002f52:	d14d      	bne.n	8002ff0 <_printf_i+0x1c8>
 8002f54:	f04f 30ff 	mov.w	r0, #4294967295
 8002f58:	b005      	add	sp, #20
 8002f5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002f5e:	4839      	ldr	r0, [pc, #228]	; (8003044 <_printf_i+0x21c>)
 8002f60:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002f64:	6813      	ldr	r3, [r2, #0]
 8002f66:	6821      	ldr	r1, [r4, #0]
 8002f68:	1d1d      	adds	r5, r3, #4
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6015      	str	r5, [r2, #0]
 8002f6e:	060a      	lsls	r2, r1, #24
 8002f70:	d50b      	bpl.n	8002f8a <_printf_i+0x162>
 8002f72:	07ca      	lsls	r2, r1, #31
 8002f74:	bf44      	itt	mi
 8002f76:	f041 0120 	orrmi.w	r1, r1, #32
 8002f7a:	6021      	strmi	r1, [r4, #0]
 8002f7c:	b91b      	cbnz	r3, 8002f86 <_printf_i+0x15e>
 8002f7e:	6822      	ldr	r2, [r4, #0]
 8002f80:	f022 0220 	bic.w	r2, r2, #32
 8002f84:	6022      	str	r2, [r4, #0]
 8002f86:	2210      	movs	r2, #16
 8002f88:	e7b7      	b.n	8002efa <_printf_i+0xd2>
 8002f8a:	064d      	lsls	r5, r1, #25
 8002f8c:	bf48      	it	mi
 8002f8e:	b29b      	uxthmi	r3, r3
 8002f90:	e7ef      	b.n	8002f72 <_printf_i+0x14a>
 8002f92:	4665      	mov	r5, ip
 8002f94:	fbb3 f1f2 	udiv	r1, r3, r2
 8002f98:	fb02 3311 	mls	r3, r2, r1, r3
 8002f9c:	5cc3      	ldrb	r3, [r0, r3]
 8002f9e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	2900      	cmp	r1, #0
 8002fa6:	d1f5      	bne.n	8002f94 <_printf_i+0x16c>
 8002fa8:	e7b9      	b.n	8002f1e <_printf_i+0xf6>
 8002faa:	6813      	ldr	r3, [r2, #0]
 8002fac:	6825      	ldr	r5, [r4, #0]
 8002fae:	6961      	ldr	r1, [r4, #20]
 8002fb0:	1d18      	adds	r0, r3, #4
 8002fb2:	6010      	str	r0, [r2, #0]
 8002fb4:	0628      	lsls	r0, r5, #24
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	d501      	bpl.n	8002fbe <_printf_i+0x196>
 8002fba:	6019      	str	r1, [r3, #0]
 8002fbc:	e002      	b.n	8002fc4 <_printf_i+0x19c>
 8002fbe:	066a      	lsls	r2, r5, #25
 8002fc0:	d5fb      	bpl.n	8002fba <_printf_i+0x192>
 8002fc2:	8019      	strh	r1, [r3, #0]
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	6123      	str	r3, [r4, #16]
 8002fc8:	4665      	mov	r5, ip
 8002fca:	e7b9      	b.n	8002f40 <_printf_i+0x118>
 8002fcc:	6813      	ldr	r3, [r2, #0]
 8002fce:	1d19      	adds	r1, r3, #4
 8002fd0:	6011      	str	r1, [r2, #0]
 8002fd2:	681d      	ldr	r5, [r3, #0]
 8002fd4:	6862      	ldr	r2, [r4, #4]
 8002fd6:	2100      	movs	r1, #0
 8002fd8:	4628      	mov	r0, r5
 8002fda:	f7fd f919 	bl	8000210 <memchr>
 8002fde:	b108      	cbz	r0, 8002fe4 <_printf_i+0x1bc>
 8002fe0:	1b40      	subs	r0, r0, r5
 8002fe2:	6060      	str	r0, [r4, #4]
 8002fe4:	6863      	ldr	r3, [r4, #4]
 8002fe6:	6123      	str	r3, [r4, #16]
 8002fe8:	2300      	movs	r3, #0
 8002fea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002fee:	e7a7      	b.n	8002f40 <_printf_i+0x118>
 8002ff0:	6923      	ldr	r3, [r4, #16]
 8002ff2:	462a      	mov	r2, r5
 8002ff4:	4639      	mov	r1, r7
 8002ff6:	4630      	mov	r0, r6
 8002ff8:	47c0      	blx	r8
 8002ffa:	3001      	adds	r0, #1
 8002ffc:	d0aa      	beq.n	8002f54 <_printf_i+0x12c>
 8002ffe:	6823      	ldr	r3, [r4, #0]
 8003000:	079b      	lsls	r3, r3, #30
 8003002:	d413      	bmi.n	800302c <_printf_i+0x204>
 8003004:	68e0      	ldr	r0, [r4, #12]
 8003006:	9b03      	ldr	r3, [sp, #12]
 8003008:	4298      	cmp	r0, r3
 800300a:	bfb8      	it	lt
 800300c:	4618      	movlt	r0, r3
 800300e:	e7a3      	b.n	8002f58 <_printf_i+0x130>
 8003010:	2301      	movs	r3, #1
 8003012:	464a      	mov	r2, r9
 8003014:	4639      	mov	r1, r7
 8003016:	4630      	mov	r0, r6
 8003018:	47c0      	blx	r8
 800301a:	3001      	adds	r0, #1
 800301c:	d09a      	beq.n	8002f54 <_printf_i+0x12c>
 800301e:	3501      	adds	r5, #1
 8003020:	68e3      	ldr	r3, [r4, #12]
 8003022:	9a03      	ldr	r2, [sp, #12]
 8003024:	1a9b      	subs	r3, r3, r2
 8003026:	42ab      	cmp	r3, r5
 8003028:	dcf2      	bgt.n	8003010 <_printf_i+0x1e8>
 800302a:	e7eb      	b.n	8003004 <_printf_i+0x1dc>
 800302c:	2500      	movs	r5, #0
 800302e:	f104 0919 	add.w	r9, r4, #25
 8003032:	e7f5      	b.n	8003020 <_printf_i+0x1f8>
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1ac      	bne.n	8002f92 <_printf_i+0x16a>
 8003038:	7803      	ldrb	r3, [r0, #0]
 800303a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800303e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003042:	e76c      	b.n	8002f1e <_printf_i+0xf6>
 8003044:	080032c5 	.word	0x080032c5
 8003048:	080032d6 	.word	0x080032d6

0800304c <memcpy>:
 800304c:	b510      	push	{r4, lr}
 800304e:	1e43      	subs	r3, r0, #1
 8003050:	440a      	add	r2, r1
 8003052:	4291      	cmp	r1, r2
 8003054:	d100      	bne.n	8003058 <memcpy+0xc>
 8003056:	bd10      	pop	{r4, pc}
 8003058:	f811 4b01 	ldrb.w	r4, [r1], #1
 800305c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003060:	e7f7      	b.n	8003052 <memcpy+0x6>

08003062 <memmove>:
 8003062:	4288      	cmp	r0, r1
 8003064:	b510      	push	{r4, lr}
 8003066:	eb01 0302 	add.w	r3, r1, r2
 800306a:	d807      	bhi.n	800307c <memmove+0x1a>
 800306c:	1e42      	subs	r2, r0, #1
 800306e:	4299      	cmp	r1, r3
 8003070:	d00a      	beq.n	8003088 <memmove+0x26>
 8003072:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003076:	f802 4f01 	strb.w	r4, [r2, #1]!
 800307a:	e7f8      	b.n	800306e <memmove+0xc>
 800307c:	4283      	cmp	r3, r0
 800307e:	d9f5      	bls.n	800306c <memmove+0xa>
 8003080:	1881      	adds	r1, r0, r2
 8003082:	1ad2      	subs	r2, r2, r3
 8003084:	42d3      	cmn	r3, r2
 8003086:	d100      	bne.n	800308a <memmove+0x28>
 8003088:	bd10      	pop	{r4, pc}
 800308a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800308e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003092:	e7f7      	b.n	8003084 <memmove+0x22>

08003094 <_free_r>:
 8003094:	b538      	push	{r3, r4, r5, lr}
 8003096:	4605      	mov	r5, r0
 8003098:	2900      	cmp	r1, #0
 800309a:	d045      	beq.n	8003128 <_free_r+0x94>
 800309c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030a0:	1f0c      	subs	r4, r1, #4
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	bfb8      	it	lt
 80030a6:	18e4      	addlt	r4, r4, r3
 80030a8:	f000 f8d2 	bl	8003250 <__malloc_lock>
 80030ac:	4a1f      	ldr	r2, [pc, #124]	; (800312c <_free_r+0x98>)
 80030ae:	6813      	ldr	r3, [r2, #0]
 80030b0:	4610      	mov	r0, r2
 80030b2:	b933      	cbnz	r3, 80030c2 <_free_r+0x2e>
 80030b4:	6063      	str	r3, [r4, #4]
 80030b6:	6014      	str	r4, [r2, #0]
 80030b8:	4628      	mov	r0, r5
 80030ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030be:	f000 b8c8 	b.w	8003252 <__malloc_unlock>
 80030c2:	42a3      	cmp	r3, r4
 80030c4:	d90c      	bls.n	80030e0 <_free_r+0x4c>
 80030c6:	6821      	ldr	r1, [r4, #0]
 80030c8:	1862      	adds	r2, r4, r1
 80030ca:	4293      	cmp	r3, r2
 80030cc:	bf04      	itt	eq
 80030ce:	681a      	ldreq	r2, [r3, #0]
 80030d0:	685b      	ldreq	r3, [r3, #4]
 80030d2:	6063      	str	r3, [r4, #4]
 80030d4:	bf04      	itt	eq
 80030d6:	1852      	addeq	r2, r2, r1
 80030d8:	6022      	streq	r2, [r4, #0]
 80030da:	6004      	str	r4, [r0, #0]
 80030dc:	e7ec      	b.n	80030b8 <_free_r+0x24>
 80030de:	4613      	mov	r3, r2
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	b10a      	cbz	r2, 80030e8 <_free_r+0x54>
 80030e4:	42a2      	cmp	r2, r4
 80030e6:	d9fa      	bls.n	80030de <_free_r+0x4a>
 80030e8:	6819      	ldr	r1, [r3, #0]
 80030ea:	1858      	adds	r0, r3, r1
 80030ec:	42a0      	cmp	r0, r4
 80030ee:	d10b      	bne.n	8003108 <_free_r+0x74>
 80030f0:	6820      	ldr	r0, [r4, #0]
 80030f2:	4401      	add	r1, r0
 80030f4:	1858      	adds	r0, r3, r1
 80030f6:	4282      	cmp	r2, r0
 80030f8:	6019      	str	r1, [r3, #0]
 80030fa:	d1dd      	bne.n	80030b8 <_free_r+0x24>
 80030fc:	6810      	ldr	r0, [r2, #0]
 80030fe:	6852      	ldr	r2, [r2, #4]
 8003100:	605a      	str	r2, [r3, #4]
 8003102:	4401      	add	r1, r0
 8003104:	6019      	str	r1, [r3, #0]
 8003106:	e7d7      	b.n	80030b8 <_free_r+0x24>
 8003108:	d902      	bls.n	8003110 <_free_r+0x7c>
 800310a:	230c      	movs	r3, #12
 800310c:	602b      	str	r3, [r5, #0]
 800310e:	e7d3      	b.n	80030b8 <_free_r+0x24>
 8003110:	6820      	ldr	r0, [r4, #0]
 8003112:	1821      	adds	r1, r4, r0
 8003114:	428a      	cmp	r2, r1
 8003116:	bf04      	itt	eq
 8003118:	6811      	ldreq	r1, [r2, #0]
 800311a:	6852      	ldreq	r2, [r2, #4]
 800311c:	6062      	str	r2, [r4, #4]
 800311e:	bf04      	itt	eq
 8003120:	1809      	addeq	r1, r1, r0
 8003122:	6021      	streq	r1, [r4, #0]
 8003124:	605c      	str	r4, [r3, #4]
 8003126:	e7c7      	b.n	80030b8 <_free_r+0x24>
 8003128:	bd38      	pop	{r3, r4, r5, pc}
 800312a:	bf00      	nop
 800312c:	20000090 	.word	0x20000090

08003130 <_malloc_r>:
 8003130:	b570      	push	{r4, r5, r6, lr}
 8003132:	1ccd      	adds	r5, r1, #3
 8003134:	f025 0503 	bic.w	r5, r5, #3
 8003138:	3508      	adds	r5, #8
 800313a:	2d0c      	cmp	r5, #12
 800313c:	bf38      	it	cc
 800313e:	250c      	movcc	r5, #12
 8003140:	2d00      	cmp	r5, #0
 8003142:	4606      	mov	r6, r0
 8003144:	db01      	blt.n	800314a <_malloc_r+0x1a>
 8003146:	42a9      	cmp	r1, r5
 8003148:	d903      	bls.n	8003152 <_malloc_r+0x22>
 800314a:	230c      	movs	r3, #12
 800314c:	6033      	str	r3, [r6, #0]
 800314e:	2000      	movs	r0, #0
 8003150:	bd70      	pop	{r4, r5, r6, pc}
 8003152:	f000 f87d 	bl	8003250 <__malloc_lock>
 8003156:	4a21      	ldr	r2, [pc, #132]	; (80031dc <_malloc_r+0xac>)
 8003158:	6814      	ldr	r4, [r2, #0]
 800315a:	4621      	mov	r1, r4
 800315c:	b991      	cbnz	r1, 8003184 <_malloc_r+0x54>
 800315e:	4c20      	ldr	r4, [pc, #128]	; (80031e0 <_malloc_r+0xb0>)
 8003160:	6823      	ldr	r3, [r4, #0]
 8003162:	b91b      	cbnz	r3, 800316c <_malloc_r+0x3c>
 8003164:	4630      	mov	r0, r6
 8003166:	f000 f863 	bl	8003230 <_sbrk_r>
 800316a:	6020      	str	r0, [r4, #0]
 800316c:	4629      	mov	r1, r5
 800316e:	4630      	mov	r0, r6
 8003170:	f000 f85e 	bl	8003230 <_sbrk_r>
 8003174:	1c43      	adds	r3, r0, #1
 8003176:	d124      	bne.n	80031c2 <_malloc_r+0x92>
 8003178:	230c      	movs	r3, #12
 800317a:	6033      	str	r3, [r6, #0]
 800317c:	4630      	mov	r0, r6
 800317e:	f000 f868 	bl	8003252 <__malloc_unlock>
 8003182:	e7e4      	b.n	800314e <_malloc_r+0x1e>
 8003184:	680b      	ldr	r3, [r1, #0]
 8003186:	1b5b      	subs	r3, r3, r5
 8003188:	d418      	bmi.n	80031bc <_malloc_r+0x8c>
 800318a:	2b0b      	cmp	r3, #11
 800318c:	d90f      	bls.n	80031ae <_malloc_r+0x7e>
 800318e:	600b      	str	r3, [r1, #0]
 8003190:	50cd      	str	r5, [r1, r3]
 8003192:	18cc      	adds	r4, r1, r3
 8003194:	4630      	mov	r0, r6
 8003196:	f000 f85c 	bl	8003252 <__malloc_unlock>
 800319a:	f104 000b 	add.w	r0, r4, #11
 800319e:	1d23      	adds	r3, r4, #4
 80031a0:	f020 0007 	bic.w	r0, r0, #7
 80031a4:	1ac3      	subs	r3, r0, r3
 80031a6:	d0d3      	beq.n	8003150 <_malloc_r+0x20>
 80031a8:	425a      	negs	r2, r3
 80031aa:	50e2      	str	r2, [r4, r3]
 80031ac:	e7d0      	b.n	8003150 <_malloc_r+0x20>
 80031ae:	428c      	cmp	r4, r1
 80031b0:	684b      	ldr	r3, [r1, #4]
 80031b2:	bf16      	itet	ne
 80031b4:	6063      	strne	r3, [r4, #4]
 80031b6:	6013      	streq	r3, [r2, #0]
 80031b8:	460c      	movne	r4, r1
 80031ba:	e7eb      	b.n	8003194 <_malloc_r+0x64>
 80031bc:	460c      	mov	r4, r1
 80031be:	6849      	ldr	r1, [r1, #4]
 80031c0:	e7cc      	b.n	800315c <_malloc_r+0x2c>
 80031c2:	1cc4      	adds	r4, r0, #3
 80031c4:	f024 0403 	bic.w	r4, r4, #3
 80031c8:	42a0      	cmp	r0, r4
 80031ca:	d005      	beq.n	80031d8 <_malloc_r+0xa8>
 80031cc:	1a21      	subs	r1, r4, r0
 80031ce:	4630      	mov	r0, r6
 80031d0:	f000 f82e 	bl	8003230 <_sbrk_r>
 80031d4:	3001      	adds	r0, #1
 80031d6:	d0cf      	beq.n	8003178 <_malloc_r+0x48>
 80031d8:	6025      	str	r5, [r4, #0]
 80031da:	e7db      	b.n	8003194 <_malloc_r+0x64>
 80031dc:	20000090 	.word	0x20000090
 80031e0:	20000094 	.word	0x20000094

080031e4 <_realloc_r>:
 80031e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031e6:	4607      	mov	r7, r0
 80031e8:	4614      	mov	r4, r2
 80031ea:	460e      	mov	r6, r1
 80031ec:	b921      	cbnz	r1, 80031f8 <_realloc_r+0x14>
 80031ee:	4611      	mov	r1, r2
 80031f0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80031f4:	f7ff bf9c 	b.w	8003130 <_malloc_r>
 80031f8:	b922      	cbnz	r2, 8003204 <_realloc_r+0x20>
 80031fa:	f7ff ff4b 	bl	8003094 <_free_r>
 80031fe:	4625      	mov	r5, r4
 8003200:	4628      	mov	r0, r5
 8003202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003204:	f000 f826 	bl	8003254 <_malloc_usable_size_r>
 8003208:	42a0      	cmp	r0, r4
 800320a:	d20f      	bcs.n	800322c <_realloc_r+0x48>
 800320c:	4621      	mov	r1, r4
 800320e:	4638      	mov	r0, r7
 8003210:	f7ff ff8e 	bl	8003130 <_malloc_r>
 8003214:	4605      	mov	r5, r0
 8003216:	2800      	cmp	r0, #0
 8003218:	d0f2      	beq.n	8003200 <_realloc_r+0x1c>
 800321a:	4631      	mov	r1, r6
 800321c:	4622      	mov	r2, r4
 800321e:	f7ff ff15 	bl	800304c <memcpy>
 8003222:	4631      	mov	r1, r6
 8003224:	4638      	mov	r0, r7
 8003226:	f7ff ff35 	bl	8003094 <_free_r>
 800322a:	e7e9      	b.n	8003200 <_realloc_r+0x1c>
 800322c:	4635      	mov	r5, r6
 800322e:	e7e7      	b.n	8003200 <_realloc_r+0x1c>

08003230 <_sbrk_r>:
 8003230:	b538      	push	{r3, r4, r5, lr}
 8003232:	4c06      	ldr	r4, [pc, #24]	; (800324c <_sbrk_r+0x1c>)
 8003234:	2300      	movs	r3, #0
 8003236:	4605      	mov	r5, r0
 8003238:	4608      	mov	r0, r1
 800323a:	6023      	str	r3, [r4, #0]
 800323c:	f7ff fb4e 	bl	80028dc <_sbrk>
 8003240:	1c43      	adds	r3, r0, #1
 8003242:	d102      	bne.n	800324a <_sbrk_r+0x1a>
 8003244:	6823      	ldr	r3, [r4, #0]
 8003246:	b103      	cbz	r3, 800324a <_sbrk_r+0x1a>
 8003248:	602b      	str	r3, [r5, #0]
 800324a:	bd38      	pop	{r3, r4, r5, pc}
 800324c:	20000174 	.word	0x20000174

08003250 <__malloc_lock>:
 8003250:	4770      	bx	lr

08003252 <__malloc_unlock>:
 8003252:	4770      	bx	lr

08003254 <_malloc_usable_size_r>:
 8003254:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003258:	1f18      	subs	r0, r3, #4
 800325a:	2b00      	cmp	r3, #0
 800325c:	bfbc      	itt	lt
 800325e:	580b      	ldrlt	r3, [r1, r0]
 8003260:	18c0      	addlt	r0, r0, r3
 8003262:	4770      	bx	lr

08003264 <_init>:
 8003264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003266:	bf00      	nop
 8003268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800326a:	bc08      	pop	{r3}
 800326c:	469e      	mov	lr, r3
 800326e:	4770      	bx	lr

08003270 <_fini>:
 8003270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003272:	bf00      	nop
 8003274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003276:	bc08      	pop	{r3}
 8003278:	469e      	mov	lr, r3
 800327a:	4770      	bx	lr
