<!-- HTML header for doxygen 1.9.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: drivers/gmsl/serializer/camera/max96793/max96793_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link rel="preconnect" href="https://fonts.googleapis.com">
<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
<link href="https://fonts.googleapis.com/css2?family=Barlow:wght@600&family=Inter:wght@400;500;700&display=swap" rel="stylesheet">
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript">
    DoxygenAwesomeDarkModeToggle.init()
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="harmonic.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="adi-logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('max96793__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">max96793_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="max96793__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> *   @file   max96793_regs.h</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *   @brief  Register map of MAX96793 Serializer.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *   @author Automotive Software and Systems team, Bangalore, India</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">********************************************************************************</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * Copyright 2025(c) Analog Devices, Inc.</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> *</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * modification, are permitted provided that the following conditions are met:</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> *</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *    this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *    this list of conditions and the following disclaimer in the documentation</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> *    and/or other materials provided with the distribution.</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * 3. Neither the name of Analog Devices, Inc. nor the names of its</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> *    contributors may be used to endorse or promote products derived from this</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> *    software without specific prior written permission.</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> *</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. &quot;AS IS&quot; AND ANY EXPRESS OR</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">******************************************************************************/</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#ifndef MAX96793_REGS_H</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define MAX96793_REGS_H</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/*================================= INCLUDES ================================*/</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/*================================= DEFINES =================================*/</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7c0479d59b2afbfb78b619e05ae94236">   39</a></span><span class="preprocessor">#define CFGL_SPI_ARQ2_MASK                                      (0xFFU)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4651b6d3aacfba22d32bf95830ed5696">   40</a></span><span class="preprocessor">#define CFGL_GPIO_ARQ2_MASK                                     (0xFFU)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3aafbc4220c45a5af88b3f35a3c224a2">   41</a></span><span class="preprocessor">#define CFGL_IIC_X_ARQ2_MASK                                    (0xFFU)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7e1d52ab5395accd62b2c486af6829e4">   42</a></span><span class="preprocessor">#define CFGL_IIC_Y_ARQ2_MASK                                    (0xFFU)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4fef369890fa3b655ec3b395512f03aa">   44</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_LANE0_1B_ERR_MASK         (0x01U)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2a661d6247feb156c42eb277840b1f26">   45</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_LANE0_1B_ERR_POS          (0U)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a09302577c34a8e4b523f314d9d322d86">   46</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_LANE1_1B_ERR_MASK         (0x02U)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaaaf1d36e2f37f46bed777968369b3b8">   47</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_LANE1_1B_ERR_POS          (1U)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8b0b0fe454983042b87985046453b76c">   48</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_LANE0_2B_ERR_MASK         (0x04U)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9348d3590e8702693abda1b798aef0b1">   49</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_LANE0_2B_ERR_POS          (2U)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a609f3175529c05b215014a8478312379">   50</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_LANE1_2B_ERR_MASK         (0x08U)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa6014ded527ae520e4aa7e882d93892f">   51</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_LANE1_2B_ERR_POS          (3U)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adb587070c26f05fe2ffc6914e7ce3293">   52</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_SKEW_CALIB_LANE1_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7fbfcfff9a5028c6411a68f7bf40010e">   53</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_SKEW_CALIB_LANE1_ERR_POS  (4U)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad8a044bea81b8679beb95526f6eff1d5">   54</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_SKEW_CALIB_LANE0_ERR_MASK (0x20U)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acdd4074dabc9142f47393ab643596f90">   55</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_SKEW_CALIB_LANE0_ERR_POS  (5U)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a12c0b95bc48bdffce4df1291a4119592">   57</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_LANE0_2B_ERR_MASK         (0x01U)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad59787278e709b1e60eb280364d2536b">   58</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_LANE0_2B_ERR_POS          (0U)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a209c242d29ddc1c836b3615278422963">   59</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_LANE1_2B_ERR_MASK         (0x02U)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a18cccc6cdfa924ebaa554e6c1201703c">   60</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_LANE1_2B_ERR_POS          (1U)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab10a5e4dfdaa5b634dc862ad48e3a9b2">   61</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_LANE0_1B_ERR_MASK         (0x04U)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd226c90ae3ba7396451bcb27d29365e">   62</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_LANE0_1B_ERR_POS          (2U)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa4f1552ae6b72c7ba4e3368370b1d2af">   63</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_LANE1_1B_ERR_MASK         (0x08U)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a91fbf191c1f0049ac7273dda5d73ef04">   64</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_LANE1_1B_ERR_POS          (3U)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a40600c34f00afa802eaaca416cb78112">   65</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_SKEW_CALIB_LANE1_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2c96421d668fc8e5a07da9f52ae7e6a2">   66</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_SKEW_CALIB_LANE1_ERR_POS  (4U)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab7f48d14b5e9afcb7b5d6d489b85c74c">   67</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_SKEW_CALIB_LANE0_ERR_MASK (0x20U)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac8032b4724574e91159181274669c9ae">   68</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_SKEW_CALIB_LANE0_ERR_POS  (5U)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a25650fab9f4fc128598a899f7cfcf4d5">   70</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_L_MIPI_RX_MIPI_RX19_1B_ECC_ERR_MASK       (0x01U)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a61e21585eb37b19c9b522078fba862c6">   71</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_L_MIPI_RX_MIPI_RX19_1B_ECC_ERR_POS        (0U)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2382a1f5d38f60a1bfaa9a4a9e00ea2e">   72</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_L_MIPI_RX_MIPI_RX19_2B_ECC_ERR_MASK       (0x02U)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a480c4adb98c78f0e572b7e4ef8708571">   73</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_L_MIPI_RX_MIPI_RX19_2B_ECC_ERR_POS        (1U)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6ac5e8ac4403177662a2f77407ae06fb">   74</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_L_MIPI_RX_MIPI_RX19_CRC_ERR_MASK          (0x80U)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a192a449e08493e2ffc6c229cc95da458">   75</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_L_MIPI_RX_MIPI_RX19_CRC_ERR_POS           (7U)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7a59f773ef05c29040ec7585c08cb330">   77</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_H_MIPI_RX_MIPI_RX20_ALL_MASK              (0xFFU)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a609b8a8bf1f5b33d5a70b556af60b861">   79</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_H_MIPI_RX_MIPI_RX20_PKT_TERM_EARLY_ERR_MASK (0x01U)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a174f42cd2130b66c95e9cc55d006f351">   80</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_H_MIPI_RX_MIPI_RX20_PKT_TERM_EARLY_ERR_POS  (0U)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a50941077c43f995838e7df9440446b08">   81</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_H_MIPI_RX_MIPI_RX20_FRAME_CNT_ERR_MASK      (0x02U)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad882f023f1a1b68d9775d47d0ec994cf">   82</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_H_MIPI_RX_MIPI_RX20_FRAME_CNT_ERR_POS       (1U)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5b6222dc65ccb8f50fabc2205d32d250">   84</a></span><span class="preprocessor">#define PHY1_LP_ERR_MIPI_RX_MIPI_RX11_UNRECOGNIZED_ESC_CMD_RCVD_ON_D0_MASK  (0x01U)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa9cf92d3a0c2120b92cd1cbd5660c3af">   85</a></span><span class="preprocessor">#define PHY1_LP_ERR_MIPI_RX_MIPI_RX11_UNRECOGNIZED_ESC_CMD_RCVD_ON_D0_POS   (0U)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac759af70ea0e741161fce504680ea541">   86</a></span><span class="preprocessor">#define PHY1_LP_ERR_MIPI_RX_MIPI_RX11_UNRECOGNIZED_ESC_CMD_RCVD_ON_CLK_MASK (0x02U)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adad6c8cd7ac7798b853113812e87cf08">   87</a></span><span class="preprocessor">#define PHY1_LP_ERR_MIPI_RX_MIPI_RX11_UNRECOGNIZED_ESC_CMD_RCVD_ON_CLK_POS  (1U)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4ab7651f8cf2ea3f205360ac6c2d31e7">   88</a></span><span class="preprocessor">#define PHY1_LP_ERR_MIPI_RX_MIPI_RX11_INVALID_LINE_SEQ_ON_D0_MASK           (0x04U)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4b94e6f9113a74cf46d49f2d9cbdaa9a">   89</a></span><span class="preprocessor">#define PHY1_LP_ERR_MIPI_RX_MIPI_RX11_INVALID_LINE_SEQ_ON_D0_POS            (2U)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae4d3e87d718eb78eace7461b3fdd3314">   90</a></span><span class="preprocessor">#define PHY1_LP_ERR_MIPI_RX_MIPI_RX11_INVALID_LINE_SEQ_ON_D1_MASK           (0x08U)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a666ae1bf25aa4d7f2486dba7686f714c">   91</a></span><span class="preprocessor">#define PHY1_LP_ERR_MIPI_RX_MIPI_RX11_INVALID_LINE_SEQ_ON_D1_POS            (3U)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8002bd07c492fe983a4dd0add2ee5b79">   92</a></span><span class="preprocessor">#define PHY1_LP_ERR_MIPI_RX_MIPI_RX11_INVALID_LINE_SEQ_ON_CLK_MASK          (0x10U)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9dffb16696039506e4b58b0b5ccbba9b">   93</a></span><span class="preprocessor">#define PHY1_LP_ERR_MIPI_RX_MIPI_RX11_INVALID_LINE_SEQ_ON_CLK_POS           (4U)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1828eb4f27ec3258fadd74d493dc3b00">   95</a></span><span class="preprocessor">#define PHY2_LP_ERR_MIPI_RX_MIPI_RX13_UNRECOGNIZED_ESC_CMD_RCVD_ON_D0_MASK  (0x01U)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af42b35c2812877490c918a640d20fcbe">   96</a></span><span class="preprocessor">#define PHY2_LP_ERR_MIPI_RX_MIPI_RX13_UNRECOGNIZED_ESC_CMD_RCVD_ON_D0_POS   (0U)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a848e074089e1c21c98cd2bb9b9a58d73">   97</a></span><span class="preprocessor">#define PHY2_LP_ERR_MIPI_RX_MIPI_RX13_UNRECOGNIZED_ESC_CMD_RCVD_ON_CLK_MASK (0x02U)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae3ef840e0c714f8a49d7daf9316cfeb8">   98</a></span><span class="preprocessor">#define PHY2_LP_ERR_MIPI_RX_MIPI_RX13_UNRECOGNIZED_ESC_CMD_RCVD_ON_CLK_POS  (1U)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac5a394b54cc35fb4e12eeedae0c8da7b">   99</a></span><span class="preprocessor">#define PHY2_LP_ERR_MIPI_RX_MIPI_RX13_INVALID_LINE_SEQ_ON_D0_MASK           (0x04U)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8e30b38c44faa4c7d3a547594c7bccc6">  100</a></span><span class="preprocessor">#define PHY2_LP_ERR_MIPI_RX_MIPI_RX13_INVALID_LINE_SEQ_ON_D0_POS            (2U)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3a85bd16b80b8979241ca377ec82dcf2">  101</a></span><span class="preprocessor">#define PHY2_LP_ERR_MIPI_RX_MIPI_RX13_INVALID_LINE_SEQ_ON_D1_MASK           (0x08U)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0584e8bc7de1da2419ec3fe70dcb2303">  102</a></span><span class="preprocessor">#define PHY2_LP_ERR_MIPI_RX_MIPI_RX13_INVALID_LINE_SEQ_ON_D1_POS            (3U)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af3cc1e183472984564020bead208b2ff">  103</a></span><span class="preprocessor">#define PHY2_LP_ERR_MIPI_RX_MIPI_RX13_INVALID_LINE_SEQ_ON_CLK_MASK          (0x10U)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2fb36e207647b354dd0f126ff31cf229">  104</a></span><span class="preprocessor">#define PHY2_LP_ERR_MIPI_RX_MIPI_RX13_INVALID_LINE_SEQ_ON_CLK_POS           (4U)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4b2250ad1cd629e0fc254e5dbc29ec33">  106</a></span><span class="preprocessor">#define RX_FEC_EN_GMSL_TX0_ADDR                               (0x28U)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6185dbf6e31e161b067070ca2c815d76">  107</a></span><span class="preprocessor">#define RX_FEC_EN_GMSL_TX0_MASK                               (0x01U)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab36e89185de0d5e342851de70f1983b7">  108</a></span><span class="preprocessor">#define RX_FEC_EN_GMSL_TX0_POS                                (0U)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd44d7efb371b2ff3b3036bcdf7527e2">  110</a></span><span class="preprocessor">#define PHY_CONFIG_MIPI_RX_MIPI_RX0_ADDR                      (0x330U)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4cbc2c9f4939ab1a6edbb6bb3b981936">  111</a></span><span class="preprocessor">#define PHY_CONFIG_MIPI_RX_MIPI_RX0_MASK                      (0x07U)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adb22c5468adc5013266de1db3714c32f">  112</a></span><span class="preprocessor">#define PHY_CONFIG_MIPI_RX_MIPI_RX0_POS                       (0U)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac96f0801888f9159e5555c1a31af2d34">  114</a></span><span class="preprocessor">#define PHY2_LANE_MAP_SER_LANE_0_MIPI_RX_MIPI_RX3_MASK        (0x03U)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2852917f38ba26751eb763d21090d506">  115</a></span><span class="preprocessor">#define PHY2_LANE_MAP_SER_LANE_0_MIPI_RX_MIPI_RX3_POS         (0U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a13e02d1af762a565675299841c4d7706">  117</a></span><span class="preprocessor">#define PHY2_LANE_MAP_SER_LANE_1_MIPI_RX_MIPI_RX3_MASK        (0x0CU)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2ab649e08345a14775d0785dbb9a1ea3">  118</a></span><span class="preprocessor">#define PHY2_LANE_MAP_SER_LANE_1_MIPI_RX_MIPI_RX3_POS         (2U)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0c8c1bc0988d000ad2a5005cdc8c7b4d">  120</a></span><span class="preprocessor">#define PHY1_LANE_MAP_SER_LANE_2_MIPI_RX_MIPI_RX2_MASK        (0x30U)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a78c8672084b3aae6030f094519da4d11">  121</a></span><span class="preprocessor">#define PHY1_LANE_MAP_SER_LANE_2_MIPI_RX_MIPI_RX2_POS         (4U)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a14debd1a92a37fa6f17053c0d3e8e39f">  123</a></span><span class="preprocessor">#define PHY1_LANE_MAP_SER_LANE_3_MIPI_RX_MIPI_RX2_MASK        (0xC0U)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af0bf324c2c5a9a8bbe51198be88c2b9e">  124</a></span><span class="preprocessor">#define PHY1_LANE_MAP_SER_LANE_3_MIPI_RX_MIPI_RX2_POS         (6U)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7bc595a322aee1d905f376f124a6f433">  126</a></span><span class="preprocessor">#define PHY2_POL_MAP_CLK_LANE_MIPI_RX_MIPI_RX5_MASK           (0x04U)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2df8516249ae721d7de3a07f0ff26a55">  127</a></span><span class="preprocessor">#define PHY2_POL_MAP_CLK_LANE_MIPI_RX_MIPI_RX5_POS            (2U)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0894950583bcae5c62aa1f18d180fe0b">  128</a></span><span class="preprocessor">#define PHY2_POL_MAP_DATA_LANE_0_MIPI_RX_MIPI_RX5_MASK        (0x01U)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aee712ddc6c5adbb0c5b70ba0a5c6c026">  129</a></span><span class="preprocessor">#define PHY2_POL_MAP_DATA_LANE_0_MIPI_RX_MIPI_RX5_POS         (0U)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab87ef0fdf1717617335d49f2ee158ef2">  130</a></span><span class="preprocessor">#define PHY2_POL_MAP_DATA_LANE_1_MIPI_RX_MIPI_RX5_MASK        (0x02U)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a115f255cd1d8e2454f5f8c96afdf07ee">  131</a></span><span class="preprocessor">#define PHY2_POL_MAP_DATA_LANE_1_MIPI_RX_MIPI_RX5_POS         (1U)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab81259a29307751e19b76dd2ee74abfb">  132</a></span><span class="preprocessor">#define PHY1_POL_MAP_DATA_LANE_2_MIPI_RX_MIPI_RX5_MASK        (0x01U)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a20a423abda27a1352dc03ee056be8367">  133</a></span><span class="preprocessor">#define PHY1_POL_MAP_DATA_LANE_2_MIPI_RX_MIPI_RX5_POS         (0U)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a68585a8e7224c1618c8a69839f91efee">  134</a></span><span class="preprocessor">#define PHY1_POL_MAP_DATA_LANE_3_MIPI_RX_MIPI_RX5_MASK        (0x02U)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a45ce1fa7204669c3a3d17f25031cdc5a">  135</a></span><span class="preprocessor">#define PHY1_POL_MAP_DATA_LANE_3_MIPI_RX_MIPI_RX5_POS         (1U)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a28d748f289ea1de9d3f2da77b55a670c">  137</a></span><span class="preprocessor">#define PHY1_LANE_MAP_MIPI_RX_MIPI_RX2_ALL_MASK               (0xFFU)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a443f26c5fdbe265b39f2a07be7e0c2df">  138</a></span><span class="preprocessor">#define PHY1_POL_MAP_MIPI_RX_MIPI_RX4_ALL_MASK                (0xFFU)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af22ac1ea937ccecbdd72b71ccf957e0d">  140</a></span><span class="preprocessor">#define FRONTTOP_EXT12_ADDR                                   (0x3CAU)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4cf7624db47a3e088900ab51928934e5">  141</a></span><span class="preprocessor">#define FRONTTOP_EXT12_MASK                                   (0xFFU)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab5bc3fff97e13a35df82aa5e2f998f15">  143</a></span><span class="preprocessor">#define FRONTTOP_EXT13_ADDR                                   (0x3CBU)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae00e05d8daa4dca9bfe36e76172d4802">  144</a></span><span class="preprocessor">#define FRONTTOP_EXT13_MASK                                   (0xFFU)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab0651a44be722a9769962c864d3e930f">  146</a></span><span class="preprocessor">#define DATA_TYPE_MASK                                        (0x3FU)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8a012ffdb86e6304182a93c373ea6e83">  147</a></span><span class="preprocessor">#define DATA_TYPE_ENABLE_MASK                                 (0x40U)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac3af938dc673af2924ab78eab3a2d7f9">  148</a></span><span class="preprocessor">#define DATA_TYPE_ENABLE_POS                                  (6U)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af5acc98eca5443fc8301b6ef7dad284e">  150</a></span><span class="preprocessor">#define INDEPENDENT_VS_FRONTTOP_13_ADDR                       (0x315U)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad088f683a1b8aed02f36fdef22475b94">  151</a></span><span class="preprocessor">#define INDEPENDENT_VS_FRONTTOP_13_MASK                       (0x80U)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a03f1d1d589b4a430fc31d4d3f7d242a7">  153</a></span><span class="preprocessor">#define CLK_SELZ_FRONTTOP_FRONTTOP_0_MASK                     (0x04U)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af1975cc04d5c4c8baa4c902ebc1d761f">  154</a></span><span class="preprocessor">#define CLK_SELZ_FRONTTOP_FRONTTOP_0_POS                      (2U)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae2bcfefe582f458f7313a49018dcb07d">  156</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_0_ALL_MASK                          (0xFFU)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac3e88705cd7fa33c1cbf7f729b0bb294">  158</a></span><span class="preprocessor">#define DEV_REG0_ADDR        0x00U</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a116bfa2914a46b0af1c17ae6b3532285">  159</a></span><span class="preprocessor">#define DEV_REG0_DEFAULT     0x80U</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2313e548cc26e65a46244fbf88206c8a">  161</a></span><span class="preprocessor">#define CFG_BLOCK_DEV_REG0_ADDR      0x00U </span><span class="comment">// Configuration Block  </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a568392a08b1f4cd89c0b80065e3df31c">  162</a></span><span class="preprocessor">#define CFG_BLOCK_DEV_REG0_MASK      0x01U</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0a9f58ddf1c09af22d89de6af97c598a">  163</a></span><span class="preprocessor">#define CFG_BLOCK_DEV_REG0_POS       0U</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a531c2a3acc26750ca9f74b91cf163d4f">  165</a></span><span class="preprocessor">#define DEV_ADDR_DEV_REG0_ADDR   0x00U </span><span class="comment">// Device Address  </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5d34abd08e6094b75e669965c7c23ede">  166</a></span><span class="preprocessor">#define DEV_ADDR_DEV_REG0_MASK   0xFEU</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a986ed782c387d9baa30e835d8dc26de5">  167</a></span><span class="preprocessor">#define DEV_ADDR_DEV_REG0_POS    1U</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a60fb5066e86c2c2319d9c4213e7deb41">  169</a></span><span class="preprocessor">#define DEV_REG1_ADDR        0x01U</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af40e6dacb08d8cd96281fa55bb3153a1">  170</a></span><span class="preprocessor">#define DEV_REG1_DEFAULT     0x08U</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab61bdbf6531e8f9a1f244acabef9a662">  172</a></span><span class="preprocessor">#define RX_RATE_DEV_REG1_ADDR    0x01U </span><span class="comment">// Receiver (reverse channel) bit rate (whe... </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a73b2e9569cacadd5320a663ce7e2652b">  173</a></span><span class="preprocessor">#define RX_RATE_DEV_REG1_MASK    0x03U</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aad332aaa1f6ee8b0cfee39c7a4de86b0">  174</a></span><span class="preprocessor">#define RX_RATE_DEV_REG1_POS     0U</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a149ba1d6ac2fec25b3c94136a50167d1">  176</a></span><span class="preprocessor">#define TX_RATE_DEV_REG1_ADDR    0x01U </span><span class="comment">// Transmitter (forward channel) bit rate (... </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4282e8159b43442cb1509a63b38852cc">  177</a></span><span class="preprocessor">#define TX_RATE_DEV_REG1_MASK    0x0CU</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a76c105e6ded249a0b78ad45f8bb4d2c1">  178</a></span><span class="preprocessor">#define TX_RATE_DEV_REG1_POS     2U</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a70457e30c1e92e6d5f2b374c4435e9d5">  180</a></span><span class="preprocessor">#define DIS_REM_CC_DEV_REG1_ADDR     0x01U </span><span class="comment">// Disable access to remote device control-... </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad46f0ef084192f224fc70fa1323865ac">  181</a></span><span class="preprocessor">#define DIS_REM_CC_DEV_REG1_MASK     0x10U</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4c474aaeb454354b1f6f8a2b4d63c8b0">  182</a></span><span class="preprocessor">#define DIS_REM_CC_DEV_REG1_POS      4U</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8d2b369346b48bde1e2c634a1f712b44">  184</a></span><span class="preprocessor">#define DIS_LOCAL_CC_DEV_REG1_ADDR   0x01U </span><span class="comment">// Disable control-channel connection to RX... </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa13d3a34f69af4217fbefa931964a178">  185</a></span><span class="preprocessor">#define DIS_LOCAL_CC_DEV_REG1_MASK   0x20U</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a40b915f5ab5704668853ec15df8baaf3">  186</a></span><span class="preprocessor">#define DIS_LOCAL_CC_DEV_REG1_POS    5U</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adab35491a4cf71024bbc06e0cdd53332">  188</a></span><span class="preprocessor">#define IIC_1_EN_DEV_REG1_ADDR   0x01U </span><span class="comment">// Enable pass-through I2C Channel 1 (SDA1/... </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a552f40d2b279070c49dfbd8dc65a1bfa">  189</a></span><span class="preprocessor">#define IIC_1_EN_DEV_REG1_MASK   0x40U</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a73ffb8cb29dfd084cbe6e241ecc205d3">  190</a></span><span class="preprocessor">#define IIC_1_EN_DEV_REG1_POS    6U</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aae792d075e56b1953d04d1c050ff4165">  192</a></span><span class="preprocessor">#define IIC_2_EN_DEV_REG1_ADDR   0x01U </span><span class="comment">// Enable pass-through I2C Channel 2 (SDA2/... </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a033cc4a5330951524985dc87fd03ffa6">  193</a></span><span class="preprocessor">#define IIC_2_EN_DEV_REG1_MASK   0x80U</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a378d18c925c440345404b8bc35c71eb4">  194</a></span><span class="preprocessor">#define IIC_2_EN_DEV_REG1_POS    7U</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab05e4a5859a50d39e2045abfafa6bf38">  196</a></span><span class="preprocessor">#define DEV_REG2_ADDR        0x02U</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afcad9130a6245c701b0584fabcbd233b">  197</a></span><span class="preprocessor">#define DEV_REG2_DEFAULT     0x43U</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2c887f0fc38c21526225ce4c6cc224a5">  199</a></span><span class="preprocessor">#define VID_TX_EN_Z_DEV_REG2_ADDR    0x02U </span><span class="comment">// Video Transmit Enable for Video Pipe Z  </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a72e3519e361941b0b9fc555c4d7a2f5a">  200</a></span><span class="preprocessor">#define VID_TX_EN_Z_DEV_REG2_MASK    0x40U</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af5c5fa011d7ffed11d8077d34653c403">  201</a></span><span class="preprocessor">#define VID_TX_EN_Z_DEV_REG2_POS     6U</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a63af93ede250746e1c993b71e4027ecb">  203</a></span><span class="preprocessor">#define DEV_REG3_ADDR        0x03U</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abbb94e8df3cb9882be094514991dbd66">  204</a></span><span class="preprocessor">#define DEV_REG3_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae946f6aaccc1a89a9b31eaa12d3ebc12">  206</a></span><span class="preprocessor">#define RCLKSEL_DEV_REG3_ADDR    0x03U </span><span class="comment">// RCLKOUT clock selection  </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a37c10cb513e7b826078cb7abff7ac859">  207</a></span><span class="preprocessor">#define RCLKSEL_DEV_REG3_MASK    0x03U</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a869c88e19641d6a23c9231e4421d72ee">  208</a></span><span class="preprocessor">#define RCLKSEL_DEV_REG3_POS     0U</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a952f263a74289d207bd1cf9593ddd93e">  210</a></span><span class="preprocessor">#define RCLK_ALT_DEV_REG3_ADDR   0x03U </span><span class="comment">// Selects MFP pin to route RCLK to.  </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3579197caeea68fea34ea995464ffb6b">  211</a></span><span class="preprocessor">#define RCLK_ALT_DEV_REG3_MASK   0x04U</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad2e18e2208a076c56089738fc4e332e7">  212</a></span><span class="preprocessor">#define RCLK_ALT_DEV_REG3_POS    2U</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1e4e0f47d2a7b08b96c23282063711cd">  214</a></span><span class="preprocessor">#define UART_1_EN_DEV_REG3_ADDR      0x03U </span><span class="comment">// Enable pass-through UART Channel 1 (SDA1... </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a94d6d6a8f7edbd3d7bed87f619cfa995">  215</a></span><span class="preprocessor">#define UART_1_EN_DEV_REG3_MASK      0x10U</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aef6b5fc2ecbf64d7428965945caf9de6">  216</a></span><span class="preprocessor">#define UART_1_EN_DEV_REG3_POS       4U</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad9e4634fc647aa31ace7ae94e8f2c85e">  218</a></span><span class="preprocessor">#define UART_2_EN_DEV_REG3_ADDR      0x03U </span><span class="comment">// Enable pass-through UART Channel 2 (SDA2... </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1d235731236f7f6ce9efd1741c5e0cd3">  219</a></span><span class="preprocessor">#define UART_2_EN_DEV_REG3_MASK      0x20U</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac16475d83d131a1aeffe3318bce016c4">  220</a></span><span class="preprocessor">#define UART_2_EN_DEV_REG3_POS       5U</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa4129989a0423b1f0c05c58e2e1e8e3c">  222</a></span><span class="preprocessor">#define DEV_REG4_ADDR        0x04U</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5beea5d351331ddb51bcd3af9bbd67e2">  223</a></span><span class="preprocessor">#define DEV_REG4_DEFAULT     0x18U</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6a7b3318955c15013802a6214a9eec3d">  225</a></span><span class="preprocessor">#define XTAL_PU_DEV_REG4_ADDR    0x04U </span><span class="comment">// Enable XTAL as reference clock.  </span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8543337d46935ce83b8fe868804a3a91">  226</a></span><span class="preprocessor">#define XTAL_PU_DEV_REG4_MASK    0x01U</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afc1d9d27c5fd924479b371cb7d077d86">  227</a></span><span class="preprocessor">#define XTAL_PU_DEV_REG4_POS     0U</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a009e18e2bc0607c09cc6f868f3f260d1">  229</a></span><span class="preprocessor">#define CC_CRC_MSGCNTR_OVR_DEV_REG4_ADDR     0x04U </span><span class="comment">// Enable manual override of I2C/UART CRC o... </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a597ec5f99a9d21b626860c29ec4ebc25">  230</a></span><span class="preprocessor">#define CC_CRC_MSGCNTR_OVR_DEV_REG4_MASK     0x04U</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1c0edc05666d61f48fb20bc9bd8fd90b">  231</a></span><span class="preprocessor">#define CC_CRC_MSGCNTR_OVR_DEV_REG4_POS      2U</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a718da0cc658737646cc2805940021158">  233</a></span><span class="preprocessor">#define CC_CRC_EN_DEV_REG4_ADDR      0x04U </span><span class="comment">// Enable I2C/UART CRC override when set to... </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a80cbffb40859f7c757e0ab1ba385aee9">  234</a></span><span class="preprocessor">#define CC_CRC_EN_DEV_REG4_MASK      0x08U</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8f1d55abc17e2a8cd9c1f17740c86977">  235</a></span><span class="preprocessor">#define CC_CRC_EN_DEV_REG4_POS       3U</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9987a1a6cccb78e06d803f3a3f67da0f">  237</a></span><span class="preprocessor">#define CC_MSGCNTR_EN_DEV_REG4_ADDR      0x04U </span><span class="comment">// Enable I2C/UART message counter override... </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a401c425c58b601ed2f9fccd15504fcbf">  238</a></span><span class="preprocessor">#define CC_MSGCNTR_EN_DEV_REG4_MASK      0x10U</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a749a2536418e7fb5c2290a5b53982384">  239</a></span><span class="preprocessor">#define CC_MSGCNTR_EN_DEV_REG4_POS       4U</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ada4bd9d58821b9bc690e47223d338503">  241</a></span><span class="preprocessor">#define DEV_REG5_ADDR        0x05U</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a795052752477b954d5dbdf6f8afd9c04">  242</a></span><span class="preprocessor">#define DEV_REG5_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac78cdfd8c65fd0fce2c679fe776646dd">  244</a></span><span class="preprocessor">#define PU_LF0_DEV_REG5_ADDR     0x05U </span><span class="comment">// Power Up Line-Fault Monitor 0  </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a62b1828b4a9e28a2f5029ed9abe25080">  245</a></span><span class="preprocessor">#define PU_LF0_DEV_REG5_MASK     0x01U</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a311bc530463106dbc975f372adb3b5ac">  246</a></span><span class="preprocessor">#define PU_LF0_DEV_REG5_POS      0U</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a567b1aa24abf6f0ee3449b9545dfc609">  248</a></span><span class="preprocessor">#define PU_LF1_DEV_REG5_ADDR     0x05U </span><span class="comment">// Power Up Line-Fault Monitor 1  </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aad539e7a0dff0806775348ab9b24f523">  249</a></span><span class="preprocessor">#define PU_LF1_DEV_REG5_MASK     0x02U</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aff96b4e6ad93a276710977ba72efe96b">  250</a></span><span class="preprocessor">#define PU_LF1_DEV_REG5_POS      1U</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a45a1ca9112ec20a096212c84fdc523c9">  252</a></span><span class="preprocessor">#define ALT_ERRB_EN_DEV_REG5_ADDR    0x05U </span><span class="comment">// Enable ERRB output on alternate output  </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abed69a407123b12a616193a27539fb5a">  253</a></span><span class="preprocessor">#define ALT_ERRB_EN_DEV_REG5_MASK    0x10U</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeecc6d77b5d4072bbecbda2a6b3000e0">  254</a></span><span class="preprocessor">#define ALT_ERRB_EN_DEV_REG5_POS     4U</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a159e0fab3f5aaf32d3fe46cd18d31164">  256</a></span><span class="preprocessor">#define ALT_LOCK_EN_DEV_REG5_ADDR    0x05U </span><span class="comment">// Enable LOCK output on alternate output  </span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4bfe1dc0aba1edeb0eaf71cbf5a2f632">  257</a></span><span class="preprocessor">#define ALT_LOCK_EN_DEV_REG5_MASK    0x20U</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aab7c7ba91f466c04547ab1821bc7d855">  258</a></span><span class="preprocessor">#define ALT_LOCK_EN_DEV_REG5_POS     5U</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4c00fb96c0b830c8937bf5a5e1828a7c">  260</a></span><span class="preprocessor">#define ERRB_EN_DEV_REG5_ADDR    0x05U </span><span class="comment">// Enable ERRB Output  </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae96e8901bd41b1e9687fe8063f7d1967">  261</a></span><span class="preprocessor">#define ERRB_EN_DEV_REG5_MASK    0x40U</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9aecea2e3bccc21c5d3fff76444fa838">  262</a></span><span class="preprocessor">#define ERRB_EN_DEV_REG5_POS     6U</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a84485f8ffebd1038f91864f7c8017a0f">  264</a></span><span class="preprocessor">#define LOCK_EN_DEV_REG5_ADDR    0x05U </span><span class="comment">// Enable LOCK Output  </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac2342a294f3434c8aaf2505087a1b217">  265</a></span><span class="preprocessor">#define LOCK_EN_DEV_REG5_MASK    0x80U</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2831d2bedb41f94dc7a1060e8796fd45">  266</a></span><span class="preprocessor">#define LOCK_EN_DEV_REG5_POS     7U</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0957118c9fae4e57f7ac6a2b8766686e">  268</a></span><span class="preprocessor">#define DEV_REG6_ADDR        0x06U</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad0c91f82208b802551dc02ca0eed15c0">  269</a></span><span class="preprocessor">#define DEV_REG6_DEFAULT     0x80U</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab06dfb200ff27a0fdbb940a67163e7b7">  271</a></span><span class="preprocessor">#define I2CSEL_DEV_REG6_ADDR     0x06U </span><span class="comment">// I2C/UART selection  </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a37d176b70d03cc48017b5e1d85f8da35">  272</a></span><span class="preprocessor">#define I2CSEL_DEV_REG6_MASK     0x10U</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5ec2c02175dc440a34426abce8700f28">  273</a></span><span class="preprocessor">#define I2CSEL_DEV_REG6_POS      4U</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af9876c4d9bfeb172063fe7d8cff50fe3">  275</a></span><span class="preprocessor">#define RCLKEN_DEV_REG6_ADDR     0x06U </span><span class="comment">// Enable/disable RCLK Output.  </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a44cc593785008e22df38de3720dd0d82">  276</a></span><span class="preprocessor">#define RCLKEN_DEV_REG6_MASK     0x20U</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac1d42a9e6c700f8324fbf43bec05e586">  277</a></span><span class="preprocessor">#define RCLKEN_DEV_REG6_POS      5U</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a33b6b384f9b132314499e4cf1c263e7f">  279</a></span><span class="preprocessor">#define DEV_REG13_ADDR       0x0DU</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6fc3c59ae3e59ab82dd2bcbca965894f">  280</a></span><span class="preprocessor">#define DEV_REG13_DEFAULT    0xB7U</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a26f846059f5070f557f7cc41ea7f6f01">  282</a></span><span class="preprocessor">#define DEV_ID_DEV_REG13_ADDR    0x0DU </span><span class="comment">// Device Identifier  </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac9f8409ce6474745c2cc5a6004903781">  283</a></span><span class="preprocessor">#define DEV_ID_DEV_REG13_MASK    0xFFU</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac80c5080cbe0cffb7d40d2ff9144ce88">  284</a></span><span class="preprocessor">#define DEV_ID_DEV_REG13_POS     0U</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abc1f9a6602c0019d894c65e32d175178">  286</a></span><span class="preprocessor">#define DEV_REG14_ADDR       0x0EU</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa130cc49ca786df05827be4016b913a6">  287</a></span><span class="preprocessor">#define DEV_REG14_DEFAULT    0x06U</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7168ee51d7a5255dfb661d8416060a47">  289</a></span><span class="preprocessor">#define DEV_REV_DEV_REG14_ADDR   0x0EU </span><span class="comment">// Device Revision  </span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad059c73605199b66132a87dad0316285">  290</a></span><span class="preprocessor">#define DEV_REV_DEV_REG14_MASK   0x0FU</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9cf742f5d9908e54ea9104e893ba66b0">  291</a></span><span class="preprocessor">#define DEV_REV_DEV_REG14_POS    0U</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac8bf75a6a854ead7914a8f21a1330dbb">  293</a></span><span class="preprocessor">#define DEV_REG26_ADDR       0x26U</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a226031777d3e4a169c51e0ceb64661a4">  294</a></span><span class="preprocessor">#define DEV_REG26_DEFAULT    0x22U</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aef4a42eb0e25fc483e4014e1e859934c">  296</a></span><span class="preprocessor">#define LF_0_DEV_REG26_ADDR      0x26U </span><span class="comment">// Line-fault status of wire connected to L... </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a65c942bf29e2afdb0ae1dd8312ad860b">  297</a></span><span class="preprocessor">#define LF_0_DEV_REG26_MASK      0x07U</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a56744540df79483a9047a6ea9288f106">  298</a></span><span class="preprocessor">#define LF_0_DEV_REG26_POS       0U</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab1748f1cd30293dd6a68d1c861877e75">  300</a></span><span class="preprocessor">#define LF_1_DEV_REG26_ADDR      0x26U </span><span class="comment">// Line-fault status of wire connected to L... </span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a62f7e8a32a9150ac788c0065f36bb98c">  301</a></span><span class="preprocessor">#define LF_1_DEV_REG26_MASK      0x70U</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaef4fa98e74f3cf10ad5cdc07e1b2ebb">  302</a></span><span class="preprocessor">#define LF_1_DEV_REG26_POS       4U</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae04adf433a90d8c09e08cce477007ff2">  304</a></span><span class="preprocessor">#define TCTRL_PWR0_ADDR      0x08U</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac83af70546d0045f7a3292bb35cac9d8">  305</a></span><span class="preprocessor">#define TCTRL_PWR0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a01b802f486ac9be3346ae85f698b4bef">  307</a></span><span class="preprocessor">#define CMP_STATUS_TCTRL_PWR0_ADDR   0x08U </span><span class="comment">// VDD18, VDDIO, and CAP_VDD supply voltage... </span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a42fe69e6dc73ba21eaaacac1a840f206">  308</a></span><span class="preprocessor">#define CMP_STATUS_TCTRL_PWR0_MASK   0x1FU</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a217865c5f896640f1f6e358214cd02ac">  309</a></span><span class="preprocessor">#define CMP_STATUS_TCTRL_PWR0_POS    0U</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6680185723a0eab9ad7814f0e2006d87">  311</a></span><span class="preprocessor">#define VDDBAD_STATUS_TCTRL_PWR0_ADDR    0x08U </span><span class="comment">// Switched 1V supply comparator status bit... </span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a743946c459dfda4c79216a3de4521377">  312</a></span><span class="preprocessor">#define VDDBAD_STATUS_TCTRL_PWR0_MASK    0xE0U</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0c91395d061c518abaa50acf450fbfaf">  313</a></span><span class="preprocessor">#define VDDBAD_STATUS_TCTRL_PWR0_POS     5U</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a978f1427dd4c423347bc236af60264ee">  315</a></span><span class="preprocessor">#define TCTRL_PWR4_ADDR      0x0CU</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a80345458622618ced8d85b235f3bdd39">  316</a></span><span class="preprocessor">#define TCTRL_PWR4_DEFAULT   0x15U</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad8754cc803a052e43880c39cea7b7265">  318</a></span><span class="preprocessor">#define WAKE_EN_A_TCTRL_PWR4_ADDR    0x0CU </span><span class="comment">// Enable wake-up by remote chip connected ... </span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae1d3e56876a91bd5b6af220ca43170ed">  319</a></span><span class="preprocessor">#define WAKE_EN_A_TCTRL_PWR4_MASK    0x10U</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a24f9f911598b8222ef5dab0b3e2c2619">  320</a></span><span class="preprocessor">#define WAKE_EN_A_TCTRL_PWR4_POS     4U</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af144eefcdeb69d747514373570c53c77">  322</a></span><span class="preprocessor">#define DIS_LOCAL_WAKE_TCTRL_PWR4_ADDR   0x0CU </span><span class="comment">// Disable wake-up by local μC from SDA_RX ... </span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adeb7a30994348204ea65e0f284cdf45d">  323</a></span><span class="preprocessor">#define DIS_LOCAL_WAKE_TCTRL_PWR4_MASK   0x40U</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad34165662906bd57e76e366fa07b4312">  324</a></span><span class="preprocessor">#define DIS_LOCAL_WAKE_TCTRL_PWR4_POS    6U</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3852593c9714d27c6a9ee690d9a0da96">  326</a></span><span class="preprocessor">#define TCTRL_CTRL0_ADDR         0x10U</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab86d2f8c5b7b51fb4160501ecd77f64c">  327</a></span><span class="preprocessor">#define TCTRL_CTRL0_DEFAULT      0x01U</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6526e32009016b740faa90f4b57613f6">  329</a></span><span class="preprocessor">#define SLEEP_TCTRL_CTRL0_ADDR   0x10U </span><span class="comment">// Activate Sleep Mode  </span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a30155de1d626f28da8692bd70ebcf65d">  330</a></span><span class="preprocessor">#define SLEEP_TCTRL_CTRL0_MASK   0x08U</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acfb74a99a2bff28e2cd20ffca04155e6">  331</a></span><span class="preprocessor">#define SLEEP_TCTRL_CTRL0_POS    3U</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acdebcb94e8551296163d06f3235d60c0">  333</a></span><span class="preprocessor">#define RESET_ONESHOT_TCTRL_CTRL0_ADDR   0x10U </span><span class="comment">// Reset data path (keep register settings)... </span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a99bb216a7a1f281461c4419d08403299">  334</a></span><span class="preprocessor">#define RESET_ONESHOT_TCTRL_CTRL0_MASK   0x20U</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac27685cb9c822e98f8409ea1b35459b1">  335</a></span><span class="preprocessor">#define RESET_ONESHOT_TCTRL_CTRL0_POS    5U</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aadef7a6b7a03eba293607d553d470a85">  337</a></span><span class="preprocessor">#define RESET_LINK_TCTRL_CTRL0_ADDR      0x10U </span><span class="comment">// Reset data path (keep register settings)... </span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a22390c0d97ea96fe026dff94332e877f">  338</a></span><span class="preprocessor">#define RESET_LINK_TCTRL_CTRL0_MASK      0x40U</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a19d2f0705c021b9ad8e00348b7c2945b">  339</a></span><span class="preprocessor">#define RESET_LINK_TCTRL_CTRL0_POS       6U</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7d49787d2cbbdf502302f8ba85675806">  341</a></span><span class="preprocessor">#define RESET_ALL_TCTRL_CTRL0_ADDR   0x10U </span><span class="comment">// Writing 1 to this bit resets the device,... </span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a84bf5329b02e5a77a19ed4bd7ecd9926">  342</a></span><span class="preprocessor">#define RESET_ALL_TCTRL_CTRL0_MASK   0x80U</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9788f5e34206237d240e5b9863eb2b09">  343</a></span><span class="preprocessor">#define RESET_ALL_TCTRL_CTRL0_POS    7U</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a41a6af85b6b2b6ac8cae12ee8b563482">  345</a></span><span class="preprocessor">#define TCTRL_CTRL1_ADDR         0x11U</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a22ed9a390134f7c910e1b7f520fa71be">  346</a></span><span class="preprocessor">#define TCTRL_CTRL1_DEFAULT      0x02U</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a11d3061888264fa0a82f8882925aab90">  348</a></span><span class="preprocessor">#define CXTP_A_TCTRL_CTRL1_ADDR      0x11U </span><span class="comment">// Coax/Twisted-pair cable select for GMSL ... </span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a830e02802490032a70b46d49f9922eea">  349</a></span><span class="preprocessor">#define CXTP_A_TCTRL_CTRL1_MASK      0x01U</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a404e6f8d81d6100722415d5b4688378f">  350</a></span><span class="preprocessor">#define CXTP_A_TCTRL_CTRL1_POS       0U</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad7724b8fdbc9897a11e7273d6500c6bd">  352</a></span><span class="preprocessor">#define VREF_CAP_EN_TCTRL_CTRL1_ADDR     0x11U </span><span class="comment">// Controls RSVD pin connections  </span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae19d7071f50f91bf60f56b0994c33972">  353</a></span><span class="preprocessor">#define VREF_CAP_EN_TCTRL_CTRL1_MASK     0x40U</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaed1d8bf9f7abad0703abc077850f769">  354</a></span><span class="preprocessor">#define VREF_CAP_EN_TCTRL_CTRL1_POS      6U</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6936fd0cd8b54835c2ed2641cde94ec5">  356</a></span><span class="preprocessor">#define TCTRL_CTRL2_ADDR         0x12U</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9e3d19206fd76064ad9c7fe5bfc14587">  357</a></span><span class="preprocessor">#define TCTRL_CTRL2_DEFAULT      0x04U</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a62abf3a8d79ebca27faa3ea5566319aa">  359</a></span><span class="preprocessor">#define LDO_BYPASS_TCTRL_CTRL2_ADDR      0x12U </span><span class="comment">// Enable LDO bypass  </span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a423a1e74d74a9e54b9c5318a188e74e5">  360</a></span><span class="preprocessor">#define LDO_BYPASS_TCTRL_CTRL2_MASK      0x10U</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6bab6ec8217faae0dd185a7bc0b6a18a">  361</a></span><span class="preprocessor">#define LDO_BYPASS_TCTRL_CTRL2_POS       4U</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab10424b7fb0a813d5a0bc77c50b07dac">  363</a></span><span class="preprocessor">#define TCTRL_CTRL3_ADDR         0x13U</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a567e1759658abeb106de996bd3216896">  364</a></span><span class="preprocessor">#define TCTRL_CTRL3_DEFAULT      0x10U</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aff4a90891f5ac8dc249f9786fc2e6ab3">  366</a></span><span class="preprocessor">#define CMU_LOCKED_TCTRL_CTRL3_ADDR      0x13U </span><span class="comment">// Clock Multiplier Unit (CMU) Locked  </span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1c83e1dee5e4c415c790cc1a1f4ed95c">  367</a></span><span class="preprocessor">#define CMU_LOCKED_TCTRL_CTRL3_MASK      0x02U</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af739e62ed69acd0e31dac38fd9cf807a">  368</a></span><span class="preprocessor">#define CMU_LOCKED_TCTRL_CTRL3_POS       1U</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afc4397511666d1f0c566306f8f285834">  370</a></span><span class="preprocessor">#define ERROR_TCTRL_CTRL3_ADDR   0x13U </span><span class="comment">// Reflects global error status  </span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a538a3113ff528790ead973578902f75b">  371</a></span><span class="preprocessor">#define ERROR_TCTRL_CTRL3_MASK   0x04U</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1cecd6be8be54cd28c0a50fdc02e4a55">  372</a></span><span class="preprocessor">#define ERROR_TCTRL_CTRL3_POS    2U</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a29db87ab8c05e1c0da9effe80424ce6c">  374</a></span><span class="preprocessor">#define LOCKED_TCTRL_CTRL3_ADDR      0x13U </span><span class="comment">// GMSL Link Locked (bidirectional)  </span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9f6f4a8650680575dae7bfed1e119698">  375</a></span><span class="preprocessor">#define LOCKED_TCTRL_CTRL3_MASK      0x08U</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afad99d961e12a6c2b99f5eb00796030b">  376</a></span><span class="preprocessor">#define LOCKED_TCTRL_CTRL3_POS       3U</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aea87d7c62a3ae610318b0679571c6bf1">  378</a></span><span class="preprocessor">#define TCTRL_INTR0_ADDR         0x18U</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a785f6062b5f2e53e96c0d606e0586240">  379</a></span><span class="preprocessor">#define TCTRL_INTR0_DEFAULT      0xA0U</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af6d9a82b1f48a89663b2f1694ccb0402">  381</a></span><span class="preprocessor">#define DEC_ERR_THR_TCTRL_INTR0_ADDR     0x18U </span><span class="comment">// Decoding and idle-error reporting thresh... </span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8ce13c4f2c15187032405ea7378b1fda">  382</a></span><span class="preprocessor">#define DEC_ERR_THR_TCTRL_INTR0_MASK     0x07U</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2af5895c88c4abc38b1210fe57d5fc0f">  383</a></span><span class="preprocessor">#define DEC_ERR_THR_TCTRL_INTR0_POS      0U</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa16d2514d01ba8abb3817939bfa5b755">  385</a></span><span class="preprocessor">#define AUTO_ERR_RST_EN_TCTRL_INTR0_ADDR     0x18U </span><span class="comment">// Automatically resets DEC_ERR_A (0x22) an... </span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a448fb80e19c5184cb16a7dc10d794118">  386</a></span><span class="preprocessor">#define AUTO_ERR_RST_EN_TCTRL_INTR0_MASK     0x08U</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac97ca3683a75a67cc4cbb83cd0e26840">  387</a></span><span class="preprocessor">#define AUTO_ERR_RST_EN_TCTRL_INTR0_POS      3U</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acf6ed2b7c1a5b9acf079a925afdb4260">  389</a></span><span class="preprocessor">#define TCTRL_INTR1_ADDR         0x19U</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8080493f3e51e2ce42ce68f19afbe701">  390</a></span><span class="preprocessor">#define TCTRL_INTR1_DEFAULT      0x00U</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac40880501dcecbf20d0665816d0e61b2">  392</a></span><span class="preprocessor">#define AUTO_CNT_RST_EN_TCTRL_INTR1_ADDR     0x19U </span><span class="comment">// Automatically reset PKT_CNT (0x25) bitfi... </span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae0fe1a67df321f9a0939fdbd17af6b0a">  393</a></span><span class="preprocessor">#define AUTO_CNT_RST_EN_TCTRL_INTR1_MASK     0x08U</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a79d6245c68fa6b7fbde7b882c166d34f">  394</a></span><span class="preprocessor">#define AUTO_CNT_RST_EN_TCTRL_INTR1_POS      3U</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af3f66caf8715f4f672f7d73d989d435a">  396</a></span><span class="preprocessor">#define PKT_CNT_EXP_TCTRL_INTR1_ADDR     0x19U </span><span class="comment">// Packet Count Multiplier Exponent  </span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae4fa9dbfbfdf97b18834c239ebcce10e">  397</a></span><span class="preprocessor">#define PKT_CNT_EXP_TCTRL_INTR1_MASK     0xF0U</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0b76925cd5ceddc797c0f72beec63368">  398</a></span><span class="preprocessor">#define PKT_CNT_EXP_TCTRL_INTR1_POS      4U</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af882cf2be10893fae9229b3b20070840">  400</a></span><span class="preprocessor">#define TCTRL_INTR2_ADDR         0x1AU</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a84236b42f45d857c123c5db11eec157a">  401</a></span><span class="preprocessor">#define TCTRL_INTR2_DEFAULT      0x09U</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8d489f4a10467abf75eddd6638a7d4af">  403</a></span><span class="preprocessor">#define DEC_ERR_OEN_A_TCTRL_INTR2_ADDR   0x1AU </span><span class="comment">// Enable reporting of decoding errors (DEC... </span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a70dc7df484f11b553cc52ccdbff596f4">  404</a></span><span class="preprocessor">#define DEC_ERR_OEN_A_TCTRL_INTR2_MASK   0x01U</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afffb64e719b7a63a447eb65cef002b02">  405</a></span><span class="preprocessor">#define DEC_ERR_OEN_A_TCTRL_INTR2_POS    0U</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7a855d282d04fb5cec1ffa7f301d6181">  407</a></span><span class="preprocessor">#define IDLE_ERR_OEN_TCTRL_INTR2_ADDR    0x1AU </span><span class="comment">// Enable reporting of idle-word errors (ID... </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a887e93e0b4f5732b681065d007d3ab1f">  408</a></span><span class="preprocessor">#define IDLE_ERR_OEN_TCTRL_INTR2_MASK    0x04U</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a46e0e603ec11a92aac0b7a5e142c9429">  409</a></span><span class="preprocessor">#define IDLE_ERR_OEN_TCTRL_INTR2_POS     2U</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a815448fac38e2f730a9ec51aea088180">  411</a></span><span class="preprocessor">#define LFLT_INT_OEN_TCTRL_INTR2_ADDR    0x1AU </span><span class="comment">// Enable reporting of line-fault interrupt... </span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7bb2729a8878a8744054789125758386">  412</a></span><span class="preprocessor">#define LFLT_INT_OEN_TCTRL_INTR2_MASK    0x08U</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae26222a81c766f5b8f7fdfc27d8ba179">  413</a></span><span class="preprocessor">#define LFLT_INT_OEN_TCTRL_INTR2_POS     3U</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abbb94289693d2ea25a7110593b09917f">  415</a></span><span class="preprocessor">#define REM_ERR_OEN_TCTRL_INTR2_ADDR     0x1AU </span><span class="comment">// Enable reporting of remote error status ... </span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a77397dc908bfe3cca0fabf487ab05ec3">  416</a></span><span class="preprocessor">#define REM_ERR_OEN_TCTRL_INTR2_MASK     0x20U</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa2681db318c0cedd0b0ab874e48e05b1">  417</a></span><span class="preprocessor">#define REM_ERR_OEN_TCTRL_INTR2_POS      5U</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7e53c85ce22fc88ce8a7b3642b49047b">  419</a></span><span class="preprocessor">#define REFGEN_UNLOCKED_OEN_TCTRL_INTR2_ADDR     0x1AU </span><span class="comment">// Enable reporting of reference clock DPLL... </span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6ac7cd1c556fe5f05c1f42bb92669d44">  420</a></span><span class="preprocessor">#define REFGEN_UNLOCKED_OEN_TCTRL_INTR2_MASK     0x80U</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa5e0e4508bf7bb0f3547914af9afb1f2">  421</a></span><span class="preprocessor">#define REFGEN_UNLOCKED_OEN_TCTRL_INTR2_POS      7U</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3a7d176ab0b9e3b534acc5e682f94484">  423</a></span><span class="preprocessor">#define TCTRL_INTR3_ADDR         0x1BU</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a802dad08606c458d8fa62ac48da737c0">  424</a></span><span class="preprocessor">#define TCTRL_INTR3_DEFAULT      0x00U</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac9f297d2787dbe7bccdd3840eb121778">  426</a></span><span class="preprocessor">#define DEC_ERR_FLAG_A_TCTRL_INTR3_ADDR      0x1BU </span><span class="comment">// GMSL Packet Decoding Error Flag  </span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab078e0ee6682c7263c1d96051c66e0a0">  427</a></span><span class="preprocessor">#define DEC_ERR_FLAG_A_TCTRL_INTR3_MASK      0x01U</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a21cdb79be93aa2e9a0cfb8129d4a0cfd">  428</a></span><span class="preprocessor">#define DEC_ERR_FLAG_A_TCTRL_INTR3_POS       0U</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a973688b6c001c2748b4620ff2112feed">  430</a></span><span class="preprocessor">#define IDLE_ERR_FLAG_TCTRL_INTR3_ADDR   0x1BU </span><span class="comment">// Idle-Word Error Flag  </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9315272ef631c16973f1949f9e50eecf">  431</a></span><span class="preprocessor">#define IDLE_ERR_FLAG_TCTRL_INTR3_MASK   0x04U</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7f81a8666196f79be9220251f88362ed">  432</a></span><span class="preprocessor">#define IDLE_ERR_FLAG_TCTRL_INTR3_POS    2U</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5b54549215ac193c0f1670467f7028ce">  434</a></span><span class="preprocessor">#define LFLT_INT_TCTRL_INTR3_ADDR    0x1BU </span><span class="comment">// Line-Fault Interrupt  </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6fb457d7dc645aae99449bbf90145e2a">  435</a></span><span class="preprocessor">#define LFLT_INT_TCTRL_INTR3_MASK    0x08U</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a26082d133794ce98d83a76f9d181286d">  436</a></span><span class="preprocessor">#define LFLT_INT_TCTRL_INTR3_POS     3U</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ace893c063e791faa01dbb9f0022a3775">  438</a></span><span class="preprocessor">#define REM_ERR_FLAG_TCTRL_INTR3_ADDR    0x1BU </span><span class="comment">// Received remote side error status (inver... </span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4e6ba0a76e95067ede7bb079e50d22cd">  439</a></span><span class="preprocessor">#define REM_ERR_FLAG_TCTRL_INTR3_MASK    0x20U</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acfe15a3f014bda5771718f144e4a6be5">  440</a></span><span class="preprocessor">#define REM_ERR_FLAG_TCTRL_INTR3_POS     5U</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ade83cc2bcb96a7306c8ea6be590692d2">  442</a></span><span class="preprocessor">#define REFGEN_UNLOCKED_TCTRL_INTR3_ADDR     0x1BU </span><span class="comment">// Reference DPLL generating RCLKOUT is not... </span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3759dc4aa63c280b2d7e10004c4a0ee5">  443</a></span><span class="preprocessor">#define REFGEN_UNLOCKED_TCTRL_INTR3_MASK     0x80U</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af145f7b5c4e6cff270c630f400363aae">  444</a></span><span class="preprocessor">#define REFGEN_UNLOCKED_TCTRL_INTR3_POS      7U</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7c267f9492a04df4cc5100e5574c289c">  446</a></span><span class="preprocessor">#define TCTRL_INTR4_ADDR         0x1CU</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4c738886d815fc6ebf41975ca1d28104">  447</a></span><span class="preprocessor">#define TCTRL_INTR4_DEFAULT      0x08U</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2982b1ebfa55783e0b1bba8eba24bde8">  449</a></span><span class="preprocessor">#define PKT_CNT_OEN_TCTRL_INTR4_ADDR     0x1CU </span><span class="comment">// Enable reporting of packet count flag (P... </span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a979f73f454ed82ea089615ef79c2a04c">  450</a></span><span class="preprocessor">#define PKT_CNT_OEN_TCTRL_INTR4_MASK     0x02U</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac459a5c01fff6e2e9d54222b5e149095">  451</a></span><span class="preprocessor">#define PKT_CNT_OEN_TCTRL_INTR4_POS      1U</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a94dd2dd9fb5a335701457e9a65710ea3">  453</a></span><span class="preprocessor">#define RT_CNT_OEN_TCTRL_INTR4_ADDR      0x1CU </span><span class="comment">// Enable reporting of combined ARQ retrans... </span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5df8bbc3b015eb3ca1f29cad4e314178">  454</a></span><span class="preprocessor">#define RT_CNT_OEN_TCTRL_INTR4_MASK      0x04U</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acb47ea37361d7e2d8e43bcfe9f55ea1b">  455</a></span><span class="preprocessor">#define RT_CNT_OEN_TCTRL_INTR4_POS       2U</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab6fa7113a40172cbaa0d6d038022eaa1">  457</a></span><span class="preprocessor">#define MAX_RT_OEN_TCTRL_INTR4_ADDR      0x1CU </span><span class="comment">// Enable reporting of combined ARQ maximum... </span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af9d29508ae2f6c93b1a366888baf8853">  458</a></span><span class="preprocessor">#define MAX_RT_OEN_TCTRL_INTR4_MASK      0x08U</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a67c6d8ca52a15e95c7c7851cb1bf11b3">  459</a></span><span class="preprocessor">#define MAX_RT_OEN_TCTRL_INTR4_POS       3U</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0d38e8f201d82de28d06f9f73209b1d4">  461</a></span><span class="preprocessor">#define VDD18_OV_OEN_TCTRL_INTR4_ADDR    0x1CU </span><span class="comment">// Enable VDD18 overvoltage status on ERRB  </span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a10415c9b530b931e41f48a5160b859bc">  462</a></span><span class="preprocessor">#define VDD18_OV_OEN_TCTRL_INTR4_MASK    0x10U</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae8baa57aba917ee93cf8e700e7396a4e">  463</a></span><span class="preprocessor">#define VDD18_OV_OEN_TCTRL_INTR4_POS     4U</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a57bae9d9e37d763ff3c32f59b0ab280e">  465</a></span><span class="preprocessor">#define VDD_OV_OEN_TCTRL_INTR4_ADDR      0x1CU </span><span class="comment">// Enable VDD overvoltage status on ERRB  </span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7a7b86888808c88828d628ec136b7477">  466</a></span><span class="preprocessor">#define VDD_OV_OEN_TCTRL_INTR4_MASK      0x20U</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a30b54a40273d3017179893394105ba36">  467</a></span><span class="preprocessor">#define VDD_OV_OEN_TCTRL_INTR4_POS       5U</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a67b93edd7f5788e66547bd77c106f568">  469</a></span><span class="preprocessor">#define EOM_ERR_OEN_A_TCTRL_INTR4_ADDR   0x1CU </span><span class="comment">// Enable reporting of eye-opening monitor ... </span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad7ab8c99dbdf551666a2e2f5f920b432">  470</a></span><span class="preprocessor">#define EOM_ERR_OEN_A_TCTRL_INTR4_MASK   0x40U</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0de5f13146686fb72bf8416961dce29d">  471</a></span><span class="preprocessor">#define EOM_ERR_OEN_A_TCTRL_INTR4_POS    6U</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span> </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a34d672e598454a8d4ea150337b78c625">  473</a></span><span class="preprocessor">#define VREG_OV_OEN_TCTRL_INTR4_ADDR     0x1CU </span><span class="comment">// Enable CAP_VDD overvoltage status on ERR... </span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a12d90a47635d26024ada27725124ff71">  474</a></span><span class="preprocessor">#define VREG_OV_OEN_TCTRL_INTR4_MASK     0x80U</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9de80c2dc133db1c1fe2fcd361d10bdf">  475</a></span><span class="preprocessor">#define VREG_OV_OEN_TCTRL_INTR4_POS      7U</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a15afaccf157ecf8efbb7942b5979bc2f">  477</a></span><span class="preprocessor">#define TCTRL_INTR5_ADDR         0x1DU</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a958da432f3efc50e9701d47954234f12">  478</a></span><span class="preprocessor">#define TCTRL_INTR5_DEFAULT      0x00U</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af2bc81e2937e39f6b3fb165ce33a6504">  480</a></span><span class="preprocessor">#define PKT_CNT_FLAG_TCTRL_INTR5_ADDR    0x1DU </span><span class="comment">// Packet Count Flag  </span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afd6f4dd88015b874f99257b0e85c9ca4">  481</a></span><span class="preprocessor">#define PKT_CNT_FLAG_TCTRL_INTR5_MASK    0x02U</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0bc56a6a6229828ef444c8fbf6098921">  482</a></span><span class="preprocessor">#define PKT_CNT_FLAG_TCTRL_INTR5_POS     1U</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aad9d49855eec2d995bfcd8d9f425656c">  484</a></span><span class="preprocessor">#define RT_CNT_FLAG_TCTRL_INTR5_ADDR     0x1DU </span><span class="comment">// Combined ARQ retransmission event flag  </span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a91058331d2c84330a189213cea39c1ad">  485</a></span><span class="preprocessor">#define RT_CNT_FLAG_TCTRL_INTR5_MASK     0x04U</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a06493f2b654b084d8a6ca5befd9e2f01">  486</a></span><span class="preprocessor">#define RT_CNT_FLAG_TCTRL_INTR5_POS      2U</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a01f32ef98a232b53724b6a028b329027">  488</a></span><span class="preprocessor">#define MAX_RT_FLAG_TCTRL_INTR5_ADDR     0x1DU </span><span class="comment">// Combined ARQ maximum retransmission limi... </span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad0d531ccaa45056f84656e8ef094b5ca">  489</a></span><span class="preprocessor">#define MAX_RT_FLAG_TCTRL_INTR5_MASK     0x08U</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad7787e6416a121ca0863b867923b9d90">  490</a></span><span class="preprocessor">#define MAX_RT_FLAG_TCTRL_INTR5_POS      3U</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5c27ee076491282905e4a5ff1a4f3bed">  492</a></span><span class="preprocessor">#define VDD18_OV_FLAG_TCTRL_INTR5_ADDR   0x1DU </span><span class="comment">// VDD18 Overvoltage Flag  </span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af112f4410d3f85db86886cb47029fc07">  493</a></span><span class="preprocessor">#define VDD18_OV_FLAG_TCTRL_INTR5_MASK   0x10U</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa80eeb211cf508d411143019d5789168">  494</a></span><span class="preprocessor">#define VDD18_OV_FLAG_TCTRL_INTR5_POS    4U</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae5a83c766fd529b25dc5083f02ae00ab">  496</a></span><span class="preprocessor">#define VDD_OV_FLAG_TCTRL_INTR5_ADDR     0x1DU </span><span class="comment">// VDD Overvoltage Indication  </span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af851df1c24d7cd958684afa0bd475814">  497</a></span><span class="preprocessor">#define VDD_OV_FLAG_TCTRL_INTR5_MASK     0x20U</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa88cb66654cf3c5486c6e89d5e0f10c4">  498</a></span><span class="preprocessor">#define VDD_OV_FLAG_TCTRL_INTR5_POS      5U</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a696da58076285776f51e49a2c2fb64d3">  500</a></span><span class="preprocessor">#define EOM_ERR_FLAG_A_TCTRL_INTR5_ADDR      0x1DU </span><span class="comment">// Eye-opening is below the configured thre... </span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a00fa0f3ccf0fcb2d618499bd87c72e75">  501</a></span><span class="preprocessor">#define EOM_ERR_FLAG_A_TCTRL_INTR5_MASK      0x40U</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a97d06d31e67e2d1ead00aa9da96f7f49">  502</a></span><span class="preprocessor">#define EOM_ERR_FLAG_A_TCTRL_INTR5_POS       6U</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac1a973625d482aaf4a2c607f992f34ce">  504</a></span><span class="preprocessor">#define VREG_OV_FLAG_TCTRL_INTR5_ADDR    0x1DU </span><span class="comment">// CAP_VDD Overvoltage Indication  </span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae9f55db0ad6db330e8af47d535cb585b">  505</a></span><span class="preprocessor">#define VREG_OV_FLAG_TCTRL_INTR5_MASK    0x80U</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aba5bdb4bd0efd92da03b3b74cab5a103">  506</a></span><span class="preprocessor">#define VREG_OV_FLAG_TCTRL_INTR5_POS     7U</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abed39b7d076c875b7ce61d1c877a5df9">  508</a></span><span class="preprocessor">#define TCTRL_INTR6_ADDR         0x1EU</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3c9d6e1ab74eee14b231cd83c3621047">  509</a></span><span class="preprocessor">#define TCTRL_INTR6_DEFAULT      0xFBU</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a58c05450df382074a32e91fc08e96c0b">  511</a></span><span class="preprocessor">#define MIPI_ERR_OEN_TCTRL_INTR6_ADDR    0x1EU </span><span class="comment">// Enable reporting of MIPI RX errors (MIPI... </span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1f1474723d2dfc4cd5adc7175e3cd0d4">  512</a></span><span class="preprocessor">#define MIPI_ERR_OEN_TCTRL_INTR6_MASK    0x01U</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a38aa6a110ab8197b5bfe1352b4fdf850">  513</a></span><span class="preprocessor">#define MIPI_ERR_OEN_TCTRL_INTR6_POS     0U</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span> </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a31aa11a079b3281b451042488eb68af0">  515</a></span><span class="preprocessor">#define ADC_INT_OEN_TCTRL_INTR6_ADDR     0x1EU </span><span class="comment">// Enable reporting of ADC interrupts (ADC_... </span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a29a1301103c0f9d0206a6a8aee9ea5d4">  516</a></span><span class="preprocessor">#define ADC_INT_OEN_TCTRL_INTR6_MASK     0x04U</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a93fbbcd751ffe2985d62d58fd69505b0">  517</a></span><span class="preprocessor">#define ADC_INT_OEN_TCTRL_INTR6_POS      2U</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4e5ae7b52476af5cfdbef2153edf505c">  519</a></span><span class="preprocessor">#define RTTN_CRC_ERR_OEN_TCTRL_INTR6_ADDR    0x1EU </span><span class="comment">// Enable reporting of CRC errors (RTTN_CRC... </span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a92a6babd34e064615cf09d27e0a50ded">  520</a></span><span class="preprocessor">#define RTTN_CRC_ERR_OEN_TCTRL_INTR6_MASK    0x08U</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aef14f4f0b2b50020fa427f804d7459f7">  521</a></span><span class="preprocessor">#define RTTN_CRC_ERR_OEN_TCTRL_INTR6_POS     3U</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4d2d8553b081be65a416f1639bb2851a">  523</a></span><span class="preprocessor">#define EFUSE_CRC_ERR_OEN_TCTRL_INTR6_ADDR   0x1EU </span><span class="comment">// Enable reporting efuse CRC at ERRB pin  </span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab7272e14b440438f5f2df640d6a229a7">  524</a></span><span class="preprocessor">#define EFUSE_CRC_ERR_OEN_TCTRL_INTR6_MASK   0x10U</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a44320d9047239263133ab23babde9921">  525</a></span><span class="preprocessor">#define EFUSE_CRC_ERR_OEN_TCTRL_INTR6_POS    4U</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a369625b49e19f4fc0674d5254871fd88">  527</a></span><span class="preprocessor">#define VDDBAD_INT_OEN_TCTRL_INTR6_ADDR      0x1EU </span><span class="comment">// Enable reporting of VDDBAD interrupt (VD... </span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aca9d161c73ecdb50b90486cbbb341091">  528</a></span><span class="preprocessor">#define VDDBAD_INT_OEN_TCTRL_INTR6_MASK      0x20U</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afca18d9d38c09480726ae34062299720">  529</a></span><span class="preprocessor">#define VDDBAD_INT_OEN_TCTRL_INTR6_POS       5U</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aed7d0c29f1e8597c3efaeec3ae34043a">  531</a></span><span class="preprocessor">#define PORZ_INT_OEN_TCTRL_INTR6_ADDR    0x1EU </span><span class="comment">// Enable reporting of PORZ interrupt (PORZ... </span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae900f3a4a076c168ebf972f1ca11ac5d">  532</a></span><span class="preprocessor">#define PORZ_INT_OEN_TCTRL_INTR6_MASK    0x40U</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acbd20861309a8fa1f1b16a9c918b1016">  533</a></span><span class="preprocessor">#define PORZ_INT_OEN_TCTRL_INTR6_POS     6U</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ace50048430ba94e0f22dd801dac34a0f">  535</a></span><span class="preprocessor">#define VDDCMP_INT_OEN_TCTRL_INTR6_ADDR      0x1EU </span><span class="comment">// Enable reporting of combined undervoltag... </span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a32ada872404eb28e21cd979bb1d4b16f">  536</a></span><span class="preprocessor">#define VDDCMP_INT_OEN_TCTRL_INTR6_MASK      0x80U</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af28875f6c0b2d1c171993789f91cac78">  537</a></span><span class="preprocessor">#define VDDCMP_INT_OEN_TCTRL_INTR6_POS       7U</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4c565c99fad254542849e6abfd1de3af">  539</a></span><span class="preprocessor">#define TCTRL_INTR7_ADDR         0x1FU</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af592367f6dee82e9c01fac751e29e8fb">  540</a></span><span class="preprocessor">#define TCTRL_INTR7_DEFAULT      0x00U</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7506a4d90a9896a85aa35dd6c08ec1e8">  542</a></span><span class="preprocessor">#define MIPI_ERR_FLAG_TCTRL_INTR7_ADDR   0x1FU </span><span class="comment">// MIPI RX error flag, asserted when any of... </span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8cc910f33c9b9d04a944c8f503e58c5f">  543</a></span><span class="preprocessor">#define MIPI_ERR_FLAG_TCTRL_INTR7_MASK   0x01U</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0cbf7d060f8c3a68314b20989f6f2490">  544</a></span><span class="preprocessor">#define MIPI_ERR_FLAG_TCTRL_INTR7_POS    0U</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a12567fd6f7eda81054c6559f9ad54087">  546</a></span><span class="preprocessor">#define ADC_INT_FLAG_TCTRL_INTR7_ADDR    0x1FU </span><span class="comment">// ADC Interrupt. Individual interrupts als... </span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aabe762fe4361a68ff68c831451e724b5">  547</a></span><span class="preprocessor">#define ADC_INT_FLAG_TCTRL_INTR7_MASK    0x04U</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a333776d70ec4604a841cfceecca6fdd5">  548</a></span><span class="preprocessor">#define ADC_INT_FLAG_TCTRL_INTR7_POS     2U</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab5f037271e7c8b1233eea4fd512cbbb3">  550</a></span><span class="preprocessor">#define RTTN_CRC_INT_TCTRL_INTR7_ADDR    0x1FU </span><span class="comment">// Retention memory restore CRC error inter... </span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a44aa159d3bf5fdfc09debf1e6995f741">  551</a></span><span class="preprocessor">#define RTTN_CRC_INT_TCTRL_INTR7_MASK    0x08U</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6675264959adeec54d93be8eae278427">  552</a></span><span class="preprocessor">#define RTTN_CRC_INT_TCTRL_INTR7_POS     3U</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a47dd231f62edcc18b0c9321ee670274e">  554</a></span><span class="preprocessor">#define EFUSE_CRC_ERR_TCTRL_INTR7_ADDR   0x1FU </span><span class="comment">// efuse CRC error indicator  </span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a28a465cce4880794bbd8fe6e49d3975c">  555</a></span><span class="preprocessor">#define EFUSE_CRC_ERR_TCTRL_INTR7_MASK   0x10U</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2e87df7f5e88acd520b21f178858b17f">  556</a></span><span class="preprocessor">#define EFUSE_CRC_ERR_TCTRL_INTR7_POS    4U</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a081d062feb32f2b8ea337050c0b8f485">  558</a></span><span class="preprocessor">#define VDDBAD_INT_FLAG_TCTRL_INTR7_ADDR     0x1FU </span><span class="comment">// Combined VDD bad indicator. Asserts when... </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3ab3a125085f70d6c9ac6710408ca175">  559</a></span><span class="preprocessor">#define VDDBAD_INT_FLAG_TCTRL_INTR7_MASK     0x20U</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0ad9ee347f02e9efeb47b155972a7264">  560</a></span><span class="preprocessor">#define VDDBAD_INT_FLAG_TCTRL_INTR7_POS      5U</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6e40bf43cf15bf1052cdec9d839d4853">  562</a></span><span class="preprocessor">#define PORZ_INT_FLAG_TCTRL_INTR7_ADDR   0x1FU </span><span class="comment">// PORZ interrupt flag. PORZ is monitoring ... </span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a655439c377dd0be6279ba6f658942cc6">  563</a></span><span class="preprocessor">#define PORZ_INT_FLAG_TCTRL_INTR7_MASK   0x40U</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9658939d7379affb19d4ed52af6dea0e">  564</a></span><span class="preprocessor">#define PORZ_INT_FLAG_TCTRL_INTR7_POS    6U</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7ba5833869461008ef28de3469fc8d94">  566</a></span><span class="preprocessor">#define VDDCMP_INT_FLAG_TCTRL_INTR7_ADDR     0x1FU </span><span class="comment">// Combined undervoltage comparator output  </span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afbc5f6ba773bc9e7ff865686df9dc25f">  567</a></span><span class="preprocessor">#define VDDCMP_INT_FLAG_TCTRL_INTR7_MASK     0x80U</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afefc44404c9a95560948bae5d240baa1">  568</a></span><span class="preprocessor">#define VDDCMP_INT_FLAG_TCTRL_INTR7_POS      7U</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af5b399c13536300260388d0d41f90b08">  570</a></span><span class="preprocessor">#define TCTRL_INTR8_ADDR         0x20U</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a041abd524434d15861e1577236a70200">  571</a></span><span class="preprocessor">#define TCTRL_INTR8_DEFAULT      0x9FU</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1caff43e53a9f8d558038ea51263c77f">  573</a></span><span class="preprocessor">#define ERR_TX_ID_TCTRL_INTR8_ADDR   0x20U </span><span class="comment">// GPIO ID used for transmitting ERR_TX. Er... </span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa53daf76edd398d9e68b3cbfb96dc300">  574</a></span><span class="preprocessor">#define ERR_TX_ID_TCTRL_INTR8_MASK   0x1FU</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a60873ac2ebc9a239b2467c09ff393736">  575</a></span><span class="preprocessor">#define ERR_TX_ID_TCTRL_INTR8_POS    0U</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a84f582ef122f7423c8507c989859bd4f">  577</a></span><span class="preprocessor">#define ERR_TX_EN_TCTRL_INTR8_ADDR   0x20U </span><span class="comment">// Transmit local error status (inverse of ... </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#addfc887e97a4d88d9839d665295565a0">  578</a></span><span class="preprocessor">#define ERR_TX_EN_TCTRL_INTR8_MASK   0x80U</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3cbab1f83fa995505c228e7f62d19e8c">  579</a></span><span class="preprocessor">#define ERR_TX_EN_TCTRL_INTR8_POS    7U</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a73eca23aefc44da2fa8365eca1172f3c">  581</a></span><span class="preprocessor">#define TCTRL_INTR9_ADDR         0x21U</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0566b73577422c692aa68b1fcb54ba52">  582</a></span><span class="preprocessor">#define TCTRL_INTR9_DEFAULT      0xDFU</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span> </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6786529654deb52a0d42aac10b3e4756">  584</a></span><span class="preprocessor">#define ERR_RX_ID_TCTRL_INTR9_ADDR   0x21U </span><span class="comment">// GPIO ID used for receiving ERR_RX. Error... </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a382eb9f89c5d62f6c3cc46b99dcef2d8">  585</a></span><span class="preprocessor">#define ERR_RX_ID_TCTRL_INTR9_MASK   0x1FU</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af076a9553f03ac0d50662a94171da386">  586</a></span><span class="preprocessor">#define ERR_RX_ID_TCTRL_INTR9_POS    0U</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a853d989efcc5fc8125838521c6af8d07">  588</a></span><span class="preprocessor">#define ERR_RX_EN_TCTRL_INTR9_ADDR   0x21U </span><span class="comment">// Enable reception of remote error status ... </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae9d189886c1ffe4341346deb41632706">  589</a></span><span class="preprocessor">#define ERR_RX_EN_TCTRL_INTR9_MASK   0x80U</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aedcc17ca9c4a48ac4af370527907060a">  590</a></span><span class="preprocessor">#define ERR_RX_EN_TCTRL_INTR9_POS    7U</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aadfc11c3a4b389b4daff7ff0cb0141ee">  592</a></span><span class="preprocessor">#define TCTRL_CNT0_ADDR      0x22U</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a14e31973973db2fea407c5f691d3ccc8">  593</a></span><span class="preprocessor">#define TCTRL_CNT0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span> </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaa77d78d35024b045aeacfc2029b552c">  595</a></span><span class="preprocessor">#define DEC_ERR_A_TCTRL_CNT0_ADDR    0x22U </span><span class="comment">// Number of decoding (disparity) errors de... </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab7d6467c568c827fd5ff384251f804f5">  596</a></span><span class="preprocessor">#define DEC_ERR_A_TCTRL_CNT0_MASK    0xFFU</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae16d3dd28a4e6c82c1a4b4228690b8a8">  597</a></span><span class="preprocessor">#define DEC_ERR_A_TCTRL_CNT0_POS     0U</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab6941a3d25caca3a552fc16ba02d3114">  599</a></span><span class="preprocessor">#define TCTRL_CNT2_ADDR      0x24U</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae5b11b891013b3d02d95a3e04dd53654">  600</a></span><span class="preprocessor">#define TCTRL_CNT2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaa438fe282fd20a609a782aed07f6f12">  602</a></span><span class="preprocessor">#define IDLE_ERR_TCTRL_CNT2_ADDR     0x24U </span><span class="comment">// Number of idle-word errors detected.  </span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a06bbd431691c6df3e64c50c8ec39ab36">  603</a></span><span class="preprocessor">#define IDLE_ERR_TCTRL_CNT2_MASK     0xFFU</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a00ae2af46de39a5f9475d2a5438b8cf8">  604</a></span><span class="preprocessor">#define IDLE_ERR_TCTRL_CNT2_POS      0U</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a487cfc8d4f16e61b49d71aec12c5ddeb">  606</a></span><span class="preprocessor">#define TCTRL_CNT3_ADDR      0x25U</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adacd133c3206c05015bcb9ca007fc6b2">  607</a></span><span class="preprocessor">#define TCTRL_CNT3_DEFAULT   0x00U</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span> </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a71ad8c78fee823a8e8ef95eee2ecd059">  609</a></span><span class="preprocessor">#define PKT_CNT_TCTRL_CNT3_ADDR      0x25U </span><span class="comment">// Number of received packets of a selected... </span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4e40c05d24c187c05f0af655f2f92ee1">  610</a></span><span class="preprocessor">#define PKT_CNT_TCTRL_CNT3_MASK      0xFFU</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a214093de45e7ef7e3200da9b520c2cd1">  611</a></span><span class="preprocessor">#define PKT_CNT_TCTRL_CNT3_POS       0U</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9bd1884ef5b484e97c096ca593934eab">  613</a></span><span class="preprocessor">#define GMSL_TX0_ADDR        0x28U</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1270d617c761f613551318e5eac7b284">  614</a></span><span class="preprocessor">#define GMSL_TX0_DEFAULT     0x60U</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5d4fb7935248a134f113303bcc01beea">  616</a></span><span class="preprocessor">#define TX_FEC_EN_GMSL_TX0_ADDR      0x28U </span><span class="comment">// Enable Forward-Error Correction (FEC) in... </span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a69faf48bf76b5777df6f8ef9c3a64149">  617</a></span><span class="preprocessor">#define TX_FEC_EN_GMSL_TX0_MASK      0x02U</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8f50311334c6c694856f6d8c5c4dded5">  618</a></span><span class="preprocessor">#define TX_FEC_EN_GMSL_TX0_POS       1U</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a02109bca27ffd6e26545b9d6ff7fdc61">  620</a></span><span class="preprocessor">#define GMSL_TX1_ADDR        0x29U</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3a488a2b25c49d70c7954774522842bd">  621</a></span><span class="preprocessor">#define GMSL_TX1_DEFAULT     0x08U</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acd1a8fecaf8fc877724a661567c4b2f3">  623</a></span><span class="preprocessor">#define DIS_ENC_GMSL_TX1_ADDR    0x29U </span><span class="comment">// Disable 9b10b encoding  </span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9e6b9f5f86efb7b895fa86a3f04e449f">  624</a></span><span class="preprocessor">#define DIS_ENC_GMSL_TX1_MASK    0x01U</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae1571b88383cac53270a171d78f4fdfd">  625</a></span><span class="preprocessor">#define DIS_ENC_GMSL_TX1_POS     0U</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a217c9f9cc9fa626f250328387f18e898">  627</a></span><span class="preprocessor">#define DIS_SCR_GMSL_TX1_ADDR    0x29U </span><span class="comment">// Disable scrambler  </span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac34507574146e5e683dbbfa006e11a5b">  628</a></span><span class="preprocessor">#define DIS_SCR_GMSL_TX1_MASK    0x02U</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9fb8659862b6347c0184e3960dc76847">  629</a></span><span class="preprocessor">#define DIS_SCR_GMSL_TX1_POS     1U</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span> </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aadb0ad2d831420cd63c34e53fb064796">  631</a></span><span class="preprocessor">#define TX_FEC_CRC_EN_GMSL_TX1_ADDR      0x29U </span><span class="comment">// Enable CRC at each FEC block  </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae6350a36594e573f2c0a5af8034a7fdc">  632</a></span><span class="preprocessor">#define TX_FEC_CRC_EN_GMSL_TX1_MASK      0x08U</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a427169637d0030cace2cd99aa1e88edf">  633</a></span><span class="preprocessor">#define TX_FEC_CRC_EN_GMSL_TX1_POS       3U</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2ae7f9a9d793754ee810405fec80f781">  635</a></span><span class="preprocessor">#define ERRG_EN_A_GMSL_TX1_ADDR      0x29U </span><span class="comment">// Error Generator Enable for GMSL Link. Er... </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6195cf279eedd887965d2288b9539afd">  636</a></span><span class="preprocessor">#define ERRG_EN_A_GMSL_TX1_MASK      0x10U</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7cd23f85d368018db13a78e791491956">  637</a></span><span class="preprocessor">#define ERRG_EN_A_GMSL_TX1_POS       4U</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span> </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a286d895b6d7cfd24aa1e4abb49835584">  639</a></span><span class="preprocessor">#define LINK_PRBS_GEN_GMSL_TX1_ADDR      0x29U </span><span class="comment">// Enable link PRBS-7 generator  </span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5fb271fec40f5fc9b9a982f641b27778">  640</a></span><span class="preprocessor">#define LINK_PRBS_GEN_GMSL_TX1_MASK      0x80U</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a01ed81b6aa26ee2970bf15d3bff98d1c">  641</a></span><span class="preprocessor">#define LINK_PRBS_GEN_GMSL_TX1_POS       7U</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a22210594c029fb542ef69a61f99a4fcc">  643</a></span><span class="preprocessor">#define GMSL_TX2_ADDR        0x2AU</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a95f5d22885b372985788bc282a6c0af8">  644</a></span><span class="preprocessor">#define GMSL_TX2_DEFAULT     0x20U</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2f7383179c42acff8d118a7d3a3688a4">  646</a></span><span class="preprocessor">#define ERRG_PER_GMSL_TX2_ADDR   0x2AU </span><span class="comment">// Error generator error distribution selec... </span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad881e0d855ec0081e2510862f25b1c7d">  647</a></span><span class="preprocessor">#define ERRG_PER_GMSL_TX2_MASK   0x01U</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aed4e90fb296f5345686d9c8d1778bed3">  648</a></span><span class="preprocessor">#define ERRG_PER_GMSL_TX2_POS    0U</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8121ff4f6faa6e5707b4871660b6b154">  650</a></span><span class="preprocessor">#define ERRG_BURST_GMSL_TX2_ADDR     0x2AU </span><span class="comment">// Error generator burst error length in bi... </span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae5b9115b16eb9b3edf5af3090f003cf8">  651</a></span><span class="preprocessor">#define ERRG_BURST_GMSL_TX2_MASK     0x0EU</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a309b719cdf006a23c17b650ab7d61ae1">  652</a></span><span class="preprocessor">#define ERRG_BURST_GMSL_TX2_POS      1U</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a012401165f4e0a386b4c44ee0976900d">  654</a></span><span class="preprocessor">#define ERRG_RATE_GMSL_TX2_ADDR      0x2AU </span><span class="comment">// Error generator average bit error rate  </span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a05f7aef58e646391e280b9e043eafad6">  655</a></span><span class="preprocessor">#define ERRG_RATE_GMSL_TX2_MASK      0x30U</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6a608acc72792904be8b3dbf3eee0025">  656</a></span><span class="preprocessor">#define ERRG_RATE_GMSL_TX2_POS       4U</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af72ee9655515dd409d5a71c783a1fe6e">  658</a></span><span class="preprocessor">#define ERRG_CNT_GMSL_TX2_ADDR   0x2AU </span><span class="comment">// Number of errors to be generated  </span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a29a3265478d42cb758d7b90db382cf78">  659</a></span><span class="preprocessor">#define ERRG_CNT_GMSL_TX2_MASK   0xC0U</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adbf2bc9aa012c4085596884acc70e39e">  660</a></span><span class="preprocessor">#define ERRG_CNT_GMSL_TX2_POS    6U</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a389f980180544b708b21e98cc1c4068f">  662</a></span><span class="preprocessor">#define GMSL_TX3_ADDR        0x2BU</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a50fe54f9ec5e9b1d126fcd12acc3aa0b">  663</a></span><span class="preprocessor">#define GMSL_TX3_DEFAULT     0x44U</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae92725f8de736c228339f2315f267cbe">  665</a></span><span class="preprocessor">#define TX_FEC_ACTIVE_GMSL_TX3_ADDR      0x2BU </span><span class="comment">// Indicates FEC is active  </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac929d04d79ee0ba81c3230fa81202dea">  666</a></span><span class="preprocessor">#define TX_FEC_ACTIVE_GMSL_TX3_MASK      0x20U</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab7235cbfda395f2f468f23c3404453d0">  667</a></span><span class="preprocessor">#define TX_FEC_ACTIVE_GMSL_TX3_POS       5U</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3620702e28070b4a99440fc569dab3aa">  669</a></span><span class="preprocessor">#define GMSL_RX0_ADDR        0x2CU</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a49be03147609347bf04a8e8f140bea22">  670</a></span><span class="preprocessor">#define GMSL_RX0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span> </div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0df0263938f534b5d4e9138e34c5a140">  672</a></span><span class="preprocessor">#define PKT_CNT_SEL_GMSL_RX0_ADDR    0x2CU </span><span class="comment">// Select the type of received packets to c... </span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aacdb65ee997c5d68fe0b71e62e5d7623">  673</a></span><span class="preprocessor">#define PKT_CNT_SEL_GMSL_RX0_MASK    0x0FU</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae21aa50ffada79e60c46df691d54b76a">  674</a></span><span class="preprocessor">#define PKT_CNT_SEL_GMSL_RX0_POS     0U</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a91340d91c11a967341a250a2e64553af">  676</a></span><span class="preprocessor">#define PKT_CNT_LBW_GMSL_RX0_ADDR    0x2CU </span><span class="comment">// Select the subtype of low-bandwidth pack... </span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3e7947be6411663b6156c6ed255aecae">  677</a></span><span class="preprocessor">#define PKT_CNT_LBW_GMSL_RX0_MASK    0xC0U</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aee6de707652a35e6824fdceea9606817">  678</a></span><span class="preprocessor">#define PKT_CNT_LBW_GMSL_RX0_POS     6U</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a632a6d9b11829e76e7f422f623723546">  680</a></span><span class="preprocessor">#define GMSL_RX1_ADDR        0x2DU</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a12482d56cf02c994b6a6f94c7c10f82c">  681</a></span><span class="preprocessor">#define GMSL_RX1_DEFAULT     0x28U</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae2d9e560607107bdc04f152a4fa67426">  683</a></span><span class="preprocessor">#define LINK_PRBS_CHK_GMSL_RX1_ADDR      0x2DU </span><span class="comment">// Enable link PRBS-7 checker  </span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5a425d6a818ccf8459a525b5cb606aa6">  684</a></span><span class="preprocessor">#define LINK_PRBS_CHK_GMSL_RX1_MASK      0x80U</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeaadb24aaaa828e148d64b793582dc47">  685</a></span><span class="preprocessor">#define LINK_PRBS_CHK_GMSL_RX1_POS       7U</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5dca89ac8e90b4510e356827e40a8fcf">  687</a></span><span class="preprocessor">#define GMSL_GPIOA_ADDR      0x30U</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a36a86028314f0871f02125186cff3650">  688</a></span><span class="preprocessor">#define GMSL_GPIOA_DEFAULT   0x41U</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa0ec534e7fca68db89f3e085ca266d90">  690</a></span><span class="preprocessor">#define GPIO_FWD_CDLY_GMSL_GPIOA_ADDR    0x30U </span><span class="comment">// Compensation delay multiplier for the fo... </span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad4942d04e707ef33cbdc9d3a099a3b3e">  691</a></span><span class="preprocessor">#define GPIO_FWD_CDLY_GMSL_GPIOA_MASK    0x3FU</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ada3e7c465550bf5463f00fe213c48568">  692</a></span><span class="preprocessor">#define GPIO_FWD_CDLY_GMSL_GPIOA_POS     0U</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9ed6d8687f05d5f0110fd1dbb737dda2">  694</a></span><span class="preprocessor">#define GMSL_GPIOB_ADDR      0x31U</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa0da95e86543db280115cc7cdd4e4124">  695</a></span><span class="preprocessor">#define GMSL_GPIOB_DEFAULT   0x88U</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa00721a44fbdd5c081b34b645d6354f1">  697</a></span><span class="preprocessor">#define GPIO_REV_CDLY_GMSL_GPIOB_ADDR    0x31U </span><span class="comment">// Compensation delay multiplier for the re... </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3181c3e98dede74a7fe5c5ac1649d1c6">  698</a></span><span class="preprocessor">#define GPIO_REV_CDLY_GMSL_GPIOB_MASK    0x3FU</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2fca9151a4f956f815334559f893037d">  699</a></span><span class="preprocessor">#define GPIO_REV_CDLY_GMSL_GPIOB_POS     0U</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span> </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3a68bf4067d03505ece9e51862c2402c">  701</a></span><span class="preprocessor">#define CC_I2C_0_ADDR        0x40U</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a736cb03c7d248c1894fa173fd4e205e6">  702</a></span><span class="preprocessor">#define CC_I2C_0_DEFAULT     0x26U</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a148af3db4dc3339ff8522dc2e3da20f9">  704</a></span><span class="preprocessor">#define SLV_TO_CC_I2C_0_ADDR     0x40U </span><span class="comment">// I2C-to-I2C slave timeout setting.  </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a43c92d8fa025b968f60a292c550faace">  705</a></span><span class="preprocessor">#define SLV_TO_CC_I2C_0_MASK     0x07U</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd7c3f287e48b5713d8d17f73dbe2231">  706</a></span><span class="preprocessor">#define SLV_TO_CC_I2C_0_POS      0U</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1be6e6dddc53427d4d6186fbae95adcf">  708</a></span><span class="preprocessor">#define SLV_SH_CC_I2C_0_ADDR     0x40U </span><span class="comment">// I2C-to-I2C slave-setup and hold-time set... </span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae6d0f5d9496dd19799ef82466e9ccddd">  709</a></span><span class="preprocessor">#define SLV_SH_CC_I2C_0_MASK     0x30U</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a271009ac7c4a503ab4b6dc4c68cd081e">  710</a></span><span class="preprocessor">#define SLV_SH_CC_I2C_0_POS      4U</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span> </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4dd1e33acd24560c740b52c1de9f1540">  712</a></span><span class="preprocessor">#define CC_I2C_1_ADDR        0x41U</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab9838acbbb88cc4c9e143bf9f7defa9d">  713</a></span><span class="preprocessor">#define CC_I2C_1_DEFAULT     0x56U</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa9f88661f71897f419d44dfb77a24186">  715</a></span><span class="preprocessor">#define MST_TO_CC_I2C_1_ADDR     0x41U </span><span class="comment">// I2C-to-I2C master timeout setting  </span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a910e16551d7e2b7e71903cb667793f73">  716</a></span><span class="preprocessor">#define MST_TO_CC_I2C_1_MASK     0x07U</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9f1a0b3790310a423194ef992ab7d070">  717</a></span><span class="preprocessor">#define MST_TO_CC_I2C_1_POS      0U</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a97e0f466eb6df1df0ca6d066bfef992d">  719</a></span><span class="preprocessor">#define MST_BT_CC_I2C_1_ADDR     0x41U </span><span class="comment">// I2C-to-I2C master bit rate setting  </span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a795a7157fae06140b5fb64c234e0f18b">  720</a></span><span class="preprocessor">#define MST_BT_CC_I2C_1_MASK     0x70U</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afcc2799c9df84ec289b3f1518f3033b7">  721</a></span><span class="preprocessor">#define MST_BT_CC_I2C_1_POS      4U</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aec3f6c5e3083f079d1805b430c1fb6bc">  723</a></span><span class="preprocessor">#define CC_I2C_2_ADDR        0x42U</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afde04d643f29ca5e88df27db358add25">  724</a></span><span class="preprocessor">#define CC_I2C_2_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span> </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a143ff0fce06b640127179d50e1fb9f07">  726</a></span><span class="preprocessor">#define SRC_A_CC_I2C_2_ADDR      0x42U </span><span class="comment">// I2C address translator source A for main... </span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a355d215a5d535260255e497da45fb638">  727</a></span><span class="preprocessor">#define SRC_A_CC_I2C_2_MASK      0xFEU</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a341318b4b1cabed48616493d5e79f019">  728</a></span><span class="preprocessor">#define SRC_A_CC_I2C_2_POS       1U</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a497ace970b343297edef6bddaefd2a2d">  730</a></span><span class="preprocessor">#define CC_I2C_3_ADDR        0x43U</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac532bd198aad9094a13bdee3848856a3">  731</a></span><span class="preprocessor">#define CC_I2C_3_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span> </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae69c5d9077ef35c9383cd35c68d001a9">  733</a></span><span class="preprocessor">#define DST_A_CC_I2C_3_ADDR      0x43U </span><span class="comment">// I2C address translator destination A for... </span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3cbb0dad6d40c4ae6cfe2602cfe6a290">  734</a></span><span class="preprocessor">#define DST_A_CC_I2C_3_MASK      0xFEU</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a24abdf0e2941b01f60890a6ac1e314f6">  735</a></span><span class="preprocessor">#define DST_A_CC_I2C_3_POS       1U</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a856ba7f796ba4b02f3d2574e7f57270f">  737</a></span><span class="preprocessor">#define CC_I2C_4_ADDR        0x44U</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7038413c725960385448ba2fcc73173a">  738</a></span><span class="preprocessor">#define CC_I2C_4_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span> </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1f2972c9d05bbf48d3230e13436b5fd2">  740</a></span><span class="preprocessor">#define SRC_B_CC_I2C_4_ADDR      0x44U </span><span class="comment">// I2C address translator source B for main... </span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aadefdfb70550acba7728993f81863e19">  741</a></span><span class="preprocessor">#define SRC_B_CC_I2C_4_MASK      0xFEU</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4d59842e0c310ea191df74b62f80a542">  742</a></span><span class="preprocessor">#define SRC_B_CC_I2C_4_POS       1U</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span> </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abde2f3ea5e0ed318705db45a6283be2c">  744</a></span><span class="preprocessor">#define CC_I2C_5_ADDR        0x45U</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a71c0a23358da0a67b1af4ef244402794">  745</a></span><span class="preprocessor">#define CC_I2C_5_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a67f9cb8c1b133d6f82864f186ddab42e">  747</a></span><span class="preprocessor">#define DST_B_CC_I2C_5_ADDR      0x45U </span><span class="comment">// I2C address translator destination B for... </span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a55d096d75105c7117e4f76e19024a65b">  748</a></span><span class="preprocessor">#define DST_B_CC_I2C_5_MASK      0xFEU</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae6b64d3032ea114fac4a042d034cc18f">  749</a></span><span class="preprocessor">#define DST_B_CC_I2C_5_POS       1U</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span> </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a705fa2a91e1dc14888259cda9953aee4">  751</a></span><span class="preprocessor">#define CC_UART_0_ADDR       0x48U</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad40305540bb00d315af901f227e545f5">  752</a></span><span class="preprocessor">#define CC_UART_0_DEFAULT    0x42U</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a30943c97dc7868f60a15c7d1639e819b">  754</a></span><span class="preprocessor">#define BYPASS_EN_CC_UART_0_ADDR     0x48U </span><span class="comment">// Enable UART soft-bypass mode.  </span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6df548ba9c9c76257d431d6b7815bffb">  755</a></span><span class="preprocessor">#define BYPASS_EN_CC_UART_0_MASK     0x01U</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8623fc70f88a85435078cf1d93b7003e">  756</a></span><span class="preprocessor">#define BYPASS_EN_CC_UART_0_POS      0U</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a34e57f172ca748cc6f3a9ea48a6e45ed">  758</a></span><span class="preprocessor">#define BYPASS_TO_CC_UART_0_ADDR     0x48U </span><span class="comment">// UART soft-bypass timeout duration  </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab5a6930de4079e44b258ab87ea223b05">  759</a></span><span class="preprocessor">#define BYPASS_TO_CC_UART_0_MASK     0x06U</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2df3d1119dc20decfda9c3a7691ec494">  760</a></span><span class="preprocessor">#define BYPASS_TO_CC_UART_0_POS      1U</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span> </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aba6aa0f62290973bdb00309bbf20ed75">  762</a></span><span class="preprocessor">#define BYPASS_DIS_PAR_CC_UART_0_ADDR    0x48U </span><span class="comment">// Selects whether or not to receive and se... </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a64bf5e053d7ad57391336becb9c09198">  763</a></span><span class="preprocessor">#define BYPASS_DIS_PAR_CC_UART_0_MASK    0x08U</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8ebe7035a549b0b7d415ca621f1a332b">  764</a></span><span class="preprocessor">#define BYPASS_DIS_PAR_CC_UART_0_POS     3U</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span> </div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8a682b17e8a8d7b462acef85aae7efa2">  766</a></span><span class="preprocessor">#define LOC_MS_EN_CC_UART_0_ADDR     0x48U </span><span class="comment">// Enables UART bypass mode control by loca... </span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab19328697b2f917e80c5d085ffedcda1">  767</a></span><span class="preprocessor">#define LOC_MS_EN_CC_UART_0_MASK     0x10U</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a363dafa2ef1a56904c7074a323e2c0e0">  768</a></span><span class="preprocessor">#define LOC_MS_EN_CC_UART_0_POS      4U</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac0a24335ec8dbc89e2d70a4a5e0a44cc">  770</a></span><span class="preprocessor">#define REM_MS_EN_CC_UART_0_ADDR     0x48U </span><span class="comment">// Enables UART Bypass Mode Control by Remo... </span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9cf837cd42ee873aa5f46aa035e64f9c">  771</a></span><span class="preprocessor">#define REM_MS_EN_CC_UART_0_MASK     0x20U</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a847972f54b945914fe96da4cb9474e9e">  772</a></span><span class="preprocessor">#define REM_MS_EN_CC_UART_0_POS      5U</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span> </div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0c1f6ed5fc6fa5c59db7b8415f109cf6">  774</a></span><span class="preprocessor">#define CC_I2C_PT_0_ADDR         0x4CU</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a789dd8996d38a42b60ff873b2bb87a20">  775</a></span><span class="preprocessor">#define CC_I2C_PT_0_DEFAULT      0x26U</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span> </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9e8731e60145234f2387168ed3ac7eea">  777</a></span><span class="preprocessor">#define SLV_TO_PT_CC_I2C_PT_0_ADDR   0x4CU </span><span class="comment">// Pass-through 1 and 2 I2C-to-I2C slave ti... </span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1eb1e48b5dad0297cbd64826b9c0e0b9">  778</a></span><span class="preprocessor">#define SLV_TO_PT_CC_I2C_PT_0_MASK   0x07U</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a08d4ce6d6cd005975d349b46a8bee409">  779</a></span><span class="preprocessor">#define SLV_TO_PT_CC_I2C_PT_0_POS    0U</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aecf78b2b6c3781aff0a4443faadadce4">  781</a></span><span class="preprocessor">#define SLV_SH_PT_CC_I2C_PT_0_ADDR   0x4CU </span><span class="comment">// Pass-through 1 and 2 I2C-to-I2C slave se... </span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abdc57abdb9a2b968307e5875efa5077b">  782</a></span><span class="preprocessor">#define SLV_SH_PT_CC_I2C_PT_0_MASK   0x30U</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a03d9397e11cee83123c03a1b19f86f02">  783</a></span><span class="preprocessor">#define SLV_SH_PT_CC_I2C_PT_0_POS    4U</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6598b27cc2240ebdf52398949265f18c">  785</a></span><span class="preprocessor">#define CC_I2C_PT_1_ADDR         0x4DU</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a64b9039e2f43f8e3d6ccc4f28510db45">  786</a></span><span class="preprocessor">#define CC_I2C_PT_1_DEFAULT      0x56U</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span> </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a12d148073b1013cd407c5786bae48910">  788</a></span><span class="preprocessor">#define MST_TO_PT_CC_I2C_PT_1_ADDR   0x4DU </span><span class="comment">// Pass-through 1 and 2 I2C-to-I2C master t... </span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a193cfcae6741c0bc4e8752a6da3cfb11">  789</a></span><span class="preprocessor">#define MST_TO_PT_CC_I2C_PT_1_MASK   0x07U</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3a0f362e2ada1baa2ca8d998d09a9a46">  790</a></span><span class="preprocessor">#define MST_TO_PT_CC_I2C_PT_1_POS    0U</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#affcb4138ee6f390ada7080f714fbb30d">  792</a></span><span class="preprocessor">#define MST_BT_PT_CC_I2C_PT_1_ADDR   0x4DU </span><span class="comment">// Pass-through 1 and 2 I2C-to-I2C master b... </span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5a8487dac9e69d0a8583616a7057154f">  793</a></span><span class="preprocessor">#define MST_BT_PT_CC_I2C_PT_1_MASK   0x70U</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3fe3829d3cf36f10d2be9963fd203848">  794</a></span><span class="preprocessor">#define MST_BT_PT_CC_I2C_PT_1_POS    4U</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a14b1c3bd6fbd7c24c18ed72875614a71">  796</a></span><span class="preprocessor">#define CC_UART_PT_0_ADDR        0x4FU</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a579113aa5148f7d69df494112c8f4353">  797</a></span><span class="preprocessor">#define CC_UART_PT_0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa666efc53ba74ffb8ebc953884567a42">  799</a></span><span class="preprocessor">#define DIS_PAR_1_CC_UART_PT_0_ADDR      0x4FU </span><span class="comment">// Disable parity bit in pass-through UART ... </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a597265e18cd81a5ddb73fd2fda032d43">  800</a></span><span class="preprocessor">#define DIS_PAR_1_CC_UART_PT_0_MASK      0x04U</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a92f9bf44ff5ce7cf9ae00192ac3a130e">  801</a></span><span class="preprocessor">#define DIS_PAR_1_CC_UART_PT_0_POS       2U</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span> </div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a472d82e9b7d8efec660e5f0cd95ce125">  803</a></span><span class="preprocessor">#define BITLEN_MAN_CFG_1_CC_UART_PT_0_ADDR   0x4FU </span><span class="comment">// Use the custom UART bit rate (selected b... </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6def6e06f264da8d3ac11d7ab351df41">  804</a></span><span class="preprocessor">#define BITLEN_MAN_CFG_1_CC_UART_PT_0_MASK   0x08U</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8b3a283d8f71ff46b2e622fd580e7030">  805</a></span><span class="preprocessor">#define BITLEN_MAN_CFG_1_CC_UART_PT_0_POS    3U</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a244a85ecf5e7b60573a95e9e73712ac6">  807</a></span><span class="preprocessor">#define DIS_PAR_2_CC_UART_PT_0_ADDR      0x4FU </span><span class="comment">// Disable parity bit in pass-through UART ... </span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1b149fbdf60d102c2f0331397ead0d26">  808</a></span><span class="preprocessor">#define DIS_PAR_2_CC_UART_PT_0_MASK      0x40U</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0d86286138a0dce97af2e3ac26e7b5f9">  809</a></span><span class="preprocessor">#define DIS_PAR_2_CC_UART_PT_0_POS       6U</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a84a0408bc6f905b4d80d229ff4cd59eb">  811</a></span><span class="preprocessor">#define BITLEN_MAN_CFG_2_CC_UART_PT_0_ADDR   0x4FU </span><span class="comment">// Use the custom UART bit rate (selected b... </span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae84e6c61ac2adcf61f226d6eae2166df">  812</a></span><span class="preprocessor">#define BITLEN_MAN_CFG_2_CC_UART_PT_0_MASK   0x80U</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0d268f7e5de30004d37146c4f77fba5f">  813</a></span><span class="preprocessor">#define BITLEN_MAN_CFG_2_CC_UART_PT_0_POS    7U</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a292a8ecc312a3c32000981e88d8867c9">  815</a></span><span class="preprocessor">#define CFGV_VIDEO_Z_TX0_ADDR        0x58U</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a44cbd7e3c85538b3d3a4ab01bc7b4e3a">  816</a></span><span class="preprocessor">#define CFGV_VIDEO_Z_TX0_DEFAULT     0x30U</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7791a030f30057316841173db329e723">  818</a></span><span class="preprocessor">#define TX_CRC_EN_CFGV_VIDEO_Z_TX0_ADDR      0x58U </span><span class="comment">// Transmit CRC Enable  </span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8fd5a8be98821caf11dc0253ef0841db">  819</a></span><span class="preprocessor">#define TX_CRC_EN_CFGV_VIDEO_Z_TX0_MASK      0x80U</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3f77c9c07a3da58630308cf4becea679">  820</a></span><span class="preprocessor">#define TX_CRC_EN_CFGV_VIDEO_Z_TX0_POS       7U</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aedccf3a03e3db1c8723e151df8e9c6a8">  822</a></span><span class="preprocessor">#define CFGV_VIDEO_Z_TX3_ADDR        0x5BU</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a59e3ae49ab25f8fee7853518e785d7d0">  823</a></span><span class="preprocessor">#define CFGV_VIDEO_Z_TX3_DEFAULT     0x02U</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span> </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd03aae4936d0e3203eafad915814d7c">  825</a></span><span class="preprocessor">#define TX_STR_SEL_CFGV_VIDEO_Z_TX3_ADDR     0x5BU </span><span class="comment">// Stream ID used in packets transmitted fr... </span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a216ee1e3ef5cf6f62d6046c3d1a263a2">  826</a></span><span class="preprocessor">#define TX_STR_SEL_CFGV_VIDEO_Z_TX3_MASK     0x03U</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab4be37b24f6213d2b8226017d1cd5885">  827</a></span><span class="preprocessor">#define TX_STR_SEL_CFGV_VIDEO_Z_TX3_POS      0U</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span> </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a90033e8efec6a258bb6f8f6c534f8f21">  829</a></span><span class="preprocessor">#define CFGI_INFOFR_TR0_ADDR         0x78U</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afe8eafa0525a23d6a00411b6407d067a">  830</a></span><span class="preprocessor">#define CFGI_INFOFR_TR0_DEFAULT      0xF0U</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span> </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acc34846bac3731323a1d8d3e76dd0ef0">  832</a></span><span class="preprocessor">#define RX_CRC_EN_CFGI_INFOFR_TR0_ADDR   0x78U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad81b7885d08af947638c7cce046ff7bb">  833</a></span><span class="preprocessor">#define RX_CRC_EN_CFGI_INFOFR_TR0_MASK   0x40U</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a25aa2688591975628cf281f2b3f48656">  834</a></span><span class="preprocessor">#define RX_CRC_EN_CFGI_INFOFR_TR0_POS    6U</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span> </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af5bddaa223b9034c2e8e880ce74f32b3">  836</a></span><span class="preprocessor">#define TX_CRC_EN_CFGI_INFOFR_TR0_ADDR   0x78U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6894da8b92aea0d4ccfb17b292f091e0">  837</a></span><span class="preprocessor">#define TX_CRC_EN_CFGI_INFOFR_TR0_MASK   0x80U</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2fcafd6163881530eb39de427f55f1da">  838</a></span><span class="preprocessor">#define TX_CRC_EN_CFGI_INFOFR_TR0_POS    7U</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac83c93dad42123781c5a9769b0e4d1b0">  840</a></span><span class="preprocessor">#define CFGI_INFOFR_TR3_ADDR         0x7BU</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0aa174546185a343b61baf00c85e7fe1">  841</a></span><span class="preprocessor">#define CFGI_INFOFR_TR3_DEFAULT      0x00U</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span> </div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3b2d293ec7b02980604fceb41824aeb2">  843</a></span><span class="preprocessor">#define TX_SRC_ID_CFGI_INFOFR_TR3_ADDR   0x7BU </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6a0df8b521c5634faa29be78ced14c10">  844</a></span><span class="preprocessor">#define TX_SRC_ID_CFGI_INFOFR_TR3_MASK   0x07U</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aff9fd2ecc03ddbff9b5958c7658d7ec7">  845</a></span><span class="preprocessor">#define TX_SRC_ID_CFGI_INFOFR_TR3_POS    0U</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1f3621d0fa0d3b9592e98acd91e8b640">  847</a></span><span class="preprocessor">#define CFGI_INFOFR_TR4_ADDR         0x7CU</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a719f28e9fc80903f9c81ce8e12ae01f5">  848</a></span><span class="preprocessor">#define CFGI_INFOFR_TR4_DEFAULT      0xFFU</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span> </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac62a91ea5a7ff63bfc831350688e57c8">  850</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGI_INFOFR_TR4_ADDR      0x7CU </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a766e270af7f6ae5065ea20c7546e875f">  851</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGI_INFOFR_TR4_MASK      0xFFU</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd0baed141c944aff097ef5107ec1ebb">  852</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGI_INFOFR_TR4_POS       0U</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afef54af03b2fa5106dac5228a39d09d0">  854</a></span><span class="preprocessor">#define CFGL_SPI_TR0_ADDR        0x80U</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aed84b8e99a70b0f3dada2881b2d16f45">  855</a></span><span class="preprocessor">#define CFGL_SPI_TR0_DEFAULT     0xF0U</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab90735f813489b03ce291801bd6ffea0">  857</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_SPI_TR0_ADDR      0x80U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aebbacb2bd990528db4aa565627fc26ad">  858</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_SPI_TR0_MASK      0x40U</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a58158706e0293475fbb244fd962261a0">  859</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_SPI_TR0_POS       6U</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3718aee7090f7e2a2c5a205dfd06d800">  861</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_SPI_TR0_ADDR      0x80U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afa9695cb5dc669fffcc6c5f5af239082">  862</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_SPI_TR0_MASK      0x80U</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9eab06cc8a779ac743e23880af16d959">  863</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_SPI_TR0_POS       7U</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span> </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4f59ba187cb53318111807ea583c15c6">  865</a></span><span class="preprocessor">#define CFGL_SPI_TR3_ADDR        0x83U</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a01e72b9d3557b55ddb844217da1f29ff">  866</a></span><span class="preprocessor">#define CFGL_SPI_TR3_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7295491ab47a5b03d43d18727868d3cb">  868</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_SPI_TR3_ADDR      0x83U </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6d13a6f6728f2a75f769ec74b703950a">  869</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_SPI_TR3_MASK      0x07U</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab50acfbbc520623b71a4096a0e0084c7">  870</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_SPI_TR3_POS       0U</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span> </div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad96500f21c740fd0efa193bd5e43290a">  872</a></span><span class="preprocessor">#define CFGL_SPI_TR4_ADDR        0x84U</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4f3573bd5cc9efb1e6b9de7a77a60d85">  873</a></span><span class="preprocessor">#define CFGL_SPI_TR4_DEFAULT     0xFFU</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span> </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a78962ab6e15fc6766b40231f0c0d9c54">  875</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_SPI_TR4_ADDR     0x84U </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a63b136489f4f584e5c0c71a0127ef45a">  876</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_SPI_TR4_MASK     0xFFU</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af45e83b80d83d5481485fb494e42591e">  877</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_SPI_TR4_POS      0U</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5008df31f4d0d4e0e6eec4b8c636cbc3">  879</a></span><span class="preprocessor">#define CFGL_SPI_ARQ0_ADDR       0x85U</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4c2292f23dedd212f45e7a97c462f87d">  880</a></span><span class="preprocessor">#define CFGL_SPI_ARQ0_DEFAULT    0x98U</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span> </div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6a18f12a597e6e8ddcf3d0ee474e5f83">  882</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_SPI_ARQ0_ADDR      0x85U </span><span class="comment">// Disable retransmission due to receiving ... </span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2e1196ead77bb2f5dbcc432b2c60671e">  883</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_SPI_ARQ0_MASK      0x04U</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9489fe90157a273cff5107ea73cc35dc">  884</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_SPI_ARQ0_POS       2U</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span> </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a911b0092e4b6f5004302b13e1e040380">  886</a></span><span class="preprocessor">#define ARQ0_EN_CFGL_SPI_ARQ0_ADDR   0x85U </span><span class="comment">// Enable ARQ. It is not recommended to cha... </span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0de76e51fac05490055db78126dc63e3">  887</a></span><span class="preprocessor">#define ARQ0_EN_CFGL_SPI_ARQ0_MASK   0x08U</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a33209839f8a87f2355dc946d2e4d913a">  888</a></span><span class="preprocessor">#define ARQ0_EN_CFGL_SPI_ARQ0_POS    3U</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6ecb0d77dcdc68a9ec08f92dddc8387b">  890</a></span><span class="preprocessor">#define CFGL_SPI_ARQ1_ADDR       0x86U</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a737891f3b40f48504fe608e5a5290ba6">  891</a></span><span class="preprocessor">#define CFGL_SPI_ARQ1_DEFAULT    0x72U</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span> </div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaca4d3eb3d5b9193def9938e4384a237">  893</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_SPI_ARQ1_ADDR    0x86U </span><span class="comment">// Enable reporting of ARQ retransmission e... </span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a90eb8de0c3f88b3b2c6972bef525f2c8">  894</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_SPI_ARQ1_MASK    0x01U</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2db5d313a54e6de6acdc59ad7a730290">  895</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_SPI_ARQ1_POS     0U</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span> </div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a259bd7af313b984e4503103d6e4c451f">  897</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_SPI_ARQ1_ADDR    0x86U </span><span class="comment">// Enable reporting of ARQ maximum retransm... </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7192a5132ca0b73e488d8269ea2da5a1">  898</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_SPI_ARQ1_MASK    0x02U</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2adb2511e17d7c691f8812a475c758c0">  899</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_SPI_ARQ1_POS     1U</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a361693f1db26cb326db856cfa2bf6ef3">  901</a></span><span class="preprocessor">#define CFGL_SPI_ARQ2_ADDR       0x87U</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa3f1fe5a2817b5ad87af130a82796cc8">  902</a></span><span class="preprocessor">#define CFGL_SPI_ARQ2_DEFAULT    0x00U</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span> </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a738921d522e31e273316ad35c3bd814e">  904</a></span><span class="preprocessor">#define RT_CNT_CFGL_SPI_ARQ2_ADDR    0x87U </span><span class="comment">// Total retransmission count in this chann... </span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa28c978416d6ee2f2d707a39af575932">  905</a></span><span class="preprocessor">#define RT_CNT_CFGL_SPI_ARQ2_MASK    0x7FU</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9f58a77f94fa18802c462125ca4692ad">  906</a></span><span class="preprocessor">#define RT_CNT_CFGL_SPI_ARQ2_POS     0U</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span> </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adc45bb4f8d605c494378f26965c4d83f">  908</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_SPI_ARQ2_ADDR    0x87U </span><span class="comment">// Reached maximum retransmission limit (MA... </span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a31f52eca96e0fd314664ecae42e16b95">  909</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_SPI_ARQ2_MASK    0x80U</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0fa06d5a4cd41bde0436940626146529">  910</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_SPI_ARQ2_POS     7U</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5b437bcc6f948f7a5005c9893af0b78b">  912</a></span><span class="preprocessor">#define CFGL_GPIO_TR0_ADDR       0x90U</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae7841dea9e41c3fc0941e536b76be8a3">  913</a></span><span class="preprocessor">#define CFGL_GPIO_TR0_DEFAULT    0xF0U</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac6d603bc2b03adc5ec4f59915d92d416">  915</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_GPIO_TR0_ADDR     0x90U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afefa739db1df926618df27794413f307">  916</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_GPIO_TR0_MASK     0x40U</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3ef628a1f4a5b628a2a53ed3cdd36a70">  917</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_GPIO_TR0_POS      6U</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a76e72691d7029567b21a40f2c4d65189">  919</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_GPIO_TR0_ADDR     0x90U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4fe31f525d6a81fd2b57db7ae68bb7de">  920</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_GPIO_TR0_MASK     0x80U</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aef50488fc3686dd7e977a41aaab9bbf2">  921</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_GPIO_TR0_POS      7U</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span> </div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5c50b4c90163448461f15c6cba9100de">  923</a></span><span class="preprocessor">#define CFGL_GPIO_TR3_ADDR       0x93U</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaa2d6ce6da98ab8dba97b90f9949c429">  924</a></span><span class="preprocessor">#define CFGL_GPIO_TR3_DEFAULT    0x00U</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2ac887602f15e00dbfc089935297f614">  926</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_GPIO_TR3_ADDR     0x93U </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0974ac34a14ec198849dcc42baa725ce">  927</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_GPIO_TR3_MASK     0x07U</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9a949a89b898c73f9ee3957b90ac87d1">  928</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_GPIO_TR3_POS      0U</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abf6b11a01215266b3329de05c025b79d">  930</a></span><span class="preprocessor">#define CFGL_GPIO_TR4_ADDR       0x94U</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a80d09e0b8aa455ba3db99548f5e9f63f">  931</a></span><span class="preprocessor">#define CFGL_GPIO_TR4_DEFAULT    0xFFU</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a81b7a1277a97ae3ac29d7494f75c4af5">  933</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_GPIO_TR4_ADDR    0x94U </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6804eda9f3b4403d2e4c3ab3625fec6f">  934</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_GPIO_TR4_MASK    0xFFU</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a907899aa5fe4d64d5a6d62dec1af56d2">  935</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_GPIO_TR4_POS     0U</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span> </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a51e41c04e199d4cb19059053be348b92">  937</a></span><span class="preprocessor">#define CFGL_GPIO_ARQ0_ADDR      0x95U</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae77d3dab016bc906e133000610fc591d">  938</a></span><span class="preprocessor">#define CFGL_GPIO_ARQ0_DEFAULT   0x98U</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span> </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3b4b3004fbd025621cd721454ae18275">  940</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_GPIO_ARQ0_ADDR     0x95U </span><span class="comment">// Disable retransmission due to receiving ... </span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a36f68962be77f1383972d6c5abf1d296">  941</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_GPIO_ARQ0_MASK     0x04U</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acd59d094e9c0027217102996cca8d3e7">  942</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_GPIO_ARQ0_POS      2U</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span> </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac505595ee955d060db41cffce5ca674b">  944</a></span><span class="preprocessor">#define ARQ0_EN_CFGL_GPIO_ARQ0_ADDR      0x95U </span><span class="comment">// Enable ARQ. It is not recommended to cha... </span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adc10c00f61030ee5973ebf4d43b5c89f">  945</a></span><span class="preprocessor">#define ARQ0_EN_CFGL_GPIO_ARQ0_MASK      0x08U</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0604e2d25b1d9b46779db7b5869de0c5">  946</a></span><span class="preprocessor">#define ARQ0_EN_CFGL_GPIO_ARQ0_POS       3U</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span> </div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abc7f6ec240ea22cec8b85b49055219ed">  948</a></span><span class="preprocessor">#define CFGL_GPIO_ARQ1_ADDR      0x96U</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5e7b62b5ac58bd90e045ee7c9b76398b">  949</a></span><span class="preprocessor">#define CFGL_GPIO_ARQ1_DEFAULT   0x72U</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8400e68da90a5c863646512739d848fe">  951</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_GPIO_ARQ1_ADDR   0x96U </span><span class="comment">// Enable reporting of ARQ retransmission e... </span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a30e9f9c95262874cd2625144f684fa49">  952</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_GPIO_ARQ1_MASK   0x01U</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3ed0212437d196d007a3b985f3e9f867">  953</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_GPIO_ARQ1_POS    0U</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6c264327c7b4f552e1b0832a0fbf0b63">  955</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_GPIO_ARQ1_ADDR   0x96U </span><span class="comment">// Enable reporting of ARQ maximum retransm... </span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acda4ccf8aa3e7d570cff7dec10964582">  956</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_GPIO_ARQ1_MASK   0x02U</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa9dffe69cfbc8dd1aa0f710fd421b34a">  957</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_GPIO_ARQ1_POS    1U</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span> </div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a589e6e9bf78139267951f10b3023f857">  959</a></span><span class="preprocessor">#define CFGL_GPIO_ARQ2_ADDR      0x97U</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acdc15e245373f3de8fec2b259c317b5c">  960</a></span><span class="preprocessor">#define CFGL_GPIO_ARQ2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6a48505a83734ae8e0d413946c65667e">  962</a></span><span class="preprocessor">#define RT_CNT_CFGL_GPIO_ARQ2_ADDR   0x97U </span><span class="comment">// Total retransmission count in this chann... </span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ada80897058dd07265da91d5f6b483fbc">  963</a></span><span class="preprocessor">#define RT_CNT_CFGL_GPIO_ARQ2_MASK   0x7FU</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aae0fea2b667b1fcefb70c32f52e9c802">  964</a></span><span class="preprocessor">#define RT_CNT_CFGL_GPIO_ARQ2_POS    0U</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span> </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8016f79681994626aa2d6a561080a6f9">  966</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_GPIO_ARQ2_ADDR   0x97U </span><span class="comment">// Reached maximum retransmission limit (MA... </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a498217f46bd8eaa03ab1ccff3fe73f52">  967</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_GPIO_ARQ2_MASK   0x80U</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac96f17399d015ee42159f525578cd304">  968</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_GPIO_ARQ2_POS    7U</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac32b7867b1dbdf939e6b2ec19d5a24dc">  970</a></span><span class="preprocessor">#define CFGL_IIC_X_TR0_ADDR      0xA0U</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a75697705132f136895441a24d53290c8">  971</a></span><span class="preprocessor">#define CFGL_IIC_X_TR0_DEFAULT   0xF0U</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaf650d4d1fe10d13d6ad1a19d99df718">  973</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_IIC_X_TR0_ADDR    0xA0U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd779e1cdf00cb8d7822276eab21ed7f">  974</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_IIC_X_TR0_MASK    0x40U</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af95475e1d59e5640e35a67649d2c6512">  975</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_IIC_X_TR0_POS     6U</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span> </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad3906eb7231810bc131e8a4c00a34603">  977</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_IIC_X_TR0_ADDR    0xA0U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa44c95cba71d277c41b98841444feda7">  978</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_IIC_X_TR0_MASK    0x80U</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aed0374f046326ac353070e96c84ef263">  979</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_IIC_X_TR0_POS     7U</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span> </div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1117268b1f480c5eb5723e5106fbdaac">  981</a></span><span class="preprocessor">#define CFGL_IIC_X_TR3_ADDR      0xA3U</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a67e12fd39bb4fff8e54b8c54283e12bf">  982</a></span><span class="preprocessor">#define CFGL_IIC_X_TR3_DEFAULT   0x00U</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span> </div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6bd02c6584aaaaea441185c0c7fb47ce">  984</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_IIC_X_TR3_ADDR    0xA3U </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4c505ada7cf4a3921a000bd2fb413aae">  985</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_IIC_X_TR3_MASK    0x07U</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a435d621e6bbafdfa69e09b2ec7f39a19">  986</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_IIC_X_TR3_POS     0U</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span> </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a58ca68e25b9b066fdbfd2a8070792386">  988</a></span><span class="preprocessor">#define CFGL_IIC_X_TR4_ADDR      0xA4U</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad57e20559eec24bec3c835f62b357688">  989</a></span><span class="preprocessor">#define CFGL_IIC_X_TR4_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span> </div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3c5c5b7c682a5c3ba5f12a362422d3aa">  991</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_IIC_X_TR4_ADDR   0xA4U </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a83061edb8f408beba62cdcf3c5f69030">  992</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_IIC_X_TR4_MASK   0xFFU</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1f67ab78562272a5a23d638573b5074b">  993</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_IIC_X_TR4_POS    0U</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span> </div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad090d97ba9d298630533ae957dd72d8a">  995</a></span><span class="preprocessor">#define CFGL_IIC_X_ARQ0_ADDR         0xA5U</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6c5ab5aacafe1010d7f2851623326429">  996</a></span><span class="preprocessor">#define CFGL_IIC_X_ARQ0_DEFAULT      0x98U</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a561ed3b8d2137a41280edf0495cf157d">  998</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_IIC_X_ARQ0_ADDR    0xA5U </span><span class="comment">// Disable retransmission due to receiving ... </span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a91c0702c3d6831c9dbbcfdb8668f56ec">  999</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_IIC_X_ARQ0_MASK    0x04U</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8744e6b581fece46dc0f0d79dff5f946"> 1000</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_IIC_X_ARQ0_POS     2U</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span> </div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acd66929482e6d10b56bce4ddf7704575"> 1002</a></span><span class="preprocessor">#define ARQ0_EN_CFGL_IIC_X_ARQ0_ADDR     0xA5U </span><span class="comment">// Enable ARQ. It is not recommended to cha... </span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af04e63c2a0e95c9fcc8ae029b578e61d"> 1003</a></span><span class="preprocessor">#define ARQ0_EN_CFGL_IIC_X_ARQ0_MASK     0x08U</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a883828cdef67b4dc6f8ebdb1e55defe9"> 1004</a></span><span class="preprocessor">#define ARQ0_EN_CFGL_IIC_X_ARQ0_POS      3U</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span> </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af162fbcd2227b13c7ff8fa4aa4010de0"> 1006</a></span><span class="preprocessor">#define CFGL_IIC_X_ARQ1_ADDR         0xA6U</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3748f0cfa2a72753b68e228b837060ac"> 1007</a></span><span class="preprocessor">#define CFGL_IIC_X_ARQ1_DEFAULT      0x72U</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span> </div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a343bf829c3172cb9b829cc9cf6af1675"> 1009</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_IIC_X_ARQ1_ADDR      0xA6U </span><span class="comment">// Enable reporting of ARQ retransmission e... </span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a362563d21af401105dc5a930333a8d56"> 1010</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_IIC_X_ARQ1_MASK      0x01U</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a520ec6e2d738de683f2c868b030475fe"> 1011</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_IIC_X_ARQ1_POS       0U</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span> </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a272798d595a35f1f61499ab09863c75c"> 1013</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_IIC_X_ARQ1_ADDR      0xA6U </span><span class="comment">// Enable reporting of ARQ maximum retransm... </span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aee09f2eff7e97947c3a614954f764d61"> 1014</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_IIC_X_ARQ1_MASK      0x02U</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab4ebdfd90b2ab9a5fdd751dcb04243fc"> 1015</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_IIC_X_ARQ1_POS       1U</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a826b3f55675b1075b102d4dfa0bd345c"> 1017</a></span><span class="preprocessor">#define CFGL_IIC_X_ARQ2_ADDR         0xA7U</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab8d70813397ce2e905a4665ac4bd615f"> 1018</a></span><span class="preprocessor">#define CFGL_IIC_X_ARQ2_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span> </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a85a26b1d9149cbcbdea4839a49dafd3c"> 1020</a></span><span class="preprocessor">#define RT_CNT_CFGL_IIC_X_ARQ2_ADDR      0xA7U </span><span class="comment">// Total retransmission count in this chann... </span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a63a0a4439be3782183a9c03fc2629697"> 1021</a></span><span class="preprocessor">#define RT_CNT_CFGL_IIC_X_ARQ2_MASK      0x7FU</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab8b08b912a627ca816dc16567ef01314"> 1022</a></span><span class="preprocessor">#define RT_CNT_CFGL_IIC_X_ARQ2_POS       0U</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span> </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8339c09e5e9af7042a8b9212dbb41ea4"> 1024</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_IIC_X_ARQ2_ADDR      0xA7U </span><span class="comment">// Reached maximum retransmission limit (MA... </span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af4cffe8d593044db97ecda550f89bb71"> 1025</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_IIC_X_ARQ2_MASK      0x80U</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3cb7dae092282352efdfddc03135795e"> 1026</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_IIC_X_ARQ2_POS       7U</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a949775765bd1c7262c5686ef6627bcd6"> 1028</a></span><span class="preprocessor">#define CFGL_IIC_Y_TR0_ADDR      0xA8U</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6a8edd090ff7a85a2c0f2e9aac6e116f"> 1029</a></span><span class="preprocessor">#define CFGL_IIC_Y_TR0_DEFAULT   0xF0U</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5f2b960e1a365f056cc26380e5ac5dd9"> 1031</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_IIC_Y_TR0_ADDR    0xA8U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af5c5e5c1f090e9bfd62e8a10ae8fb45e"> 1032</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_IIC_Y_TR0_MASK    0x40U</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acd103c1f9d1dbda1b4a322a9b7337df1"> 1033</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_IIC_Y_TR0_POS     6U</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span> </div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a753e7501e6de6a7fd8203926ac315431"> 1035</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_IIC_Y_TR0_ADDR    0xA8U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3a7a7c9d34b1839ec56c54f4f465361d"> 1036</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_IIC_Y_TR0_MASK    0x80U</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acca341c585c2346e076d9986121b8fa8"> 1037</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_IIC_Y_TR0_POS     7U</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span> </div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af11a6953192f69ce189aa5d61a826ce5"> 1039</a></span><span class="preprocessor">#define CFGL_IIC_Y_TR3_ADDR      0xABU</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a40b243ddd753f1712bd476e5a739f4ee"> 1040</a></span><span class="preprocessor">#define CFGL_IIC_Y_TR3_DEFAULT   0x00U</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span> </div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a59b8d324c4ea208fb70107e479aa9343"> 1042</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_IIC_Y_TR3_ADDR    0xABU </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a88d139ab0c5acb30285defe2dd55f991"> 1043</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_IIC_Y_TR3_MASK    0x07U</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3264868bd27ba7ba9ccc238105d20b18"> 1044</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_IIC_Y_TR3_POS     0U</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a32da4f144cc91012b23924d494351d48"> 1046</a></span><span class="preprocessor">#define CFGL_IIC_Y_TR4_ADDR      0xACU</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0460fea0d8c80d2aeadcc7d8c411007b"> 1047</a></span><span class="preprocessor">#define CFGL_IIC_Y_TR4_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span> </div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad2796a97512dae5de348efb7e22bfe52"> 1049</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_IIC_Y_TR4_ADDR   0xACU </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8140e78b87292cfac5da14f70c0e5532"> 1050</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_IIC_Y_TR4_MASK   0xFFU</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a318ce18f6e4c8ea8c949a27d1f98d8b6"> 1051</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_IIC_Y_TR4_POS    0U</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a775ffecc46314eeeac0bcb1ac72ba176"> 1053</a></span><span class="preprocessor">#define CFGL_IIC_Y_ARQ0_ADDR         0xADU</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a54fd13a0150b2ed72ea3d5d3a6399e2d"> 1054</a></span><span class="preprocessor">#define CFGL_IIC_Y_ARQ0_DEFAULT      0x98U</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span> </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9f648e074ec80d87035d87fa38b84b7d"> 1056</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_IIC_Y_ARQ0_ADDR    0xADU </span><span class="comment">// Disable retransmission due to receiving ... </span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac32d0bfb6dcda474ddae66f74466958d"> 1057</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_IIC_Y_ARQ0_MASK    0x04U</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa51d01b6666b226058ad056ce2abee4c"> 1058</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_IIC_Y_ARQ0_POS     2U</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3c2a704561a8825acfa4455fa380c18f"> 1060</a></span><span class="preprocessor">#define ARQ0_EN_CFGL_IIC_Y_ARQ0_ADDR     0xADU </span><span class="comment">// Enable ARQ. It is not recommended to cha... </span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2ec120e94dd466b35166cfa29156f280"> 1061</a></span><span class="preprocessor">#define ARQ0_EN_CFGL_IIC_Y_ARQ0_MASK     0x08U</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a976219631c4f7fb5c4c89fc390f5edf2"> 1062</a></span><span class="preprocessor">#define ARQ0_EN_CFGL_IIC_Y_ARQ0_POS      3U</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span> </div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a738e7553931d335cd83331c52c7eaa91"> 1064</a></span><span class="preprocessor">#define CFGL_IIC_Y_ARQ1_ADDR         0xAEU</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7f98e6a9d09d2168a95798128611cf80"> 1065</a></span><span class="preprocessor">#define CFGL_IIC_Y_ARQ1_DEFAULT      0x72U</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span> </div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6e485c6649179de46d0ae6f88807beca"> 1067</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_IIC_Y_ARQ1_ADDR      0xAEU </span><span class="comment">// Enable reporting of ARQ retransmission e... </span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a688cb5190c15d9da7f554ad2764b1d2b"> 1068</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_IIC_Y_ARQ1_MASK      0x01U</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a96181a0816a3b61d2edc3ffa314c3861"> 1069</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_IIC_Y_ARQ1_POS       0U</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span> </div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a55293f4e3884399be4e7cd525d658655"> 1071</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_IIC_Y_ARQ1_ADDR      0xAEU </span><span class="comment">// Enable reporting of ARQ maximum retransm... </span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7c1def5dbeadea688d16b12a87d4534b"> 1072</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_IIC_Y_ARQ1_MASK      0x02U</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5d5d7ca02d0643a18d85787a9628ff5f"> 1073</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_IIC_Y_ARQ1_POS       1U</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span> </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a744eb4bc4e7a3778ab21f1027b6b34e1"> 1075</a></span><span class="preprocessor">#define CFGL_IIC_Y_ARQ2_ADDR         0xAFU</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8c3dd2bfc309ae2894ca7ab0f4ceef93"> 1076</a></span><span class="preprocessor">#define CFGL_IIC_Y_ARQ2_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span> </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a20ecaadca6f1dfb2b1fdb4f3d15f7b8f"> 1078</a></span><span class="preprocessor">#define RT_CNT_CFGL_IIC_Y_ARQ2_ADDR      0xAFU </span><span class="comment">// Total retransmission count in this chann... </span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a495adb971f818409afb2629522113c07"> 1079</a></span><span class="preprocessor">#define RT_CNT_CFGL_IIC_Y_ARQ2_MASK      0x7FU</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abac3fe77a71db31c6b9914aec271672f"> 1080</a></span><span class="preprocessor">#define RT_CNT_CFGL_IIC_Y_ARQ2_POS       0U</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span> </div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7248b470e6c87e524387ac3f57f8990d"> 1082</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_IIC_Y_ARQ2_ADDR      0xAFU </span><span class="comment">// Reached maximum retransmission limit (MA... </span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa1288f0b317741816eb4ba19033c5481"> 1083</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_IIC_Y_ARQ2_MASK      0x80U</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a763fd6465dde95cf33cb0f71649a4d84"> 1084</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_IIC_Y_ARQ2_POS       7U</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span> </div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4fdd1e231445f07182f35b9357e90467"> 1086</a></span><span class="preprocessor">#define VID_TX_Z_VIDEO_TX0_ADDR      0x110U</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a83737dda935323718afc5018105a87e4"> 1087</a></span><span class="preprocessor">#define VID_TX_Z_VIDEO_TX0_DEFAULT   0x68U</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span> </div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afe1220a569e2e5f76948a5d534ad45e2"> 1089</a></span><span class="preprocessor">#define CLKDET_BYP_VID_TX_Z_VIDEO_TX0_ADDR   0x110U </span><span class="comment">// Bypass PCLK detector  </span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a54ea0d3bc6c8ff679e9d03e13e9935b9"> 1090</a></span><span class="preprocessor">#define CLKDET_BYP_VID_TX_Z_VIDEO_TX0_MASK   0x04U</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a22808d507edd2e5f2b4e4b639b72fd17"> 1091</a></span><span class="preprocessor">#define CLKDET_BYP_VID_TX_Z_VIDEO_TX0_POS    2U</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span> </div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3090b7a6584ed18c5101670e29d1f02b"> 1093</a></span><span class="preprocessor">#define AUTO_BPP_VID_TX_Z_VIDEO_TX0_ADDR     0x110U </span><span class="comment">// Select bits per pixel (BPP) source. Set ... </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a693c0bf98e4273c583bee4af8997e8c5"> 1094</a></span><span class="preprocessor">#define AUTO_BPP_VID_TX_Z_VIDEO_TX0_MASK     0x08U</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a87eac36d0ae9abd282f72b4ca78f001a"> 1095</a></span><span class="preprocessor">#define AUTO_BPP_VID_TX_Z_VIDEO_TX0_POS      3U</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span> </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaf2cbd07d61f365c9140da83b4b1b0a1"> 1097</a></span><span class="preprocessor">#define ENC_MODE_VID_TX_Z_VIDEO_TX0_ADDR     0x110U </span><span class="comment">// HS, VS, and DE Encoding mode. This Encod... </span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac323955d57ff26484fc5fab78d15992d"> 1098</a></span><span class="preprocessor">#define ENC_MODE_VID_TX_Z_VIDEO_TX0_MASK     0x30U</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a900f0b10c31a2b521d699cac554a9936"> 1099</a></span><span class="preprocessor">#define ENC_MODE_VID_TX_Z_VIDEO_TX0_POS      4U</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a981d69b5ed11aa4ef313acdf3b55446e"> 1101</a></span><span class="preprocessor">#define LINE_CRC_EN_VID_TX_Z_VIDEO_TX0_ADDR      0x110U </span><span class="comment">// Line CRC Enable  </span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aada3462d01bdf6de68d72e531b0a3d08"> 1102</a></span><span class="preprocessor">#define LINE_CRC_EN_VID_TX_Z_VIDEO_TX0_MASK      0x40U</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad22d532f431ef45aacb71f8c056348e9"> 1103</a></span><span class="preprocessor">#define LINE_CRC_EN_VID_TX_Z_VIDEO_TX0_POS       6U</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span> </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7acbebcb7786efb77d92d181721beb2d"> 1105</a></span><span class="preprocessor">#define LINE_CRC_SEL_VID_TX_Z_VIDEO_TX0_ADDR     0x110U </span><span class="comment">// Line CRC checksum generation with DE or ... </span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3c0542c7357b2dfe63daed6c763f9e73"> 1106</a></span><span class="preprocessor">#define LINE_CRC_SEL_VID_TX_Z_VIDEO_TX0_MASK     0x80U</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1b4500fb392afe5f10674f70f65bf649"> 1107</a></span><span class="preprocessor">#define LINE_CRC_SEL_VID_TX_Z_VIDEO_TX0_POS      7U</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a132bd4b11d717460485ef7fedbbfb76e"> 1109</a></span><span class="preprocessor">#define VID_TX_Z_VIDEO_TX1_ADDR      0x111U</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0500ddd35d7e17cb4f01e14e5486e95a"> 1110</a></span><span class="preprocessor">#define VID_TX_Z_VIDEO_TX1_DEFAULT   0x58U</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span> </div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab3290bcdfcecc0aa8331f1eaf55e6585"> 1112</a></span><span class="preprocessor">#define BPP_VID_TX_Z_VIDEO_TX1_ADDR      0x111U </span><span class="comment">// Color bits per pixel (RGB888 = 24)  </span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5b3ccc2737ff28dc09037762e78400d1"> 1113</a></span><span class="preprocessor">#define BPP_VID_TX_Z_VIDEO_TX1_MASK      0x3FU</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8b1f8d646b3d9ad944ee5711dbb19159"> 1114</a></span><span class="preprocessor">#define BPP_VID_TX_Z_VIDEO_TX1_POS       0U</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span> </div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab142fb726cea97a141e0ccc97f98af7b"> 1116</a></span><span class="preprocessor">#define VID_TX_Z_VIDEO_TX2_ADDR      0x112U</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a246b718fae1ca10cdf7785e9e628c2da"> 1117</a></span><span class="preprocessor">#define VID_TX_Z_VIDEO_TX2_DEFAULT   0x0AU</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span> </div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac124227f69f95682026aa61cdaebebbe"> 1119</a></span><span class="preprocessor">#define LIM_HEART_VID_TX_Z_VIDEO_TX2_ADDR    0x112U </span><span class="comment">// Disable heartbeat during blanking  </span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa9ceaa206d8b39d4364480f9060a0a26"> 1120</a></span><span class="preprocessor">#define LIM_HEART_VID_TX_Z_VIDEO_TX2_MASK    0x04U</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7425390303df238834f143ceb80780b0"> 1121</a></span><span class="preprocessor">#define LIM_HEART_VID_TX_Z_VIDEO_TX2_POS     2U</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span> </div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a19189f2614b06066beed98689b2dc0c4"> 1123</a></span><span class="preprocessor">#define FIFO_WARN_VID_TX_Z_VIDEO_TX2_ADDR    0x112U </span><span class="comment">// VID_TX FIFO is more than half full, vide... </span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4a2c0b91e17be708e659f649f4cd4043"> 1124</a></span><span class="preprocessor">#define FIFO_WARN_VID_TX_Z_VIDEO_TX2_MASK    0x10U</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8c9cfab92d01463585191744ee18b496"> 1125</a></span><span class="preprocessor">#define FIFO_WARN_VID_TX_Z_VIDEO_TX2_POS     4U</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span> </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9b1039af3356ab876b77d7deca96b6a9"> 1127</a></span><span class="preprocessor">#define OVERFLOW_VID_TX_Z_VIDEO_TX2_ADDR     0x112U </span><span class="comment">// VID_TX FIFO has overflowed, video input ... </span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9643718f75ac0b835b1b412968923a32"> 1128</a></span><span class="preprocessor">#define OVERFLOW_VID_TX_Z_VIDEO_TX2_MASK     0x20U</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa574e833151e3d2c3b99a5e612671925"> 1129</a></span><span class="preprocessor">#define OVERFLOW_VID_TX_Z_VIDEO_TX2_POS      5U</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span> </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adb312322947707ec2c7282988c86580c"> 1131</a></span><span class="preprocessor">#define DRIFT_ERR_VID_TX_Z_VIDEO_TX2_ADDR    0x112U </span><span class="comment">// VID_TX PCLK drift error detected.  </span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a94517ab804c78a722255a67cc0837662"> 1132</a></span><span class="preprocessor">#define DRIFT_ERR_VID_TX_Z_VIDEO_TX2_MASK    0x40U</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4a045ba39b4926a581a0651eb028c525"> 1133</a></span><span class="preprocessor">#define DRIFT_ERR_VID_TX_Z_VIDEO_TX2_POS     6U</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span> </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae87a974717ba67c5a9eb27ef81ded87f"> 1135</a></span><span class="preprocessor">#define PCLKDET_VID_TX_Z_VIDEO_TX2_ADDR      0x112U </span><span class="comment">// PCLK detected. This bit is asserted when... </span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a51a7b851e7dcb000ba9276290818391c"> 1136</a></span><span class="preprocessor">#define PCLKDET_VID_TX_Z_VIDEO_TX2_MASK      0x80U</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aafff7e0937cafcb81c237f52d8ae72f4"> 1137</a></span><span class="preprocessor">#define PCLKDET_VID_TX_Z_VIDEO_TX2_POS       7U</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span> </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1889f2c293e31fffa43c0fb6a15c3fca"> 1139</a></span><span class="preprocessor">#define SPI_SPI_0_ADDR       0x170U</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac2442315014af48c515b251d68426f23"> 1140</a></span><span class="preprocessor">#define SPI_SPI_0_DEFAULT    0x08U</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span> </div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a25853021032b76658988523f7f1508c8"> 1142</a></span><span class="preprocessor">#define SPI_EN_SPI_SPI_0_ADDR    0x170U </span><span class="comment">// Enable SPI channel  </span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a77faa5a049c6d195c8693a923fcb2c68"> 1143</a></span><span class="preprocessor">#define SPI_EN_SPI_SPI_0_MASK    0x01U</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae5243407d0bdce089c23962425878d2b"> 1144</a></span><span class="preprocessor">#define SPI_EN_SPI_SPI_0_POS     0U</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span> </div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7560db4d657d2ff0728931710b3fe331"> 1146</a></span><span class="preprocessor">#define MST_SLVN_SPI_SPI_0_ADDR      0x170U </span><span class="comment">// Selects if SPI is master or slave  </span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8017cb105c24e54ba0dec07741358ed0"> 1147</a></span><span class="preprocessor">#define MST_SLVN_SPI_SPI_0_MASK      0x02U</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a900f1d6efbf14fb02f5e78f49c61110d"> 1148</a></span><span class="preprocessor">#define MST_SLVN_SPI_SPI_0_POS       1U</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span> </div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a008dfa2edc79aa33b6ebb0d0a50427cd"> 1150</a></span><span class="preprocessor">#define SPI_CC_EN_SPI_SPI_0_ADDR     0x170U </span><span class="comment">// Enable control channel SPI bridge functi... </span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4df106ce41a60cc22407fcad7620d6ed"> 1151</a></span><span class="preprocessor">#define SPI_CC_EN_SPI_SPI_0_MASK     0x04U</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6b77d134e573283bececa4a6b4dee3c5"> 1152</a></span><span class="preprocessor">#define SPI_CC_EN_SPI_SPI_0_POS      2U</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span> </div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aff6fe96c08d67ad2a9c3c6c44bf67dce"> 1154</a></span><span class="preprocessor">#define SPI_IGNR_ID_SPI_SPI_0_ADDR   0x170U </span><span class="comment">// Selects if SPI should use or ignore head... </span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a678e0dee54dcdbb7a066531fde6877d9"> 1155</a></span><span class="preprocessor">#define SPI_IGNR_ID_SPI_SPI_0_MASK   0x08U</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afdf5b811dc6ee7a5867558f81ccb4b03"> 1156</a></span><span class="preprocessor">#define SPI_IGNR_ID_SPI_SPI_0_POS    3U</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span> </div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3a277158bcd5e6190a421d0ba97ec6b0"> 1158</a></span><span class="preprocessor">#define SPI_CC_TRG_ID_SPI_SPI_0_ADDR     0x170U </span><span class="comment">// ID for GMSL header in SPI control-channe... </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2889129fba18eac2a4692e9f0152f31e"> 1159</a></span><span class="preprocessor">#define SPI_CC_TRG_ID_SPI_SPI_0_MASK     0x30U</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae80bf8bc589a7cf7bf66ed3211019efd"> 1160</a></span><span class="preprocessor">#define SPI_CC_TRG_ID_SPI_SPI_0_POS      4U</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4a6fb5e92fc1edc5f6037177404d047c"> 1162</a></span><span class="preprocessor">#define SPI_LOC_ID_SPI_SPI_0_ADDR    0x170U </span><span class="comment">// Program to local ID if filtering packets... </span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a103cc543f07b763f98f7fda7126e1a78"> 1163</a></span><span class="preprocessor">#define SPI_LOC_ID_SPI_SPI_0_MASK    0xC0U</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0217f6aee9d32b8646a744d329c19b54"> 1164</a></span><span class="preprocessor">#define SPI_LOC_ID_SPI_SPI_0_POS     6U</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span> </div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0e610aa2325a39a32d520ed8a8455273"> 1166</a></span><span class="preprocessor">#define SPI_SPI_1_ADDR       0x171U</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abb9ac75094b5bc3fc75f44692cdfc46b"> 1167</a></span><span class="preprocessor">#define SPI_SPI_1_DEFAULT    0x1DU</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span> </div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a264ee5c7a3e41d13c990ffc3d9e95c09"> 1169</a></span><span class="preprocessor">#define SPI_BASE_PRIO_SPI_SPI_1_ADDR     0x171U </span><span class="comment">// Starting GMSL Request Priority, advances... </span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad5a9f45fb02ec18453c2d9a75ae21239"> 1170</a></span><span class="preprocessor">#define SPI_BASE_PRIO_SPI_SPI_1_MASK     0x03U</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1e1f8f08e09d083f7a7babd80c33cf73"> 1171</a></span><span class="preprocessor">#define SPI_BASE_PRIO_SPI_SPI_1_POS      0U</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a913d1b24ae672244a4c63e61e058edae"> 1173</a></span><span class="preprocessor">#define SPI_LOC_N_SPI_SPI_1_ADDR     0x171U </span><span class="comment">// Sets the packet size ((2N + 1) bytes) fo... </span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1f8a71e61c36f6a07ef551627c6bad30"> 1174</a></span><span class="preprocessor">#define SPI_LOC_N_SPI_SPI_1_MASK     0xFCU</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac317b815ff154e055cb5b815f113dce2"> 1175</a></span><span class="preprocessor">#define SPI_LOC_N_SPI_SPI_1_POS      2U</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span> </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a62626b5d4fd4a6c4cf9c19481f374bf3"> 1177</a></span><span class="preprocessor">#define SPI_SPI_2_ADDR       0x172U</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a829275a94231c4030179b7a61ee3b7b3"> 1178</a></span><span class="preprocessor">#define SPI_SPI_2_DEFAULT    0x03U</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span> </div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac3393c334e417908dfd04ae22873d147"> 1180</a></span><span class="preprocessor">#define SPIM_SS1_ACT_H_SPI_SPI_2_ADDR    0x172U </span><span class="comment">// Sets the polarity for SS1 when the SPI i... </span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acd247ff42f2d2fd7320d91b1d3c4677e"> 1181</a></span><span class="preprocessor">#define SPIM_SS1_ACT_H_SPI_SPI_2_MASK    0x01U</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6d25c5ae9c93d3e64174f4ecb1ba2f59"> 1182</a></span><span class="preprocessor">#define SPIM_SS1_ACT_H_SPI_SPI_2_POS     0U</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span> </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1393c5258c8d6d3f3fcc7fb9dfc9dc2c"> 1184</a></span><span class="preprocessor">#define SPIM_SS2_ACT_H_SPI_SPI_2_ADDR    0x172U </span><span class="comment">// Sets the polarity for SS2 when the SPI i... </span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7d323562b64860b40c43045734b5b43c"> 1185</a></span><span class="preprocessor">#define SPIM_SS2_ACT_H_SPI_SPI_2_MASK    0x02U</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af435ce47da8604e07b0c605d162e6293"> 1186</a></span><span class="preprocessor">#define SPIM_SS2_ACT_H_SPI_SPI_2_POS     1U</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span> </div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7dca26d46bbf4055b4625212a4619663"> 1188</a></span><span class="preprocessor">#define SPI_MOD3_SPI_SPI_2_ADDR      0x172U </span><span class="comment">// Selects SPI mode 0 or 3  </span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abc0aac72715f85e232ad788c7e34a2b5"> 1189</a></span><span class="preprocessor">#define SPI_MOD3_SPI_SPI_2_MASK      0x04U</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8c5572bf2ef512df9ef857eecee765b9"> 1190</a></span><span class="preprocessor">#define SPI_MOD3_SPI_SPI_2_POS       2U</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span> </div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae0917b4b3df2d59c12651a4140dba700"> 1192</a></span><span class="preprocessor">#define SPI_MOD3_F_SPI_SPI_2_ADDR    0x172U </span><span class="comment">// Allows the suppression of an extra SCLK ... </span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0b554cbb5e6cdb984dd04317c9eb678a"> 1193</a></span><span class="preprocessor">#define SPI_MOD3_F_SPI_SPI_2_MASK    0x08U</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a779cdc63f572297badfbbbe95be8debe"> 1194</a></span><span class="preprocessor">#define SPI_MOD3_F_SPI_SPI_2_POS     3U</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span> </div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a020d705e2d42dd0e3b3caf99737075ca"> 1196</a></span><span class="preprocessor">#define FULL_SCK_SETUP_SPI_SPI_2_ADDR    0x172U </span><span class="comment">// Sample MISO after half or full SCLK peri... </span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a06365779327ff9340499f88da42b56d4"> 1197</a></span><span class="preprocessor">#define FULL_SCK_SETUP_SPI_SPI_2_MASK    0x10U</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab5bc10b6a10d587d4004f2246ce4da2f"> 1198</a></span><span class="preprocessor">#define FULL_SCK_SETUP_SPI_SPI_2_POS     4U</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span> </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7224fec6edcd83d9721432d5ef44f7e6"> 1200</a></span><span class="preprocessor">#define REQ_HOLD_OFF_SPI_SPI_2_ADDR      0x172U </span><span class="comment">// The SPI port transmits data across the G... </span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aac736613630a1b36a5e8d96d65a003b6"> 1201</a></span><span class="preprocessor">#define REQ_HOLD_OFF_SPI_SPI_2_MASK      0xE0U</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a52ad8c9daf2ce382996170c0daf569e2"> 1202</a></span><span class="preprocessor">#define REQ_HOLD_OFF_SPI_SPI_2_POS       5U</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span> </div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afbea94d20474ca92bb0992ae9692fbef"> 1204</a></span><span class="preprocessor">#define SPI_SPI_3_ADDR       0x173U</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7500067de9f7a1a4c51f6067b0eacfc9"> 1205</a></span><span class="preprocessor">#define SPI_SPI_3_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span> </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a98dbe60926c4e55cfdabc333b27ba830"> 1207</a></span><span class="preprocessor">#define SPIM_SS_DLY_CLKS_SPI_SPI_3_ADDR      0x173U </span><span class="comment">// Number of 300MHz clock cycles to delay b... </span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afdfffcb1ae5b6c5d1e6edbfd3054e921"> 1208</a></span><span class="preprocessor">#define SPIM_SS_DLY_CLKS_SPI_SPI_3_MASK      0xFFU</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4eac133ef87c0a9f3ea58098e3aec6de"> 1209</a></span><span class="preprocessor">#define SPIM_SS_DLY_CLKS_SPI_SPI_3_POS       0U</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span> </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5dd54bf975d20a88cfb98856f24442e4"> 1211</a></span><span class="preprocessor">#define SPI_SPI_4_ADDR       0x174U</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2e402ece810b2d5f19694ec1da0f3ed6"> 1212</a></span><span class="preprocessor">#define SPI_SPI_4_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span> </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af7d4acde08d6844657a299d6322897f0"> 1214</a></span><span class="preprocessor">#define SPIM_SCK_LO_CLKS_SPI_SPI_4_ADDR      0x174U </span><span class="comment">// Number of 300MHz clock cycles for SCK lo... </span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a31cf44d14d7427927f754509ad4fb677"> 1215</a></span><span class="preprocessor">#define SPIM_SCK_LO_CLKS_SPI_SPI_4_MASK      0xFFU</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abf43085ed4942c22800545c8540ebee5"> 1216</a></span><span class="preprocessor">#define SPIM_SCK_LO_CLKS_SPI_SPI_4_POS       0U</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span> </div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a82c0b215eb01716767ccc79533536c1b"> 1218</a></span><span class="preprocessor">#define SPI_SPI_5_ADDR       0x175U</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5d56ae5812bd096bed84d33e6d07cec4"> 1219</a></span><span class="preprocessor">#define SPI_SPI_5_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span> </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad47a0b94909b9b59213fbc4965ab6b80"> 1221</a></span><span class="preprocessor">#define SPIM_SCK_HI_CLKS_SPI_SPI_5_ADDR      0x175U </span><span class="comment">// Number of 300MHz clock cycles for SCLK h... </span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5edb1e0675c9a05a6eb095ae8da7a31f"> 1222</a></span><span class="preprocessor">#define SPIM_SCK_HI_CLKS_SPI_SPI_5_MASK      0xFFU</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adc7c34dcd50c6ec3a72b24137d954479"> 1223</a></span><span class="preprocessor">#define SPIM_SCK_HI_CLKS_SPI_SPI_5_POS       0U</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span> </div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a431a1329a6b0ae4b8d4590543f1a91b7"> 1225</a></span><span class="preprocessor">#define SPI_SPI_6_ADDR       0x176U</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ada485bff54b1277934969d2658562c8b"> 1226</a></span><span class="preprocessor">#define SPI_SPI_6_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span> </div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a18508f3329734f75861cae8f8d7066a2"> 1228</a></span><span class="preprocessor">#define RWN_IO_EN_SPI_SPI_6_ADDR     0x176U </span><span class="comment">// Enable MFP for use as RO input for contr... </span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a98493db31345facb90e3ae0b9860d2df"> 1229</a></span><span class="preprocessor">#define RWN_IO_EN_SPI_SPI_6_MASK     0x01U</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af945a1ed2945b853efbf52d737f8b745"> 1230</a></span><span class="preprocessor">#define RWN_IO_EN_SPI_SPI_6_POS      0U</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span> </div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a01ac702d8ebf397d684358fa75c8d963"> 1232</a></span><span class="preprocessor">#define BNE_IO_EN_SPI_SPI_6_ADDR     0x176U </span><span class="comment">// Enable MFP for use as BNE output for SPI... </span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0eb0df562b54aade98e1a11526dd6ad6"> 1233</a></span><span class="preprocessor">#define BNE_IO_EN_SPI_SPI_6_MASK     0x02U</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a24c5e3ac86614d1873e7c209b222a0db"> 1234</a></span><span class="preprocessor">#define BNE_IO_EN_SPI_SPI_6_POS      1U</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span> </div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5ab8490fbede1ba9202e905cbe821893"> 1236</a></span><span class="preprocessor">#define SS_IO_EN_1_SPI_SPI_6_ADDR    0x176U </span><span class="comment">// Enable MFP for use as Slave Select 1 out... </span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a95d952690ff9fc2d32980ba9a5473cad"> 1237</a></span><span class="preprocessor">#define SS_IO_EN_1_SPI_SPI_6_MASK    0x04U</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5e04a614e4cd86d045ddb7a9290f3ef8"> 1238</a></span><span class="preprocessor">#define SS_IO_EN_1_SPI_SPI_6_POS     2U</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span> </div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a42a4598a6277d49f26dd754b9d8cafec"> 1240</a></span><span class="preprocessor">#define SS_IO_EN_2_SPI_SPI_6_ADDR    0x176U </span><span class="comment">// Enable MFP for use as Slave Select 2 out... </span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae1888e527e0e7d3313a860b29f263bca"> 1241</a></span><span class="preprocessor">#define SS_IO_EN_2_SPI_SPI_6_MASK    0x08U</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a54f7a6ae7ecc349a22a76fa25524d6d6"> 1242</a></span><span class="preprocessor">#define SS_IO_EN_2_SPI_SPI_6_POS     3U</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span> </div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad6e1d9b84a8f9b26e2865fb200e19a5c"> 1244</a></span><span class="preprocessor">#define SPIS_RWN_SPI_SPI_6_ADDR      0x176U </span><span class="comment">// Alternate GPU control register to use fo... </span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab038948aaf0f88f6a20179b6b5c96590"> 1245</a></span><span class="preprocessor">#define SPIS_RWN_SPI_SPI_6_MASK      0x10U</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aff315e5dea1ea468ebae8d0db3d6b8f3"> 1246</a></span><span class="preprocessor">#define SPIS_RWN_SPI_SPI_6_POS       4U</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span> </div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a58ee31deee6fc599888adc9409c979d5"> 1248</a></span><span class="preprocessor">#define BNE_SPI_SPI_6_ADDR   0x176U </span><span class="comment">// Alternate status register to use for BNE... </span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a42f466a99095b4ed89464dc1c21947a9"> 1249</a></span><span class="preprocessor">#define BNE_SPI_SPI_6_MASK   0x20U</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0e20c35f5a0a587686046c7103eb21e8"> 1250</a></span><span class="preprocessor">#define BNE_SPI_SPI_6_POS    5U</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span> </div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a23ccc10353051727a4e264a32844db0d"> 1252</a></span><span class="preprocessor">#define SPI_SPI_7_ADDR       0x177U</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab2403abea6355891d976a4fc840c24ad"> 1253</a></span><span class="preprocessor">#define SPI_SPI_7_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span> </div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a782c8f61b3135cfa427d1a8e76da418f"> 1255</a></span><span class="preprocessor">#define SPIS_BYTE_CNT_SPI_SPI_7_ADDR     0x177U </span><span class="comment">// Number of SPI data bytes available for r... </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a14168bd9e723e959d2e8d3e1d5f6c1bd"> 1256</a></span><span class="preprocessor">#define SPIS_BYTE_CNT_SPI_SPI_7_MASK     0x1FU</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aba6e43130915ba9da7fdf23a1c080c53"> 1257</a></span><span class="preprocessor">#define SPIS_BYTE_CNT_SPI_SPI_7_POS      0U</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span> </div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6a9e48f72acd4f22acb4fe18f5085130"> 1259</a></span><span class="preprocessor">#define SPI_TX_OVRFLW_SPI_SPI_7_ADDR     0x177U </span><span class="comment">// SPI Tx Buffer Overflow flag  </span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adbac19cfbb587dd07d0f8a48e95cbcd0"> 1260</a></span><span class="preprocessor">#define SPI_TX_OVRFLW_SPI_SPI_7_MASK     0x40U</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa360ab51802eef0b09be19302369a172"> 1261</a></span><span class="preprocessor">#define SPI_TX_OVRFLW_SPI_SPI_7_POS      6U</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span> </div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab6fb06d948ede1074a31e2823ef3acc9"> 1263</a></span><span class="preprocessor">#define SPI_RX_OVRFLW_SPI_SPI_7_ADDR     0x177U </span><span class="comment">// SPI Rx Buffer Overflow Flag  </span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae7415a31ecddfe3d6612c43afb62298f"> 1264</a></span><span class="preprocessor">#define SPI_RX_OVRFLW_SPI_SPI_7_MASK     0x80U</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af44a01866f0f02f456ed8945ec98c5df"> 1265</a></span><span class="preprocessor">#define SPI_RX_OVRFLW_SPI_SPI_7_POS      7U</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span> </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0180a8f1bf7742cc2256416870af9326"> 1267</a></span><span class="preprocessor">#define SPI_SPI_8_ADDR       0x178U</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a607f540f1e625bcf3e8da28dfad3ab41"> 1268</a></span><span class="preprocessor">#define SPI_SPI_8_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span> </div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0eb5575e7a39c8d1c2e9e646441ce604"> 1270</a></span><span class="preprocessor">#define REQ_HOLD_OFF_TO_SPI_SPI_8_ADDR   0x178U </span><span class="comment">// Timeout delay (in 100nS increments) for ... </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a80cb16f5bc015b160ed2051e6192731d"> 1271</a></span><span class="preprocessor">#define REQ_HOLD_OFF_TO_SPI_SPI_8_MASK   0xFFU</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3825bedcb50183df09bff31a27a69323"> 1272</a></span><span class="preprocessor">#define REQ_HOLD_OFF_TO_SPI_SPI_8_POS    0U</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span> </div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa02202ba210874410cc510ad4f73999d"> 1274</a></span><span class="preprocessor">#define VTX_Z_CROSS_0_ADDR       0x236U</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a80858a23f4ae1366c5feab2cbcb2bcb7"> 1275</a></span><span class="preprocessor">#define VTX_Z_CROSS_0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span> </div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3cc7ed588d1c9d620a2c141c9aa94d7f"> 1277</a></span><span class="preprocessor">#define CROSS0_VTX_Z_CROSS_0_ADDR    0x236U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a86bfb235366928e9d0372dde50776c94"> 1278</a></span><span class="preprocessor">#define CROSS0_VTX_Z_CROSS_0_MASK    0x1FU</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6f3c495ce1427c4b6b894980364e0bed"> 1279</a></span><span class="preprocessor">#define CROSS0_VTX_Z_CROSS_0_POS     0U</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span> </div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7ff3e907c92ae26905bde96aea3d231b"> 1281</a></span><span class="preprocessor">#define CROSS0_F_VTX_Z_CROSS_0_ADDR      0x236U </span><span class="comment">// Force outgoing bit 0 to 0. Applied befor... </span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6511e0d898f10ddf407bac9dc811339d"> 1282</a></span><span class="preprocessor">#define CROSS0_F_VTX_Z_CROSS_0_MASK      0x20U</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1b47785c5ee1f9a1d48a0237f7229896"> 1283</a></span><span class="preprocessor">#define CROSS0_F_VTX_Z_CROSS_0_POS       5U</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span> </div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae95d3f68f7496af7c414e2ebc0edd510"> 1285</a></span><span class="preprocessor">#define CROSS0_I_VTX_Z_CROSS_0_ADDR      0x236U </span><span class="comment">// Invert outgoing bit 0  </span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a678e13331475b8f008f09b560eb5adc5"> 1286</a></span><span class="preprocessor">#define CROSS0_I_VTX_Z_CROSS_0_MASK      0x40U</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2a6e9a2ffb365de8288f322e734f4c78"> 1287</a></span><span class="preprocessor">#define CROSS0_I_VTX_Z_CROSS_0_POS       6U</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span> </div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0cc4e70495dcd5881cbb362df39dfc5b"> 1289</a></span><span class="preprocessor">#define VTX_Z_CROSS_1_ADDR       0x237U</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afe052c95638fdddb70710700bd0e86cd"> 1290</a></span><span class="preprocessor">#define VTX_Z_CROSS_1_DEFAULT    0x01U</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span> </div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4514b4e40e04cdfaba39c53c3e976522"> 1292</a></span><span class="preprocessor">#define CROSS1_VTX_Z_CROSS_1_ADDR    0x237U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af502d23b348607f069016f5a8597eca5"> 1293</a></span><span class="preprocessor">#define CROSS1_VTX_Z_CROSS_1_MASK    0x1FU</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adeadba719aaad911d8693b94204850a6"> 1294</a></span><span class="preprocessor">#define CROSS1_VTX_Z_CROSS_1_POS     0U</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span> </div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae34c47593fdfd79da188f5cf2cc7ac8f"> 1296</a></span><span class="preprocessor">#define CROSS1_F_VTX_Z_CROSS_1_ADDR      0x237U </span><span class="comment">// Force outgoing bit 1 to 0. Applied befor... </span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa0c8c91637df817b769fdc98eb8465ad"> 1297</a></span><span class="preprocessor">#define CROSS1_F_VTX_Z_CROSS_1_MASK      0x20U</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa103e03e0d9348ae1a50c3c39b1f97e5"> 1298</a></span><span class="preprocessor">#define CROSS1_F_VTX_Z_CROSS_1_POS       5U</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span> </div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2850991e45c81627852a95e41ec92496"> 1300</a></span><span class="preprocessor">#define CROSS1_I_VTX_Z_CROSS_1_ADDR      0x237U </span><span class="comment">// Invert outgoing bit 1  </span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a43c5bceaf6dee45f90f69a414987774f"> 1301</a></span><span class="preprocessor">#define CROSS1_I_VTX_Z_CROSS_1_MASK      0x40U</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8cdaebabc2a89820bc32b1064cd456a7"> 1302</a></span><span class="preprocessor">#define CROSS1_I_VTX_Z_CROSS_1_POS       6U</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span> </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5bfd2da45309d1a1fe520e0aae8b5460"> 1304</a></span><span class="preprocessor">#define VTX_Z_CROSS_2_ADDR       0x238U</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9a727379b0f16df38c2e12f029f57da1"> 1305</a></span><span class="preprocessor">#define VTX_Z_CROSS_2_DEFAULT    0x02U</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span> </div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2d2926a611c05c589cf1ab1c5e513a45"> 1307</a></span><span class="preprocessor">#define CROSS2_VTX_Z_CROSS_2_ADDR    0x238U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab537fb5ebc6e6f7e0ed4a1dcfc5dd1b9"> 1308</a></span><span class="preprocessor">#define CROSS2_VTX_Z_CROSS_2_MASK    0x1FU</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a287dfe701bffca657b52098e8f54169e"> 1309</a></span><span class="preprocessor">#define CROSS2_VTX_Z_CROSS_2_POS     0U</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span> </div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a06176c77283e3a092c16902574b2cc5c"> 1311</a></span><span class="preprocessor">#define CROSS2_F_VTX_Z_CROSS_2_ADDR      0x238U </span><span class="comment">// Force outgoing bit 2 to 0. Applied befor... </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6d82345969f874264c9ae0068cf66056"> 1312</a></span><span class="preprocessor">#define CROSS2_F_VTX_Z_CROSS_2_MASK      0x20U</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4ad1c85c7c56bde8924ed128201666b7"> 1313</a></span><span class="preprocessor">#define CROSS2_F_VTX_Z_CROSS_2_POS       5U</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span> </div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aabb726c9577d4377d6a4b29232c802e9"> 1315</a></span><span class="preprocessor">#define CROSS2_I_VTX_Z_CROSS_2_ADDR      0x238U </span><span class="comment">// Invert outgoing bit 2  </span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7fb29c9a1c0095407991e98dc2cf1e97"> 1316</a></span><span class="preprocessor">#define CROSS2_I_VTX_Z_CROSS_2_MASK      0x40U</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a719d3417d9c3d7673a65b5195765b29d"> 1317</a></span><span class="preprocessor">#define CROSS2_I_VTX_Z_CROSS_2_POS       6U</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span> </div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a122b4436a17a4822960560e712e4845c"> 1319</a></span><span class="preprocessor">#define VTX_Z_CROSS_3_ADDR       0x239U</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1ab8ab8b3e85f4c7053ec6ee49b33ba0"> 1320</a></span><span class="preprocessor">#define VTX_Z_CROSS_3_DEFAULT    0x03U</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span> </div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a01bdbf7a47543f19f3381cf15a3f81e8"> 1322</a></span><span class="preprocessor">#define CROSS3_VTX_Z_CROSS_3_ADDR    0x239U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af0a92bc7f0b0f6c0a7ab8aa8545d8852"> 1323</a></span><span class="preprocessor">#define CROSS3_VTX_Z_CROSS_3_MASK    0x1FU</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aecaf61a071f62db702be623e86a25f1b"> 1324</a></span><span class="preprocessor">#define CROSS3_VTX_Z_CROSS_3_POS     0U</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac1453956c8aa1fb766983ef49cd1d72d"> 1326</a></span><span class="preprocessor">#define CROSS3_F_VTX_Z_CROSS_3_ADDR      0x239U </span><span class="comment">// Force outgoing bit 3 to 0. Applied befor... </span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae13641362e89ddcbb90987c4506dedce"> 1327</a></span><span class="preprocessor">#define CROSS3_F_VTX_Z_CROSS_3_MASK      0x20U</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3dbc46befa1ebf8f14d5b3eed74eed6b"> 1328</a></span><span class="preprocessor">#define CROSS3_F_VTX_Z_CROSS_3_POS       5U</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span> </div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6f7c67136e36771af70d6165917ce932"> 1330</a></span><span class="preprocessor">#define CROSS3_I_VTX_Z_CROSS_3_ADDR      0x239U </span><span class="comment">// Invert outgoing bit 3  </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a023c87bb261506e93fd93a11a9a98d90"> 1331</a></span><span class="preprocessor">#define CROSS3_I_VTX_Z_CROSS_3_MASK      0x40U</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2150ead48f8df8381a7f2507d85eafc2"> 1332</a></span><span class="preprocessor">#define CROSS3_I_VTX_Z_CROSS_3_POS       6U</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span> </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5f970ebb20910c006bb3608654c7a289"> 1334</a></span><span class="preprocessor">#define VTX_Z_CROSS_4_ADDR       0x23AU</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6f483d54102222ad7b2e3f24c0b3b4c1"> 1335</a></span><span class="preprocessor">#define VTX_Z_CROSS_4_DEFAULT    0x04U</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span> </div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aebab59e5922478f801bce07b9aeaa500"> 1337</a></span><span class="preprocessor">#define CROSS4_VTX_Z_CROSS_4_ADDR    0x23AU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6fbebebfcda7864d6a51ed9392c71382"> 1338</a></span><span class="preprocessor">#define CROSS4_VTX_Z_CROSS_4_MASK    0x1FU</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5f7045e021c70b6d77bc68d3d929301c"> 1339</a></span><span class="preprocessor">#define CROSS4_VTX_Z_CROSS_4_POS     0U</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span> </div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a900d0e68516d6bcb776fb38d56ffb481"> 1341</a></span><span class="preprocessor">#define CROSS4_F_VTX_Z_CROSS_4_ADDR      0x23AU </span><span class="comment">// Force outgoing bit 4 to 0. Applied befor... </span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3cd0d1253cdaa87700d07c2c62b31da5"> 1342</a></span><span class="preprocessor">#define CROSS4_F_VTX_Z_CROSS_4_MASK      0x20U</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6996af6fd6c9620f04924e7ec9883801"> 1343</a></span><span class="preprocessor">#define CROSS4_F_VTX_Z_CROSS_4_POS       5U</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span> </div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a24fe53845f4a4a34094cbd132dc2e888"> 1345</a></span><span class="preprocessor">#define CROSS4_I_VTX_Z_CROSS_4_ADDR      0x23AU </span><span class="comment">// Invert outgoing bit 4  </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adfdccba5c989f2756111745f1123cf5a"> 1346</a></span><span class="preprocessor">#define CROSS4_I_VTX_Z_CROSS_4_MASK      0x40U</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adb434dcb7cbfcbf8a6e7dcd71c077b00"> 1347</a></span><span class="preprocessor">#define CROSS4_I_VTX_Z_CROSS_4_POS       6U</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa6097c2d01288ef733d2119f61b208aa"> 1349</a></span><span class="preprocessor">#define VTX_Z_CROSS_5_ADDR       0x23BU</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1fd276ccda2180faef6c1dfa710623bf"> 1350</a></span><span class="preprocessor">#define VTX_Z_CROSS_5_DEFAULT    0x05U</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span> </div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aacd19818cc2b92cd572183f5bc037dad"> 1352</a></span><span class="preprocessor">#define CROSS5_VTX_Z_CROSS_5_ADDR    0x23BU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4ca1a8aec6fe3f688eb9831b09e52ca2"> 1353</a></span><span class="preprocessor">#define CROSS5_VTX_Z_CROSS_5_MASK    0x1FU</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae2bae86eeaa5dd80a3dcef314f818276"> 1354</a></span><span class="preprocessor">#define CROSS5_VTX_Z_CROSS_5_POS     0U</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span> </div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a26fafe65d917629aae4470d35ac18f72"> 1356</a></span><span class="preprocessor">#define CROSS5_F_VTX_Z_CROSS_5_ADDR      0x23BU </span><span class="comment">// Force outgoing bit 5 to 0. Applied befor... </span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aefd66508533246bac067bbc55035b06e"> 1357</a></span><span class="preprocessor">#define CROSS5_F_VTX_Z_CROSS_5_MASK      0x20U</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa5e315d974d399a33cbb38f8f521d57e"> 1358</a></span><span class="preprocessor">#define CROSS5_F_VTX_Z_CROSS_5_POS       5U</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span> </div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a780df33662916a5d85a42c19664ebfde"> 1360</a></span><span class="preprocessor">#define CROSS5_I_VTX_Z_CROSS_5_ADDR      0x23BU </span><span class="comment">// Invert outgoing bit 5  </span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aed8cf4973e5e45fe24ac827da96cb42b"> 1361</a></span><span class="preprocessor">#define CROSS5_I_VTX_Z_CROSS_5_MASK      0x40U</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2dfb0ad84d35bc1c33a10b355706b235"> 1362</a></span><span class="preprocessor">#define CROSS5_I_VTX_Z_CROSS_5_POS       6U</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span> </div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acefaedb9791adb9632f37c58a3a0f902"> 1364</a></span><span class="preprocessor">#define VTX_Z_CROSS_6_ADDR       0x23CU</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae08f6e76f7570ff90b4b4b59e8ee232c"> 1365</a></span><span class="preprocessor">#define VTX_Z_CROSS_6_DEFAULT    0x06U</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span> </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2a3603be7ed47c07cfc5d7dd171df63d"> 1367</a></span><span class="preprocessor">#define CROSS6_VTX_Z_CROSS_6_ADDR    0x23CU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3af9e0c36e2fb9b80112d11b53c43cdd"> 1368</a></span><span class="preprocessor">#define CROSS6_VTX_Z_CROSS_6_MASK    0x1FU</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae91b080a215c5e224bcc1b9c82fe9f3e"> 1369</a></span><span class="preprocessor">#define CROSS6_VTX_Z_CROSS_6_POS     0U</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span> </div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa61a0f6dc6904bde8dea07b89e7908b3"> 1371</a></span><span class="preprocessor">#define CROSS6_F_VTX_Z_CROSS_6_ADDR      0x23CU </span><span class="comment">// Force outgoing bit 6 to 0. Applied befor... </span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af58d9b59f19b9ccca9c006653d46cad2"> 1372</a></span><span class="preprocessor">#define CROSS6_F_VTX_Z_CROSS_6_MASK      0x20U</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aee1072e996440a0b4d69766c901f1bf6"> 1373</a></span><span class="preprocessor">#define CROSS6_F_VTX_Z_CROSS_6_POS       5U</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span> </div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a664ffd2a9cdbb29e1c02a81b826c9833"> 1375</a></span><span class="preprocessor">#define CROSS6_I_VTX_Z_CROSS_6_ADDR      0x23CU </span><span class="comment">// Invert outgoing bit 6  </span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a079c9848385a7c2856b374a00fe428bb"> 1376</a></span><span class="preprocessor">#define CROSS6_I_VTX_Z_CROSS_6_MASK      0x40U</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa811efefa29fb3b785818264cc4c6dc8"> 1377</a></span><span class="preprocessor">#define CROSS6_I_VTX_Z_CROSS_6_POS       6U</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span> </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a67e2cc00734ec63b68299de9215df8b8"> 1379</a></span><span class="preprocessor">#define VTX_Z_CROSS_7_ADDR       0x23DU</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7db757203c38f4769b527b68b44d2480"> 1380</a></span><span class="preprocessor">#define VTX_Z_CROSS_7_DEFAULT    0x07U</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span> </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0c63cd47ce8f07b70fed2eaa56e05347"> 1382</a></span><span class="preprocessor">#define CROSS7_VTX_Z_CROSS_7_ADDR    0x23DU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9e995ec236538a02fefd165e1bd0278c"> 1383</a></span><span class="preprocessor">#define CROSS7_VTX_Z_CROSS_7_MASK    0x1FU</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a93f84cbdc216abc6d126e488c84aa554"> 1384</a></span><span class="preprocessor">#define CROSS7_VTX_Z_CROSS_7_POS     0U</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a20d6fd50264b9099984c33fb17df4ee3"> 1386</a></span><span class="preprocessor">#define CROSS7_F_VTX_Z_CROSS_7_ADDR      0x23DU </span><span class="comment">// Force outgoing bit 7 to 0. Applied befor... </span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8432b31eb92313ca3045859e8e8711e5"> 1387</a></span><span class="preprocessor">#define CROSS7_F_VTX_Z_CROSS_7_MASK      0x20U</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abe18e98b3bf5b54ee417995b2cf2abef"> 1388</a></span><span class="preprocessor">#define CROSS7_F_VTX_Z_CROSS_7_POS       5U</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span> </div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3de8e1fc6624dbce26814679e548b0a2"> 1390</a></span><span class="preprocessor">#define CROSS7_I_VTX_Z_CROSS_7_ADDR      0x23DU </span><span class="comment">// Invert outgoing bit 7  </span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa73734a930dd167c850f910ce5f65562"> 1391</a></span><span class="preprocessor">#define CROSS7_I_VTX_Z_CROSS_7_MASK      0x40U</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3f9e01ed2973df43224705d18f2bce70"> 1392</a></span><span class="preprocessor">#define CROSS7_I_VTX_Z_CROSS_7_POS       6U</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span> </div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad8de8a0ce1810c25ea87534b16682874"> 1394</a></span><span class="preprocessor">#define VTX_Z_CROSS_8_ADDR       0x23EU</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abe88e98eec392beffb564d60e2c52003"> 1395</a></span><span class="preprocessor">#define VTX_Z_CROSS_8_DEFAULT    0x08U</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span> </div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa74c0b179c7cfbf9cf08b0049b542545"> 1397</a></span><span class="preprocessor">#define CROSS8_VTX_Z_CROSS_8_ADDR    0x23EU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a97ee2c3dadac3d8ac599b631667d906a"> 1398</a></span><span class="preprocessor">#define CROSS8_VTX_Z_CROSS_8_MASK    0x1FU</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac4e9357d758c78c432717ccad0b60f2a"> 1399</a></span><span class="preprocessor">#define CROSS8_VTX_Z_CROSS_8_POS     0U</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span> </div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4075beedd9775a794191749709889d25"> 1401</a></span><span class="preprocessor">#define CROSS8_F_VTX_Z_CROSS_8_ADDR      0x23EU </span><span class="comment">// Force outgoing bit 8 to 0. Applied befor... </span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0ac824e448487271a6bd8e366f14f6c4"> 1402</a></span><span class="preprocessor">#define CROSS8_F_VTX_Z_CROSS_8_MASK      0x20U</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8eafed0c28ed6c898f43c90531898963"> 1403</a></span><span class="preprocessor">#define CROSS8_F_VTX_Z_CROSS_8_POS       5U</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span> </div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac1112df271c2d6da37f58d026f96f553"> 1405</a></span><span class="preprocessor">#define CROSS8_I_VTX_Z_CROSS_8_ADDR      0x23EU </span><span class="comment">// Invert outgoing bit 8  </span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae2c9a230a2a8c0a7c8e10736af5a9b37"> 1406</a></span><span class="preprocessor">#define CROSS8_I_VTX_Z_CROSS_8_MASK      0x40U</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab79925e471ae58b1f1d0fb8b4ff09155"> 1407</a></span><span class="preprocessor">#define CROSS8_I_VTX_Z_CROSS_8_POS       6U</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span> </div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a087699f7172298249dff241e7091ecbe"> 1409</a></span><span class="preprocessor">#define VTX_Z_CROSS_9_ADDR       0x23FU</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae8ad6fce004e33b73041aedea44224fb"> 1410</a></span><span class="preprocessor">#define VTX_Z_CROSS_9_DEFAULT    0x09U</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span> </div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a12d1ed72618ec3d6d4635aa9da5743f1"> 1412</a></span><span class="preprocessor">#define CROSS9_VTX_Z_CROSS_9_ADDR    0x23FU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a326e0d90d5103e2abb328681fd1f736e"> 1413</a></span><span class="preprocessor">#define CROSS9_VTX_Z_CROSS_9_MASK    0x1FU</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3e59f799a00a5f64973d78dd0be6e9e1"> 1414</a></span><span class="preprocessor">#define CROSS9_VTX_Z_CROSS_9_POS     0U</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span> </div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aab475a8c36909d64035dc72524fcf175"> 1416</a></span><span class="preprocessor">#define CROSS9_F_VTX_Z_CROSS_9_ADDR      0x23FU </span><span class="comment">// Force outgoing bit 9 to 0. Applied befor... </span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5a40964f2e0860f6cb42063f20bd0056"> 1417</a></span><span class="preprocessor">#define CROSS9_F_VTX_Z_CROSS_9_MASK      0x20U</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac9746049f5e368bb59a295e31b1d158d"> 1418</a></span><span class="preprocessor">#define CROSS9_F_VTX_Z_CROSS_9_POS       5U</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span> </div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acd0702d0df4160b1a54574984d782586"> 1420</a></span><span class="preprocessor">#define CROSS9_I_VTX_Z_CROSS_9_ADDR      0x23FU </span><span class="comment">// Invert outgoing bit 9  </span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5d69ad17df8ec31c997de09655be509c"> 1421</a></span><span class="preprocessor">#define CROSS9_I_VTX_Z_CROSS_9_MASK      0x40U</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a77e6a84e63608a6244022e4992b44167"> 1422</a></span><span class="preprocessor">#define CROSS9_I_VTX_Z_CROSS_9_POS       6U</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span> </div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8c909ba77d895424b6fc196b9980ca0d"> 1424</a></span><span class="preprocessor">#define VTX_Z_CROSS_10_ADDR      0x240U</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8937b5dce41c56490ef777f03e66ecc6"> 1425</a></span><span class="preprocessor">#define VTX_Z_CROSS_10_DEFAULT   0x0AU</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span> </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeec456c0ff6b359d91743e604b046674"> 1427</a></span><span class="preprocessor">#define CROSS10_VTX_Z_CROSS_10_ADDR      0x240U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a77e562b63c846ffd7e11d70fd8cd6cd5"> 1428</a></span><span class="preprocessor">#define CROSS10_VTX_Z_CROSS_10_MASK      0x1FU</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a056d99877adeaf00d716ae910610896a"> 1429</a></span><span class="preprocessor">#define CROSS10_VTX_Z_CROSS_10_POS       0U</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span> </div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9368cea5afe1b0631910b81b1608b83b"> 1431</a></span><span class="preprocessor">#define CROSS10_F_VTX_Z_CROSS_10_ADDR    0x240U </span><span class="comment">// Force outgoing bit 10 to 0. Applied befo... </span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6ed27f7d225751aa363e2357aafcfd57"> 1432</a></span><span class="preprocessor">#define CROSS10_F_VTX_Z_CROSS_10_MASK    0x20U</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2f09c6779e50d70384cd95d59f04fbaf"> 1433</a></span><span class="preprocessor">#define CROSS10_F_VTX_Z_CROSS_10_POS     5U</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span> </div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7e1c819113a994becbd161008e4d770f"> 1435</a></span><span class="preprocessor">#define CROSS10_I_VTX_Z_CROSS_10_ADDR    0x240U </span><span class="comment">// Invert outgoing bit 10  </span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6915621ee1016f4bd157ffa8df4afb38"> 1436</a></span><span class="preprocessor">#define CROSS10_I_VTX_Z_CROSS_10_MASK    0x40U</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a38602ddb1901e7bb13c796456bba34d5"> 1437</a></span><span class="preprocessor">#define CROSS10_I_VTX_Z_CROSS_10_POS     6U</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span> </div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae00dca67c626bceb90454114b2bea621"> 1439</a></span><span class="preprocessor">#define VTX_Z_CROSS_11_ADDR      0x241U</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad7222509b1e099fe5dfec8ba5afda469"> 1440</a></span><span class="preprocessor">#define VTX_Z_CROSS_11_DEFAULT   0x0BU</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span> </div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af1ce1531185b40169d706b42d7daf284"> 1442</a></span><span class="preprocessor">#define CROSS11_VTX_Z_CROSS_11_ADDR      0x241U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a232311507143fd64cd32684553ad6e8d"> 1443</a></span><span class="preprocessor">#define CROSS11_VTX_Z_CROSS_11_MASK      0x1FU</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae3ce180a1209f8b09e681bb91923297b"> 1444</a></span><span class="preprocessor">#define CROSS11_VTX_Z_CROSS_11_POS       0U</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span> </div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2ffa142c11392597c936ff56920760e1"> 1446</a></span><span class="preprocessor">#define CROSS11_F_VTX_Z_CROSS_11_ADDR    0x241U </span><span class="comment">// Force outgoing bit 11 to 0. Applied befo... </span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac8e028ee23ac9b6e2b36dd764b1d4860"> 1447</a></span><span class="preprocessor">#define CROSS11_F_VTX_Z_CROSS_11_MASK    0x20U</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af2768c0d7da07b0134c1c51cebd7f3b4"> 1448</a></span><span class="preprocessor">#define CROSS11_F_VTX_Z_CROSS_11_POS     5U</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span> </div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5eba1a1ca778f6c4303a5ade57fcdfd5"> 1450</a></span><span class="preprocessor">#define CROSS11_I_VTX_Z_CROSS_11_ADDR    0x241U </span><span class="comment">// Invert outgoing bit 11  </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af6cebe3a8fdce90bb57f7b2b3e345740"> 1451</a></span><span class="preprocessor">#define CROSS11_I_VTX_Z_CROSS_11_MASK    0x40U</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aed534aae9323fe622824362467831284"> 1452</a></span><span class="preprocessor">#define CROSS11_I_VTX_Z_CROSS_11_POS     6U</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span> </div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abe9f272750dc9295ebfbc7bfe5b13637"> 1454</a></span><span class="preprocessor">#define VTX_Z_CROSS_12_ADDR      0x242U</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae82535eca723488eff0b0f3ca3290b93"> 1455</a></span><span class="preprocessor">#define VTX_Z_CROSS_12_DEFAULT   0x0CU</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2cdc28d5f9242aa626329c31db57b449"> 1457</a></span><span class="preprocessor">#define CROSS12_VTX_Z_CROSS_12_ADDR      0x242U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2a9e4a60005c308920ccae032722bc85"> 1458</a></span><span class="preprocessor">#define CROSS12_VTX_Z_CROSS_12_MASK      0x1FU</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad48223fcf227cb32b585cd77f72f07fa"> 1459</a></span><span class="preprocessor">#define CROSS12_VTX_Z_CROSS_12_POS       0U</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span> </div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a922d0abd05b9b2c3ece9bbaa683b41be"> 1461</a></span><span class="preprocessor">#define CROSS12_F_VTX_Z_CROSS_12_ADDR    0x242U </span><span class="comment">// Force outgoing bit 12 to 0. Applied befo... </span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad4bd5e4de2b13d2bd032e74063de5e55"> 1462</a></span><span class="preprocessor">#define CROSS12_F_VTX_Z_CROSS_12_MASK    0x20U</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2924987a666bad6236f94880d1d770be"> 1463</a></span><span class="preprocessor">#define CROSS12_F_VTX_Z_CROSS_12_POS     5U</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span> </div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a87b0287bfefabdc824d98360302f0609"> 1465</a></span><span class="preprocessor">#define CROSS12_I_VTX_Z_CROSS_12_ADDR    0x242U </span><span class="comment">// Invert outgoing bit 12  </span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad796d5d181c7ef1eff7af1459dd7e5a5"> 1466</a></span><span class="preprocessor">#define CROSS12_I_VTX_Z_CROSS_12_MASK    0x40U</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad9edcf49ef6012d6e9bdd0a7e88f17b5"> 1467</a></span><span class="preprocessor">#define CROSS12_I_VTX_Z_CROSS_12_POS     6U</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span> </div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8da3ca2fcbf414352dddd3d2452e9b1f"> 1469</a></span><span class="preprocessor">#define VTX_Z_CROSS_13_ADDR      0x243U</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3c30950851c4c3ad3d2b98fa3a605e17"> 1470</a></span><span class="preprocessor">#define VTX_Z_CROSS_13_DEFAULT   0x0DU</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span> </div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa4d43dfbd160449d398f06fd0318749a"> 1472</a></span><span class="preprocessor">#define CROSS13_VTX_Z_CROSS_13_ADDR      0x243U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5552eab1b3ad73410391795c56400a7e"> 1473</a></span><span class="preprocessor">#define CROSS13_VTX_Z_CROSS_13_MASK      0x1FU</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad3160572b35e029777c2a1a9bc8b28ae"> 1474</a></span><span class="preprocessor">#define CROSS13_VTX_Z_CROSS_13_POS       0U</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span> </div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af6a91e79e20b799e64c73e1a693f7445"> 1476</a></span><span class="preprocessor">#define CROSS13_F_VTX_Z_CROSS_13_ADDR    0x243U </span><span class="comment">// Force outgoing bit 13 to 0. Applied befo... </span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afef33003a63bedc9795e41ec31def827"> 1477</a></span><span class="preprocessor">#define CROSS13_F_VTX_Z_CROSS_13_MASK    0x20U</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8417a9358eeb131d73b4dbc14765c0e0"> 1478</a></span><span class="preprocessor">#define CROSS13_F_VTX_Z_CROSS_13_POS     5U</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span> </div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaf860376f3769cc05a99476272dd232f"> 1480</a></span><span class="preprocessor">#define CROSS13_I_VTX_Z_CROSS_13_ADDR    0x243U </span><span class="comment">// Invert outgoing bit 13  </span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a13c9fc6d1fce8f947baa11c130f70f2e"> 1481</a></span><span class="preprocessor">#define CROSS13_I_VTX_Z_CROSS_13_MASK    0x40U</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1754ccf9f8f0c4a2722fd6ec73e5a93c"> 1482</a></span><span class="preprocessor">#define CROSS13_I_VTX_Z_CROSS_13_POS     6U</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span> </div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7dbfd50ad2d4837115ff06b96f5fb29b"> 1484</a></span><span class="preprocessor">#define VTX_Z_CROSS_14_ADDR      0x244U</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a586c0661bc2cbfc3a8fa4ceb0414c75e"> 1485</a></span><span class="preprocessor">#define VTX_Z_CROSS_14_DEFAULT   0x0EU</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span> </div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af27b57d03d6bc87609f512537cf54e0d"> 1487</a></span><span class="preprocessor">#define CROSS14_VTX_Z_CROSS_14_ADDR      0x244U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a40b76909ea97b1f524f4f6dfdd8df12d"> 1488</a></span><span class="preprocessor">#define CROSS14_VTX_Z_CROSS_14_MASK      0x1FU</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a889097c240ec473c03278070beb7fa25"> 1489</a></span><span class="preprocessor">#define CROSS14_VTX_Z_CROSS_14_POS       0U</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span> </div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6b6be3ffaf9fb18c8fccaba436645e17"> 1491</a></span><span class="preprocessor">#define CROSS14_F_VTX_Z_CROSS_14_ADDR    0x244U </span><span class="comment">// Force outgoing bit 14 to 0. Applied befo... </span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afcbd968933cb67351cbf39ed82b6c871"> 1492</a></span><span class="preprocessor">#define CROSS14_F_VTX_Z_CROSS_14_MASK    0x20U</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6137d638517cfceff376b9715295bd8a"> 1493</a></span><span class="preprocessor">#define CROSS14_F_VTX_Z_CROSS_14_POS     5U</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span> </div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a542e9dfff864973724e06568e07d26a1"> 1495</a></span><span class="preprocessor">#define CROSS14_I_VTX_Z_CROSS_14_ADDR    0x244U </span><span class="comment">// Invert outgoing bit 14  </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0048067315f4a529ab176083aadbccd3"> 1496</a></span><span class="preprocessor">#define CROSS14_I_VTX_Z_CROSS_14_MASK    0x40U</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a01b0dc7cff4b5d491039ce2c23bbe65f"> 1497</a></span><span class="preprocessor">#define CROSS14_I_VTX_Z_CROSS_14_POS     6U</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span> </div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4684c7fc81f93a0b58f8a67bfc6d1186"> 1499</a></span><span class="preprocessor">#define VTX_Z_CROSS_15_ADDR      0x245U</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a43e8e44b3809a4f609f5aaed3c00d8d6"> 1500</a></span><span class="preprocessor">#define VTX_Z_CROSS_15_DEFAULT   0x0FU</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span> </div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4c0df0679e7db3737fbd826dab28f0bd"> 1502</a></span><span class="preprocessor">#define CROSS15_VTX_Z_CROSS_15_ADDR      0x245U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a34e3432091ce40131131305ff76de492"> 1503</a></span><span class="preprocessor">#define CROSS15_VTX_Z_CROSS_15_MASK      0x1FU</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a450722c7e192b58d0d518cbc8afd12cf"> 1504</a></span><span class="preprocessor">#define CROSS15_VTX_Z_CROSS_15_POS       0U</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span> </div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac38700a7f8ce57b9403fd7f56153a221"> 1506</a></span><span class="preprocessor">#define CROSS15_F_VTX_Z_CROSS_15_ADDR    0x245U </span><span class="comment">// Force outgoing bit 15 to 0. Applied befo... </span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0bcf43527b4ddcf48d696524a7a6475d"> 1507</a></span><span class="preprocessor">#define CROSS15_F_VTX_Z_CROSS_15_MASK    0x20U</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac697c58ea6edcd787045cd776011a5dd"> 1508</a></span><span class="preprocessor">#define CROSS15_F_VTX_Z_CROSS_15_POS     5U</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span> </div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afc1277018fce174e25ef4245f664a3b5"> 1510</a></span><span class="preprocessor">#define CROSS15_I_VTX_Z_CROSS_15_ADDR    0x245U </span><span class="comment">// Invert outgoing bit 15  </span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac7688818ce5ba8807d06e8a86d05f1fa"> 1511</a></span><span class="preprocessor">#define CROSS15_I_VTX_Z_CROSS_15_MASK    0x40U</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac23d840ea1b08e2095c91f19b199252a"> 1512</a></span><span class="preprocessor">#define CROSS15_I_VTX_Z_CROSS_15_POS     6U</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span> </div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac494ceb6557a8c753f24fd86649b00fe"> 1514</a></span><span class="preprocessor">#define VTX_Z_CROSS_16_ADDR      0x246U</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a91fbbde47b808fd3cc331d469156cf3a"> 1515</a></span><span class="preprocessor">#define VTX_Z_CROSS_16_DEFAULT   0x10U</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span> </div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa09d778ae8bbb675d446a84706cd5d23"> 1517</a></span><span class="preprocessor">#define CROSS16_VTX_Z_CROSS_16_ADDR      0x246U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac64354718fe0780f4b640429c7d7ac2c"> 1518</a></span><span class="preprocessor">#define CROSS16_VTX_Z_CROSS_16_MASK      0x1FU</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3b6d70d9f4a8788bfc6432a18738dee0"> 1519</a></span><span class="preprocessor">#define CROSS16_VTX_Z_CROSS_16_POS       0U</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span> </div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae971011a2a338fe02b0191d2669cd44d"> 1521</a></span><span class="preprocessor">#define CROSS16_F_VTX_Z_CROSS_16_ADDR    0x246U </span><span class="comment">// Force outgoing bit 16 to 0. Applied befo... </span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4689e52674e152c561b320fbc04b14ce"> 1522</a></span><span class="preprocessor">#define CROSS16_F_VTX_Z_CROSS_16_MASK    0x20U</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afc62b10c61e695c9f79367301d53261a"> 1523</a></span><span class="preprocessor">#define CROSS16_F_VTX_Z_CROSS_16_POS     5U</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span> </div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab4fbbeeb69a415f5dc736431613f1901"> 1525</a></span><span class="preprocessor">#define CROSS16_I_VTX_Z_CROSS_16_ADDR    0x246U </span><span class="comment">// Invert outgoing bit 16  </span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aefcd25d27584e501f4f57bcf7d6e36c1"> 1526</a></span><span class="preprocessor">#define CROSS16_I_VTX_Z_CROSS_16_MASK    0x40U</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2fee28d6d7cd1010b6cfa2b17613c15f"> 1527</a></span><span class="preprocessor">#define CROSS16_I_VTX_Z_CROSS_16_POS     6U</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span> </div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6d175880c02cc3006bd68c4e4327ad7b"> 1529</a></span><span class="preprocessor">#define VTX_Z_CROSS_17_ADDR      0x247U</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae1584ef5588f117923fe302bd467f5a7"> 1530</a></span><span class="preprocessor">#define VTX_Z_CROSS_17_DEFAULT   0x11U</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span> </div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a01c0844b6faf77fcd740e1d23634389a"> 1532</a></span><span class="preprocessor">#define CROSS17_VTX_Z_CROSS_17_ADDR      0x247U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa37db526bd64cf6a91f2c66b0f5cfc17"> 1533</a></span><span class="preprocessor">#define CROSS17_VTX_Z_CROSS_17_MASK      0x1FU</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a07d915bf9fdac1b0990bfe27c19a0eb4"> 1534</a></span><span class="preprocessor">#define CROSS17_VTX_Z_CROSS_17_POS       0U</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span> </div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a70a7e82bbd266b1c42787ff13e618ed6"> 1536</a></span><span class="preprocessor">#define CROSS17_F_VTX_Z_CROSS_17_ADDR    0x247U </span><span class="comment">// Force outgoing bit 17 to 0. Applied befo... </span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6d3bf617a5fdf1113af6f94f8921b095"> 1537</a></span><span class="preprocessor">#define CROSS17_F_VTX_Z_CROSS_17_MASK    0x20U</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af526e58db08a21281b4cabf637022e03"> 1538</a></span><span class="preprocessor">#define CROSS17_F_VTX_Z_CROSS_17_POS     5U</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span> </div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1ec7655cffa728f8b01519af1661b47a"> 1540</a></span><span class="preprocessor">#define CROSS17_I_VTX_Z_CROSS_17_ADDR    0x247U </span><span class="comment">// Invert outgoing bit 17  </span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adc92f052ad5ce43de2dae2f061a36747"> 1541</a></span><span class="preprocessor">#define CROSS17_I_VTX_Z_CROSS_17_MASK    0x40U</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a50fd3e8958eb980fe4972701f0c9ae1d"> 1542</a></span><span class="preprocessor">#define CROSS17_I_VTX_Z_CROSS_17_POS     6U</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span> </div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aec570fb06f3c240bcf96a9fdcceccc91"> 1544</a></span><span class="preprocessor">#define VTX_Z_CROSS_18_ADDR      0x248U</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6ddd4c33c6f9d2937f5c62e956d85c1c"> 1545</a></span><span class="preprocessor">#define VTX_Z_CROSS_18_DEFAULT   0x12U</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span> </div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5818ddef20155a394543f3562dea6e79"> 1547</a></span><span class="preprocessor">#define CROSS18_VTX_Z_CROSS_18_ADDR      0x248U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad1a1817009cf5c4562cc198cd21ab4cc"> 1548</a></span><span class="preprocessor">#define CROSS18_VTX_Z_CROSS_18_MASK      0x1FU</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ace310af5c5920d9c247e5f6fb51ec198"> 1549</a></span><span class="preprocessor">#define CROSS18_VTX_Z_CROSS_18_POS       0U</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span> </div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7d412741d1afd1e9ba3e51ae115672fa"> 1551</a></span><span class="preprocessor">#define CROSS18_F_VTX_Z_CROSS_18_ADDR    0x248U </span><span class="comment">// Force outgoing bit 18 to 0. Applied befo... </span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0dfcbf0182085306ec9d39adc8aee874"> 1552</a></span><span class="preprocessor">#define CROSS18_F_VTX_Z_CROSS_18_MASK    0x20U</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a034ff97a4cedc43f81ec089369befff3"> 1553</a></span><span class="preprocessor">#define CROSS18_F_VTX_Z_CROSS_18_POS     5U</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span> </div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abf1bd202a7cf2fb4d99e35b791967962"> 1555</a></span><span class="preprocessor">#define CROSS18_I_VTX_Z_CROSS_18_ADDR    0x248U </span><span class="comment">// Invert outgoing bit 18  </span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5a998640b59df69b8b5db37f5bbef073"> 1556</a></span><span class="preprocessor">#define CROSS18_I_VTX_Z_CROSS_18_MASK    0x40U</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a68850a01f2b637dd29a6fcc3f5fc1561"> 1557</a></span><span class="preprocessor">#define CROSS18_I_VTX_Z_CROSS_18_POS     6U</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span> </div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6886926a56055efc7326fcb0a601c38d"> 1559</a></span><span class="preprocessor">#define VTX_Z_CROSS_19_ADDR      0x249U</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6423f40f412f2148e6cc032fed070170"> 1560</a></span><span class="preprocessor">#define VTX_Z_CROSS_19_DEFAULT   0x13U</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span> </div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab5f4dc30af015a81874fb90ee7adc9b7"> 1562</a></span><span class="preprocessor">#define CROSS19_VTX_Z_CROSS_19_ADDR      0x249U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a75070bd67b9c0f7989344e236dab57d7"> 1563</a></span><span class="preprocessor">#define CROSS19_VTX_Z_CROSS_19_MASK      0x1FU</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a21cfedb5abcaab4306d48189465099e2"> 1564</a></span><span class="preprocessor">#define CROSS19_VTX_Z_CROSS_19_POS       0U</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span> </div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a67060470f1682d29acd253abbea1b43c"> 1566</a></span><span class="preprocessor">#define CROSS19_F_VTX_Z_CROSS_19_ADDR    0x249U </span><span class="comment">// Force outgoing bit 19 to 0. Applied befo... </span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad07c6185f5bcd2053f6ae3c4124da7fb"> 1567</a></span><span class="preprocessor">#define CROSS19_F_VTX_Z_CROSS_19_MASK    0x20U</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1617b4e0921f2197d48705fa6f89005f"> 1568</a></span><span class="preprocessor">#define CROSS19_F_VTX_Z_CROSS_19_POS     5U</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span> </div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0054f4cc14157607ee6c41d6da36f658"> 1570</a></span><span class="preprocessor">#define CROSS19_I_VTX_Z_CROSS_19_ADDR    0x249U </span><span class="comment">// Invert outgoing bit 19  </span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5fbf409a8b1f28baf04eca4722899b98"> 1571</a></span><span class="preprocessor">#define CROSS19_I_VTX_Z_CROSS_19_MASK    0x40U</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af5cd23445bc794c99e78de14bbdfb895"> 1572</a></span><span class="preprocessor">#define CROSS19_I_VTX_Z_CROSS_19_POS     6U</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span> </div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9c4cd5c008b900bc77a2fc910420cc81"> 1574</a></span><span class="preprocessor">#define VTX_Z_CROSS_20_ADDR      0x24AU</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aead5f432d008c2e8a8de43ab6d0be998"> 1575</a></span><span class="preprocessor">#define VTX_Z_CROSS_20_DEFAULT   0x14U</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span> </div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#add2502fe6182de2e3f974cc0fcf8a27c"> 1577</a></span><span class="preprocessor">#define CROSS20_VTX_Z_CROSS_20_ADDR      0x24AU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2989ae6532159f128dbb7c230fc31dae"> 1578</a></span><span class="preprocessor">#define CROSS20_VTX_Z_CROSS_20_MASK      0x1FU</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a348620ddc330c1fe0ace83a1c21172c7"> 1579</a></span><span class="preprocessor">#define CROSS20_VTX_Z_CROSS_20_POS       0U</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span> </div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acff60a908c0c09c2bfd2c5b42fb91acb"> 1581</a></span><span class="preprocessor">#define CROSS20_F_VTX_Z_CROSS_20_ADDR    0x24AU </span><span class="comment">// Force outgoing bit 20 to 0. Applied befo... </span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab4b4e4781304cbd907abc95257560f48"> 1582</a></span><span class="preprocessor">#define CROSS20_F_VTX_Z_CROSS_20_MASK    0x20U</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad40893087853a19e32b24bb4b42c4902"> 1583</a></span><span class="preprocessor">#define CROSS20_F_VTX_Z_CROSS_20_POS     5U</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span> </div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af384b59609639f30e35932b445cc7b20"> 1585</a></span><span class="preprocessor">#define CROSS20_I_VTX_Z_CROSS_20_ADDR    0x24AU </span><span class="comment">// Invert outgoing bit 20  </span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab9b68bd157b3d801884b55a3715d71b9"> 1586</a></span><span class="preprocessor">#define CROSS20_I_VTX_Z_CROSS_20_MASK    0x40U</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa56a38ffd2920b22e729096c10a2b64a"> 1587</a></span><span class="preprocessor">#define CROSS20_I_VTX_Z_CROSS_20_POS     6U</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span> </div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a11acd941df7b6a07f92c9e6b08053bd4"> 1589</a></span><span class="preprocessor">#define VTX_Z_CROSS_21_ADDR      0x24BU</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1377908d9b4c39618c63e23fdb3da513"> 1590</a></span><span class="preprocessor">#define VTX_Z_CROSS_21_DEFAULT   0x15U</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span> </div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a26fa1fa7e8754b8897e9594a94ed4f98"> 1592</a></span><span class="preprocessor">#define CROSS21_VTX_Z_CROSS_21_ADDR      0x24BU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4ce29d727ecd6348f86b158f7eec8f4d"> 1593</a></span><span class="preprocessor">#define CROSS21_VTX_Z_CROSS_21_MASK      0x1FU</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a770ae776a3c63f62e00db593bb3a14f9"> 1594</a></span><span class="preprocessor">#define CROSS21_VTX_Z_CROSS_21_POS       0U</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span> </div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab1ecdfd7b485278457e3af1d9b3ac4bf"> 1596</a></span><span class="preprocessor">#define CROSS21_F_VTX_Z_CROSS_21_ADDR    0x24BU </span><span class="comment">// Force outgoing bit 21 to 0. Applied befo... </span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7297da1a36850ccbc4f78d7291f34b91"> 1597</a></span><span class="preprocessor">#define CROSS21_F_VTX_Z_CROSS_21_MASK    0x20U</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a43427b9c93b410588ecd96f5e69c69da"> 1598</a></span><span class="preprocessor">#define CROSS21_F_VTX_Z_CROSS_21_POS     5U</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span> </div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad0c3369bedc8137f986269f779984029"> 1600</a></span><span class="preprocessor">#define CROSS21_I_VTX_Z_CROSS_21_ADDR    0x24BU </span><span class="comment">// Invert outgoing bit 21  </span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a96311a39b71a18bdce047d79b51dcf87"> 1601</a></span><span class="preprocessor">#define CROSS21_I_VTX_Z_CROSS_21_MASK    0x40U</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae33adff5d69f82668f3249f69820d4c0"> 1602</a></span><span class="preprocessor">#define CROSS21_I_VTX_Z_CROSS_21_POS     6U</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span> </div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0c1e995561124260b817782e57b203f3"> 1604</a></span><span class="preprocessor">#define VTX_Z_CROSS_22_ADDR      0x24CU</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aec2b9be45e526ba18086fd674a494509"> 1605</a></span><span class="preprocessor">#define VTX_Z_CROSS_22_DEFAULT   0x16U</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span> </div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a94f80719968bda7b7168be938ba13625"> 1607</a></span><span class="preprocessor">#define CROSS22_VTX_Z_CROSS_22_ADDR      0x24CU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afb672b6b1f07349783c5457c31d5d174"> 1608</a></span><span class="preprocessor">#define CROSS22_VTX_Z_CROSS_22_MASK      0x1FU</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6fe53923ed2c955164f27ed776d6285c"> 1609</a></span><span class="preprocessor">#define CROSS22_VTX_Z_CROSS_22_POS       0U</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span> </div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0ece4666f1f001ea7b6f855930779f3a"> 1611</a></span><span class="preprocessor">#define CROSS22_F_VTX_Z_CROSS_22_ADDR    0x24CU </span><span class="comment">// Force outgoing bit 22 to 0. Applied befo... </span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2bc422feeb34f1f17b0500e13cc2c953"> 1612</a></span><span class="preprocessor">#define CROSS22_F_VTX_Z_CROSS_22_MASK    0x20U</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#accadca7f6e73b728106a6e507e76be67"> 1613</a></span><span class="preprocessor">#define CROSS22_F_VTX_Z_CROSS_22_POS     5U</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span> </div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abcb599be82cd780aaf0784749a2ecf4b"> 1615</a></span><span class="preprocessor">#define CROSS22_I_VTX_Z_CROSS_22_ADDR    0x24CU </span><span class="comment">// Invert outgoing bit 22  </span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a06553acdfe57dbf58d262cdaf710fc7e"> 1616</a></span><span class="preprocessor">#define CROSS22_I_VTX_Z_CROSS_22_MASK    0x40U</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afe6d8c42f3f00dbe151ba6b63be1c9e0"> 1617</a></span><span class="preprocessor">#define CROSS22_I_VTX_Z_CROSS_22_POS     6U</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span> </div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0b0e8b95eb24e26ce4e08269a3d02575"> 1619</a></span><span class="preprocessor">#define VTX_Z_CROSS_23_ADDR      0x24DU</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab0e73dce71c30515dc62dd635a4a3808"> 1620</a></span><span class="preprocessor">#define VTX_Z_CROSS_23_DEFAULT   0x17U</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span> </div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a536032fc74929cd9bfdab8af4a7476ae"> 1622</a></span><span class="preprocessor">#define CROSS23_VTX_Z_CROSS_23_ADDR      0x24DU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab4a5ae3c1dcaacd3dea029b7307ed169"> 1623</a></span><span class="preprocessor">#define CROSS23_VTX_Z_CROSS_23_MASK      0x1FU</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a101c39ecec733c7c9197a3098ff189be"> 1624</a></span><span class="preprocessor">#define CROSS23_VTX_Z_CROSS_23_POS       0U</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span> </div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abac92b59781f1ec08f042ad00a5a401e"> 1626</a></span><span class="preprocessor">#define CROSS23_F_VTX_Z_CROSS_23_ADDR    0x24DU </span><span class="comment">// Force outgoing bit 23 to 0. Applied befo... </span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4e60d5af8a1cccc6a06fff1b03953011"> 1627</a></span><span class="preprocessor">#define CROSS23_F_VTX_Z_CROSS_23_MASK    0x20U</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a54a026018907d07635334779106d37ac"> 1628</a></span><span class="preprocessor">#define CROSS23_F_VTX_Z_CROSS_23_POS     5U</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span> </div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adfb4c6253f38b13df45bf5b610cdf034"> 1630</a></span><span class="preprocessor">#define CROSS23_I_VTX_Z_CROSS_23_ADDR    0x24DU </span><span class="comment">// Invert outgoing bit 23  </span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad33abcdd5ce585bb21cf8c0e24ceecf4"> 1631</a></span><span class="preprocessor">#define CROSS23_I_VTX_Z_CROSS_23_MASK    0x40U</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a32ea8853d286c06fef79969a8590e880"> 1632</a></span><span class="preprocessor">#define CROSS23_I_VTX_Z_CROSS_23_POS     6U</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span> </div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a54165c87afc7fa6be2feda82825358e9"> 1634</a></span><span class="preprocessor">#define VTX_Z_VTX0_ADDR      0x24EU</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abe2b299f0848695d6ab50d3d1fb72004"> 1635</a></span><span class="preprocessor">#define VTX_Z_VTX0_DEFAULT   0x03U</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span> </div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a65ecd63439fb16ebedaa8487cb4de979"> 1637</a></span><span class="preprocessor">#define VTG_MODE_VTX_Z_VTX0_ADDR     0x24EU </span><span class="comment">// Video interface timing-generation mode. ... </span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0d76ae02ddded2d42faed4afc059c547"> 1638</a></span><span class="preprocessor">#define VTG_MODE_VTX_Z_VTX0_MASK     0x03U</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad94b37a9761a55880ebbab8534c100e3"> 1639</a></span><span class="preprocessor">#define VTG_MODE_VTX_Z_VTX0_POS      0U</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span> </div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a867701eba5bb6012cce4a701686b9643"> 1641</a></span><span class="preprocessor">#define DE_INV_VTX_Z_VTX0_ADDR   0x24EU </span><span class="comment">// Invert DE output of video-timing generat... </span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a54742a4e3487f01daf8f0ded67aa88de"> 1642</a></span><span class="preprocessor">#define DE_INV_VTX_Z_VTX0_MASK   0x04U</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7be448aaeda47ca966fc492db7f4fde9"> 1643</a></span><span class="preprocessor">#define DE_INV_VTX_Z_VTX0_POS    2U</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span> </div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad7e10e1057eb7c2897f8cec5d1f2214f"> 1645</a></span><span class="preprocessor">#define HS_INV_VTX_Z_VTX0_ADDR   0x24EU </span><span class="comment">// Invert HSYNC output of video-timing gene... </span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad5f0637c45e96d81c3dc98e3696c8fee"> 1646</a></span><span class="preprocessor">#define HS_INV_VTX_Z_VTX0_MASK   0x08U</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae608ecd156e6e2e9ac6b91b0b27120e3"> 1647</a></span><span class="preprocessor">#define HS_INV_VTX_Z_VTX0_POS    3U</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span> </div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2532f92528a591a3e1087a55474f2874"> 1649</a></span><span class="preprocessor">#define VS_INV_VTX_Z_VTX0_ADDR   0x24EU </span><span class="comment">// Invert VSYNC output of video-timing gene... </span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a65a4b5384eb453789ad749ba33b4935e"> 1650</a></span><span class="preprocessor">#define VS_INV_VTX_Z_VTX0_MASK   0x10U</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a66583f55dce3b1f40a8c2fa0b8b5dfc6"> 1651</a></span><span class="preprocessor">#define VS_INV_VTX_Z_VTX0_POS    4U</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span> </div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a03b40c19a6195cd6cf8b011f733533ec"> 1653</a></span><span class="preprocessor">#define GEN_DE_VTX_Z_VTX0_ADDR   0x24EU </span><span class="comment">// Enable to generate DE output according t... </span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a90d0ad31e29f7a659f424ca02fc68836"> 1654</a></span><span class="preprocessor">#define GEN_DE_VTX_Z_VTX0_MASK   0x20U</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7825cb5681188d69fc2cb5ccae5f4d10"> 1655</a></span><span class="preprocessor">#define GEN_DE_VTX_Z_VTX0_POS    5U</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span> </div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac239c9abf3144ccc12c3c211aa6b5167"> 1657</a></span><span class="preprocessor">#define GEN_HS_VTX_Z_VTX0_ADDR   0x24EU </span><span class="comment">// Enable to generate HS output according t... </span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a096641a1c9eb89720652a25e7c6da1f3"> 1658</a></span><span class="preprocessor">#define GEN_HS_VTX_Z_VTX0_MASK   0x40U</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a40291672ff9dd59e0796be6cdaf671ea"> 1659</a></span><span class="preprocessor">#define GEN_HS_VTX_Z_VTX0_POS    6U</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span> </div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1b5e86700cdb85cf4de22b29a9ab979a"> 1661</a></span><span class="preprocessor">#define GEN_VS_VTX_Z_VTX0_ADDR   0x24EU </span><span class="comment">// Enable to generate VS output according t... </span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a302f79951c58b91a6f972bc99fc8ed31"> 1662</a></span><span class="preprocessor">#define GEN_VS_VTX_Z_VTX0_MASK   0x80U</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0f0fcf7aa437df7a3fdd56324027db9a"> 1663</a></span><span class="preprocessor">#define GEN_VS_VTX_Z_VTX0_POS    7U</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span> </div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afb225d235396359da9201016dec62fe5"> 1665</a></span><span class="preprocessor">#define VTX_Z_VTX1_ADDR      0x24FU</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a22c05df7e6baea8a267047c94e58579a"> 1666</a></span><span class="preprocessor">#define VTX_Z_VTX1_DEFAULT   0x01U</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span> </div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a00390bc69573fcccef326cf39e3c6f92"> 1668</a></span><span class="preprocessor">#define VS_TRIG_VTX_Z_VTX1_ADDR      0x24FU </span><span class="comment">// Select VS trigger edge (positive vs. neg... </span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a411fc977d5653a87aa417c743239fdfe"> 1669</a></span><span class="preprocessor">#define VS_TRIG_VTX_Z_VTX1_MASK      0x01U</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a31e01999c081c7de613914aa50d6a517"> 1670</a></span><span class="preprocessor">#define VS_TRIG_VTX_Z_VTX1_POS       0U</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span> </div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a34362d9ca7a4ee98814328f437d8ceb9"> 1672</a></span><span class="preprocessor">#define PATGEN_CLK_SRC_VTX_Z_VTX1_ADDR   0x24FU </span><span class="comment">// Pattern generator clock source for video... </span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a14584fa18c6b3a711a4bdf68b0624bcb"> 1673</a></span><span class="preprocessor">#define PATGEN_CLK_SRC_VTX_Z_VTX1_MASK   0x0EU</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a70320940c1bf53889fbfba75f8af8273"> 1674</a></span><span class="preprocessor">#define PATGEN_CLK_SRC_VTX_Z_VTX1_POS    1U</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span> </div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab39b333cbde6879b971c175d5409d6f7"> 1676</a></span><span class="preprocessor">#define PCLKDET_VTX_VTX_Z_VTX1_ADDR      0x24FU </span><span class="comment">// PCLK detected. This bit is asserted when... </span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a944b7db2671d3d365e1f19e9e11f82d4"> 1677</a></span><span class="preprocessor">#define PCLKDET_VTX_VTX_Z_VTX1_MASK      0x20U</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7374d873a23362c7506ff79e525ad8d2"> 1678</a></span><span class="preprocessor">#define PCLKDET_VTX_VTX_Z_VTX1_POS       5U</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span> </div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a99172e3ac6d0bca53f8564b13f487238"> 1680</a></span><span class="preprocessor">#define VTX_Z_VTX2_ADDR      0x250U</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a553b880cdd0aec37a13bc3f7e660927e"> 1681</a></span><span class="preprocessor">#define VTX_Z_VTX2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span> </div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afc756a3e9f86ebd3df150ca31a420377"> 1683</a></span><span class="preprocessor">#define VS_DLY_2_VTX_Z_VTX2_ADDR     0x250U </span><span class="comment">// VS delay in terms of PCLK cycles  </span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aac8d505868f89ac4fa38d4f3ad0b098e"> 1684</a></span><span class="preprocessor">#define VS_DLY_2_VTX_Z_VTX2_MASK     0xFFU</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adffd70872e3be9c48f982c9dfb90fc20"> 1685</a></span><span class="preprocessor">#define VS_DLY_2_VTX_Z_VTX2_POS      0U</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span> </div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a62300163ae46146f6f809bbb4e5e1544"> 1687</a></span><span class="preprocessor">#define VTX_Z_VTX3_ADDR      0x251U</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5ab12ab765b4d10bb68cb030eb89cded"> 1688</a></span><span class="preprocessor">#define VTX_Z_VTX3_DEFAULT   0x00U</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span> </div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a19e6856581a067e396875b5df268bb42"> 1690</a></span><span class="preprocessor">#define VS_DLY_1_VTX_Z_VTX3_ADDR     0x251U </span><span class="comment">// VS delay in terms of PCLK cycles  </span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a38945446182b2490a5ba04f911918de0"> 1691</a></span><span class="preprocessor">#define VS_DLY_1_VTX_Z_VTX3_MASK     0xFFU</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac3b9ddd424a3fe5d37eda653ec0f1726"> 1692</a></span><span class="preprocessor">#define VS_DLY_1_VTX_Z_VTX3_POS      0U</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span> </div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2714dc8165d01d1f4152e2245bf3d335"> 1694</a></span><span class="preprocessor">#define VTX_Z_VTX4_ADDR      0x252U</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3418a13be62e390c4989b1a36012c05d"> 1695</a></span><span class="preprocessor">#define VTX_Z_VTX4_DEFAULT   0x00U</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span> </div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adc2bb2248216c326abf1e4504905e118"> 1697</a></span><span class="preprocessor">#define VS_DLY_0_VTX_Z_VTX4_ADDR     0x252U </span><span class="comment">// VS delay in terms of PCLK cycles  </span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa6b70761408ae1f095faf77b064959c2"> 1698</a></span><span class="preprocessor">#define VS_DLY_0_VTX_Z_VTX4_MASK     0xFFU</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a802612086c5a6cec2cf66009ae77a0ee"> 1699</a></span><span class="preprocessor">#define VS_DLY_0_VTX_Z_VTX4_POS      0U</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span> </div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9123b4b7f2d2697c3166d25ba3346433"> 1701</a></span><span class="preprocessor">#define VTX_Z_VTX5_ADDR      0x253U</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afb5f0a69fcf3d9faab80d2a283a053ee"> 1702</a></span><span class="preprocessor">#define VTX_Z_VTX5_DEFAULT   0x00U</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span> </div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6f9941b223b39be950a4780c2f0db7bf"> 1704</a></span><span class="preprocessor">#define VS_HIGH_2_VTX_Z_VTX5_ADDR    0x253U </span><span class="comment">// VS high period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5a743c11183d8c4de67d506f73b14938"> 1705</a></span><span class="preprocessor">#define VS_HIGH_2_VTX_Z_VTX5_MASK    0xFFU</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a74f9133e89912b05fc00b2090a8187b5"> 1706</a></span><span class="preprocessor">#define VS_HIGH_2_VTX_Z_VTX5_POS     0U</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span> </div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4c242c8ecf1dd9e904e3f95f68628770"> 1708</a></span><span class="preprocessor">#define VTX_Z_VTX6_ADDR      0x254U</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1f584830325c7a2a4c5e998ef3ef9fe7"> 1709</a></span><span class="preprocessor">#define VTX_Z_VTX6_DEFAULT   0x00U</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span> </div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7338ab91e48d5f6c53106b52fff64376"> 1711</a></span><span class="preprocessor">#define VS_HIGH_1_VTX_Z_VTX6_ADDR    0x254U </span><span class="comment">// VS high period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a33ab37d1d78307663352d0c41d4f37c5"> 1712</a></span><span class="preprocessor">#define VS_HIGH_1_VTX_Z_VTX6_MASK    0xFFU</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6a97eb0cb8357598914a6ccbbfa349bf"> 1713</a></span><span class="preprocessor">#define VS_HIGH_1_VTX_Z_VTX6_POS     0U</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span> </div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a726cde07982a77709f0919dd6710a47a"> 1715</a></span><span class="preprocessor">#define VTX_Z_VTX7_ADDR      0x255U</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af95a1e7c42daaa8f9ef80866e56ce8b9"> 1716</a></span><span class="preprocessor">#define VTX_Z_VTX7_DEFAULT   0x00U</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span> </div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5912f91a67df8b9256df150b03a3eeab"> 1718</a></span><span class="preprocessor">#define VS_HIGH_0_VTX_Z_VTX7_ADDR    0x255U </span><span class="comment">// VS high period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa296173e1452b776beb16236133bd1a3"> 1719</a></span><span class="preprocessor">#define VS_HIGH_0_VTX_Z_VTX7_MASK    0xFFU</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a014a8ef715b7f3ddc9c888224a3759da"> 1720</a></span><span class="preprocessor">#define VS_HIGH_0_VTX_Z_VTX7_POS     0U</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span> </div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a358b70bbc977ef0cabbf0053305677f9"> 1722</a></span><span class="preprocessor">#define VTX_Z_VTX8_ADDR      0x256U</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac655a28e324ff3cff9ed456a15622f54"> 1723</a></span><span class="preprocessor">#define VTX_Z_VTX8_DEFAULT   0x00U</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span> </div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a14ccd1b686f828febef2d9968db2a31e"> 1725</a></span><span class="preprocessor">#define VS_LOW_2_VTX_Z_VTX8_ADDR     0x256U </span><span class="comment">// VS low period in terms of PCLK cycles (b... </span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a321cccc647b5a68b1b4b70f41856b87a"> 1726</a></span><span class="preprocessor">#define VS_LOW_2_VTX_Z_VTX8_MASK     0xFFU</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1e67d7a0d0ac3a06ef13fbcfe4080eff"> 1727</a></span><span class="preprocessor">#define VS_LOW_2_VTX_Z_VTX8_POS      0U</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span> </div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7e5f3307a5951d4331b0dbccdd479901"> 1729</a></span><span class="preprocessor">#define VTX_Z_VTX9_ADDR      0x257U</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9a82c696302cff6257c5d5de3f612339"> 1730</a></span><span class="preprocessor">#define VTX_Z_VTX9_DEFAULT   0x00U</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span> </div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aafbd4cf8e370a84962b3d7f64376042d"> 1732</a></span><span class="preprocessor">#define VS_LOW_1_VTX_Z_VTX9_ADDR     0x257U </span><span class="comment">// VS low period in terms of PCLK cycles (b... </span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a14692ab39d9e172f1e809a28ce7a6d38"> 1733</a></span><span class="preprocessor">#define VS_LOW_1_VTX_Z_VTX9_MASK     0xFFU</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8ba9a01254a2fc5823bef5e3f17b5a45"> 1734</a></span><span class="preprocessor">#define VS_LOW_1_VTX_Z_VTX9_POS      0U</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span> </div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abcf32e50b22357a1fa0f3fc7ef31c9cf"> 1736</a></span><span class="preprocessor">#define VTX_Z_VTX10_ADDR         0x258U</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0f5597f90043a7f5e7a61b39deca3721"> 1737</a></span><span class="preprocessor">#define VTX_Z_VTX10_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span> </div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3299f0a2df97e289694d489646c09472"> 1739</a></span><span class="preprocessor">#define VS_LOW_0_VTX_Z_VTX10_ADDR    0x258U </span><span class="comment">// VS low period in terms of PCLK cycles (b... </span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9e7b6fe71c2d1f194fa81ab324d3d655"> 1740</a></span><span class="preprocessor">#define VS_LOW_0_VTX_Z_VTX10_MASK    0xFFU</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a30ef526de3d22d4089821e454d3b2497"> 1741</a></span><span class="preprocessor">#define VS_LOW_0_VTX_Z_VTX10_POS     0U</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span> </div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a78371e9122f35775c6cd792761308b6f"> 1743</a></span><span class="preprocessor">#define VTX_Z_VTX11_ADDR         0x259U</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae5fa1fea390d153bdc9b9b78ac43505a"> 1744</a></span><span class="preprocessor">#define VTX_Z_VTX11_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span> </div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab97e3ca5dabfda9f10da4d6dc5c4cefa"> 1746</a></span><span class="preprocessor">#define V2H_2_VTX_Z_VTX11_ADDR   0x259U </span><span class="comment">// VS edge to the rising edge of the first ... </span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3a02aefec8349b1202a2721548dcc1e9"> 1747</a></span><span class="preprocessor">#define V2H_2_VTX_Z_VTX11_MASK   0xFFU</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acf747307352f1cf71c55975b780d95de"> 1748</a></span><span class="preprocessor">#define V2H_2_VTX_Z_VTX11_POS    0U</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span> </div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adb744579d3958be4ac624f34f705126f"> 1750</a></span><span class="preprocessor">#define VTX_Z_VTX12_ADDR         0x25AU</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a62e6b1a9aa9754046024d52d26a0ff8e"> 1751</a></span><span class="preprocessor">#define VTX_Z_VTX12_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span> </div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a88e761e989d166a8500d45301fab1590"> 1753</a></span><span class="preprocessor">#define V2H_1_VTX_Z_VTX12_ADDR   0x25AU </span><span class="comment">// VS edge to the rising edge of the first ... </span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a842d3a879179afcec1f05b62d2980cbc"> 1754</a></span><span class="preprocessor">#define V2H_1_VTX_Z_VTX12_MASK   0xFFU</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a089dbad0601a2b57e66a1c7caf0f7bb3"> 1755</a></span><span class="preprocessor">#define V2H_1_VTX_Z_VTX12_POS    0U</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span> </div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a935b1910854c5fcc4c00fcb8c7e7b7ae"> 1757</a></span><span class="preprocessor">#define VTX_Z_VTX13_ADDR         0x25BU</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a67803714e038f54383c0f971be9f487b"> 1758</a></span><span class="preprocessor">#define VTX_Z_VTX13_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span> </div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a16f53672365f0aaa496f41c3b27bd0da"> 1760</a></span><span class="preprocessor">#define V2H_0_VTX_Z_VTX13_ADDR   0x25BU </span><span class="comment">// VS edge to the rising edge of the first ... </span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a69c12604de6a6f15b77b2670a54ef987"> 1761</a></span><span class="preprocessor">#define V2H_0_VTX_Z_VTX13_MASK   0xFFU</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa7aeca0802f207cc1bd70effe9aeec24"> 1762</a></span><span class="preprocessor">#define V2H_0_VTX_Z_VTX13_POS    0U</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span> </div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a65064c25b4ceaa98ad9f7ba323c263b1"> 1764</a></span><span class="preprocessor">#define VTX_Z_VTX14_ADDR         0x25CU</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a15ee7d2977bfbd45147767ee4fc8fbf2"> 1765</a></span><span class="preprocessor">#define VTX_Z_VTX14_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span> </div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a99c62f49a75eb689597d4080e73db63f"> 1767</a></span><span class="preprocessor">#define HS_HIGH_1_VTX_Z_VTX14_ADDR   0x25CU </span><span class="comment">// HS high period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0f9e3dba1742a16ab1d22d728bd02251"> 1768</a></span><span class="preprocessor">#define HS_HIGH_1_VTX_Z_VTX14_MASK   0xFFU</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2da931217bf3a033722a81213a108cfb"> 1769</a></span><span class="preprocessor">#define HS_HIGH_1_VTX_Z_VTX14_POS    0U</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span> </div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6f202f253987151314ec4b096ae01432"> 1771</a></span><span class="preprocessor">#define VTX_Z_VTX15_ADDR         0x25DU</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0c6f4fb816fe5d815bbfbc2ec6d89743"> 1772</a></span><span class="preprocessor">#define VTX_Z_VTX15_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span> </div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa6ce8e9714ea2074cdcc0206ab76c907"> 1774</a></span><span class="preprocessor">#define HS_HIGH_0_VTX_Z_VTX15_ADDR   0x25DU </span><span class="comment">// HS high period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9dfa5703229d4fd62bd11d89336d01fa"> 1775</a></span><span class="preprocessor">#define HS_HIGH_0_VTX_Z_VTX15_MASK   0xFFU</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa0ad7d8932add7b45c7bd428a1202de3"> 1776</a></span><span class="preprocessor">#define HS_HIGH_0_VTX_Z_VTX15_POS    0U</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span> </div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aab4096ef704402b013c48019b99dbbfa"> 1778</a></span><span class="preprocessor">#define VTX_Z_VTX16_ADDR         0x25EU</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2edc5afe7d80cc36402f2219e96a90d2"> 1779</a></span><span class="preprocessor">#define VTX_Z_VTX16_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span> </div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aecd6e173d019e5898c8bbe4a0131a730"> 1781</a></span><span class="preprocessor">#define HS_LOW_1_VTX_Z_VTX16_ADDR    0x25EU </span><span class="comment">// HS low period in terms of PCLK cycles (b... </span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a67d26df166f94038621719131edb8d44"> 1782</a></span><span class="preprocessor">#define HS_LOW_1_VTX_Z_VTX16_MASK    0xFFU</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2a38a604de42ba11561b63e6a4ca5a34"> 1783</a></span><span class="preprocessor">#define HS_LOW_1_VTX_Z_VTX16_POS     0U</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span> </div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa355b7e4972ef1b36bbe9228c42b10b4"> 1785</a></span><span class="preprocessor">#define VTX_Z_VTX17_ADDR         0x25FU</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9cd5270e38b276ee9af0a6a0998e84f4"> 1786</a></span><span class="preprocessor">#define VTX_Z_VTX17_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span> </div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae43b914e5b2d738f8ee6676b378ce584"> 1788</a></span><span class="preprocessor">#define HS_LOW_0_VTX_Z_VTX17_ADDR    0x25FU </span><span class="comment">// HS low period in terms of PCLK cycles (b... </span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a02e7cb4d9d115d4fa52256027edc2899"> 1789</a></span><span class="preprocessor">#define HS_LOW_0_VTX_Z_VTX17_MASK    0xFFU</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abdc557ebf5b3f2d1efc9057e0d3f989d"> 1790</a></span><span class="preprocessor">#define HS_LOW_0_VTX_Z_VTX17_POS     0U</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span> </div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acc449961851dd04afdf8f1f59895bb1f"> 1792</a></span><span class="preprocessor">#define VTX_Z_VTX18_ADDR         0x260U</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab0a0a10d60d568d43398c7c276626437"> 1793</a></span><span class="preprocessor">#define VTX_Z_VTX18_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span> </div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aace6ed9a70d7ad3e57f04b49406ed63c"> 1795</a></span><span class="preprocessor">#define HS_CNT_1_VTX_Z_VTX18_ADDR    0x260U </span><span class="comment">// HS pulses per frame (bits [15:8])  </span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3ca2f3e514bbd657591ab251e1875b45"> 1796</a></span><span class="preprocessor">#define HS_CNT_1_VTX_Z_VTX18_MASK    0xFFU</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a696aac37fb0528fe614f599036e56062"> 1797</a></span><span class="preprocessor">#define HS_CNT_1_VTX_Z_VTX18_POS     0U</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span> </div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2dd5cd96ddd13856f35e92b99f66695c"> 1799</a></span><span class="preprocessor">#define VTX_Z_VTX19_ADDR         0x261U</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acc4b7ece963e7204310bf98816ca0c5a"> 1800</a></span><span class="preprocessor">#define VTX_Z_VTX19_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span> </div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a03c8443831df73e9a1012ef438b9d4ba"> 1802</a></span><span class="preprocessor">#define HS_CNT_0_VTX_Z_VTX19_ADDR    0x261U </span><span class="comment">// HS pulses per frame (bits [7:0])  </span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a84d50484c149bb4e437c63f81482e549"> 1803</a></span><span class="preprocessor">#define HS_CNT_0_VTX_Z_VTX19_MASK    0xFFU</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a404b522cf7ad48f067671ceb6cb231d8"> 1804</a></span><span class="preprocessor">#define HS_CNT_0_VTX_Z_VTX19_POS     0U</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span> </div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3a964f823873866b266c1e536704f89b"> 1806</a></span><span class="preprocessor">#define VTX_Z_VTX20_ADDR         0x262U</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a898930dfd20a904db3a1d9194efa3332"> 1807</a></span><span class="preprocessor">#define VTX_Z_VTX20_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span> </div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5675db0e2535375963fa8b5a5d259a46"> 1809</a></span><span class="preprocessor">#define V2D_2_VTX_Z_VTX20_ADDR   0x262U </span><span class="comment">// VS edge to the rising edge of the first ... </span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1769d867ae459dd0fe04d341514274b6"> 1810</a></span><span class="preprocessor">#define V2D_2_VTX_Z_VTX20_MASK   0xFFU</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a442b35e3f11863795d19ce4839fb4c50"> 1811</a></span><span class="preprocessor">#define V2D_2_VTX_Z_VTX20_POS    0U</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span> </div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a45eab3c6e50a3463eddce675996eb945"> 1813</a></span><span class="preprocessor">#define VTX_Z_VTX21_ADDR         0x263U</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afe760078205180c676f5b72c57f6c427"> 1814</a></span><span class="preprocessor">#define VTX_Z_VTX21_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span> </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4fc38b098bf343296b5e9eacd39c3b2f"> 1816</a></span><span class="preprocessor">#define V2D_1_VTX_Z_VTX21_ADDR   0x263U </span><span class="comment">// VS edge to the rising edge of the first ... </span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a96ef8eb3329e2ba6d2e295b8cf2db037"> 1817</a></span><span class="preprocessor">#define V2D_1_VTX_Z_VTX21_MASK   0xFFU</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1d82933ba0079316593b98a09f7504d1"> 1818</a></span><span class="preprocessor">#define V2D_1_VTX_Z_VTX21_POS    0U</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span> </div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9a085f3aa9889d8f48eb549ac9705c69"> 1820</a></span><span class="preprocessor">#define VTX_Z_VTX22_ADDR         0x264U</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6384b217701ae0fdabce42225250b13b"> 1821</a></span><span class="preprocessor">#define VTX_Z_VTX22_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span> </div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a662f527269b296ef03601335a620047f"> 1823</a></span><span class="preprocessor">#define V2D_0_VTX_Z_VTX22_ADDR   0x264U </span><span class="comment">// VS edge to the rising edge of the first ... </span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a35801546e0816763e1b07ae972e950b7"> 1824</a></span><span class="preprocessor">#define V2D_0_VTX_Z_VTX22_MASK   0xFFU</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a94ec51a5fc94cd78b0b0344073454deb"> 1825</a></span><span class="preprocessor">#define V2D_0_VTX_Z_VTX22_POS    0U</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span> </div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1659dd3e112d59a693767024f9ee250b"> 1827</a></span><span class="preprocessor">#define VTX_Z_VTX23_ADDR         0x265U</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aad3cca060936d999b0106f3c1927a86a"> 1828</a></span><span class="preprocessor">#define VTX_Z_VTX23_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span> </div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a68d896555a63a66f431a7b6a9dbb130d"> 1830</a></span><span class="preprocessor">#define DE_HIGH_1_VTX_Z_VTX23_ADDR   0x265U </span><span class="comment">// DE high period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a893c64b9196e5a47b028a19e6a617c1c"> 1831</a></span><span class="preprocessor">#define DE_HIGH_1_VTX_Z_VTX23_MASK   0xFFU</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a87931e8bb8515a4b5939d3509c0c7a41"> 1832</a></span><span class="preprocessor">#define DE_HIGH_1_VTX_Z_VTX23_POS    0U</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span> </div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4bd51477dcbc17da5401483dc67150af"> 1834</a></span><span class="preprocessor">#define VTX_Z_VTX24_ADDR         0x266U</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa7781eade28345d9c80a7080b2859037"> 1835</a></span><span class="preprocessor">#define VTX_Z_VTX24_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span> </div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5d11e38979fe9882d9e911529972673b"> 1837</a></span><span class="preprocessor">#define DE_HIGH_0_VTX_Z_VTX24_ADDR   0x266U </span><span class="comment">// DE high period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5289c4afa9bb89346cd210cdbade01e6"> 1838</a></span><span class="preprocessor">#define DE_HIGH_0_VTX_Z_VTX24_MASK   0xFFU</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a85efe960f9c124e78fbd882cbd12dbe8"> 1839</a></span><span class="preprocessor">#define DE_HIGH_0_VTX_Z_VTX24_POS    0U</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span> </div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aebfb195a6e4b974593c20112d43856cc"> 1841</a></span><span class="preprocessor">#define VTX_Z_VTX25_ADDR         0x267U</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8062c26d666c17f475ff0deb406445cc"> 1842</a></span><span class="preprocessor">#define VTX_Z_VTX25_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span> </div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a88bdff14a363b6f478a5ac0f688e4ff9"> 1844</a></span><span class="preprocessor">#define DE_LOW_1_VTX_Z_VTX25_ADDR    0x267U </span><span class="comment">// DE low period in terms of PCLK cycles (b... </span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a44831784d28f875db5e54506e182df4c"> 1845</a></span><span class="preprocessor">#define DE_LOW_1_VTX_Z_VTX25_MASK    0xFFU</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9644c67bab04e8b55b1f3f26cc6800ee"> 1846</a></span><span class="preprocessor">#define DE_LOW_1_VTX_Z_VTX25_POS     0U</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span> </div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af677ad6606e725655740520e4d768f38"> 1848</a></span><span class="preprocessor">#define VTX_Z_VTX26_ADDR         0x268U</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa17d2f30ae907b412a70759739a73bde"> 1849</a></span><span class="preprocessor">#define VTX_Z_VTX26_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span> </div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af5e23b3581da0e373c89f9f6d769643e"> 1851</a></span><span class="preprocessor">#define DE_LOW_0_VTX_Z_VTX26_ADDR    0x268U </span><span class="comment">// DE low period in terms of PCLK cycles (b... </span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4e365aed99f9538f44e62fdfa5ab6432"> 1852</a></span><span class="preprocessor">#define DE_LOW_0_VTX_Z_VTX26_MASK    0xFFU</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a068007be6bd3435b13c5119cf4527492"> 1853</a></span><span class="preprocessor">#define DE_LOW_0_VTX_Z_VTX26_POS     0U</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span> </div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9102bafec02d0ef1e6fe0b6e49d432df"> 1855</a></span><span class="preprocessor">#define VTX_Z_VTX27_ADDR         0x269U</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab1d3ca210c3559076b8187b816a4e67b"> 1856</a></span><span class="preprocessor">#define VTX_Z_VTX27_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span> </div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a14ba17c42ffbcc5107b040d6f365f06b"> 1858</a></span><span class="preprocessor">#define DE_CNT_1_VTX_Z_VTX27_ADDR    0x269U </span><span class="comment">// Active lines per frame (DE pulses) (bits... </span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a818e56a946d3934b1bcaa40dedb10723"> 1859</a></span><span class="preprocessor">#define DE_CNT_1_VTX_Z_VTX27_MASK    0xFFU</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae4b483da41a433a09efc13f8f1a19dc2"> 1860</a></span><span class="preprocessor">#define DE_CNT_1_VTX_Z_VTX27_POS     0U</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span> </div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a144ad3d88acd1579a0e1f55105fdce4a"> 1862</a></span><span class="preprocessor">#define VTX_Z_VTX28_ADDR         0x26AU</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6f7edb9cbcfaf94c4b4920a6eb77cc0d"> 1863</a></span><span class="preprocessor">#define VTX_Z_VTX28_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span> </div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5b87a0acb72e6a95c6ac29bb085fa4ec"> 1865</a></span><span class="preprocessor">#define DE_CNT_0_VTX_Z_VTX28_ADDR    0x26AU </span><span class="comment">// Active lines per frame (DE pulses) (bits... </span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab3c948248a7567798460899f1e417a8e"> 1866</a></span><span class="preprocessor">#define DE_CNT_0_VTX_Z_VTX28_MASK    0xFFU</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd7421c35d8ae67a780db0da05a000fa"> 1867</a></span><span class="preprocessor">#define DE_CNT_0_VTX_Z_VTX28_POS     0U</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span> </div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5efc2851340be62411ad188a6561d40e"> 1869</a></span><span class="preprocessor">#define VTX_Z_VTX29_ADDR         0x26BU</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a021cb7b235e8ebe3b55ac45146cb9ee4"> 1870</a></span><span class="preprocessor">#define VTX_Z_VTX29_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span> </div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8d785dd7c7a1a07b05a21aef86f3dd38"> 1872</a></span><span class="preprocessor">#define PATGEN_MODE_VTX_Z_VTX29_ADDR     0x26BU </span><span class="comment">// Pattern-generator mode  </span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af55e6b0386550012c27ea963365e330f"> 1873</a></span><span class="preprocessor">#define PATGEN_MODE_VTX_Z_VTX29_MASK     0x03U</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaf9b17203d6b96225217b7c778078872"> 1874</a></span><span class="preprocessor">#define PATGEN_MODE_VTX_Z_VTX29_POS      0U</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span> </div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adc57bc5c620c3808d3bbb41a2e73931b"> 1876</a></span><span class="preprocessor">#define GRAD_MODE_VTX_Z_VTX29_ADDR   0x26BU </span><span class="comment">// Gradient pattern-generator mode  </span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a903f3ab4c837882838dd6b780a0377b5"> 1877</a></span><span class="preprocessor">#define GRAD_MODE_VTX_Z_VTX29_MASK   0x04U</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a14a8fdb5bbb5c92c1983994015bcb9ae"> 1878</a></span><span class="preprocessor">#define GRAD_MODE_VTX_Z_VTX29_POS    2U</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span> </div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a53c3ee922a0338453e4df9fc5d38c18e"> 1880</a></span><span class="preprocessor">#define VPRBS_FAIL_VTX_Z_VTX29_ADDR      0x26BU </span><span class="comment">// Video PRBS check pass/fail  </span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0efb8096bfb3f66614ad35c58afb59c8"> 1881</a></span><span class="preprocessor">#define VPRBS_FAIL_VTX_Z_VTX29_MASK      0x20U</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a79e4a08201932a78b23a0b2ae884a4f0"> 1882</a></span><span class="preprocessor">#define VPRBS_FAIL_VTX_Z_VTX29_POS       5U</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span> </div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac6ab583873eb5b096386d5e031be14b3"> 1884</a></span><span class="preprocessor">#define VID_PRBS_EN_VTX_Z_VTX29_ADDR     0x26BU </span><span class="comment">// Enable video PRBS generator  </span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a04871dc44d523186c87862d93f4364f1"> 1885</a></span><span class="preprocessor">#define VID_PRBS_EN_VTX_Z_VTX29_MASK     0x80U</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa36ca619a4c058d2a1cbe4021b186829"> 1886</a></span><span class="preprocessor">#define VID_PRBS_EN_VTX_Z_VTX29_POS      7U</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span> </div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aefcc9f8a05cc7ac17a0482db807f72ba"> 1888</a></span><span class="preprocessor">#define VTX_Z_VTX30_ADDR         0x26CU</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afcca81a6533c7b11f61ac7d7bdb31f74"> 1889</a></span><span class="preprocessor">#define VTX_Z_VTX30_DEFAULT      0x04U</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span> </div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abf73e928c6f621ba0bf6abb317cf7c14"> 1891</a></span><span class="preprocessor">#define GRAD_INC_VTX_Z_VTX30_ADDR    0x26CU </span><span class="comment">// Gradient mode increment amount (incremen... </span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac04dc1920c8b4f8ac0dac894721bc27b"> 1892</a></span><span class="preprocessor">#define GRAD_INC_VTX_Z_VTX30_MASK    0xFFU</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a967e0eeb7da1b272a9aa19b17836c59f"> 1893</a></span><span class="preprocessor">#define GRAD_INC_VTX_Z_VTX30_POS     0U</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span> </div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a98e095603f09377f98e0952e934b8897"> 1895</a></span><span class="preprocessor">#define VTX_Z_VTX31_ADDR         0x26DU</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0e5781d02dda934720a0ad037d23eff4"> 1896</a></span><span class="preprocessor">#define VTX_Z_VTX31_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span> </div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acb05864d7b4d8ea831f22888102644d1"> 1898</a></span><span class="preprocessor">#define CHKR_A_L_VTX_Z_VTX31_ADDR    0x26DU </span><span class="comment">// Checkerboard Mode Color A Low Byte  </span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac3500017eb270242cabdb9f0111b41af"> 1899</a></span><span class="preprocessor">#define CHKR_A_L_VTX_Z_VTX31_MASK    0xFFU</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a458017d275bce5c54af3ef4f015cb776"> 1900</a></span><span class="preprocessor">#define CHKR_A_L_VTX_Z_VTX31_POS     0U</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span> </div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa6f82d2c10211e558de59841843ef42f"> 1902</a></span><span class="preprocessor">#define VTX_Z_VTX32_ADDR         0x26EU</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3a4573491a57248b1238745a672882dd"> 1903</a></span><span class="preprocessor">#define VTX_Z_VTX32_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span> </div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af74ad40097e7acd710ad976bb8c38a77"> 1905</a></span><span class="preprocessor">#define CHKR_A_M_VTX_Z_VTX32_ADDR    0x26EU </span><span class="comment">// Checkerboard Mode Color A Middle Byte  </span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a99ef331225eaf994caf760aac509c815"> 1906</a></span><span class="preprocessor">#define CHKR_A_M_VTX_Z_VTX32_MASK    0xFFU</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac6a51525f9750acb2102fc237a23d161"> 1907</a></span><span class="preprocessor">#define CHKR_A_M_VTX_Z_VTX32_POS     0U</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span> </div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2a0b7ce35d68bfafff72ed79b37ad3dc"> 1909</a></span><span class="preprocessor">#define VTX_Z_VTX33_ADDR         0x26FU</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0b6e1bdb4d969ffe9c40d80d40d987e4"> 1910</a></span><span class="preprocessor">#define VTX_Z_VTX33_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span> </div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a80fe1e92339b808c0ab6d61f95a7abeb"> 1912</a></span><span class="preprocessor">#define CHKR_A_H_VTX_Z_VTX33_ADDR    0x26FU </span><span class="comment">// Checkerboard Mode Color A High Byte  </span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5c631d55d4956d414284695b3bc2dda0"> 1913</a></span><span class="preprocessor">#define CHKR_A_H_VTX_Z_VTX33_MASK    0xFFU</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8d6a07b928bb1c21db1b94c352f0caf3"> 1914</a></span><span class="preprocessor">#define CHKR_A_H_VTX_Z_VTX33_POS     0U</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span> </div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a00a72cf23753fb5d547b916a63dcd1fc"> 1916</a></span><span class="preprocessor">#define VTX_Z_VTX34_ADDR         0x270U</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a31d6503f6c4af3db34ae68132d79aedb"> 1917</a></span><span class="preprocessor">#define VTX_Z_VTX34_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span> </div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a098542354e14c1c92d254bd32ac06f7f"> 1919</a></span><span class="preprocessor">#define CHKR_B_L_VTX_Z_VTX34_ADDR    0x270U </span><span class="comment">// Checkerboard Mode Color B Low Byte  </span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adaf493eda53acf9eda850e28e1602956"> 1920</a></span><span class="preprocessor">#define CHKR_B_L_VTX_Z_VTX34_MASK    0xFFU</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7eb211aae48c925d4cdfe5e29fc69bdc"> 1921</a></span><span class="preprocessor">#define CHKR_B_L_VTX_Z_VTX34_POS     0U</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span> </div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae58ecc0c62c5abda9cc1953f073f85ad"> 1923</a></span><span class="preprocessor">#define VTX_Z_VTX35_ADDR         0x271U</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2f300addf84ad7fe2c4374b160f94fa7"> 1924</a></span><span class="preprocessor">#define VTX_Z_VTX35_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span> </div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a97f135e66a6b728cb5f8884b497cb9ea"> 1926</a></span><span class="preprocessor">#define CHKR_B_M_VTX_Z_VTX35_ADDR    0x271U </span><span class="comment">// Checkerboard Mode Color B Middle Byte  </span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af95d8107553cfed33b7dc56729f3b461"> 1927</a></span><span class="preprocessor">#define CHKR_B_M_VTX_Z_VTX35_MASK    0xFFU</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad09ca141675430989f6999f85872c8f4"> 1928</a></span><span class="preprocessor">#define CHKR_B_M_VTX_Z_VTX35_POS     0U</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span> </div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a854b9091deab4bf9b2249b0d98889564"> 1930</a></span><span class="preprocessor">#define VTX_Z_VTX36_ADDR         0x272U</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a28536b0a3f3487a613a2633dbdba8ecb"> 1931</a></span><span class="preprocessor">#define VTX_Z_VTX36_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span> </div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac346ae3d307953b119369235a6cbec99"> 1933</a></span><span class="preprocessor">#define CHKR_B_H_VTX_Z_VTX36_ADDR    0x272U </span><span class="comment">// Checkerboard Mode Color B High Byte  </span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a716e83df52fecc3f7d0dae6454138594"> 1934</a></span><span class="preprocessor">#define CHKR_B_H_VTX_Z_VTX36_MASK    0xFFU</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7ca8699305254482bdc92ffc37acf8a8"> 1935</a></span><span class="preprocessor">#define CHKR_B_H_VTX_Z_VTX36_POS     0U</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span> </div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3ce87beca836c605e7dcd543ee68489e"> 1937</a></span><span class="preprocessor">#define VTX_Z_VTX37_ADDR         0x273U</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7af0845a8c2794941acc43a930aca31e"> 1938</a></span><span class="preprocessor">#define VTX_Z_VTX37_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span> </div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7729267f87b6af86727e0c9b67dd0051"> 1940</a></span><span class="preprocessor">#define CHKR_RPT_A_VTX_Z_VTX37_ADDR      0x273U </span><span class="comment">// Checkerboard Mode Color A: Dimension of ... </span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aea91c570892e0b1915ad888869f4fa41"> 1941</a></span><span class="preprocessor">#define CHKR_RPT_A_VTX_Z_VTX37_MASK      0xFFU</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a696ff017391947a0abaa0f9449ed282e"> 1942</a></span><span class="preprocessor">#define CHKR_RPT_A_VTX_Z_VTX37_POS       0U</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span> </div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a47e8919e605172d606d1af0bbc89f618"> 1944</a></span><span class="preprocessor">#define VTX_Z_VTX38_ADDR         0x274U</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a91dbe76b2db1caa2d611ea0e873ae775"> 1945</a></span><span class="preprocessor">#define VTX_Z_VTX38_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span> </div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a070a455b6bdd2ab2ed84c2504984c068"> 1947</a></span><span class="preprocessor">#define CHKR_RPT_B_VTX_Z_VTX38_ADDR      0x274U </span><span class="comment">// Checkerboard Mode Color B: Dimension of ... </span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afc2c856271f18848709382980b54da4a"> 1948</a></span><span class="preprocessor">#define CHKR_RPT_B_VTX_Z_VTX38_MASK      0xFFU</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9be9bd3b367714cd5fbb5e4fd9e05cb9"> 1949</a></span><span class="preprocessor">#define CHKR_RPT_B_VTX_Z_VTX38_POS       0U</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span> </div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a32e1fe91934ad385188bc30907d27019"> 1951</a></span><span class="preprocessor">#define VTX_Z_VTX39_ADDR         0x275U</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a52fd5eaac6c68cd2c9a93adab207871e"> 1952</a></span><span class="preprocessor">#define VTX_Z_VTX39_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span> </div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a37b5c3510a6db344c5e0997e3256a11f"> 1954</a></span><span class="preprocessor">#define CHKR_ALT_VTX_Z_VTX39_ADDR    0x275U </span><span class="comment">// Checkerboard Mode Alternate Line Count: ... </span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a71ce91ac643138b13b23f44c1145f606"> 1955</a></span><span class="preprocessor">#define CHKR_ALT_VTX_Z_VTX39_MASK    0xFFU</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1c69a6b633e3dc38553398004d149518"> 1956</a></span><span class="preprocessor">#define CHKR_ALT_VTX_Z_VTX39_POS     0U</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span> </div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aba451efc72fe07bb0974e1c69ae9c8fe"> 1958</a></span><span class="preprocessor">#define VTX_Z_VTX40_ADDR         0x276U</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8b641dcd1aad80f23642cc846fc7c46b"> 1959</a></span><span class="preprocessor">#define VTX_Z_VTX40_DEFAULT      0x18U</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span> </div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a48b469f9e09d39283dc598e5bb884411"> 1961</a></span><span class="preprocessor">#define CROSSHS_VTX_Z_VTX40_ADDR     0x276U </span><span class="comment">// Map selected internal signal to HS  </span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acb1acb17f004e17e4a1ed8a45aeadcde"> 1962</a></span><span class="preprocessor">#define CROSSHS_VTX_Z_VTX40_MASK     0x1FU</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abe6562d7abfab57482442c52d75486d0"> 1963</a></span><span class="preprocessor">#define CROSSHS_VTX_Z_VTX40_POS      0U</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span> </div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afe49954529f6f4f5710e93f555d154b6"> 1965</a></span><span class="preprocessor">#define CROSSHS_F_VTX_Z_VTX40_ADDR   0x276U </span><span class="comment">// Force HS to 0. Applied before inversion ... </span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9815412e93af04e2ea29c57808aa3c2d"> 1966</a></span><span class="preprocessor">#define CROSSHS_F_VTX_Z_VTX40_MASK   0x20U</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aab3d46fbcc4a83d42647f512b0e12f31"> 1967</a></span><span class="preprocessor">#define CROSSHS_F_VTX_Z_VTX40_POS    5U</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span> </div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac45b82bbbc46fcfb33b473dd8c231644"> 1969</a></span><span class="preprocessor">#define CROSSHS_I_VTX_Z_VTX40_ADDR   0x276U </span><span class="comment">// Invert outgoing HS  </span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a72c871fe08a7e221c598c7031eba4e7f"> 1970</a></span><span class="preprocessor">#define CROSSHS_I_VTX_Z_VTX40_MASK   0x40U</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a503f05a5a209a6dd2f3a8954c93603f1"> 1971</a></span><span class="preprocessor">#define CROSSHS_I_VTX_Z_VTX40_POS    6U</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span> </div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeaa73b45b1402efe7328fed7f0e23b83"> 1973</a></span><span class="preprocessor">#define VTX_Z_VTX41_ADDR         0x277U</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9e1423c1a07759233e52ef2911a212d4"> 1974</a></span><span class="preprocessor">#define VTX_Z_VTX41_DEFAULT      0x19U</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span> </div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6ba71d0266d5e4bab893ca96b95e5565"> 1976</a></span><span class="preprocessor">#define CROSSVS_VTX_Z_VTX41_ADDR     0x277U </span><span class="comment">// Map selected internal signal to VS  </span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a510528a8fcb10365d45ba6e48aa0e650"> 1977</a></span><span class="preprocessor">#define CROSSVS_VTX_Z_VTX41_MASK     0x1FU</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9a698f9a327b395ce7338f2b2c0869e1"> 1978</a></span><span class="preprocessor">#define CROSSVS_VTX_Z_VTX41_POS      0U</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span> </div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af02175fb164c934861a16fa598ef4323"> 1980</a></span><span class="preprocessor">#define CROSSVS_F_VTX_Z_VTX41_ADDR   0x277U </span><span class="comment">// Force VS to 0. Applied before inversion ... </span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3da4e4f45ea54934143daf8c25db6719"> 1981</a></span><span class="preprocessor">#define CROSSVS_F_VTX_Z_VTX41_MASK   0x20U</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af910e4c6f6c77ae4277882e35e2a0ecd"> 1982</a></span><span class="preprocessor">#define CROSSVS_F_VTX_Z_VTX41_POS    5U</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span> </div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae07dfb5be05734c3fe3616078df81c68"> 1984</a></span><span class="preprocessor">#define CROSSVS_I_VTX_Z_VTX41_ADDR   0x277U </span><span class="comment">// Invert outgoing VS  </span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0d811e92d19afe710c047d8dcc06b44b"> 1985</a></span><span class="preprocessor">#define CROSSVS_I_VTX_Z_VTX41_MASK   0x40U</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9fa60a1d0498e8d7db5c68d8b9579551"> 1986</a></span><span class="preprocessor">#define CROSSVS_I_VTX_Z_VTX41_POS    6U</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span> </div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad3382763fc079edd7e028f0fea193ba8"> 1988</a></span><span class="preprocessor">#define VTX_Z_VTX42_ADDR         0x278U</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1d1b8f60d5c62efd7fb4aece69a23a5f"> 1989</a></span><span class="preprocessor">#define VTX_Z_VTX42_DEFAULT      0x1AU</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span> </div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac71db8c311e698ce1620836a32a2ecf8"> 1991</a></span><span class="preprocessor">#define CROSSDE_VTX_Z_VTX42_ADDR     0x278U </span><span class="comment">// Map selected internal signal to DE  </span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a21a0ccb47b84cfbbdbc8e7973c77af04"> 1992</a></span><span class="preprocessor">#define CROSSDE_VTX_Z_VTX42_MASK     0x1FU</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0e28ef73b55c128be0dd199a4ef40a88"> 1993</a></span><span class="preprocessor">#define CROSSDE_VTX_Z_VTX42_POS      0U</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span> </div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a69c2df4ee60f4b8c177c4da01b4c9b4d"> 1995</a></span><span class="preprocessor">#define CROSSDE_F_VTX_Z_VTX42_ADDR   0x278U </span><span class="comment">// Force DE to 0. Applied before inversion ... </span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae96086bbf26902a60476d2222a16e238"> 1996</a></span><span class="preprocessor">#define CROSSDE_F_VTX_Z_VTX42_MASK   0x20U</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adee36ffbafc1270fff29342b04181bca"> 1997</a></span><span class="preprocessor">#define CROSSDE_F_VTX_Z_VTX42_POS    5U</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span> </div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8df52a8084eba2e4a1b1568ea8084603"> 1999</a></span><span class="preprocessor">#define CROSSDE_I_VTX_Z_VTX42_ADDR   0x278U </span><span class="comment">// Invert outgoing DE  </span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a889391febcdf1b577b460d61722806a2"> 2000</a></span><span class="preprocessor">#define CROSSDE_I_VTX_Z_VTX42_MASK   0x40U</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5b773a9beb32edc94c964c2c9fa87cd7"> 2001</a></span><span class="preprocessor">#define CROSSDE_I_VTX_Z_VTX42_POS    6U</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span> </div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9b50bc1aaef63cfa1e07254ef5422b1a"> 2003</a></span><span class="preprocessor">#define GPIO0_0_GPIO_A_ADDR      0x2BEU</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2b227c85cc4ef62a341359e6e0473698"> 2004</a></span><span class="preprocessor">#define GPIO0_0_GPIO_A_DEFAULT   0x99U</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span> </div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa6b4c61fce666f20695d257cfdfe29dc"> 2006</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO0_0_GPIO_A_ADDR     0x2BEU </span><span class="comment">// Disable GPIO output driver  </span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a11b38c0a1cd82b0cd7fd1e541ad788b3"> 2007</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO0_0_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a55c3579096286a894962533aa2816a5f"> 2008</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO0_0_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span> </div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac8795f8e8ce895f9741ab6b5f25c865e"> 2010</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO0_0_GPIO_A_ADDR   0x2BEU </span><span class="comment">// GPIO Tx source control  </span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af012c08962bb44cc30088d6c96e19ebe"> 2011</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO0_0_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acccfc5346e66ad15e99334cc967d587b"> 2012</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO0_0_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span> </div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a124014dcd6045726dd98be308ff13653"> 2014</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO0_0_GPIO_A_ADDR   0x2BEU </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a26bb7e806fad98790c83878ee9e8f13d"> 2015</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO0_0_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a734b73f5f9b09835a5b59464a16bc3aa"> 2016</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO0_0_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span> </div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a74afb3e57304292220114324ca1a5a9f"> 2018</a></span><span class="preprocessor">#define GPIO_IN_GPIO0_0_GPIO_A_ADDR      0x2BEU </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a952bd642b751ecc9f7e75725ae99f459"> 2019</a></span><span class="preprocessor">#define GPIO_IN_GPIO0_0_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af9cf6131fc7493598b724db6f6922720"> 2020</a></span><span class="preprocessor">#define GPIO_IN_GPIO0_0_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span> </div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa09e4517b351e446396d435c6e061524"> 2022</a></span><span class="preprocessor">#define GPIO_OUT_GPIO0_0_GPIO_A_ADDR     0x2BEU </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3663026c97178cb6f511227b8865ff52"> 2023</a></span><span class="preprocessor">#define GPIO_OUT_GPIO0_0_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3d9e73a511b5161127f06836c442c3fe"> 2024</a></span><span class="preprocessor">#define GPIO_OUT_GPIO0_0_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span> </div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a381c342149e22da7de016f44803a2392"> 2026</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO0_0_GPIO_A_ADDR   0x2BEU </span><span class="comment">// Jitter minimization compensation enable  </span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7a13522009d478e21c64a16ae78098fd"> 2027</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO0_0_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac588a2d4c96d9339acf7c12ac89a539c"> 2028</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO0_0_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span> </div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0c29f8ab6b2e880a37e7d0929eb71199"> 2030</a></span><span class="preprocessor">#define RES_CFG_GPIO0_0_GPIO_A_ADDR      0x2BEU </span><span class="comment">// Resistor pullup/pulldown strength  </span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae465d2d48ef30a2427f2909ffeb86975"> 2031</a></span><span class="preprocessor">#define RES_CFG_GPIO0_0_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae66368c195ca95953db7454cf16f6761"> 2032</a></span><span class="preprocessor">#define RES_CFG_GPIO0_0_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span> </div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a15347b94a3ff974957f68a0a7fe7c3d8"> 2034</a></span><span class="preprocessor">#define GPIO0_0_GPIO_B_ADDR      0x2BFU</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8a4372930555b9cd1834ab4cc541055e"> 2035</a></span><span class="preprocessor">#define GPIO0_0_GPIO_B_DEFAULT   0xA0U</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span> </div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6ee903e809092fec03b00249e669ecc6"> 2037</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO0_0_GPIO_B_ADDR   0x2BFU </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0a9c834824c4476c01bb5c689d9f7cd0"> 2038</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO0_0_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8ffc8f1fa655f382b52c025380551f6a"> 2039</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO0_0_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span> </div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a03dc872ccd7284e735cb7efd9bc7b487"> 2041</a></span><span class="preprocessor">#define OUT_TYPE_GPIO0_0_GPIO_B_ADDR     0x2BFU </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7f1eb4436f41e62a10abefc2e81da76d"> 2042</a></span><span class="preprocessor">#define OUT_TYPE_GPIO0_0_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad3c7282920047202e1a4c08ecd098f80"> 2043</a></span><span class="preprocessor">#define OUT_TYPE_GPIO0_0_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span> </div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6be0be1c23ee87bb16670ed6bf5ad52c"> 2045</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO0_0_GPIO_B_ADDR    0x2BFU </span><span class="comment">// Buffer pullup/pulldown configuration  </span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab29d00f52f4a3f7be8e6c1376008e651"> 2046</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO0_0_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa4523c7b89276a0de2b1d40d928f9029"> 2047</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO0_0_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span> </div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8168b6afdd3cc0c72ea0fa801272d4de"> 2049</a></span><span class="preprocessor">#define GPIO0_0_GPIO_C_ADDR      0x2C0U</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad84eee0e05d55d475e238f845e7249a1"> 2050</a></span><span class="preprocessor">#define GPIO0_0_GPIO_C_DEFAULT   0x40U</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span> </div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac702c570c32ba082d8209dceb28ef59c"> 2052</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO0_0_GPIO_C_ADDR   0x2C0U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a45d4adc84d84c2e7601547cb73512190"> 2053</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO0_0_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a59be2f5af85404e6c68d09bb8a2a88c1"> 2054</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO0_0_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span> </div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5c823dfa53db2fdd6e2dc43d289a0ac9"> 2056</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO0_0_GPIO_C_ADDR      0x2C0U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab5af2df3073f7c54b7d2d96f5bd80f59"> 2057</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO0_0_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a99877270fe6d11e434f3b061458c778b"> 2058</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO0_0_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span> </div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a90d234ed421140a11efbef8ac145eb15"> 2060</a></span><span class="preprocessor">#define GPIO1_1_GPIO_A_ADDR      0x2C1U</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae1469bd5dbae24e9a01eda2a7f949885"> 2061</a></span><span class="preprocessor">#define GPIO1_1_GPIO_A_DEFAULT   0x81U</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span> </div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a67f627fbc876b184a6597d0628c57938"> 2063</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO1_1_GPIO_A_ADDR     0x2C1U </span><span class="comment">// Disable GPIO output driver  </span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a128173e96f9af25a95ab2aa011ace630"> 2064</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO1_1_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a98ae66d0f1344f32a6ed64e474f76cb3"> 2065</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO1_1_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span> </div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a87369fe572fe57222a73a61772e85a10"> 2067</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO1_1_GPIO_A_ADDR   0x2C1U </span><span class="comment">// GPIO Tx source control  </span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a21048066001979bb1234f00aebb6996b"> 2068</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO1_1_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aedde601155ae2117e6decacdc1491b9e"> 2069</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO1_1_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span> </div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a67d4d73db09c1eca305bc4e4f91d40d1"> 2071</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO1_1_GPIO_A_ADDR   0x2C1U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af57667281a1fa0630c18f329b2d703ef"> 2072</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO1_1_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a36544d621522eee26ebe79d66eb9cc42"> 2073</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO1_1_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span> </div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a61f72f4e28a1cbd7a66a6ffd386f7590"> 2075</a></span><span class="preprocessor">#define GPIO_IN_GPIO1_1_GPIO_A_ADDR      0x2C1U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a629c95c919778a43c8c2df64c7bf0675"> 2076</a></span><span class="preprocessor">#define GPIO_IN_GPIO1_1_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab64132480d1f38eb0c7e2c931e853615"> 2077</a></span><span class="preprocessor">#define GPIO_IN_GPIO1_1_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span> </div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a451773fda50ecacdbc7addcdc1c14435"> 2079</a></span><span class="preprocessor">#define GPIO_OUT_GPIO1_1_GPIO_A_ADDR     0x2C1U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aae3b7a057cf0623500cde0531b7b8631"> 2080</a></span><span class="preprocessor">#define GPIO_OUT_GPIO1_1_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a026b8fe1a60e337cb791a2b0f09d15c2"> 2081</a></span><span class="preprocessor">#define GPIO_OUT_GPIO1_1_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span> </div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a46973d4d15a28009cc550bcff1528f52"> 2083</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO1_1_GPIO_A_ADDR   0x2C1U </span><span class="comment">// Jitter minimization compensation enable  </span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a808a6c6872e05a32e7194c8773890c7a"> 2084</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO1_1_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3d90f74c6cc502257811895f7bcf4188"> 2085</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO1_1_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span> </div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a88a2d424db674d0fc679663971aa866a"> 2087</a></span><span class="preprocessor">#define RES_CFG_GPIO1_1_GPIO_A_ADDR      0x2C1U </span><span class="comment">// Resistor Pullup/Pulldown Strength  </span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4b25a0f0dfafad12c69088b04e311bcb"> 2088</a></span><span class="preprocessor">#define RES_CFG_GPIO1_1_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9b6787f8d31056c4fbb96e6d9b330fe9"> 2089</a></span><span class="preprocessor">#define RES_CFG_GPIO1_1_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span> </div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a39bc7085910bfeb40879e98ff6acf7e0"> 2091</a></span><span class="preprocessor">#define GPIO1_1_GPIO_B_ADDR      0x2C2U</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a730220da8d7f9d2b2b8b4a7db8973eb0"> 2092</a></span><span class="preprocessor">#define GPIO1_1_GPIO_B_DEFAULT   0x21U</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span> </div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af8cb9f56eaa235991f32d7fb8164a8ab"> 2094</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO1_1_GPIO_B_ADDR   0x2C2U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a80768c4c98009e9c719bfbc12680a985"> 2095</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO1_1_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a64b0d07e461d8a3af1015c4ce96b10db"> 2096</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO1_1_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span> </div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a91d67bf49544d49be009acbd1b7a9044"> 2098</a></span><span class="preprocessor">#define OUT_TYPE_GPIO1_1_GPIO_B_ADDR     0x2C2U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adbdba55612d4f03e57e947068327022a"> 2099</a></span><span class="preprocessor">#define OUT_TYPE_GPIO1_1_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aecd284bff7741e7aab137f91ff885d99"> 2100</a></span><span class="preprocessor">#define OUT_TYPE_GPIO1_1_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span> </div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1e8fc568dd4a90790eac34aa1b5ac039"> 2102</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO1_1_GPIO_B_ADDR    0x2C2U </span><span class="comment">// Buffer pullup/pulldown configuration  </span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a39bc0ec11ed1ecd6f05cac2040b1de7f"> 2103</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO1_1_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9f874730a524ad0ddba0534aded55981"> 2104</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO1_1_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span> </div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aedceaf6877282d9eb5fdf4c2048667bd"> 2106</a></span><span class="preprocessor">#define GPIO1_1_GPIO_C_ADDR      0x2C3U</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a34097e6f76d7cce8470bc6d768040063"> 2107</a></span><span class="preprocessor">#define GPIO1_1_GPIO_C_DEFAULT   0x41U</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span> </div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7be09dffdab1fc4795fe39aded22e46c"> 2109</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO1_1_GPIO_C_ADDR   0x2C3U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae0e84ef488355ac76e848d3866efc4bd"> 2110</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO1_1_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1c72c4a867960fb3c86ccf7afb41ec6e"> 2111</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO1_1_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span> </div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#add65fb9aef56d09386eeabe6b0453a55"> 2113</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO1_1_GPIO_C_ADDR      0x2C3U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af63a62865563182b133685fa08a17c88"> 2114</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO1_1_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8ab559555e510eadc87ea077a718ccf6"> 2115</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO1_1_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span> </div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8942d299ea7ec6f8810eb612b29f97ed"> 2117</a></span><span class="preprocessor">#define GPIO2_2_GPIO_A_ADDR      0x2C4U</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a10aa46ff362def127c1d5cb242709614"> 2118</a></span><span class="preprocessor">#define GPIO2_2_GPIO_A_DEFAULT   0x99U</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span> </div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7724158fc390914df8e0a8b319324702"> 2120</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO2_2_GPIO_A_ADDR     0x2C4U </span><span class="comment">// Disable GPIO output driver  </span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7df85e8c5a4d623662b4f492f5a5be06"> 2121</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO2_2_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab52848cfec200dbf4e6f6d4383a1a9fd"> 2122</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO2_2_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span> </div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9580ec1b876883f9164d396a395fb41b"> 2124</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO2_2_GPIO_A_ADDR   0x2C4U </span><span class="comment">// GPIO Tx source control  </span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a938b09367546a7371ba73888fb02d041"> 2125</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO2_2_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a350b09b547548dea297fcf1a70b6b5f8"> 2126</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO2_2_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span> </div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1b6b814cffcaa8c47848b5975e39e387"> 2128</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO2_2_GPIO_A_ADDR   0x2C4U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3dd2224032a002f7c39e3da63ea72358"> 2129</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO2_2_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5758e989b2af744f362803aed2570f36"> 2130</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO2_2_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span> </div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a621b3efda58cf775f0191dd03bdb66d7"> 2132</a></span><span class="preprocessor">#define GPIO_IN_GPIO2_2_GPIO_A_ADDR      0x2C4U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8ca0a70a50539883261ca3c1123280a8"> 2133</a></span><span class="preprocessor">#define GPIO_IN_GPIO2_2_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab6d96a347a291148512060f2e5e32dbe"> 2134</a></span><span class="preprocessor">#define GPIO_IN_GPIO2_2_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span> </div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2afb2544c8cb5eb79d76867cede0d049"> 2136</a></span><span class="preprocessor">#define GPIO_OUT_GPIO2_2_GPIO_A_ADDR     0x2C4U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a805775484080f7df301e0f44257b5874"> 2137</a></span><span class="preprocessor">#define GPIO_OUT_GPIO2_2_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a50645fd2eba46a91b91a970d551ca519"> 2138</a></span><span class="preprocessor">#define GPIO_OUT_GPIO2_2_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span> </div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a26657da416e0aed4f4b4537bd5411fb1"> 2140</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO2_2_GPIO_A_ADDR   0x2C4U </span><span class="comment">// Jitter minimization compensation enable  </span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6c720bb097e480db926a3d62f11d5f3e"> 2141</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO2_2_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab4431114d6160a5f6a62115a00ebeca1"> 2142</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO2_2_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span> </div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3aba84b6bd0ae60ac310814bcabdb469"> 2144</a></span><span class="preprocessor">#define RES_CFG_GPIO2_2_GPIO_A_ADDR      0x2C4U </span><span class="comment">// Resistor pullup/pulldown strength  </span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a50117f9b07c661f1e33477ee432ce301"> 2145</a></span><span class="preprocessor">#define RES_CFG_GPIO2_2_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac5dfb1b5cdb415ef28ea421f32eca962"> 2146</a></span><span class="preprocessor">#define RES_CFG_GPIO2_2_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span> </div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6c3e2fb42fd20a39e255d43866160c13"> 2148</a></span><span class="preprocessor">#define GPIO2_2_GPIO_B_ADDR      0x2C5U</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a48860456163d620cc9f0cfa657f2fafd"> 2149</a></span><span class="preprocessor">#define GPIO2_2_GPIO_B_DEFAULT   0x22U</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span> </div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a75743c0e1c7d33bfc02ca81fccdb880e"> 2151</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO2_2_GPIO_B_ADDR   0x2C5U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0b3da30c840fd92e9d42689850c128c5"> 2152</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO2_2_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5ca5b3896d1c95ba7bdf068dcebfbe1e"> 2153</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO2_2_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span> </div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4824600bcc8b1200f156c8e537be1862"> 2155</a></span><span class="preprocessor">#define OUT_TYPE_GPIO2_2_GPIO_B_ADDR     0x2C5U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8132b2499ef89394c0fafc921a621eb3"> 2156</a></span><span class="preprocessor">#define OUT_TYPE_GPIO2_2_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a01a8c7a696b1e04e93879777a3f71f7e"> 2157</a></span><span class="preprocessor">#define OUT_TYPE_GPIO2_2_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span> </div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afff2de24f8a090c4f989f2f41e7e137b"> 2159</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO2_2_GPIO_B_ADDR    0x2C5U </span><span class="comment">// Buffer pullup/pulldown configuration  </span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af27908c2415d997356113459edfae299"> 2160</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO2_2_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7bee6c207f3894bcaa8afb7a995d300d"> 2161</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO2_2_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span> </div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9fbb6c63459f980ba9070a8d9afbfd6b"> 2163</a></span><span class="preprocessor">#define GPIO2_2_GPIO_C_ADDR      0x2C6U</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acf07580de11d619a2342858827e450be"> 2164</a></span><span class="preprocessor">#define GPIO2_2_GPIO_C_DEFAULT   0x42U</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span> </div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a829e632dfafae8fbaf1a572078a4eac4"> 2166</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO2_2_GPIO_C_ADDR   0x2C6U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa107e61b00ef6a5cba7c78d1a6b1a108"> 2167</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO2_2_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2b6692592e065cdc4d721be4fe83083c"> 2168</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO2_2_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span> </div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adf2b064e7d226178833ab97d9c74e548"> 2170</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO2_2_GPIO_C_ADDR      0x2C6U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab7507b32949b02d6224151ef2a18da1a"> 2171</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO2_2_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afd76b5c1053123f3d441a5218956112d"> 2172</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO2_2_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span> </div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a54720f7e465d91b17545b08adbd5b9e6"> 2174</a></span><span class="preprocessor">#define GPIO3_3_GPIO_A_ADDR      0x2C7U</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aea1b4d4c474a8719de543dd9c23a80eb"> 2175</a></span><span class="preprocessor">#define GPIO3_3_GPIO_A_DEFAULT   0x81U</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span> </div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a44e6b382ab8db127b2c5238014d1bd2b"> 2177</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO3_3_GPIO_A_ADDR     0x2C7U </span><span class="comment">// Disable GPIO output driver  </span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a88fe912a5a630561088cb51fb5eb115c"> 2178</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO3_3_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1f34148f1b3bd77d46be2bdba538f3b1"> 2179</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO3_3_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span> </div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab1ae22196c5ebd11c07211c04f0e0006"> 2181</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO3_3_GPIO_A_ADDR   0x2C7U </span><span class="comment">// GPIO Tx source control  </span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a64d004cab83f2c5dfd8a6a7b62a35e8c"> 2182</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO3_3_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1efe665b71ef35f9d944e53935a02807"> 2183</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO3_3_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span> </div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a12b585da3c4ea9ae9524207c3c250afa"> 2185</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO3_3_GPIO_A_ADDR   0x2C7U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abbc87a9b4617e3fa06d436f3e943fd79"> 2186</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO3_3_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1ec8a3340ca01d9b3089fc6577516a17"> 2187</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO3_3_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span> </div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a361812e52ad3a995df28e137d1bab9e1"> 2189</a></span><span class="preprocessor">#define GPIO_IN_GPIO3_3_GPIO_A_ADDR      0x2C7U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae4084052e53a4c7cc4e4e0b66a7c58f7"> 2190</a></span><span class="preprocessor">#define GPIO_IN_GPIO3_3_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4d5e9a80ae91eff58ecd303f16f6a603"> 2191</a></span><span class="preprocessor">#define GPIO_IN_GPIO3_3_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span> </div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a66244cc680b4787d64011febcb863a6a"> 2193</a></span><span class="preprocessor">#define GPIO_OUT_GPIO3_3_GPIO_A_ADDR     0x2C7U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a31ae54b8db79cbe59b3c0c2887330a24"> 2194</a></span><span class="preprocessor">#define GPIO_OUT_GPIO3_3_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a650af66f95e3052b01989925c4e17a35"> 2195</a></span><span class="preprocessor">#define GPIO_OUT_GPIO3_3_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span> </div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a31ee96376f92d67c6147309e0cc6e5e9"> 2197</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO3_3_GPIO_A_ADDR   0x2C7U </span><span class="comment">// Jitter minimization compensation enable  </span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9ae18cba88c5c5e8c586b5f4fb95df13"> 2198</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO3_3_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a117090cb23748519f069e5ff3c7baa5c"> 2199</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO3_3_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span> </div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa64825337341b2f408960a41dca23759"> 2201</a></span><span class="preprocessor">#define RES_CFG_GPIO3_3_GPIO_A_ADDR      0x2C7U </span><span class="comment">// Resistor pullup/pulldown strength  </span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a219e6a110dd5b3be383f03b8c8429aa5"> 2202</a></span><span class="preprocessor">#define RES_CFG_GPIO3_3_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acdbe40f84d2ed09b55c18e6bcdbfa2e3"> 2203</a></span><span class="preprocessor">#define RES_CFG_GPIO3_3_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span> </div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adbabffd783e349e7cd71cef398fda79b"> 2205</a></span><span class="preprocessor">#define GPIO3_3_GPIO_B_ADDR      0x2C8U</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7067c8e8c3842f84776f7ebcd8884bcf"> 2206</a></span><span class="preprocessor">#define GPIO3_3_GPIO_B_DEFAULT   0xA3U</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span> </div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3e0f75942213a7dc1ca14bcae6b0a093"> 2208</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO3_3_GPIO_B_ADDR   0x2C8U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a67d5082d12bb3451db436b7960a25827"> 2209</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO3_3_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3bc4a666bbb2c4825a6a001acd8f16e8"> 2210</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO3_3_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span> </div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a612a16d220150e7c569bdca488241377"> 2212</a></span><span class="preprocessor">#define OUT_TYPE_GPIO3_3_GPIO_B_ADDR     0x2C8U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1c8f69cabe6481cd90167b4d0d007bd4"> 2213</a></span><span class="preprocessor">#define OUT_TYPE_GPIO3_3_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a691fd27775189d0e0d39f1687b52a8c2"> 2214</a></span><span class="preprocessor">#define OUT_TYPE_GPIO3_3_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span> </div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a262349409fe13dfe265cdea693f03597"> 2216</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO3_3_GPIO_B_ADDR    0x2C8U </span><span class="comment">// Buffer pullup/pulldown configuration  </span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a80b804c7db5b9663c1dd9886a7879b10"> 2217</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO3_3_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a371c7fe4f3c2cd924b62be0888550a6e"> 2218</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO3_3_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span> </div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3b7f748ad2d758c56cf15bfad9ccdc79"> 2220</a></span><span class="preprocessor">#define GPIO3_3_GPIO_C_ADDR      0x2C9U</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0c7cab2beb9a17083b5197e788ef7f6d"> 2221</a></span><span class="preprocessor">#define GPIO3_3_GPIO_C_DEFAULT   0x43U</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span> </div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acc8525b3df32a0c5baf1020f20ee99ed"> 2223</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO3_3_GPIO_C_ADDR   0x2C9U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab7159e549133c4d0fd62999aff10818b"> 2224</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO3_3_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa401dd394d8c5b666730cc4ea7a9a0b6"> 2225</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO3_3_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span> </div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4404e18477e58728cba548b7daeea4e5"> 2227</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO3_3_GPIO_C_ADDR      0x2C9U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a09537c0489d7eee9dd6da9ca84ff591e"> 2228</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO3_3_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd173400a305c60e6b70e1947671f298"> 2229</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO3_3_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span> </div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a52016e0ac5d540ef4ccc0fa6d7c38f66"> 2231</a></span><span class="preprocessor">#define GPIO4_4_GPIO_A_ADDR      0x2CAU</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0e6634241063be01796ba36df6928e91"> 2232</a></span><span class="preprocessor">#define GPIO4_4_GPIO_A_DEFAULT   0x99U</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span> </div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a09804cda8f974e0fb512a6c77b4baaa6"> 2234</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO4_4_GPIO_A_ADDR     0x2CAU </span><span class="comment">// Disable GPIO output driver  </span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad63018232f4c457244bdc54989cc6110"> 2235</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO4_4_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a679a6fbb08afaeb3f6eb76fdc189b61d"> 2236</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO4_4_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span> </div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab78f380daf39c5b8b52209339810543c"> 2238</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO4_4_GPIO_A_ADDR   0x2CAU </span><span class="comment">// GPIO Tx source control  </span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae5bd02c1b4ce9b9e3a35139ff7248a59"> 2239</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO4_4_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6b19e6a36b31b9f20f43896ba75010b4"> 2240</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO4_4_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span> </div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4d37fc61adbcc0a98f3fedeea5b46223"> 2242</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO4_4_GPIO_A_ADDR   0x2CAU </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a293f678b7a06a1d8792c545bb8022d9a"> 2243</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO4_4_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2f573f7a98026d517140e4b5cadc72f5"> 2244</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO4_4_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span> </div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a759a3356ba2891704ef313a5b8256caa"> 2246</a></span><span class="preprocessor">#define GPIO_IN_GPIO4_4_GPIO_A_ADDR      0x2CAU </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab2e9d1c9f19993512877981c4f9243a3"> 2247</a></span><span class="preprocessor">#define GPIO_IN_GPIO4_4_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a536067e0e9e274ba3ab5d44d3ccd4f4d"> 2248</a></span><span class="preprocessor">#define GPIO_IN_GPIO4_4_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span> </div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a10c47be8b772176d27ac4f485f045df0"> 2250</a></span><span class="preprocessor">#define GPIO_OUT_GPIO4_4_GPIO_A_ADDR     0x2CAU </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a61f9524444c1ff3d541d5f545f232356"> 2251</a></span><span class="preprocessor">#define GPIO_OUT_GPIO4_4_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3b13344dcbcba41644f01847ffa4589e"> 2252</a></span><span class="preprocessor">#define GPIO_OUT_GPIO4_4_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span> </div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae20e42c41a3893a7d3094c47c9242080"> 2254</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO4_4_GPIO_A_ADDR   0x2CAU </span><span class="comment">// Jitter minimization compensation enable  </span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0f4cf70748f125ab8517f2bbb35de8e4"> 2255</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO4_4_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a010cfd83539ed567be8d6cb106a4cc05"> 2256</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO4_4_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span> </div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac3c9c9ebdeb3d4ac72bbf12d79cc49e6"> 2258</a></span><span class="preprocessor">#define RES_CFG_GPIO4_4_GPIO_A_ADDR      0x2CAU </span><span class="comment">// Resistor pullup/pulldown strength  </span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9e53cc7b343363a40e9d1e1ccec38d4f"> 2259</a></span><span class="preprocessor">#define RES_CFG_GPIO4_4_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6410fb766f818a179646f4745657eb5a"> 2260</a></span><span class="preprocessor">#define RES_CFG_GPIO4_4_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span> </div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7f661380b5510b5fdab685e89e7ff8ed"> 2262</a></span><span class="preprocessor">#define GPIO4_4_GPIO_B_ADDR      0x2CBU</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad4eeebc9d94cbc224da723b57140d077"> 2263</a></span><span class="preprocessor">#define GPIO4_4_GPIO_B_DEFAULT   0xA4U</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span> </div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a107ca0eef0a3a671befa6fd20b250e72"> 2265</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO4_4_GPIO_B_ADDR   0x2CBU </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a224dfbfec800e70e2c6d418e3ad77a27"> 2266</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO4_4_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5911a60d7730e952a9cabaae25c1239e"> 2267</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO4_4_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span> </div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aec60c155f8128139bc450f8e0b551ec7"> 2269</a></span><span class="preprocessor">#define OUT_TYPE_GPIO4_4_GPIO_B_ADDR     0x2CBU </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a68d1a44bd4584ef57b67ea483d16367f"> 2270</a></span><span class="preprocessor">#define OUT_TYPE_GPIO4_4_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ade60aa4eccd40aa80adf5a4435439ff5"> 2271</a></span><span class="preprocessor">#define OUT_TYPE_GPIO4_4_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span> </div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a39820f35a3358c1f97685a59e7786873"> 2273</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO4_4_GPIO_B_ADDR    0x2CBU </span><span class="comment">// Buffer pull up/down configuration  </span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac1ec3a33198e78ad65c33360e35c2b44"> 2274</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO4_4_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa73f2c9efbffe9851d6cd5bd56e04360"> 2275</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO4_4_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span> </div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab6101960e495c483d896224a32e9d425"> 2277</a></span><span class="preprocessor">#define GPIO4_4_GPIO_C_ADDR      0x2CCU</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a76e7572cb9f691f3cc87585fde928543"> 2278</a></span><span class="preprocessor">#define GPIO4_4_GPIO_C_DEFAULT   0x44U</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span> </div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1368b61c8f1a219b01e3aa7bc85546c6"> 2280</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO4_4_GPIO_C_ADDR   0x2CCU </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6c4579099e3fbb15c6ced70ad73c97bb"> 2281</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO4_4_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2cd2a89f85a04191324d9f1de1d7167b"> 2282</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO4_4_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span> </div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4ffcfea8bf0c652dc98628f82ce8bed7"> 2284</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO4_4_GPIO_C_ADDR      0x2CCU </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab7c865b7d62a57868e3738848d8d71be"> 2285</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO4_4_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3bb10e707d4817fc28c1b6b1ce84c3ea"> 2286</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO4_4_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span> </div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a77df975047d7b0e601176d138171a4d7"> 2288</a></span><span class="preprocessor">#define GPIO5_5_GPIO_A_ADDR      0x2CDU</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1c4f06da9c5acf6fe57f1ae996e7bbc8"> 2289</a></span><span class="preprocessor">#define GPIO5_5_GPIO_A_DEFAULT   0x81U</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span> </div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5177cc15b2f6938e95ac68979e2bfa73"> 2291</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO5_5_GPIO_A_ADDR     0x2CDU </span><span class="comment">// Disable GPIO output driver  </span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af6a125da47eb1c2e6b44a3ae986e18e1"> 2292</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO5_5_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aef147bd82ac2ea802645b1309202d994"> 2293</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO5_5_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span> </div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2bb192dbae2142ad08c9a029c8db8afa"> 2295</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO5_5_GPIO_A_ADDR   0x2CDU </span><span class="comment">// GPIO TX source control  </span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a46bd27eaa4721e93f391bf59afe5ebf5"> 2296</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO5_5_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6a3f78232f25554ac5a85effee03cac4"> 2297</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO5_5_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span> </div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6a401ffdcb6ceb6411991ce683174633"> 2299</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO5_5_GPIO_A_ADDR   0x2CDU </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7b03b4f7055e7c248e7004ab1fe65e1f"> 2300</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO5_5_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2acbe09752992f7c16800006133f52b4"> 2301</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO5_5_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span> </div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#add8d84b8cad1583169456893b5291c2d"> 2303</a></span><span class="preprocessor">#define GPIO_IN_GPIO5_5_GPIO_A_ADDR      0x2CDU </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a128e1977ed4615b60464d5c1a4f73ca1"> 2304</a></span><span class="preprocessor">#define GPIO_IN_GPIO5_5_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af03397a434d251bf3db5d81438acb819"> 2305</a></span><span class="preprocessor">#define GPIO_IN_GPIO5_5_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span> </div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa0e9dbfd16f21b8061382eac1fa7afc1"> 2307</a></span><span class="preprocessor">#define GPIO_OUT_GPIO5_5_GPIO_A_ADDR     0x2CDU </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa32afc36f938ac86a45b6b24680a545e"> 2308</a></span><span class="preprocessor">#define GPIO_OUT_GPIO5_5_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeea67ab2715803e36888ede3d8fd4e45"> 2309</a></span><span class="preprocessor">#define GPIO_OUT_GPIO5_5_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span> </div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2e15beb3650b8a302d09dd5c74b82666"> 2311</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO5_5_GPIO_A_ADDR   0x2CDU </span><span class="comment">// Jitter minimization compensation enable  </span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a351dc4dc932974b501026b1dc6640546"> 2312</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO5_5_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a49bdfc8a36b52db651cd02076186c690"> 2313</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO5_5_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span> </div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a249d50d75a6769d9571517ff9de9976d"> 2315</a></span><span class="preprocessor">#define RES_CFG_GPIO5_5_GPIO_A_ADDR      0x2CDU </span><span class="comment">// Resistor pull-up/pull-down strength  </span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a19dc2f9d68d6c268e799c28eac900914"> 2316</a></span><span class="preprocessor">#define RES_CFG_GPIO5_5_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0c922e261a05a4c901a94f60b7f6eba3"> 2317</a></span><span class="preprocessor">#define RES_CFG_GPIO5_5_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span> </div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a301e6fbc7223fcd2f021c29e643b6009"> 2319</a></span><span class="preprocessor">#define GPIO5_5_GPIO_B_ADDR      0x2CEU</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa1b7463d20d16f59365136dc442ef3c4"> 2320</a></span><span class="preprocessor">#define GPIO5_5_GPIO_B_DEFAULT   0xA5U</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span> </div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab81a77319e7bdfba841ae8f9af239615"> 2322</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO5_5_GPIO_B_ADDR   0x2CEU </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab995e33058940c66eab631f2247597c8"> 2323</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO5_5_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a22f5ce5a37fb3e38dab84a976ffe4747"> 2324</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO5_5_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span> </div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac68d465cffb73ffd775b6ac58803ec75"> 2326</a></span><span class="preprocessor">#define OUT_TYPE_GPIO5_5_GPIO_B_ADDR     0x2CEU </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7fb8211948b83cd5258fac2a38fddc1e"> 2327</a></span><span class="preprocessor">#define OUT_TYPE_GPIO5_5_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abbdb363cb5e789d4d0caf1963808530a"> 2328</a></span><span class="preprocessor">#define OUT_TYPE_GPIO5_5_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span> </div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#add9573b1205467ae371f2737790854bb"> 2330</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO5_5_GPIO_B_ADDR    0x2CEU </span><span class="comment">// Buffer pull up/down configuration  </span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a48df987532439c5e9a68c2d6639e0c55"> 2331</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO5_5_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8e4a8f712b9f3993991e715735c4f4f5"> 2332</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO5_5_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span> </div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6de1ad1dc7f3d2b6db4e0dabc7821679"> 2334</a></span><span class="preprocessor">#define GPIO5_5_GPIO_C_ADDR      0x2CFU</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adb2909bff95039f6e10ed4c433582df5"> 2335</a></span><span class="preprocessor">#define GPIO5_5_GPIO_C_DEFAULT   0x45U</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span> </div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adeb1bdefe587e3d99916b362c20ecf24"> 2337</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO5_5_GPIO_C_ADDR   0x2CFU </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acd9a204d7e6963bd64f1ee1ba792866e"> 2338</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO5_5_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adae3dd97372de52662add5be1f1f48c3"> 2339</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO5_5_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span> </div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a382b59a2ea1561d02a0dac49a320591e"> 2341</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO5_5_GPIO_C_ADDR      0x2CFU </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3b08b0cd3cd5e7e82baf27a454e9b037"> 2342</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO5_5_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2c6cef856d5cd69151c9eafd2c554afa"> 2343</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO5_5_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span> </div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad21cffe3c0747ad7b4b2713f4db6e861"> 2345</a></span><span class="preprocessor">#define GPIO6_6_GPIO_A_ADDR      0x2D0U</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad4f1d6962aac2ad32b9bfb6ffdda7956"> 2346</a></span><span class="preprocessor">#define GPIO6_6_GPIO_A_DEFAULT   0x99U</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span> </div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa726b02bad43d967510e10c13ae72209"> 2348</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO6_6_GPIO_A_ADDR     0x2D0U </span><span class="comment">// Disable GPIO output driver  </span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adcfb961c85d0cd728ab12a156e2d2087"> 2349</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO6_6_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a92013cffcccf702c82cfa0ca75c8edfb"> 2350</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO6_6_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span> </div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a65c4c389f3b7a508902e2fd118a2887a"> 2352</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO6_6_GPIO_A_ADDR   0x2D0U </span><span class="comment">// GPIO TX source control  </span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a893bc8d6bdaabe54826f45d2b5615ac4"> 2353</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO6_6_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acdf5e06fb703b0e0cd1f00ea0887473e"> 2354</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO6_6_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span> </div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac2db3d8f7aaf29c508f09d9de2221046"> 2356</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO6_6_GPIO_A_ADDR   0x2D0U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#add503e71822178e0d9f4fab40d66163c"> 2357</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO6_6_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae5ba68d7c43deadb0ac57a53c6404dc2"> 2358</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO6_6_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span> </div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ade13ff453acec74abc6b3e592548b1df"> 2360</a></span><span class="preprocessor">#define GPIO_IN_GPIO6_6_GPIO_A_ADDR      0x2D0U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4959cc5d6493ecdae0191100815b6ac3"> 2361</a></span><span class="preprocessor">#define GPIO_IN_GPIO6_6_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a34d15f86e08374bbd0dba48cc3a29e8f"> 2362</a></span><span class="preprocessor">#define GPIO_IN_GPIO6_6_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span> </div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa3a3919535f979278938a06b79c0dc04"> 2364</a></span><span class="preprocessor">#define GPIO_OUT_GPIO6_6_GPIO_A_ADDR     0x2D0U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8faaf37e8771743e2036f6c8959854be"> 2365</a></span><span class="preprocessor">#define GPIO_OUT_GPIO6_6_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6969d34d61d957c1b8081fb1fc7153b0"> 2366</a></span><span class="preprocessor">#define GPIO_OUT_GPIO6_6_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span> </div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4865bd8fa0eeca6c1e4fe2bfbde40af8"> 2368</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO6_6_GPIO_A_ADDR   0x2D0U </span><span class="comment">// Jitter minimization compensation enable  </span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a094b778ec4ee9ded40e742345a8cfecb"> 2369</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO6_6_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0d6880fd08edc047daaa2fcd1c2f958f"> 2370</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO6_6_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span> </div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af0bb44e2140f8e35c45aefe47215a15a"> 2372</a></span><span class="preprocessor">#define RES_CFG_GPIO6_6_GPIO_A_ADDR      0x2D0U </span><span class="comment">// Resistor pull-up/pull-down strength  </span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4bd04e58f48ccf20bd668e51836e1102"> 2373</a></span><span class="preprocessor">#define RES_CFG_GPIO6_6_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af28cdf44b2a0b44a8f531e29603cfd1c"> 2374</a></span><span class="preprocessor">#define RES_CFG_GPIO6_6_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span> </div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9e4e0c1c46d727fafefaa5f85096582a"> 2376</a></span><span class="preprocessor">#define GPIO6_6_GPIO_B_ADDR      0x2D1U</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad2f0e7d5f2b8f25fa5a160afafd79342"> 2377</a></span><span class="preprocessor">#define GPIO6_6_GPIO_B_DEFAULT   0xA6U</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span> </div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6ecbaf47be53e89eb223d489a3792f68"> 2379</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO6_6_GPIO_B_ADDR   0x2D1U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad00e88f92de2fb5af4d61fdbb05bc225"> 2380</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO6_6_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa2b2ceec2b64db95a4ffa8ca289ae95f"> 2381</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO6_6_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span> </div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac8766171e1b53f92a167b02b2320d3b0"> 2383</a></span><span class="preprocessor">#define OUT_TYPE_GPIO6_6_GPIO_B_ADDR     0x2D1U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a46b0f384ee19287159a81d9e66e46c9b"> 2384</a></span><span class="preprocessor">#define OUT_TYPE_GPIO6_6_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a46d58a3d52ed2a5952849ad327f28f36"> 2385</a></span><span class="preprocessor">#define OUT_TYPE_GPIO6_6_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span> </div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0fe177f65994fab11d0f01f233712e77"> 2387</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO6_6_GPIO_B_ADDR    0x2D1U </span><span class="comment">// Buffer pull up/down configuration  </span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afffd774c7c9edac483c950e7c176b10a"> 2388</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO6_6_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae5b4accf0307a248c5a7b64e4c215dae"> 2389</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO6_6_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span> </div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a80698183b7ede16b95d3c8fcdb652bca"> 2391</a></span><span class="preprocessor">#define GPIO6_6_GPIO_C_ADDR      0x2D2U</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abce449bb58871545a9ebbdf733390dc7"> 2392</a></span><span class="preprocessor">#define GPIO6_6_GPIO_C_DEFAULT   0x46U</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span> </div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a03a23391c31b84fe330a180b088d22b7"> 2394</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO6_6_GPIO_C_ADDR   0x2D2U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a523bf66db6a1e040caa1fad1beb42f74"> 2395</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO6_6_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9755b92e0c91a08134cc160809a731cf"> 2396</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO6_6_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span> </div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa74ee8b730395b542423255c009edaef"> 2398</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO6_6_GPIO_C_ADDR      0x2D2U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a088d8475897d32a3143aaff8de55d708"> 2399</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO6_6_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a78670335e1a6514bca85ba297e574dad"> 2400</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO6_6_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span> </div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afdb17e6c2f9e7099f0f56fd10d3f5a22"> 2402</a></span><span class="preprocessor">#define GPIO7_7_GPIO_A_ADDR      0x2D3U</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a527905db90c69bb21740af55624dd257"> 2403</a></span><span class="preprocessor">#define GPIO7_7_GPIO_A_DEFAULT   0x83U</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span> </div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afa709dd757d41de3106cb9aa7eef06db"> 2405</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO7_7_GPIO_A_ADDR     0x2D3U </span><span class="comment">// Disable GPIO output driver  </span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afb70831c7d63f4293f86880fec67350e"> 2406</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO7_7_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a16e1891712fc8c10f6841003c01df2fb"> 2407</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO7_7_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span> </div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afcedd19f899c311faec9b125a61c285d"> 2409</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO7_7_GPIO_A_ADDR   0x2D3U </span><span class="comment">// GPIO TX source control  </span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7be5c9b6c8958f62e1e5b8f1a818a6dd"> 2410</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO7_7_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2bd548a49f456ef5980878fa03deb3da"> 2411</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO7_7_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span> </div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2cb65e58d60c6304c03fa509a394b8a1"> 2413</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO7_7_GPIO_A_ADDR   0x2D3U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a00007f30aea0b5516787a377325180d7"> 2414</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO7_7_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8226bbaa168c9b230ffab4022e1aed79"> 2415</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO7_7_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span> </div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0933dcf0bf7acc9af747333b2279fcf2"> 2417</a></span><span class="preprocessor">#define GPIO_IN_GPIO7_7_GPIO_A_ADDR      0x2D3U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa03cfd7f498c63d602aa4e5022cab515"> 2418</a></span><span class="preprocessor">#define GPIO_IN_GPIO7_7_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a66a564306de103374c97f99c0cc192db"> 2419</a></span><span class="preprocessor">#define GPIO_IN_GPIO7_7_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span> </div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abdd177ef6ccb0c730dc392f6ea79e4b0"> 2421</a></span><span class="preprocessor">#define GPIO_OUT_GPIO7_7_GPIO_A_ADDR     0x2D3U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa353d950d798398c7bf4280930cac081"> 2422</a></span><span class="preprocessor">#define GPIO_OUT_GPIO7_7_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a817967fb302ebe1d78dce3440e8b5a21"> 2423</a></span><span class="preprocessor">#define GPIO_OUT_GPIO7_7_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span> </div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afeddb5233ff8cab053929b904ceff0cb"> 2425</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO7_7_GPIO_A_ADDR   0x2D3U </span><span class="comment">// Jitter minimization compensation enable  </span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acc7939840f36b26692693415893be34a"> 2426</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO7_7_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acd3d65a9d70706bb7b81ef64ff2b4f91"> 2427</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO7_7_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span> </div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aca9106c9875743d2293f3f84e5a3f4f7"> 2429</a></span><span class="preprocessor">#define RES_CFG_GPIO7_7_GPIO_A_ADDR      0x2D3U </span><span class="comment">// Resistor pull-up/pull-down strength  </span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4968450f2c8514739287898aa1b6da64"> 2430</a></span><span class="preprocessor">#define RES_CFG_GPIO7_7_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aed1beaf726291c5e17690d3265aa241d"> 2431</a></span><span class="preprocessor">#define RES_CFG_GPIO7_7_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span> </div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a87d14de828afbf961269b90928a0a4f5"> 2433</a></span><span class="preprocessor">#define GPIO7_7_GPIO_B_ADDR      0x2D4U</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a286e7d79b234402125349074436c8cde"> 2434</a></span><span class="preprocessor">#define GPIO7_7_GPIO_B_DEFAULT   0xA7U</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span> </div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2d598f81648c8d57c9778c143d6fdbf2"> 2436</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO7_7_GPIO_B_ADDR   0x2D4U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad0f1852026f7f287ef155203b2401990"> 2437</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO7_7_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab645266b849885833127f9a9fe87d619"> 2438</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO7_7_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span> </div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4ab6fa63b3da78daf6c4732a8c37839e"> 2440</a></span><span class="preprocessor">#define OUT_TYPE_GPIO7_7_GPIO_B_ADDR     0x2D4U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad924512d776c91df13aeb818e860906a"> 2441</a></span><span class="preprocessor">#define OUT_TYPE_GPIO7_7_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ace1a457fc28692c8edb9f7331fb1f257"> 2442</a></span><span class="preprocessor">#define OUT_TYPE_GPIO7_7_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span> </div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7fee733eaa57eae20626dc4a9fe5ee1f"> 2444</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO7_7_GPIO_B_ADDR    0x2D4U </span><span class="comment">// Buffer pull up/down configuration  </span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a63b1bdcaa3c894933d00ac3b67e85eed"> 2445</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO7_7_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaed73fd3cecaf4741771eff71ccd9d91"> 2446</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO7_7_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span> </div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab1471976f6af8c237d00724253fbeacc"> 2448</a></span><span class="preprocessor">#define GPIO7_7_GPIO_C_ADDR      0x2D5U</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac2ceff043e84e3d649f7f2e4eb61c4e1"> 2449</a></span><span class="preprocessor">#define GPIO7_7_GPIO_C_DEFAULT   0x47U</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span> </div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a47776fabbb9b8d620eebb7fc3be0b68a"> 2451</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO7_7_GPIO_C_ADDR   0x2D5U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1583bf6ca4c1a9f1e8af1c22e4f4b6ef"> 2452</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO7_7_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acc8a140ce02dc2e381707cb3770f2a89"> 2453</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO7_7_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span> </div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3cd118132546bcd94dbf8072b1f49a24"> 2455</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO7_7_GPIO_C_ADDR      0x2D5U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afc4064fb6d830841a22963bda12a5d23"> 2456</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO7_7_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a076b7a8d476a89444e0991063db23228"> 2457</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO7_7_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span> </div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ade2e266a5e0e77591203d73f3c04656e"> 2459</a></span><span class="preprocessor">#define GPIO8_8_GPIO_A_ADDR      0x2D6U</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a59e74d8fc0883d4af9cd4e94b69f82e7"> 2460</a></span><span class="preprocessor">#define GPIO8_8_GPIO_A_DEFAULT   0x9CU</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span> </div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4a4b90aa43c4299e97585ab1ee20c685"> 2462</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO8_8_GPIO_A_ADDR     0x2D6U </span><span class="comment">// Disable GPIO output driver  </span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a963a5e03d1ed1b0c5937194c4829e456"> 2463</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO8_8_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9abf29d2fdc461e958a18b040da4fb79"> 2464</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO8_8_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span> </div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5a660a4caba03dd990d1422d3d0f920a"> 2466</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO8_8_GPIO_A_ADDR   0x2D6U </span><span class="comment">// GPIO TX source control  </span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab79055cbef27752b2c5dcd381d673d62"> 2467</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO8_8_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad3027e0eb373ca6b76ce1cd6785998b0"> 2468</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO8_8_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span> </div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a349c8308dc0c7cb969f34be68081f590"> 2470</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO8_8_GPIO_A_ADDR   0x2D6U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7836001922dd33337c721b0e5d189d37"> 2471</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO8_8_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae34659e656e1f03cdc4e55d562f10d78"> 2472</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO8_8_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span> </div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a568889bb38ea03bd92d8af002a20114e"> 2474</a></span><span class="preprocessor">#define GPIO_IN_GPIO8_8_GPIO_A_ADDR      0x2D6U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6973936757f225ec06685d4ffbbf494e"> 2475</a></span><span class="preprocessor">#define GPIO_IN_GPIO8_8_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7e1e465a776d4b87e3bbbc22c5c7e858"> 2476</a></span><span class="preprocessor">#define GPIO_IN_GPIO8_8_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span> </div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae0bf8ef76a905d4f47ba03f127371083"> 2478</a></span><span class="preprocessor">#define GPIO_OUT_GPIO8_8_GPIO_A_ADDR     0x2D6U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa9be8b162592cc00283d9f6eb3313870"> 2479</a></span><span class="preprocessor">#define GPIO_OUT_GPIO8_8_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a367244ebeefc86922d30ff91ccc8ad85"> 2480</a></span><span class="preprocessor">#define GPIO_OUT_GPIO8_8_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span> </div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9a6dfa8eee2525161373bc97ce37557f"> 2482</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO8_8_GPIO_A_ADDR   0x2D6U </span><span class="comment">// Jitter minimization compensation enable  </span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a82f67c3d031624d7bfb68ca93160a62c"> 2483</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO8_8_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9481e7f4e7ae33a00f75365032fe1fb7"> 2484</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO8_8_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span> </div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af23bf8a45a3663f81ee8c2bfd0ddec1f"> 2486</a></span><span class="preprocessor">#define RES_CFG_GPIO8_8_GPIO_A_ADDR      0x2D6U </span><span class="comment">// Resistor pull-up/pull-down strength  </span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a14c353209e35e37249014e653b90432b"> 2487</a></span><span class="preprocessor">#define RES_CFG_GPIO8_8_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a689f3715edc0fbebeacd6ae92114a480"> 2488</a></span><span class="preprocessor">#define RES_CFG_GPIO8_8_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span> </div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a79536ac35e73e8796a310ff38e63a418"> 2490</a></span><span class="preprocessor">#define GPIO8_8_GPIO_B_ADDR      0x2D7U</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aee2e93164c70c139b6b5507e20371904"> 2491</a></span><span class="preprocessor">#define GPIO8_8_GPIO_B_DEFAULT   0x28U</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span> </div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a73414d92e33f84450a383a85b3f68495"> 2493</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO8_8_GPIO_B_ADDR   0x2D7U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2346d1e6dc443c6e290751891279d497"> 2494</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO8_8_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0d9724a5556cde0afde266a908706a18"> 2495</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO8_8_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span> </div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a11e95a09b067e635981f27f491f553bf"> 2497</a></span><span class="preprocessor">#define OUT_TYPE_GPIO8_8_GPIO_B_ADDR     0x2D7U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aac7e424803ef19482c215d24aba865c0"> 2498</a></span><span class="preprocessor">#define OUT_TYPE_GPIO8_8_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1b3f68801a01ed97d77bc87f78ab6f2d"> 2499</a></span><span class="preprocessor">#define OUT_TYPE_GPIO8_8_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span> </div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8bfda52fa95bc0b9b4a0dea3d872bc0c"> 2501</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO8_8_GPIO_B_ADDR    0x2D7U </span><span class="comment">// Buffer pull up/down configuration  </span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6d2c97cf848c569d24aee5159795aff3"> 2502</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO8_8_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9f9a00c2542c1300673bb51e25b9fafd"> 2503</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO8_8_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span> </div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a081293b13f81a3bda770c0e9c239ebc0"> 2505</a></span><span class="preprocessor">#define GPIO8_8_GPIO_C_ADDR      0x2D8U</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab32df0b75b48ecee4fef8f87f208077b"> 2506</a></span><span class="preprocessor">#define GPIO8_8_GPIO_C_DEFAULT   0x48U</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span> </div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a384c429e90bcfa256eb5c69c009fdb47"> 2508</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO8_8_GPIO_C_ADDR   0x2D8U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0d85f4db1efab63cf32f42136bda0e2f"> 2509</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO8_8_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a586b0158b0e5e117be3aa6b4fb3c4135"> 2510</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO8_8_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span> </div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9b8db6c0dc3d644c37d8330d6c25dced"> 2512</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO8_8_GPIO_C_ADDR      0x2D8U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a24144f1c0a166d5592922eb397afadc8"> 2513</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO8_8_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a00c293a125382bc3f86356799323af2a"> 2514</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO8_8_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span> </div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adaa9a081905edd1d6eb766d5e02635a1"> 2516</a></span><span class="preprocessor">#define GPIO9_9_GPIO_A_ADDR      0x2D9U</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4786a5a69ce3200e5b854702d4ba3975"> 2517</a></span><span class="preprocessor">#define GPIO9_9_GPIO_A_DEFAULT   0x81U</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span> </div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5e88b2972385dd773676b92566ae9019"> 2519</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO9_9_GPIO_A_ADDR     0x2D9U </span><span class="comment">// Disable GPIO output driver  </span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abbf9872e95993ff918a559f16e1989e5"> 2520</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO9_9_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaae34a416edc79ecc8c00a1aaa5201a7"> 2521</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO9_9_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span> </div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a37c443b3211ad243f5483b80272800c4"> 2523</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO9_9_GPIO_A_ADDR   0x2D9U </span><span class="comment">// GPIO TX source control  </span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7f20c98565ab5886c878bd8230a9faeb"> 2524</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO9_9_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a429d721b7e93b0f290772bbb30ac4601"> 2525</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO9_9_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span> </div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1a343a0febe015c22d69a55d72a68ec8"> 2527</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO9_9_GPIO_A_ADDR   0x2D9U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4ec62c1e42713a9c778d20a841d87538"> 2528</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO9_9_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a58a1fbec069ee45041da41c98bddb876"> 2529</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO9_9_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span> </div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a382e8919542f0a20b13528e6ad9b492a"> 2531</a></span><span class="preprocessor">#define GPIO_IN_GPIO9_9_GPIO_A_ADDR      0x2D9U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2371717257e72068f89369faa33f2be0"> 2532</a></span><span class="preprocessor">#define GPIO_IN_GPIO9_9_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab66c8762ddd36ef0a314884dd9b1203f"> 2533</a></span><span class="preprocessor">#define GPIO_IN_GPIO9_9_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span> </div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a713ce585bfcc55b542a959c399e366f0"> 2535</a></span><span class="preprocessor">#define GPIO_OUT_GPIO9_9_GPIO_A_ADDR     0x2D9U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a81c0bf862224b0a6c02034f7c44d34dc"> 2536</a></span><span class="preprocessor">#define GPIO_OUT_GPIO9_9_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acddbe904ce1f56d460f755dd3c5b08be"> 2537</a></span><span class="preprocessor">#define GPIO_OUT_GPIO9_9_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span> </div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a54296db0bcedf8bce1d24d7d16b13980"> 2539</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO9_9_GPIO_A_ADDR   0x2D9U </span><span class="comment">// Jitter minimization compensation enable  </span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa2c172720b90c1f5ef506ae827534ccf"> 2540</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO9_9_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac8d66f32d61481cd6da097f700b11583"> 2541</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO9_9_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span> </div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aea5b244d67d08a3980c47a39248ece59"> 2543</a></span><span class="preprocessor">#define RES_CFG_GPIO9_9_GPIO_A_ADDR      0x2D9U </span><span class="comment">// Resistor pull-up/pull-down strength  </span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1be40057f146f8adc2edcefe547bdb64"> 2544</a></span><span class="preprocessor">#define RES_CFG_GPIO9_9_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae6b17c9f60a7dfee46eeea185767138b"> 2545</a></span><span class="preprocessor">#define RES_CFG_GPIO9_9_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span> </div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4bf6170ac1f44a0cc724670eede60dfa"> 2547</a></span><span class="preprocessor">#define GPIO9_9_GPIO_B_ADDR      0x2DAU</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a52a2f4d09edc0e4277a07e81f441023f"> 2548</a></span><span class="preprocessor">#define GPIO9_9_GPIO_B_DEFAULT   0xA9U</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span> </div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a27821a8d3af1b69758f19faef8c1d6f1"> 2550</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO9_9_GPIO_B_ADDR   0x2DAU </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a385f22be4338584d7669b87b6f8f1d8a"> 2551</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO9_9_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0b7034944ae831fa345bc54e156c8cfb"> 2552</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO9_9_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span> </div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd9dc1fa8dc9724eda6b95e3851cfc35"> 2554</a></span><span class="preprocessor">#define OUT_TYPE_GPIO9_9_GPIO_B_ADDR     0x2DAU </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac599ef61718bb68f70bb7ebf607c27d8"> 2555</a></span><span class="preprocessor">#define OUT_TYPE_GPIO9_9_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a76b7c6e52d3489e761beac07b1e86b69"> 2556</a></span><span class="preprocessor">#define OUT_TYPE_GPIO9_9_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span> </div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9fc2f9702af20412f3bb3accfd5c446a"> 2558</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO9_9_GPIO_B_ADDR    0x2DAU </span><span class="comment">// Buffer pull up/down configuration  </span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9aebc23536cca305e04b03ad62805944"> 2559</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO9_9_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7e9184c97ff2949c2b666c12c6fa8229"> 2560</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO9_9_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span> </div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af2615eeb5ab4dd8df212de0f785ad339"> 2562</a></span><span class="preprocessor">#define GPIO9_9_GPIO_C_ADDR      0x2DBU</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4645ce7784cc8119bf5a517d2e908ee0"> 2563</a></span><span class="preprocessor">#define GPIO9_9_GPIO_C_DEFAULT   0x49U</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span> </div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa33e57c9cea3e19e1a9628eb21186577"> 2565</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO9_9_GPIO_C_ADDR   0x2DBU </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa374d1c8427f9d78df1777f05d1576a0"> 2566</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO9_9_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a90ff48cc428e4f69704b2c6fcbe7de74"> 2567</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO9_9_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span> </div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af862142fc4121e8af1c7ae674c76c680"> 2569</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO9_9_GPIO_C_ADDR      0x2DBU </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeecb2eaa22403de49bbe5aa846a9604c"> 2570</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO9_9_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a339903e0b7fe77a836e7da7dbcc8f487"> 2571</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO9_9_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span> </div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a58ac073a0313c71a76b204fcb8af0b99"> 2573</a></span><span class="preprocessor">#define GPIO10_10_GPIO_A_ADDR        0x2DCU</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a844970ac5e20178610f33575703928e8"> 2574</a></span><span class="preprocessor">#define GPIO10_10_GPIO_A_DEFAULT     0x99U</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span> </div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4b199318a53172d6af6716b168abb767"> 2576</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO10_10_GPIO_A_ADDR   0x2DCU </span><span class="comment">// Disable GPIO output driver  </span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af95fd7830e0c62acfe32dc7c1a578b2c"> 2577</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO10_10_GPIO_A_MASK   0x01U</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a713454f4fe458046c1f4d65a120a4c13"> 2578</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO10_10_GPIO_A_POS    0U</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span> </div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa857143aa8d90fb4a049d998bc3225ba"> 2580</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO10_10_GPIO_A_ADDR     0x2DCU </span><span class="comment">// GPIO TX source control  </span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7138ce70a2fbed7226affcd0ec0afb88"> 2581</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO10_10_GPIO_A_MASK     0x02U</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4dc4c2a5adfaccbe1c58b8d68f7eff84"> 2582</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO10_10_GPIO_A_POS      1U</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span> </div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9344f2e350a84da28a479cbd9db4f90a"> 2584</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO10_10_GPIO_A_ADDR     0x2DCU </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7e8c975b174f2f0d34bc80a056d443ef"> 2585</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO10_10_GPIO_A_MASK     0x04U</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a89540c2e81cd3bdd262d1f7ed1be8570"> 2586</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO10_10_GPIO_A_POS      2U</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span> </div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a80e2cbbf9cc8394f4e7feedde20210e1"> 2588</a></span><span class="preprocessor">#define GPIO_IN_GPIO10_10_GPIO_A_ADDR    0x2DCU </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa8fc58f91382e72dc39c64095bb67de3"> 2589</a></span><span class="preprocessor">#define GPIO_IN_GPIO10_10_GPIO_A_MASK    0x08U</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a36679d5175806029a39f027e214a3c79"> 2590</a></span><span class="preprocessor">#define GPIO_IN_GPIO10_10_GPIO_A_POS     3U</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span> </div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af9c2dae82ad1fae807c0bdf1f50649af"> 2592</a></span><span class="preprocessor">#define GPIO_OUT_GPIO10_10_GPIO_A_ADDR   0x2DCU </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af1b0545cba4f57cfb51226607f6eaf7d"> 2593</a></span><span class="preprocessor">#define GPIO_OUT_GPIO10_10_GPIO_A_MASK   0x10U</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab371f7b3f185ac39d3c9481ea079816c"> 2594</a></span><span class="preprocessor">#define GPIO_OUT_GPIO10_10_GPIO_A_POS    4U</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span> </div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa8ad5350db0ff08e0d8499d5d7575edb"> 2596</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO10_10_GPIO_A_ADDR     0x2DCU </span><span class="comment">// Jitter minimization compensation enable  </span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5d6d4cf3101b16a16954940a87a26f0c"> 2597</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO10_10_GPIO_A_MASK     0x20U</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a94ede06112c9a18528fefd8f9ea647ba"> 2598</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO10_10_GPIO_A_POS      5U</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span> </div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a123c56b54a612f6d7b7139e6ecce26dc"> 2600</a></span><span class="preprocessor">#define RES_CFG_GPIO10_10_GPIO_A_ADDR    0x2DCU </span><span class="comment">// Resistor pull-up/pull-down strength  </span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a339ad5e03804acb70d66d80ae9e762ef"> 2601</a></span><span class="preprocessor">#define RES_CFG_GPIO10_10_GPIO_A_MASK    0x80U</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a262031343808af660071067f3ef7b480"> 2602</a></span><span class="preprocessor">#define RES_CFG_GPIO10_10_GPIO_A_POS     7U</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span> </div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8042f393ed406210977c46f8f17e19d7"> 2604</a></span><span class="preprocessor">#define GPIO10_10_GPIO_B_ADDR        0x2DDU</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a713fb3da7163016f82fb11815864d098"> 2605</a></span><span class="preprocessor">#define GPIO10_10_GPIO_B_DEFAULT     0x2AU</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span> </div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa920bea6a86f546c0af871b16ec8b98a"> 2607</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO10_10_GPIO_B_ADDR     0x2DDU </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa5f357ebf3dc86292e4391cdbb14f11e"> 2608</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO10_10_GPIO_B_MASK     0x1FU</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af3655b134a1b967239e85edb48144f8a"> 2609</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO10_10_GPIO_B_POS      0U</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span> </div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2f2576df805bba0c69956b0a1ff77471"> 2611</a></span><span class="preprocessor">#define OUT_TYPE_GPIO10_10_GPIO_B_ADDR   0x2DDU </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a103b817bff48a9097ffe85d9f2096bbc"> 2612</a></span><span class="preprocessor">#define OUT_TYPE_GPIO10_10_GPIO_B_MASK   0x20U</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4cb20d33d053b303e21546bb4e6a6647"> 2613</a></span><span class="preprocessor">#define OUT_TYPE_GPIO10_10_GPIO_B_POS    5U</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span> </div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a888093368deeadeb909436f6b5ab2af4"> 2615</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO10_10_GPIO_B_ADDR      0x2DDU </span><span class="comment">// Buffer pull up/down configuration  </span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac6f4ccdd2a016c638080c334016a16b1"> 2616</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO10_10_GPIO_B_MASK      0xC0U</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af70baf25836fa9b23db4da601b0937c9"> 2617</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO10_10_GPIO_B_POS       6U</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span> </div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab461adf45b336315caa3bde8a7bae329"> 2619</a></span><span class="preprocessor">#define GPIO10_10_GPIO_C_ADDR        0x2DEU</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af73d3d2507e3324cc8dd3de3dcfc89e1"> 2620</a></span><span class="preprocessor">#define GPIO10_10_GPIO_C_DEFAULT     0x4AU</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span> </div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad8fb163fa73549eb25b82d2b9fcd6a66"> 2622</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO10_10_GPIO_C_ADDR     0x2DEU </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a48af81e5fffd21c0d43dd6e927a698fe"> 2623</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO10_10_GPIO_C_MASK     0x1FU</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a05a05913549be3a1591a0fd6e0208e10"> 2624</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO10_10_GPIO_C_POS      0U</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span> </div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aad539f457322ebbed9b4678cc5aa588a"> 2626</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO10_10_GPIO_C_ADDR    0x2DEU </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4707e962da6ded95e2842869c76a4ca7"> 2627</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO10_10_GPIO_C_MASK    0x80U</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab9b85078400ff7fc4bb2e3ac0505e93d"> 2628</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO10_10_GPIO_C_POS     7U</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span> </div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a95e35595897eaa56fa1c515575d4b894"> 2630</a></span><span class="preprocessor">#define CMU_CMU2_ADDR        0x302U</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a436132d032bda34474dd456fc45de6c9"> 2631</a></span><span class="preprocessor">#define CMU_CMU2_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span> </div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac496d7083059e6b4379ed76da1740f1f"> 2633</a></span><span class="preprocessor">#define PFDDIV_RSHORT_CMU_CMU2_ADDR      0x302U </span><span class="comment">// PFDDIV regulator voltage control.  </span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a10bef6a58df08fca927554f040fd376e"> 2634</a></span><span class="preprocessor">#define PFDDIV_RSHORT_CMU_CMU2_MASK      0x70U</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa3ff1b4474165e9225806ccceea7679a"> 2635</a></span><span class="preprocessor">#define PFDDIV_RSHORT_CMU_CMU2_POS       4U</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span> </div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad8f74c6713379b8be7d8a248c05f3adf"> 2637</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_0_ADDR         0x308U</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a97772bc3426785250fa90102147684f3"> 2638</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_0_DEFAULT      0x64U</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span> </div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a75f4b9b4179eebb2c5c9fcfafa60b009"> 2640</a></span><span class="preprocessor">#define START_PORTB_FRONTTOP_FRONTTOP_0_ADDR     0x308U </span><span class="comment">// Enable CSI Port  </span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8a3f31839ab83ca9ed20b1b01cd91862"> 2641</a></span><span class="preprocessor">#define START_PORTB_FRONTTOP_FRONTTOP_0_MASK     0x20U</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a584e8f2d7a77b83d0fe18fcb64a1510a"> 2642</a></span><span class="preprocessor">#define START_PORTB_FRONTTOP_FRONTTOP_0_POS      5U</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span> </div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aec2fb13dbc8d0604b3fd87f90b7c76f0"> 2644</a></span><span class="preprocessor">#define ENABLE_LINE_INFO_FRONTTOP_FRONTTOP_0_ADDR    0x308U </span><span class="comment">// Enable sending line start info-frames  </span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ada2fb48dfbc78681d263e715ab8ec96a"> 2645</a></span><span class="preprocessor">#define ENABLE_LINE_INFO_FRONTTOP_FRONTTOP_0_MASK    0x40U</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa978a5b993265ea32bc8fcf7a724b6bc"> 2646</a></span><span class="preprocessor">#define ENABLE_LINE_INFO_FRONTTOP_FRONTTOP_0_POS     6U</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span> </div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a897395528f021ac18a12d51ec6581d70"> 2648</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_5_ADDR         0x30DU</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae145cbd88cb9d73e1b7d4b0d5f459fde"> 2649</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_5_DEFAULT      0xFFU</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span> </div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac6ef337beafb08a2451e56dd37ed076a"> 2651</a></span><span class="preprocessor">#define VC_SELZ_L_FRONTTOP_FRONTTOP_5_ADDR   0x30DU </span><span class="comment">// Virtual channel filter bits [7:0]. Each ... </span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1356f7497f78601f9ef7bc38c9e45b56"> 2652</a></span><span class="preprocessor">#define VC_SELZ_L_FRONTTOP_FRONTTOP_5_MASK   0xFFU</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1765550139b47344e89402ced5bfa20d"> 2653</a></span><span class="preprocessor">#define VC_SELZ_L_FRONTTOP_FRONTTOP_5_POS    0U</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span> </div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a93779e7f723b649b6b08dd90ac9a5d4a"> 2655</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_6_ADDR         0x30EU</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3ba74b6bef5e78a9ca2497ca41298e05"> 2656</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_6_DEFAULT      0xFFU</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span> </div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a426ebd4990fd590ce5c25a90ed7f0959"> 2658</a></span><span class="preprocessor">#define VC_SELZ_H_FRONTTOP_FRONTTOP_6_ADDR   0x30EU </span><span class="comment">// Virtual channel filter bits [15:8]. Each... </span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acc289b487889925bd2454c37a32b269e"> 2659</a></span><span class="preprocessor">#define VC_SELZ_H_FRONTTOP_FRONTTOP_6_MASK   0xFFU</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acf73c579981439c79a9f8c4c738a4d08"> 2660</a></span><span class="preprocessor">#define VC_SELZ_H_FRONTTOP_FRONTTOP_6_POS    0U</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span> </div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a57863705f066078d3a8748b20d811564"> 2662</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_9_ADDR         0x311U</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2d3fb99e9621154ca759a42de6ab88f7"> 2663</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_9_DEFAULT      0x40U</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span> </div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a947291e37b9b3b380139491028ce40ce"> 2665</a></span><span class="preprocessor">#define START_PORTBZ_FRONTTOP_FRONTTOP_9_ADDR    0x311U </span><span class="comment">// Start video pipe Z from CSI port  </span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a29f4fae8477cdf1d607ee63ad8ecfa72"> 2666</a></span><span class="preprocessor">#define START_PORTBZ_FRONTTOP_FRONTTOP_9_MASK    0x40U</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a39de172e91746b7fb4e2e27bc9cc28ef"> 2667</a></span><span class="preprocessor">#define START_PORTBZ_FRONTTOP_FRONTTOP_9_POS     6U</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span> </div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0700a6c38a9288a7390348079faf15de"> 2669</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_10_ADDR        0x312U</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab0a0ca24e68efa166d8d967c406a8bd0"> 2670</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_10_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span> </div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1106f4bcaf2e20e1e4faa12c2eeec460"> 2672</a></span><span class="preprocessor">#define BPP8DBLZ_FRONTTOP_FRONTTOP_10_ADDR   0x312U </span><span class="comment">// Send 8-bit pixels as 16-bit on video pip... </span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2cd1d5c62fbb7ec028065501343d0075"> 2673</a></span><span class="preprocessor">#define BPP8DBLZ_FRONTTOP_FRONTTOP_10_MASK   0x04U</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a700f4abf02ee091ba1d62b03de0017b9"> 2674</a></span><span class="preprocessor">#define BPP8DBLZ_FRONTTOP_FRONTTOP_10_POS    2U</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span> </div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a22c161d6c48a4a6108f9a6bb567f0973"> 2676</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_11_ADDR        0x313U</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeea4313a4aef67c77b527f87fd1062ef"> 2677</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_11_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span> </div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae126cae0e6c4be09d43b81eb7c855975"> 2679</a></span><span class="preprocessor">#define BPP10DBLZ_FRONTTOP_FRONTTOP_11_ADDR      0x313U </span><span class="comment">// Send 10-bit pixels as 20-bit on video pi... </span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acb1666ee52d361aa5df64c54af233c84"> 2680</a></span><span class="preprocessor">#define BPP10DBLZ_FRONTTOP_FRONTTOP_11_MASK      0x04U</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a37261006ec176b51417d42eb185d693f"> 2681</a></span><span class="preprocessor">#define BPP10DBLZ_FRONTTOP_FRONTTOP_11_POS       2U</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span> </div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aedfbf6dec9e7945106b15467ea7d58e5"> 2683</a></span><span class="preprocessor">#define BPP12DBLZ_FRONTTOP_FRONTTOP_11_ADDR      0x313U </span><span class="comment">// Send 12-bit pixels as 24-bit on video pi... </span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a64fba0acd9ebc99af9f01ea0564cf74c"> 2684</a></span><span class="preprocessor">#define BPP12DBLZ_FRONTTOP_FRONTTOP_11_MASK      0x40U</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4f5574fd7ddf716a9112063698e7f872"> 2685</a></span><span class="preprocessor">#define BPP12DBLZ_FRONTTOP_FRONTTOP_11_POS       6U</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span> </div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a05a92e56337ae6616045af0655c22220"> 2687</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_16_ADDR        0x318U</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a18672bcd4606cb9df22afc3ecf3e5a89"> 2688</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_16_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span> </div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a74108c5ecc32cc7c7384f7507d1f4f7c"> 2690</a></span><span class="preprocessor">#define MEM_DT1_SELZ_FRONTTOP_FRONTTOP_16_ADDR   0x318U </span><span class="comment">// Select designated datatype to route to v... </span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa71cac0d733d14a058cf168e59670498"> 2691</a></span><span class="preprocessor">#define MEM_DT1_SELZ_FRONTTOP_FRONTTOP_16_MASK   0x7FU</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a02c4febd42ba004dfdf10d33e4c07de4"> 2692</a></span><span class="preprocessor">#define MEM_DT1_SELZ_FRONTTOP_FRONTTOP_16_POS    0U</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span> </div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a532f337ad5c20687946e6e95d035d6a6"> 2694</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_17_ADDR        0x319U</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a07f6e4a5f090eb5cc302f9adf4147765"> 2695</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_17_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span> </div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac080bce65edf87a117731659c45473f2"> 2697</a></span><span class="preprocessor">#define MEM_DT2_SELZ_FRONTTOP_FRONTTOP_17_ADDR   0x319U </span><span class="comment">// Select designated datatype to route to v... </span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2fc387d7dbfabfc3c8bd8b67babfc653"> 2698</a></span><span class="preprocessor">#define MEM_DT2_SELZ_FRONTTOP_FRONTTOP_17_MASK   0x7FU</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a438c9a9942dbfa5ec3ed5f1618a4271a"> 2699</a></span><span class="preprocessor">#define MEM_DT2_SELZ_FRONTTOP_FRONTTOP_17_POS    0U</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span> </div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3a2381c7e09836b240c0d8b63c3931e0"> 2701</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_22_ADDR        0x31EU</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1b66dae0ee37959e0b2212dcf1714b01"> 2702</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_22_DEFAULT     0x18U</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span> </div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acda6c841b171bea54ce0e6c1b8b1d454"> 2704</a></span><span class="preprocessor">#define SOFT_BPPZ_FRONTTOP_FRONTTOP_22_ADDR      0x31EU </span><span class="comment">// Software override of BPP on video pipeli... </span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7ac550270df9bc75e3d6e7da955a7d22"> 2705</a></span><span class="preprocessor">#define SOFT_BPPZ_FRONTTOP_FRONTTOP_22_MASK      0x1FU</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac87af6dc9c005a9416d57ac4b97620ee"> 2706</a></span><span class="preprocessor">#define SOFT_BPPZ_FRONTTOP_FRONTTOP_22_POS       0U</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span> </div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae8c2c44d5ac6bf33ead3e4de9341c276"> 2708</a></span><span class="preprocessor">#define SOFT_BPPZ_EN_FRONTTOP_FRONTTOP_22_ADDR   0x31EU </span><span class="comment">// BPP software override enable for video p... </span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad56fdd3f2f969180d69e7fadb5c62e3f"> 2709</a></span><span class="preprocessor">#define SOFT_BPPZ_EN_FRONTTOP_FRONTTOP_22_MASK   0x20U</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae073d6852af391de3ee2dcd1360022b2"> 2710</a></span><span class="preprocessor">#define SOFT_BPPZ_EN_FRONTTOP_FRONTTOP_22_POS    5U</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span> </div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a73b57169cddc04ac4e7be68188aa2e9f"> 2712</a></span><span class="preprocessor">#define SOFT_VCZ_EN_FRONTTOP_FRONTTOP_22_ADDR    0x31EU </span><span class="comment">// Virtual channel software override enable... </span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa97dc6fb251af699ea85756df2267e39"> 2713</a></span><span class="preprocessor">#define SOFT_VCZ_EN_FRONTTOP_FRONTTOP_22_MASK    0x40U</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8a60f974522753ce9ed4b339cd007d2c"> 2714</a></span><span class="preprocessor">#define SOFT_VCZ_EN_FRONTTOP_FRONTTOP_22_POS     6U</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span> </div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab366177a7f39827a10ac9a597567469b"> 2716</a></span><span class="preprocessor">#define SOFT_DTZ_EN_FRONTTOP_FRONTTOP_22_ADDR    0x31EU </span><span class="comment">// Datatype software override enable for vi... </span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2bea0607e9c19ae84be76e722688d8dd"> 2717</a></span><span class="preprocessor">#define SOFT_DTZ_EN_FRONTTOP_FRONTTOP_22_MASK    0x80U</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aacd2f9f711ebfa73c106ac40436491af"> 2718</a></span><span class="preprocessor">#define SOFT_DTZ_EN_FRONTTOP_FRONTTOP_22_POS     7U</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span> </div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab98cb27ec40fc8556380775136f8a0bc"> 2720</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_24_ADDR        0x320U</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a146136753e66d97cd276b2d67cd60748"> 2721</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_24_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span> </div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af1c801b320ef4ce14bcb5d68f519017d"> 2723</a></span><span class="preprocessor">#define SOFT_VCZ_FRONTTOP_FRONTTOP_24_ADDR   0x320U </span><span class="comment">// Virtual channel software override for vi... </span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a077829ac40fc88f6e912e2738a51ef18"> 2724</a></span><span class="preprocessor">#define SOFT_VCZ_FRONTTOP_FRONTTOP_24_MASK   0x30U</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ada2584a6fd3095d3cd5dbb8d62e22907"> 2725</a></span><span class="preprocessor">#define SOFT_VCZ_FRONTTOP_FRONTTOP_24_POS    4U</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span> </div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad981fa6e775a256ed61a2005889c9e8f"> 2727</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_27_ADDR        0x323U</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3fdcac8435f8ae364449413bdc238ec0"> 2728</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_27_DEFAULT     0x30U</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span> </div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7e9b9e5567573aee99b1682b860c7b8d"> 2730</a></span><span class="preprocessor">#define SOFT_DTZ_FRONTTOP_FRONTTOP_27_ADDR   0x323U </span><span class="comment">// Datatype software override for video cha... </span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a98d8bd1f207d12268545d02427b97e97"> 2731</a></span><span class="preprocessor">#define SOFT_DTZ_FRONTTOP_FRONTTOP_27_MASK   0x3FU</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a087f6607053f9af85f81015190eca80e"> 2732</a></span><span class="preprocessor">#define SOFT_DTZ_FRONTTOP_FRONTTOP_27_POS    0U</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span> </div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a954b00f49f3b9e2383659765dc54c14f"> 2734</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_29_ADDR        0x325U</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af012a2b6273f00d9a5596e62d2a03f81"> 2735</a></span><span class="preprocessor">#define FRONTTOP_FRONTTOP_29_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span> </div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9c931620a3a2dd3cc25244d780ad06b2"> 2737</a></span><span class="preprocessor">#define FORCE_START_MIPI_FRONTTOP_FRONTTOP_FRONTTOP_29_ADDR      0x325U </span><span class="comment">// Force the MIPI receiver start without wa... </span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5398e3a5f193e769cb9145d342e9a348"> 2738</a></span><span class="preprocessor">#define FORCE_START_MIPI_FRONTTOP_FRONTTOP_FRONTTOP_29_MASK      0x80U</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a92aa611e15520d4e488bb690f1a4fd13"> 2739</a></span><span class="preprocessor">#define FORCE_START_MIPI_FRONTTOP_FRONTTOP_FRONTTOP_29_POS       7U</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span> </div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a139f9d100c75e193c936864ec8af87a2"> 2741</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX0_ADDR        0x330U</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0f5480b1e0a73c851f0788f975950171"> 2742</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span> </div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2ecc2f6a39127be3b8bfd7dc0f2e2abd"> 2744</a></span><span class="preprocessor">#define MIPI_RX_RESET_MIPI_RX_MIPI_RX0_ADDR      0x330U </span><span class="comment">// Reset MIPI RX receiver (MIPI PHY). This ... </span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2b720df52bf98b010c5e5fbf459bad9e"> 2745</a></span><span class="preprocessor">#define MIPI_RX_RESET_MIPI_RX_MIPI_RX0_MASK      0x08U</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1ebd3853171001980cbf296f14f8751a"> 2746</a></span><span class="preprocessor">#define MIPI_RX_RESET_MIPI_RX_MIPI_RX0_POS       3U</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span> </div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9716423bf1f554034c9b71436c1a43ca"> 2748</a></span><span class="preprocessor">#define CTRL1_VC_MAP_EN_MIPI_RX_MIPI_RX0_ADDR    0x330U </span><span class="comment">// Virtual channel mapping enable. When ena... </span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4231c6cc8d448f6734f49949d7be4398"> 2749</a></span><span class="preprocessor">#define CTRL1_VC_MAP_EN_MIPI_RX_MIPI_RX0_MASK    0x20U</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af39d5045170d9decb15a268f3e01ba3f"> 2750</a></span><span class="preprocessor">#define CTRL1_VC_MAP_EN_MIPI_RX_MIPI_RX0_POS     5U</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span> </div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab956a6cf05c52ddfd518021872079138"> 2752</a></span><span class="preprocessor">#define MIPI_NONCONTCLK_EN_MIPI_RX_MIPI_RX0_ADDR     0x330U </span><span class="comment">// MIPI non-continuous clock enable  </span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a07110c6c092d2e1df75322b11be2785f"> 2753</a></span><span class="preprocessor">#define MIPI_NONCONTCLK_EN_MIPI_RX_MIPI_RX0_MASK     0x40U</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3e749b18f5f19ff0a04a59276237da4d"> 2754</a></span><span class="preprocessor">#define MIPI_NONCONTCLK_EN_MIPI_RX_MIPI_RX0_POS      6U</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span> </div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4bf25f188d0cbcfd4f142d2e24f16c0a"> 2756</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX1_ADDR        0x331U</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae7c135e744ec09ad58c4590fa2f68a6c"> 2757</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX1_DEFAULT     0x30U</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span> </div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2ed7e7b111dd7ab3761d2fa850bb5484"> 2759</a></span><span class="preprocessor">#define CTRL1_NUM_LANES_MIPI_RX_MIPI_RX1_ADDR    0x331U </span><span class="comment">// Select number of data lanes  </span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa36a3c06f580a9bad560b24aa60bc6c1"> 2760</a></span><span class="preprocessor">#define CTRL1_NUM_LANES_MIPI_RX_MIPI_RX1_MASK    0x30U</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af362580dd071864b410f6cd47cae49e7"> 2761</a></span><span class="preprocessor">#define CTRL1_NUM_LANES_MIPI_RX_MIPI_RX1_POS     4U</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span> </div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae4938fcd6d531007f4c0317a22ced795"> 2763</a></span><span class="preprocessor">#define CTRL1_DESKEWEN_MIPI_RX_MIPI_RX1_ADDR     0x331U </span><span class="comment">// Enable the deskew calibration for 1.5Gbp... </span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7beaae70b5bddad713326c3316a84437"> 2764</a></span><span class="preprocessor">#define CTRL1_DESKEWEN_MIPI_RX_MIPI_RX1_MASK     0x40U</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a07d222377746d9cb7927138e0ff4f0f0"> 2765</a></span><span class="preprocessor">#define CTRL1_DESKEWEN_MIPI_RX_MIPI_RX1_POS      6U</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span> </div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9345635f5646e1261abc6aaeb2942a61"> 2767</a></span><span class="preprocessor">#define CTRL1_VCX_EN_MIPI_RX_MIPI_RX1_ADDR   0x331U </span><span class="comment">// Enable the extended Virtual Channels fea... </span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a986a4b2cdf8e2ca3499e280a43a6afb2"> 2768</a></span><span class="preprocessor">#define CTRL1_VCX_EN_MIPI_RX_MIPI_RX1_MASK   0x80U</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a293f894fb7ffc30e17f94765339c2a25"> 2769</a></span><span class="preprocessor">#define CTRL1_VCX_EN_MIPI_RX_MIPI_RX1_POS    7U</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span> </div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae9896212e9f5ad44f07c900a678507cc"> 2771</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX2_ADDR        0x332U</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac7607b5244d1b76fed5174a765875f41"> 2772</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX2_DEFAULT     0xE0U</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span> </div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8dd53b6e8c393512442e8920655b4d96"> 2774</a></span><span class="preprocessor">#define PHY1_LANE_MAP_MIPI_RX_MIPI_RX2_ADDR      0x332U </span><span class="comment">// Serializer lane mapping for MIPI data la... </span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6f85be8c55181bd9046e141179dbce0f"> 2775</a></span><span class="preprocessor">#define PHY1_LANE_MAP_MIPI_RX_MIPI_RX2_MASK      0xF0U</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae8a1c72e0a59b27446cf40d40f258cfe"> 2776</a></span><span class="preprocessor">#define PHY1_LANE_MAP_MIPI_RX_MIPI_RX2_POS       4U</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span> </div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4c1e9ba0400a60f49a9e6edda7d93303"> 2778</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX3_ADDR        0x333U</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a09c98f4ef942b0f61536cfa9207b97b1"> 2779</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX3_DEFAULT     0x04U</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span> </div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8d7e3bbc104104e8c2511efdbe2bb9e1"> 2781</a></span><span class="preprocessor">#define PHY2_LANE_MAP_MIPI_RX_MIPI_RX3_ADDR      0x333U </span><span class="comment">// Serializer lane mapping for MIPI data la... </span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7808989c03ebd0b7d301c2dcecdeb89f"> 2782</a></span><span class="preprocessor">#define PHY2_LANE_MAP_MIPI_RX_MIPI_RX3_MASK      0x0FU</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0b81194ab1bb2e25f4bbe1ead10d53e8"> 2783</a></span><span class="preprocessor">#define PHY2_LANE_MAP_MIPI_RX_MIPI_RX3_POS       0U</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span> </div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a499052135d285241e4c8719d740e2c1a"> 2785</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX4_ADDR        0x334U</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a574fab5b478963d5f0b7d0c71b3fd31d"> 2786</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX4_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span> </div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2bba499f96759c9af4ad537e336e8ba5"> 2788</a></span><span class="preprocessor">#define PHY1_POL_MAP_MIPI_RX_MIPI_RX4_ADDR   0x334U </span><span class="comment">// Serializer lane polarity setting for MIP... </span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8083b4ab76f3392c96b568d0186aabb7"> 2789</a></span><span class="preprocessor">#define PHY1_POL_MAP_MIPI_RX_MIPI_RX4_MASK   0x70U</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1bdc7bb048680d32387d4b2b33f6db8d"> 2790</a></span><span class="preprocessor">#define PHY1_POL_MAP_MIPI_RX_MIPI_RX4_POS    4U</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span> </div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a19b9f5df209581d17d20fd56b99b31de"> 2792</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX5_ADDR        0x335U</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae26e5621c8e05075dc94da770fa94d29"> 2793</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX5_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span> </div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ada014d06aad1ebcee45ef2297871c816"> 2795</a></span><span class="preprocessor">#define PHY2_POL_MAP_MIPI_RX_MIPI_RX5_ADDR   0x335U </span><span class="comment">// Serializer lane polarity setting for MIP... </span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6b63efb8d15359660db1685581161e92"> 2796</a></span><span class="preprocessor">#define PHY2_POL_MAP_MIPI_RX_MIPI_RX5_MASK   0x07U</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abb33c3b345d041a7302b1db7c16f91a5"> 2797</a></span><span class="preprocessor">#define PHY2_POL_MAP_MIPI_RX_MIPI_RX5_POS    0U</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span> </div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab7e5f5cbea846386712d26fab7092f9f"> 2799</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX7_ADDR        0x337U</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af026114d576cd622db1b3607807baa84"> 2800</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX7_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span> </div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac61583819364564e1806ed411340665b"> 2802</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX8_ADDR        0x338U</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3c8c8828059582bfe294b5c584df24c2"> 2803</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX8_DEFAULT     0x55U</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span> </div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab86a6acaa7e7b0c94fd7cbaad2b645f1"> 2805</a></span><span class="preprocessor">#define T_CLK_SETTLE_MIPI_RX_MIPI_RX8_ADDR   0x338U </span><span class="comment">// Set typical DPHY Tclk_settle timing in n... </span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0ab625867367f4afeb1458d8349b8bd1"> 2806</a></span><span class="preprocessor">#define T_CLK_SETTLE_MIPI_RX_MIPI_RX8_MASK   0x03U</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abe4a26c5218a19f082d4143fb5c21be6"> 2807</a></span><span class="preprocessor">#define T_CLK_SETTLE_MIPI_RX_MIPI_RX8_POS    0U</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span> </div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4982e431cf1c596cc0b632e07724e57c"> 2809</a></span><span class="preprocessor">#define T_HS_SETTLE_MIPI_RX_MIPI_RX8_ADDR    0x338U </span><span class="comment">// {{t_hs_settle_description}}  </span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5abb3c3cdbc9c466a38d5651b87b422c"> 2810</a></span><span class="preprocessor">#define T_HS_SETTLE_MIPI_RX_MIPI_RX8_MASK    0x30U</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae2da2f50f86c65e70daa7d7b141e666e"> 2811</a></span><span class="preprocessor">#define T_HS_SETTLE_MIPI_RX_MIPI_RX8_POS     4U</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span> </div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abc81a76601bce5331d913b72cc2395be"> 2813</a></span><span class="preprocessor">#define T_HS_DEC_EN_MIPI_RX_MIPI_RX8_ADDR    0x338U </span><span class="comment">// Set CPHY delay between CDR enable to sym... </span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a731e72363699b2fc0dc1f9b68ed5e13e"> 2814</a></span><span class="preprocessor">#define T_HS_DEC_EN_MIPI_RX_MIPI_RX8_MASK    0xC0U</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a51583962a69688d58c2ddd2297aaf560"> 2815</a></span><span class="preprocessor">#define T_HS_DEC_EN_MIPI_RX_MIPI_RX8_POS     6U</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span> </div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aad51a70c7d668230e1163114c65e4d40"> 2817</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX11_ADDR       0x33BU</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae3a956d0a07fc4155686bfa89c829f24"> 2818</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX11_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span> </div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4ca61284d2ed5aeb5963ecd98201da46"> 2820</a></span><span class="preprocessor">#define PHY1_LP_ERR_MIPI_RX_MIPI_RX11_ADDR   0x33BU </span><span class="comment">// Phy1 LP status (DPHY only)  </span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a90a3ddf5a9295a92954402c28ee98923"> 2821</a></span><span class="preprocessor">#define PHY1_LP_ERR_MIPI_RX_MIPI_RX11_MASK   0x1FU</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a11c49e034cad867588090d4ce47e9cde"> 2822</a></span><span class="preprocessor">#define PHY1_LP_ERR_MIPI_RX_MIPI_RX11_POS    0U</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span> </div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6538b191714cc15500bf16adbd44d350"> 2824</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX12_ADDR       0x33CU</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a986ec7c0b933c06707e3f0744ad612c6"> 2825</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX12_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span> </div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a76ce7de0fd83d4f286105513fe2c69fb"> 2827</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_ADDR   0x33CU </span><span class="comment">// PHY1 high-speed status (DPHY only)  </span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad05e6a568c835e5c1cf0aadaf40352ef"> 2828</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_MASK   0xFFU</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9b4f4ac8744003f0b747cfeec8c5f574"> 2829</a></span><span class="preprocessor">#define PHY1_HS_ERR_MIPI_RX_MIPI_RX12_POS    0U</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span> </div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa568906802394eb0faec5e6395d7c8ce"> 2831</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX13_ADDR       0x33DU</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac3f6c00dbf613f96411ed0f1fc01fa18"> 2832</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX13_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span> </div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae8acb15b4e2e8b540b2fda669fea38d3"> 2834</a></span><span class="preprocessor">#define PHY2_LP_ERR_MIPI_RX_MIPI_RX13_ADDR   0x33DU </span><span class="comment">// Phy2 LP status (DPHY only)  </span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5897f9a7d5f643f8fcfbe604358adf65"> 2835</a></span><span class="preprocessor">#define PHY2_LP_ERR_MIPI_RX_MIPI_RX13_MASK   0x1FU</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a52512dff632f782523c88d07b4f492a4"> 2836</a></span><span class="preprocessor">#define PHY2_LP_ERR_MIPI_RX_MIPI_RX13_POS    0U</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span> </div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a762067318b613263de8991037fde399c"> 2838</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX14_ADDR       0x33EU</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a489f69e7e00883dd143b3e9304119fbe"> 2839</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX14_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span> </div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3f9e03be9054845b498e7da14f9e754f"> 2841</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_ADDR   0x33EU </span><span class="comment">// PHY2 high-speed status (DPHY only)  </span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a74a52cb79e7d0771bd3516e0f0a8ff36"> 2842</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_MASK   0xFFU</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aed34c592d43dcca2a76fe5de65772d7d"> 2843</a></span><span class="preprocessor">#define PHY2_HS_ERR_MIPI_RX_MIPI_RX14_POS    0U</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span> </div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a606167d44363d5476a35ebb296e4312b"> 2845</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX19_ADDR       0x343U</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a345bb1297db78a9bbb023ceeb373ac31"> 2846</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX19_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span> </div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0366afc2c0589ae3d490d7dc414c9acd"> 2848</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_L_MIPI_RX_MIPI_RX19_ADDR   0x343U </span><span class="comment">// CSI-2 Controller Status, low byte  </span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8dd2533d3249c7f329aa6f70126af679"> 2849</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_L_MIPI_RX_MIPI_RX19_MASK   0xFFU</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a28a9f98fd9b5030fe3db5ed79cfaf3e2"> 2850</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_L_MIPI_RX_MIPI_RX19_POS    0U</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span> </div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a07f5a17ca9a2c129dac2a947e1693b17"> 2852</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX20_ADDR       0x344U</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abdfb95cc10a4f69159202ae0b9d5f6c0"> 2853</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX20_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span> </div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a30921a5603030704e236ff5fe3ed181d"> 2855</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_H_MIPI_RX_MIPI_RX20_ADDR   0x344U </span><span class="comment">// CSI-2 Controller Status, high bits  </span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac879fd43500ea106dd60075b8e2842e8"> 2856</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_H_MIPI_RX_MIPI_RX20_MASK   0x07U</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2c49895b10579579eb7b7877dd5f63a0"> 2857</a></span><span class="preprocessor">#define CTRL1_CSI_ERR_H_MIPI_RX_MIPI_RX20_POS    0U</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span> </div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a567b1a76e3f83d8fa294df68413428c8"> 2859</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX21_ADDR       0x345U</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae1031d0e4fb10faf50b8551e71c7dae0"> 2860</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX21_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span> </div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae9902f03a9067dbc5b3db3cb4d1ece26"> 2862</a></span><span class="preprocessor">#define CTRL1_VC_MAP0_MIPI_RX_MIPI_RX21_ADDR     0x345U </span><span class="comment">// New virtual channel for VC=0. If ctrl_vc... </span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abdba90c0e2e02f84dd8a1901ffc4a615"> 2863</a></span><span class="preprocessor">#define CTRL1_VC_MAP0_MIPI_RX_MIPI_RX21_MASK     0xF0U</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5ecc468725df6a7bdb534e8c2afdb4e9"> 2864</a></span><span class="preprocessor">#define CTRL1_VC_MAP0_MIPI_RX_MIPI_RX21_POS      4U</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span> </div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a39b2cc416f2088ea147ffda82204ef47"> 2866</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX22_ADDR       0x346U</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a586ce304f06605c37bb276e2302a8b39"> 2867</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX22_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span> </div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaed4d4f3a5ee56e9bca22480171fc63f"> 2869</a></span><span class="preprocessor">#define CTRL1_VC_MAP1_MIPI_RX_MIPI_RX22_ADDR     0x346U </span><span class="comment">// New virtual channel for VC=1. If ctrl_vc... </span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a978b38a234ca7cac43a1fe8603dc49ad"> 2870</a></span><span class="preprocessor">#define CTRL1_VC_MAP1_MIPI_RX_MIPI_RX22_MASK     0xF0U</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab779a46436a165075eeca79358ce535f"> 2871</a></span><span class="preprocessor">#define CTRL1_VC_MAP1_MIPI_RX_MIPI_RX22_POS      4U</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span> </div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4120ec529fdb1fc6594ed66f04bfa8a3"> 2873</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX23_ADDR       0x347U</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aef6310bca1ff82ea656c1826837a8df2"> 2874</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX23_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span> </div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad8339cd41c6768b5f4283a932a77aa56"> 2876</a></span><span class="preprocessor">#define CTRL1_VC_MAP2_MIPI_RX_MIPI_RX23_ADDR     0x347U </span><span class="comment">// New virtual channel for VC=2. If ctrl_vc... </span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a98c2287120e4a8dcc0677aad78353f01"> 2877</a></span><span class="preprocessor">#define CTRL1_VC_MAP2_MIPI_RX_MIPI_RX23_MASK     0xF0U</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1830533e2864ed09a9d87efe375e71d2"> 2878</a></span><span class="preprocessor">#define CTRL1_VC_MAP2_MIPI_RX_MIPI_RX23_POS      4U</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span> </div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a07b959c8dafef2803bc397166e799bbd"> 2880</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX60_ADDR       0x36CU</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a58102d186a835e67fa85514aea4f72db"> 2881</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX60_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span> </div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7d3383e0b24be6c668c32ffe7a57e258"> 2883</a></span><span class="preprocessor">#define CTRL1_VC_MAP3_MIPI_RX_MIPI_RX60_ADDR     0x36CU </span><span class="comment">// New virtual channel for VC=3. If ctrl_vc... </span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a20c60ea1910c6b7bcd5446d38ad94ace"> 2884</a></span><span class="preprocessor">#define CTRL1_VC_MAP3_MIPI_RX_MIPI_RX60_MASK     0xF0U</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1017558d061b94845cc47c30877f246d"> 2885</a></span><span class="preprocessor">#define CTRL1_VC_MAP3_MIPI_RX_MIPI_RX60_POS      4U</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span> </div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afca9429d8d108bde9fcd4e921291ddb7"> 2887</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX61_ADDR       0x36DU</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a12b50b0085aa0fda50ba02a95c850fc1"> 2888</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX61_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span> </div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a753b9c5ecac872020bb6d9bc9dab6209"> 2890</a></span><span class="preprocessor">#define CTRL1_VC_MAP4_MIPI_RX_MIPI_RX61_ADDR     0x36DU </span><span class="comment">// New virtual channel for VC=4. If ctrl_vc... </span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a186539c9593ce2e7fc3ffd12b4663a87"> 2891</a></span><span class="preprocessor">#define CTRL1_VC_MAP4_MIPI_RX_MIPI_RX61_MASK     0xF0U</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7a09c17d2783bb04879036ab95c96839"> 2892</a></span><span class="preprocessor">#define CTRL1_VC_MAP4_MIPI_RX_MIPI_RX61_POS      4U</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span> </div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a189e5e72f1ce5cc361312b3894f75921"> 2894</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX62_ADDR       0x36EU</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a64c98f513357ef253f3c49b07f61c66b"> 2895</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX62_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span> </div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a65b70961b990c78d5cb4f0152da4783d"> 2897</a></span><span class="preprocessor">#define CTRL1_VC_MAP5_MIPI_RX_MIPI_RX62_ADDR     0x36EU </span><span class="comment">// New virtual channel for VC=5. If ctrl_vc... </span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9a24ae5e07e6d61fa587cf0a66b5af59"> 2898</a></span><span class="preprocessor">#define CTRL1_VC_MAP5_MIPI_RX_MIPI_RX62_MASK     0xF0U</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a53eb86a335708d8904baeb4ced8579f3"> 2899</a></span><span class="preprocessor">#define CTRL1_VC_MAP5_MIPI_RX_MIPI_RX62_POS      4U</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span> </div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab6c017e464a726b17b728868801381b8"> 2901</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX63_ADDR       0x36FU</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afce706c25ae1c7dd5c2badfac93ce87e"> 2902</a></span><span class="preprocessor">#define MIPI_RX_MIPI_RX63_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span> </div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a03e9ba966742b8f3f0ae4265f5a7bf5a"> 2904</a></span><span class="preprocessor">#define CTRL1_VC_MAP6_MIPI_RX_MIPI_RX63_ADDR     0x36FU </span><span class="comment">// New virtual channel for VC=6. If ctrl_vc... </span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aee6f3d26fd66e810b3457259a769daf7"> 2905</a></span><span class="preprocessor">#define CTRL1_VC_MAP6_MIPI_RX_MIPI_RX63_MASK     0xF0U</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae4255374964adf21c718367a47bb1a89"> 2906</a></span><span class="preprocessor">#define CTRL1_VC_MAP6_MIPI_RX_MIPI_RX63_POS      4U</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span> </div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad9655243dec91be57d52c3fc2c2ac360"> 2908</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT00_ADDR       0x377U</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af28df7beb1790e1549be9d9f4c63709c"> 2909</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT00_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span> </div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a990487d36e16980af120f7a871e40475"> 2911</a></span><span class="preprocessor">#define CTRL1_VC_MAP7_MIPI_RX_EXT_EXT00_ADDR     0x377U </span><span class="comment">// New virtual channel for VC=7. If ctrl_vc... </span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd14a3a18171cbae9c1c8bf23424663d"> 2912</a></span><span class="preprocessor">#define CTRL1_VC_MAP7_MIPI_RX_EXT_EXT00_MASK     0xF0U</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad80511b4096027b24aeea1cedb92f925"> 2913</a></span><span class="preprocessor">#define CTRL1_VC_MAP7_MIPI_RX_EXT_EXT00_POS      4U</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span> </div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a877085ea7b188c34889276987845bfa8"> 2915</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT0_ADDR        0x378U</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a57a6a1fc2ab24a059747ce994ccd492f"> 2916</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span> </div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af02a36b188082abd3f5ba9719e302786"> 2918</a></span><span class="preprocessor">#define CTRL1_VC_MAP8_MIPI_RX_EXT_EXT0_ADDR      0x378U </span><span class="comment">// New virtual channel for VC=8. If ctrl_vc... </span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa24ab1494aac87554fc1b881be36cc70"> 2919</a></span><span class="preprocessor">#define CTRL1_VC_MAP8_MIPI_RX_EXT_EXT0_MASK      0xF0U</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0fff61682a1646d95b87cd7f5714fab7"> 2920</a></span><span class="preprocessor">#define CTRL1_VC_MAP8_MIPI_RX_EXT_EXT0_POS       4U</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span> </div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a13d12fb486d6f8b5aa04e7ea265475ae"> 2922</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT1_ADDR        0x379U</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae604850e23ada9e79e0a8debdc132e32"> 2923</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT1_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span> </div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae5a7ae55d95de9fd3b3a47e36f86fba5"> 2925</a></span><span class="preprocessor">#define CTRL1_VC_MAP9_MIPI_RX_EXT_EXT1_ADDR      0x379U </span><span class="comment">// New virtual channel for VC=9. If ctrl_vc... </span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad8a0c9d775d46ef4b07dfb121bfedd7b"> 2926</a></span><span class="preprocessor">#define CTRL1_VC_MAP9_MIPI_RX_EXT_EXT1_MASK      0xF0U</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af7769eceea89ac12f63a8f9f0c607a8e"> 2927</a></span><span class="preprocessor">#define CTRL1_VC_MAP9_MIPI_RX_EXT_EXT1_POS       4U</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span> </div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0b712c084359bfd9951f3faa2152a28f"> 2929</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT2_ADDR        0x37AU</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a278353ed775b62889abdc64727a0d5fd"> 2930</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT2_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span> </div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8e3bc17311e485c509404b273cb4477b"> 2932</a></span><span class="preprocessor">#define CTRL1_VC_MAP10_MIPI_RX_EXT_EXT2_ADDR     0x37AU </span><span class="comment">// New virtual channel for VC=10. If ctrl_v... </span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9fbe83371b9d65b5139552876a0bd9ba"> 2933</a></span><span class="preprocessor">#define CTRL1_VC_MAP10_MIPI_RX_EXT_EXT2_MASK     0xF0U</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab92923da54f307990d8fbe6328088bb2"> 2934</a></span><span class="preprocessor">#define CTRL1_VC_MAP10_MIPI_RX_EXT_EXT2_POS      4U</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span> </div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a25e9f6a8a414556c6412a0468ec6f036"> 2936</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT3_ADDR        0x37BU</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0d40c68d869c51c226f416aede732a29"> 2937</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT3_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span> </div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac2948af346afc2eb1c0d9a8c7afb0813"> 2939</a></span><span class="preprocessor">#define CTRL1_VC_MAP11_MIPI_RX_EXT_EXT3_ADDR     0x37BU </span><span class="comment">// New virtual channel for VC=11. If ctrl_v... </span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6eb653c25a3fdf8042c757d9c74d239f"> 2940</a></span><span class="preprocessor">#define CTRL1_VC_MAP11_MIPI_RX_EXT_EXT3_MASK     0xF0U</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5d62ffd1f452db2d9cb1b6ae9c346350"> 2941</a></span><span class="preprocessor">#define CTRL1_VC_MAP11_MIPI_RX_EXT_EXT3_POS      4U</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span> </div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab80b48fe38e54f6dfedf5bd8ba2dab54"> 2943</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT4_ADDR        0x37CU</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a511f51fe14344dc2a26f47661de43f59"> 2944</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT4_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span> </div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac838b541f46ae4de60d3443eb6fbba17"> 2946</a></span><span class="preprocessor">#define CTRL1_VC_MAP12_MIPI_RX_EXT_EXT4_ADDR     0x37CU </span><span class="comment">// New virtual channel for VC=12. If ctrl_v... </span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a902f66764d29b4c9ea04b982550fe3a7"> 2947</a></span><span class="preprocessor">#define CTRL1_VC_MAP12_MIPI_RX_EXT_EXT4_MASK     0xF0U</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa0d1f43737a35c1a8e2d5d0cf3a89c7b"> 2948</a></span><span class="preprocessor">#define CTRL1_VC_MAP12_MIPI_RX_EXT_EXT4_POS      4U</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span> </div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae21dd0108260f69707c13c5d00d14649"> 2950</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT5_ADDR        0x37DU</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1b10b8e9365d03f26666800d5bcf51f8"> 2951</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT5_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span> </div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4ef3a6cac4f9027135822c8da102102b"> 2953</a></span><span class="preprocessor">#define CTRL1_VC_MAP13_MIPI_RX_EXT_EXT5_ADDR     0x37DU </span><span class="comment">// New virtual channel for VC=13. If ctrl_v... </span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaad3d53af39ea565b1715a68f7c15683"> 2954</a></span><span class="preprocessor">#define CTRL1_VC_MAP13_MIPI_RX_EXT_EXT5_MASK     0xF0U</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a59a8770ca4e9fb6aac76ab21f963cf8c"> 2955</a></span><span class="preprocessor">#define CTRL1_VC_MAP13_MIPI_RX_EXT_EXT5_POS      4U</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span> </div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ade202cfe48e0d89c0575ef7d52a3bbce"> 2957</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT6_ADDR        0x37EU</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a839ef4d569e2f7e0b7e425c32b36ece5"> 2958</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT6_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span> </div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad60d528b23a00904aaf5aee54463f39f"> 2960</a></span><span class="preprocessor">#define CTRL1_VC_MAP14_MIPI_RX_EXT_EXT6_ADDR     0x37EU </span><span class="comment">// New virtual channel for VC=14. If ctrl_v... </span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a42405190e7c260028c161dd6befee1eb"> 2961</a></span><span class="preprocessor">#define CTRL1_VC_MAP14_MIPI_RX_EXT_EXT6_MASK     0xF0U</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#affe9c7b29e62167508890c05007bc181"> 2962</a></span><span class="preprocessor">#define CTRL1_VC_MAP14_MIPI_RX_EXT_EXT6_POS      4U</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span> </div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8ea763aeddc07a838b83fa5365582ed1"> 2964</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT7_ADDR        0x37FU</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae0cd0f9f489bcd940cfcb1aed945e166"> 2965</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT7_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span> </div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8e8e48887021d9762e68efc4bc9b9102"> 2967</a></span><span class="preprocessor">#define CTRL1_VC_MAP15_MIPI_RX_EXT_EXT7_ADDR     0x37FU </span><span class="comment">// New virtual channel for VC=15. If ctrl_v... </span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3f577bc2ff4ee841936737b61a6faddf"> 2968</a></span><span class="preprocessor">#define CTRL1_VC_MAP15_MIPI_RX_EXT_EXT7_MASK     0xF0U</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a42a3746cd8db30deaa68d639bc8a3c79"> 2969</a></span><span class="preprocessor">#define CTRL1_VC_MAP15_MIPI_RX_EXT_EXT7_POS      4U</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span> </div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3b43c2ada51d0257145797bf7510112b"> 2971</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT8_ADDR        0x380U</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6e113c17efe3c1560f7275bee25ab361"> 2972</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT8_DEFAULT     0x00U</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span> </div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a672e2022c9b18af363ef46f7a3172a9e"> 2974</a></span><span class="preprocessor">#define TUN_FIFO_OVERFLOW_MIPI_RX_EXT_EXT8_ADDR      0x380U </span><span class="comment">// Tunnel FIFO overflow  </span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aec52cbf37c79bbd4b595a8232d7db8a3"> 2975</a></span><span class="preprocessor">#define TUN_FIFO_OVERFLOW_MIPI_RX_EXT_EXT8_MASK      0x01U</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1c7bb3ab65ee7ae47268f6d16d6ac8e7"> 2976</a></span><span class="preprocessor">#define TUN_FIFO_OVERFLOW_MIPI_RX_EXT_EXT8_POS       0U</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span> </div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a59aed642bba6dd4076d6ecce24a2a8e0"> 2978</a></span><span class="preprocessor">#define INVCODE_LN0_MIPI_RX_EXT_EXT8_ADDR    0x380U </span><span class="comment">// Invalid Code error for CPHY lane 0. CPHY... </span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a63b1d4881da340bb251c5d3f0b383c19"> 2979</a></span><span class="preprocessor">#define INVCODE_LN0_MIPI_RX_EXT_EXT8_MASK    0x02U</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a554a92dc0907d1a1609581154dc41a86"> 2980</a></span><span class="preprocessor">#define INVCODE_LN0_MIPI_RX_EXT_EXT8_POS     1U</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span> </div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a85cc24b56cdc2a1d3d40751fe47bf6d8"> 2982</a></span><span class="preprocessor">#define INVCODE_LN1_MIPI_RX_EXT_EXT8_ADDR    0x380U </span><span class="comment">// Invalid Code error for CPHY lane 1. CPHY... </span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#add6bde52d1d2fbb657f715b6b2f231e2"> 2983</a></span><span class="preprocessor">#define INVCODE_LN1_MIPI_RX_EXT_EXT8_MASK    0x04U</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a158e46f3b9d6b89dd9fb386231b6b20a"> 2984</a></span><span class="preprocessor">#define INVCODE_LN1_MIPI_RX_EXT_EXT8_POS     2U</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span> </div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaa89b39850643861581ffcc3ff5d7026"> 2986</a></span><span class="preprocessor">#define CPHY_HDR2_ERR_MIPI_RX_EXT_EXT8_ADDR      0x380U </span><span class="comment">// CPHY header2 error indicator  </span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3995505d3788727c04d34d88c9f637ab"> 2987</a></span><span class="preprocessor">#define CPHY_HDR2_ERR_MIPI_RX_EXT_EXT8_MASK      0x18U</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8f861712dce1531f2c3c9cc38fe12311"> 2988</a></span><span class="preprocessor">#define CPHY_HDR2_ERR_MIPI_RX_EXT_EXT8_POS       3U</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span> </div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2a988cde610f6f1748c1df4c40fa36f5"> 2990</a></span><span class="preprocessor">#define CPHY_HDR1_ERR_MIPI_RX_EXT_EXT8_ADDR      0x380U </span><span class="comment">// CPHY header1 error indicator  </span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abe460201421abbdbd6f2e7739138203a"> 2991</a></span><span class="preprocessor">#define CPHY_HDR1_ERR_MIPI_RX_EXT_EXT8_MASK      0x60U</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae9359b7bb20145200a0b7097b0635289"> 2992</a></span><span class="preprocessor">#define CPHY_HDR1_ERR_MIPI_RX_EXT_EXT8_POS       5U</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span> </div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aee31ea6ca4a66b753298cd86e764b4a4"> 2994</a></span><span class="preprocessor">#define CPHY_HDR_ERR_MIPI_RX_EXT_EXT8_ADDR   0x380U </span><span class="comment">// CPHY header error indicator  </span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aec1cd7fe62590e2e55f28f29f6caaa5d"> 2995</a></span><span class="preprocessor">#define CPHY_HDR_ERR_MIPI_RX_EXT_EXT8_MASK   0x80U</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2daab9e40288ec3b19929591bc6daa80"> 2996</a></span><span class="preprocessor">#define CPHY_HDR_ERR_MIPI_RX_EXT_EXT8_POS    7U</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span> </div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5182da2a7294434407ccb96ce844b8ba"> 2998</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT9_ADDR        0x381U</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7e572e13d07ea294f6f34fa2768764ea"> 2999</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT9_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span> </div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a99c87f73ab051843f5a6b13e1e8f666f"> 3001</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT11_ADDR       0x383U</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2a61c524181e40deba9c9e94b7f2b717"> 3002</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT11_DEFAULT    0x80U</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span> </div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0814bb34f32261dc01afd696d210e838"> 3004</a></span><span class="preprocessor">#define PHY1_CPHYCDRMASK_MIPI_RX_EXT_EXT11_ADDR      0x383U </span><span class="comment">// Set width of the blanking (UI=400ps).  </span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af546f336a2c8d1472e0129bd1c24be8f"> 3005</a></span><span class="preprocessor">#define PHY1_CPHYCDRMASK_MIPI_RX_EXT_EXT11_MASK      0x03U</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab7208604e46387eb83026f451b7eb98a"> 3006</a></span><span class="preprocessor">#define PHY1_CPHYCDRMASK_MIPI_RX_EXT_EXT11_POS       0U</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span> </div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af8ba114f971e934a39ab08e93160271e"> 3008</a></span><span class="preprocessor">#define CPHY_MODE_MIPI_RX_EXT_EXT11_ADDR     0x383U </span><span class="comment">// Select MIPI CPHY Receiver  </span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab5259a04589ff19ea75e3c090e9be93e"> 3009</a></span><span class="preprocessor">#define CPHY_MODE_MIPI_RX_EXT_EXT11_MASK     0x40U</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a814b3db8c3cdfac3253d23f7c8a83b77"> 3010</a></span><span class="preprocessor">#define CPHY_MODE_MIPI_RX_EXT_EXT11_POS      6U</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span> </div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0b4148522ddeb89a2b8c02c043e34eaa"> 3012</a></span><span class="preprocessor">#define TUN_MODE_MIPI_RX_EXT_EXT11_ADDR      0x383U </span><span class="comment">// Select Tunnel mode  </span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9e05c6ffdf9f100440a1a2277d943295"> 3013</a></span><span class="preprocessor">#define TUN_MODE_MIPI_RX_EXT_EXT11_MASK      0x80U</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af5c485f46d7f69b51bacc357252821cf"> 3014</a></span><span class="preprocessor">#define TUN_MODE_MIPI_RX_EXT_EXT11_POS       7U</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span> </div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab0d3b4ce1bf650fe1fe21c74f97cdbda"> 3016</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT21_ADDR       0x38DU</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a67bc26a7e5f4a832c3bdd5ac7fabd0da"> 3017</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT21_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span> </div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a65aaf322929aaeba27cfd32cfa34191b"> 3019</a></span><span class="preprocessor">#define PHY1_PKT_CNT_MIPI_RX_EXT_EXT21_ADDR      0x38DU </span><span class="comment">// MIPI PHY1 Packets Received  </span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a93719d10b354784d9076fc1d0385ab78"> 3020</a></span><span class="preprocessor">#define PHY1_PKT_CNT_MIPI_RX_EXT_EXT21_MASK      0xFFU</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af132f909abfd2eccb9139dbebca0ebe9"> 3021</a></span><span class="preprocessor">#define PHY1_PKT_CNT_MIPI_RX_EXT_EXT21_POS       0U</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span> </div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4dececc3c115efabcefcc139557e1489"> 3023</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT22_ADDR       0x38EU</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a39621068cc1b0bcaf048aadcc606d85e"> 3024</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT22_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span> </div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1f5541571c6574bb3cf5ab20e9f23521"> 3026</a></span><span class="preprocessor">#define CSI1_PKT_CNT_MIPI_RX_EXT_EXT22_ADDR      0x38EU </span><span class="comment">// MIPI Controller 1 Packets Processed  </span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a09221416b4f30c3cf073ce9b516f08c3"> 3027</a></span><span class="preprocessor">#define CSI1_PKT_CNT_MIPI_RX_EXT_EXT22_MASK      0xFFU</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a09b335f9a83f8ea57c5d2070d86da1f0"> 3028</a></span><span class="preprocessor">#define CSI1_PKT_CNT_MIPI_RX_EXT_EXT22_POS       0U</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span> </div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a68e0a7ac28e9a41728fc056667f7a0ff"> 3030</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT23_ADDR       0x38FU</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab8e69421e54b58c599c80a0c2c20122a"> 3031</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT23_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span> </div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab66ec65a4e022dcef3c7fdedc3042fc3"> 3033</a></span><span class="preprocessor">#define TUN_PKT_CNT_MIPI_RX_EXT_EXT23_ADDR   0x38FU </span><span class="comment">// MIPI Tunnel Packets Processed  </span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae915b3f3d6654eac93a4d89731396093"> 3034</a></span><span class="preprocessor">#define TUN_PKT_CNT_MIPI_RX_EXT_EXT23_MASK   0xFFU</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a02ca8652260ab96519b2de63f3254e0b"> 3035</a></span><span class="preprocessor">#define TUN_PKT_CNT_MIPI_RX_EXT_EXT23_POS    0U</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span> </div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6b1b9c2592d947ce29c6ef5a207dcc0e"> 3037</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT24_ADDR       0x390U</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aad6df0fa38541a27adc329f9481a12f4"> 3038</a></span><span class="preprocessor">#define MIPI_RX_EXT_EXT24_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span> </div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae8504d8a0bb47afec2630912a9134b07"> 3040</a></span><span class="preprocessor">#define PHY_CLK_CNT_MIPI_RX_EXT_EXT24_ADDR   0x390U </span><span class="comment">// MIPI RX Clock Received. The changing val... </span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a70642cc571067b50bd9dd8c1af0073f3"> 3041</a></span><span class="preprocessor">#define PHY_CLK_CNT_MIPI_RX_EXT_EXT24_MASK   0xFFU</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af9fe4a596c23d97cc84c53a243704b3c"> 3042</a></span><span class="preprocessor">#define PHY_CLK_CNT_MIPI_RX_EXT_EXT24_POS    0U</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span> </div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#add3e64f78d1d6a84eab5f32c7cfd7b0b"> 3044</a></span><span class="preprocessor">#define FRONTTOP_EXT_FRONTTOP_EXT8_ADDR      0x3C8U</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4448215f639099114b671b71f1830734"> 3045</a></span><span class="preprocessor">#define FRONTTOP_EXT_FRONTTOP_EXT8_DEFAULT   0x00U</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span> </div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a16ca7e8d8865a598acc9c03ca56e0688"> 3047</a></span><span class="preprocessor">#define MEM_DT3_SELZ_FRONTTOP_EXT_FRONTTOP_EXT8_ADDR     0x3C8U </span><span class="comment">// Select a designated datatype to route to... </span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a44138ec88f711d2269f515053276e08c"> 3048</a></span><span class="preprocessor">#define MEM_DT3_SELZ_FRONTTOP_EXT_FRONTTOP_EXT8_MASK     0xFFU</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4aeba0258d5249a16098aec5eaf9f0dc"> 3049</a></span><span class="preprocessor">#define MEM_DT3_SELZ_FRONTTOP_EXT_FRONTTOP_EXT8_POS      0U</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span> </div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a59ebe9d9707c2719f73a0ad3303564b1"> 3051</a></span><span class="preprocessor">#define FRONTTOP_EXT_FRONTTOP_EXT9_ADDR      0x3C9U</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae9a037b5608197aad6d2aa09eb6882bd"> 3052</a></span><span class="preprocessor">#define FRONTTOP_EXT_FRONTTOP_EXT9_DEFAULT   0x00U</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span> </div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0fc89d78ad32102cc842064e0410a7a0"> 3054</a></span><span class="preprocessor">#define MEM_DT4_SELZ_FRONTTOP_EXT_FRONTTOP_EXT9_ADDR     0x3C9U </span><span class="comment">// Select a designated datatype to route to... </span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ada3dc2b47f5928f7a4fee8b14c0ade10"> 3055</a></span><span class="preprocessor">#define MEM_DT4_SELZ_FRONTTOP_EXT_FRONTTOP_EXT9_MASK     0xFFU</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a42a87a382399e3a552e5a0ca2432b07b"> 3056</a></span><span class="preprocessor">#define MEM_DT4_SELZ_FRONTTOP_EXT_FRONTTOP_EXT9_POS      0U</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span> </div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a156aca40f2929434e7c8ec6274728713"> 3058</a></span><span class="preprocessor">#define FRONTTOP_EXT_FRONTTOP_EXT10_ADDR         0x3CAU</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a56d0e3cd0516d0cfe7ded673c80d74ba"> 3059</a></span><span class="preprocessor">#define FRONTTOP_EXT_FRONTTOP_EXT10_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span> </div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a13763e0df9d6308e4e17f91e9281fe08"> 3061</a></span><span class="preprocessor">#define MEM_DT5_SELZ_FRONTTOP_EXT_FRONTTOP_EXT10_ADDR    0x3CAU </span><span class="comment">// Select a designated datatype to route to... </span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac788f5b429a8a8495c9fda8827e9bd36"> 3062</a></span><span class="preprocessor">#define MEM_DT5_SELZ_FRONTTOP_EXT_FRONTTOP_EXT10_MASK    0xFFU</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a87a2f7f99803ea44b0e479bfac05568d"> 3063</a></span><span class="preprocessor">#define MEM_DT5_SELZ_FRONTTOP_EXT_FRONTTOP_EXT10_POS     0U</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span> </div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3e6713e9f762453f177fcf2faf93c2a6"> 3065</a></span><span class="preprocessor">#define FRONTTOP_EXT_FRONTTOP_EXT11_ADDR         0x3CBU</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0143c275f138a80c5722faa40de1fa01"> 3066</a></span><span class="preprocessor">#define FRONTTOP_EXT_FRONTTOP_EXT11_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span> </div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad53909684eeca3ecc02e950173cb888d"> 3068</a></span><span class="preprocessor">#define MEM_DT6_SELZ_FRONTTOP_EXT_FRONTTOP_EXT11_ADDR    0x3CBU </span><span class="comment">// Select a designated datatype to route to... </span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a34e48db8ef23b7d888af4c008f46cd46"> 3069</a></span><span class="preprocessor">#define MEM_DT6_SELZ_FRONTTOP_EXT_FRONTTOP_EXT11_MASK    0xFFU</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae70899d2380086784fa7aaf3e37b832d"> 3070</a></span><span class="preprocessor">#define MEM_DT6_SELZ_FRONTTOP_EXT_FRONTTOP_EXT11_POS     0U</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span> </div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a242d757b28d60b35ba12251cfd15af46"> 3072</a></span><span class="preprocessor">#define FRONTTOP_EXT_FRONTTOP_EXT17_ADDR         0x3D1U</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a85de5c49601ba297d76b4a1ff5f111cb"> 3073</a></span><span class="preprocessor">#define FRONTTOP_EXT_FRONTTOP_EXT17_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span> </div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5f39bea3cb7c4d6a3eaed96614930671"> 3075</a></span><span class="preprocessor">#define MEM_DT3_SELZ_EN_FRONTTOP_EXT_FRONTTOP_EXT17_ADDR     0x3D1U </span><span class="comment">// Enable datatype designated in mem_dt3_se... </span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae9a4abc5636c04f8e19faa6f9a94b59d"> 3076</a></span><span class="preprocessor">#define MEM_DT3_SELZ_EN_FRONTTOP_EXT_FRONTTOP_EXT17_MASK     0x01U</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7ac45abd7112edae5ec3d2d3dc0ced57"> 3077</a></span><span class="preprocessor">#define MEM_DT3_SELZ_EN_FRONTTOP_EXT_FRONTTOP_EXT17_POS      0U</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span> </div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9c7fb667d72d9a5d32d5f2a6f30d0bee"> 3079</a></span><span class="preprocessor">#define MEM_DT4_SELZ_EN_FRONTTOP_EXT_FRONTTOP_EXT17_ADDR     0x3D1U </span><span class="comment">// Enable datatype designated in mem_dt4_se... </span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae7b55b931bc8565d1a80e8d6ded3ac76"> 3080</a></span><span class="preprocessor">#define MEM_DT4_SELZ_EN_FRONTTOP_EXT_FRONTTOP_EXT17_MASK     0x02U</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9d125b59869cd9a8e53f10356a366d37"> 3081</a></span><span class="preprocessor">#define MEM_DT4_SELZ_EN_FRONTTOP_EXT_FRONTTOP_EXT17_POS      1U</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span> </div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab84230d0c6efff4c8c5547d14758fc6b"> 3083</a></span><span class="preprocessor">#define MEM_DT5_SELZ_EN_FRONTTOP_EXT_FRONTTOP_EXT17_ADDR     0x3D1U </span><span class="comment">// Enable datatype designated in mem_dt5_se... </span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6f5afe716299eca2032b4caa842a90fc"> 3084</a></span><span class="preprocessor">#define MEM_DT5_SELZ_EN_FRONTTOP_EXT_FRONTTOP_EXT17_MASK     0x04U</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7540250d6b385152b7426f46d85d1be8"> 3085</a></span><span class="preprocessor">#define MEM_DT5_SELZ_EN_FRONTTOP_EXT_FRONTTOP_EXT17_POS      2U</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span> </div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a043bf072dcbcd43d1feaad7e9c619d8a"> 3087</a></span><span class="preprocessor">#define MEM_DT6_SELZ_EN_FRONTTOP_EXT_FRONTTOP_EXT17_ADDR     0x3D1U </span><span class="comment">// Enable datatype designated in mem_dt6_se... </span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac825a27501e988235b1f07ab6272b3d6"> 3088</a></span><span class="preprocessor">#define MEM_DT6_SELZ_EN_FRONTTOP_EXT_FRONTTOP_EXT17_MASK     0x08U</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a94e1ed911a8759de0b046e9e2d14c6fb"> 3089</a></span><span class="preprocessor">#define MEM_DT6_SELZ_EN_FRONTTOP_EXT_FRONTTOP_EXT17_POS      3U</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span> </div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5447554e8b561470bd04eb823cf85359"> 3091</a></span><span class="preprocessor">#define MIPI_RX_EXT2_EXTA_ADDR       0x3DCU</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2024103619f8c10ed949a42fca6dbfec"> 3092</a></span><span class="preprocessor">#define MIPI_RX_EXT2_EXTA_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span> </div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a98bdb227accf71e3003083b9017e0325"> 3094</a></span><span class="preprocessor">#define MEM_DT7_SELZ_MIPI_RX_EXT2_EXTA_ADDR      0x3DCU </span><span class="comment">// Select designated datatype to route to v... </span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afb6861a26342805144475e7697c7bdf2"> 3095</a></span><span class="preprocessor">#define MEM_DT7_SELZ_MIPI_RX_EXT2_EXTA_MASK      0x7FU</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a90a2ac856c5f5155f3468c91e5170544"> 3096</a></span><span class="preprocessor">#define MEM_DT7_SELZ_MIPI_RX_EXT2_EXTA_POS       0U</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span> </div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aefc0b7d4b78cc7e79df7314b94f352ff"> 3098</a></span><span class="preprocessor">#define MIPI_RX_EXT2_EXTB_ADDR       0x3DDU</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a598385b00dc0f1b8964d923892f64052"> 3099</a></span><span class="preprocessor">#define MIPI_RX_EXT2_EXTB_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span> </div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a26bf0d1658f56a17a48309f306d48597"> 3101</a></span><span class="preprocessor">#define MEM_DT8_SELZ_MIPI_RX_EXT2_EXTB_ADDR      0x3DDU </span><span class="comment">// Select designated datatype to route to v... </span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9d67bcabfab74227d02e9c235e82eb99"> 3102</a></span><span class="preprocessor">#define MEM_DT8_SELZ_MIPI_RX_EXT2_EXTB_MASK      0x7FU</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a286cc49c319dddf5495fc85da89fba78"> 3103</a></span><span class="preprocessor">#define MEM_DT8_SELZ_MIPI_RX_EXT2_EXTB_POS       0U</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span> </div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad5877522ab73f4f8181c6b9079a0da9e"> 3105</a></span><span class="preprocessor">#define REF_VTG_VTX0_ADDR        0x3E0U</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af72fc213f5c0504a3d252fc677e47dbd"> 3106</a></span><span class="preprocessor">#define REF_VTG_VTX0_DEFAULT     0x70U</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span> </div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac8c14fc89028b5335f9bccc098d48434"> 3108</a></span><span class="preprocessor">#define GEN_VS_REF_VTG_VTX0_ADDR     0x3E0U </span><span class="comment">// Enable generation of VS output  </span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a69cc5a192a23e366679d83c095a12fa6"> 3109</a></span><span class="preprocessor">#define GEN_VS_REF_VTG_VTX0_MASK     0x01U</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3440d12f25bcd1bb02ad3caf15754a65"> 3110</a></span><span class="preprocessor">#define GEN_VS_REF_VTG_VTX0_POS      0U</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span> </div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad55973a8c3410c2fba7eb2006cb4af92"> 3112</a></span><span class="preprocessor">#define VS_INV_REF_VTG_VTX0_ADDR     0x3E0U </span><span class="comment">// Invert VS output of video timing generat... </span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1719aadd477c6fec39c08b3e2aaa4ebf"> 3113</a></span><span class="preprocessor">#define VS_INV_REF_VTG_VTX0_MASK     0x02U</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab8cd024fcb9db7c9d3021abad4a8aee3"> 3114</a></span><span class="preprocessor">#define VS_INV_REF_VTG_VTX0_POS      1U</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span> </div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab76596f9671579eecde27e3399e2b56f"> 3116</a></span><span class="preprocessor">#define GEN_HS_REF_VTG_VTX0_ADDR     0x3E0U </span><span class="comment">// Enable generation of HS output  </span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a90c1e30cb8c45b480c4361c7d15678d4"> 3117</a></span><span class="preprocessor">#define GEN_HS_REF_VTG_VTX0_MASK     0x04U</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a91196e519956b8d4af2eb72d80c0ab73"> 3118</a></span><span class="preprocessor">#define GEN_HS_REF_VTG_VTX0_POS      2U</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span> </div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6492387b8844ee2e1c6e6a9e6129bdc4"> 3120</a></span><span class="preprocessor">#define HS_INV_REF_VTG_VTX0_ADDR     0x3E0U </span><span class="comment">// Invert HS output of video timing generat... </span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a764bca419cbf7fce17bfcd0a91e9977c"> 3121</a></span><span class="preprocessor">#define HS_INV_REF_VTG_VTX0_MASK     0x08U</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab64b917654cbbd0505e2f3d3d44c5b0c"> 3122</a></span><span class="preprocessor">#define HS_INV_REF_VTG_VTX0_POS      3U</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span> </div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a92a017b3523bdb5f57bffd44f2fc2790"> 3124</a></span><span class="preprocessor">#define REF_VTG_MODE_REF_VTG_VTX0_ADDR   0x3E0U </span><span class="comment">// Selects one of the following modes for v... </span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3ad8ae4f899f8fcbc1490086f22e69a3"> 3125</a></span><span class="preprocessor">#define REF_VTG_MODE_REF_VTG_VTX0_MASK   0x30U</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a559424988a9523b75e912c3b029d0a04"> 3126</a></span><span class="preprocessor">#define REF_VTG_MODE_REF_VTG_VTX0_POS    4U</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span> </div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa5a57a652d0b6f7f0bbb1a75e6e7efb3"> 3128</a></span><span class="preprocessor">#define VS_TRIG_REF_VTG_VTX0_ADDR    0x3E0U </span><span class="comment">// Select VS trigger edge (positive vs. neg... </span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3edf6016449f7a4fafd31b5a7930c87a"> 3129</a></span><span class="preprocessor">#define VS_TRIG_REF_VTG_VTX0_MASK    0x40U</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a89b0aa697473204fdd41a9fce165a260"> 3130</a></span><span class="preprocessor">#define VS_TRIG_REF_VTG_VTX0_POS     6U</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span> </div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a69eeadbdf5d5ad33f2511a8dd23635e9"> 3132</a></span><span class="preprocessor">#define REF_VTG_VTX5_ADDR        0x3E1U</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa185c43806cc163374f71f2bcb367cde"> 3133</a></span><span class="preprocessor">#define REF_VTG_VTX5_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span> </div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a420ca4a1e92527fe1aa017500e6f8c54"> 3135</a></span><span class="preprocessor">#define VS_HIGH_2_REF_VTG_VTX5_ADDR      0x3E1U </span><span class="comment">// VS High Period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8536ac149db881d3c63165d6a3702042"> 3136</a></span><span class="preprocessor">#define VS_HIGH_2_REF_VTG_VTX5_MASK      0xFFU</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a91a7578a116db9f6545823a7c5c6bb45"> 3137</a></span><span class="preprocessor">#define VS_HIGH_2_REF_VTG_VTX5_POS       0U</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span> </div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a293abd687dc4967d9268187fcf777504"> 3139</a></span><span class="preprocessor">#define REF_VTG_VTX6_ADDR        0x3E2U</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3c7ab56f8399abd4190f0493659395e3"> 3140</a></span><span class="preprocessor">#define REF_VTG_VTX6_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span> </div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aebea8645145c722753e77809a5ca5622"> 3142</a></span><span class="preprocessor">#define VS_HIGH_1_REF_VTG_VTX6_ADDR      0x3E2U </span><span class="comment">// VS High Period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a04d0071463b524a50822d346b405fb95"> 3143</a></span><span class="preprocessor">#define VS_HIGH_1_REF_VTG_VTX6_MASK      0xFFU</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad91e722aa9778c4853f1e38b290b31d8"> 3144</a></span><span class="preprocessor">#define VS_HIGH_1_REF_VTG_VTX6_POS       0U</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span> </div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a161c738724981a917d11115b6a0a8c77"> 3146</a></span><span class="preprocessor">#define REF_VTG_VTX7_ADDR        0x3E3U</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd3aa93a8daedd44ededf02e501d6766"> 3147</a></span><span class="preprocessor">#define REF_VTG_VTX7_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span> </div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a347132cc78f6f3c7ff2ea69b58e0f920"> 3149</a></span><span class="preprocessor">#define VS_HIGH_0_REF_VTG_VTX7_ADDR      0x3E3U </span><span class="comment">// VS High Period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a68059d31747bd4a7303ff26d273946dc"> 3150</a></span><span class="preprocessor">#define VS_HIGH_0_REF_VTG_VTX7_MASK      0xFFU</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa53b1dce50e83118dcb77d0eb6b67cd8"> 3151</a></span><span class="preprocessor">#define VS_HIGH_0_REF_VTG_VTX7_POS       0U</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span> </div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a330101c60ee1ea7fb67537ee6f76f179"> 3153</a></span><span class="preprocessor">#define REF_VTG_VTX8_ADDR        0x3E4U</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa5bcff5161b7d50f92714a0fe501278a"> 3154</a></span><span class="preprocessor">#define REF_VTG_VTX8_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span> </div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a01d66b4eb1df276d91f11b2808533a0e"> 3156</a></span><span class="preprocessor">#define VS_LOW_2_REF_VTG_VTX8_ADDR   0x3E4U </span><span class="comment">// VS Low Period in terms of PCLK cycles (B... </span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a21f674e596b8a9d47ef0c98606b257ef"> 3157</a></span><span class="preprocessor">#define VS_LOW_2_REF_VTG_VTX8_MASK   0xFFU</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad9ef857f3d4738f5e273a8294641c4dd"> 3158</a></span><span class="preprocessor">#define VS_LOW_2_REF_VTG_VTX8_POS    0U</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span> </div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a686560f9a93a71e9de614e91a5d567bb"> 3160</a></span><span class="preprocessor">#define REF_VTG_VTX9_ADDR        0x3E5U</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9521089c44d87ac3f55f9c3db3226a7c"> 3161</a></span><span class="preprocessor">#define REF_VTG_VTX9_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span> </div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac97377da35c9c070ad4a8071e957da85"> 3163</a></span><span class="preprocessor">#define VS_LOW_1_REF_VTG_VTX9_ADDR   0x3E5U </span><span class="comment">// VS Low Period in terms of PCLK cycles (B... </span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac892efaffcdfaa9bee8a48fa9afc949a"> 3164</a></span><span class="preprocessor">#define VS_LOW_1_REF_VTG_VTX9_MASK   0xFFU</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2a4e3e780fda8e0a538d0593f9caddeb"> 3165</a></span><span class="preprocessor">#define VS_LOW_1_REF_VTG_VTX9_POS    0U</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span> </div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a30a7ba2b9152fc7e9dbe55d81a4b8d22"> 3167</a></span><span class="preprocessor">#define REF_VTG_VTX10_ADDR       0x3E6U</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acce5974622171b165e45c54340469aad"> 3168</a></span><span class="preprocessor">#define REF_VTG_VTX10_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span> </div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab8324be5d9825d62c159bfd790e2bc0a"> 3170</a></span><span class="preprocessor">#define VS_LOW_0_REF_VTG_VTX10_ADDR      0x3E6U </span><span class="comment">// VS Low Period in terms of PCLK cycles (B... </span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad5517a39070be5f6c2b494e4196c05a7"> 3171</a></span><span class="preprocessor">#define VS_LOW_0_REF_VTG_VTX10_MASK      0xFFU</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5da67601b6c5e21d1fa5d7a2ba83bfed"> 3172</a></span><span class="preprocessor">#define VS_LOW_0_REF_VTG_VTX10_POS       0U</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span> </div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a973c1f00c62aea11774772b7317fde75"> 3174</a></span><span class="preprocessor">#define REF_VTG_VTX11_ADDR       0x3E7U</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8d06d4d4496109e7db0656536e596778"> 3175</a></span><span class="preprocessor">#define REF_VTG_VTX11_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span> </div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0ecb707da3b1e208d42c0a7342a691b3"> 3177</a></span><span class="preprocessor">#define V2H_2_REF_VTG_VTX11_ADDR     0x3E7U </span><span class="comment">// Horizontal sync delay.  VS edge to the r... </span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aca171edabac44aa659b26ba45e2d11b1"> 3178</a></span><span class="preprocessor">#define V2H_2_REF_VTG_VTX11_MASK     0xFFU</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9e3ad25a5f32554c09872dab48ea9772"> 3179</a></span><span class="preprocessor">#define V2H_2_REF_VTG_VTX11_POS      0U</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span> </div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a31d6f71f56a720bc877fe12c8e0fd608"> 3181</a></span><span class="preprocessor">#define REF_VTG_VTX12_ADDR       0x3E8U</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aef26960e30c8f2f2e441d74e332c7a88"> 3182</a></span><span class="preprocessor">#define REF_VTG_VTX12_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span> </div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a55712acb0909fc11d94c8342f102f3d7"> 3184</a></span><span class="preprocessor">#define V2H_1_REF_VTG_VTX12_ADDR     0x3E8U </span><span class="comment">// Horizontal sync delay.  VS edge to the r... </span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adef01941cf52ad3d1a56234427796e21"> 3185</a></span><span class="preprocessor">#define V2H_1_REF_VTG_VTX12_MASK     0xFFU</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a98c5ae8fe1f004f90886cb9c64f8f384"> 3186</a></span><span class="preprocessor">#define V2H_1_REF_VTG_VTX12_POS      0U</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span> </div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae4f279ea5bfbad93c21ea54ba193b133"> 3188</a></span><span class="preprocessor">#define REF_VTG_VTX13_ADDR       0x3E9U</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab2ab8086b170d4b7c03879263cdfb946"> 3189</a></span><span class="preprocessor">#define REF_VTG_VTX13_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span> </div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab24dc2078f6074a96b622a891f7c0b3c"> 3191</a></span><span class="preprocessor">#define V2H_0_REF_VTG_VTX13_ADDR     0x3E9U </span><span class="comment">// Horizontal sync delay.  VS edge to the r... </span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a043612a02a7e42d9ed1a6d38fd7e6102"> 3192</a></span><span class="preprocessor">#define V2H_0_REF_VTG_VTX13_MASK     0xFFU</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8477394ebd78b72311c3050e93d55dcf"> 3193</a></span><span class="preprocessor">#define V2H_0_REF_VTG_VTX13_POS      0U</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span> </div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aefd390dc9c9fca76f3dcd0e838568e23"> 3195</a></span><span class="preprocessor">#define REF_VTG_VTX14_ADDR       0x3EAU</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0987c065c016e01c3c65ffb3672d3f85"> 3196</a></span><span class="preprocessor">#define REF_VTG_VTX14_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span> </div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa06f84f4d2931e92a0883024058a6c4c"> 3198</a></span><span class="preprocessor">#define HS_HIGH_1_REF_VTG_VTX14_ADDR     0x3EAU </span><span class="comment">// HS High Period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac90083ff78b9047c4b725c3b2559f9ee"> 3199</a></span><span class="preprocessor">#define HS_HIGH_1_REF_VTG_VTX14_MASK     0xFFU</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a270512815608a51ddfd0d4d3f984d4c4"> 3200</a></span><span class="preprocessor">#define HS_HIGH_1_REF_VTG_VTX14_POS      0U</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span> </div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9debff65753395da4e119c359a167020"> 3202</a></span><span class="preprocessor">#define REF_VTG_VTX15_ADDR       0x3EBU</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab7d7c9baa70f89af2fdcf67ef9b9ffd7"> 3203</a></span><span class="preprocessor">#define REF_VTG_VTX15_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span> </div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aac03fc7192cf61262cdcd587e809e607"> 3205</a></span><span class="preprocessor">#define HS_HIGH_0_REF_VTG_VTX15_ADDR     0x3EBU </span><span class="comment">// HS High Period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adf45a947dfa48e6fae55b5f984df430f"> 3206</a></span><span class="preprocessor">#define HS_HIGH_0_REF_VTG_VTX15_MASK     0xFFU</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a437320e890a33c9152647f522b0a7a30"> 3207</a></span><span class="preprocessor">#define HS_HIGH_0_REF_VTG_VTX15_POS      0U</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span> </div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2942fe7772c27ccfbfdb97a2d6bebada"> 3209</a></span><span class="preprocessor">#define REF_VTG_VTX16_ADDR       0x3ECU</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adff135275f98937141ac7a6d01a1b8b6"> 3210</a></span><span class="preprocessor">#define REF_VTG_VTX16_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span> </div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9988841442720754093836efbf30371b"> 3212</a></span><span class="preprocessor">#define HS_LOW_1_REF_VTG_VTX16_ADDR      0x3ECU </span><span class="comment">// HS Low Period in terms of PCLK cycles (B... </span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa87c8602ebb3888392d5313bf3f562cf"> 3213</a></span><span class="preprocessor">#define HS_LOW_1_REF_VTG_VTX16_MASK      0xFFU</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1ad53b002a0318c7c01705d2ae8caba6"> 3214</a></span><span class="preprocessor">#define HS_LOW_1_REF_VTG_VTX16_POS       0U</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span> </div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4b13a0fb556905f21f46c7bb4219249c"> 3216</a></span><span class="preprocessor">#define REF_VTG_VTX17_ADDR       0x3EDU</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3a4dfad63bd06fe21301ec809cdec575"> 3217</a></span><span class="preprocessor">#define REF_VTG_VTX17_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span> </div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af0c83e99e423d6086027f45bdb568d86"> 3219</a></span><span class="preprocessor">#define HS_LOW_0_REF_VTG_VTX17_ADDR      0x3EDU </span><span class="comment">// HS Low Period in terms of PCLK cycles (B... </span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a140dadbc13fb1b7f2cd0bbfd3b007523"> 3220</a></span><span class="preprocessor">#define HS_LOW_0_REF_VTG_VTX17_MASK      0xFFU</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a99edeb83faf89db2364d54c2ee1e725f"> 3221</a></span><span class="preprocessor">#define HS_LOW_0_REF_VTG_VTX17_POS       0U</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span> </div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0af5881481b1cb93463dd8e77b9939d0"> 3223</a></span><span class="preprocessor">#define REF_VTG_VTX18_ADDR       0x3EEU</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab4ef1aa41418c2d184ea1dd3a848e0f4"> 3224</a></span><span class="preprocessor">#define REF_VTG_VTX18_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span> </div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaedf076db2ac99aaf670d00005fb66bf"> 3226</a></span><span class="preprocessor">#define HS_CNT_1_REF_VTG_VTX18_ADDR      0x3EEU </span><span class="comment">// Number of HS pulses per frame (Bits [15:... </span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afa88186ad69b5d652b0d3531740868a8"> 3227</a></span><span class="preprocessor">#define HS_CNT_1_REF_VTG_VTX18_MASK      0xFFU</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a19183a32fcb196b84f245c7eff947839"> 3228</a></span><span class="preprocessor">#define HS_CNT_1_REF_VTG_VTX18_POS       0U</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span> </div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad877137e0af72e3917c18ec0fe4bcb2d"> 3230</a></span><span class="preprocessor">#define REF_VTG_VTX19_ADDR       0x3EFU</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa7fb325b512b71244ab32edabfe66bd4"> 3231</a></span><span class="preprocessor">#define REF_VTG_VTX19_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span> </div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a96636cdea807b159e55a36a4ccb390ca"> 3233</a></span><span class="preprocessor">#define HS_CNT_0_REF_VTG_VTX19_ADDR      0x3EFU </span><span class="comment">// Number of HS pulses per frame (Bits [7:0... </span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8033f2681ab8c7ddea1bcea65f8f2c60"> 3234</a></span><span class="preprocessor">#define HS_CNT_0_REF_VTG_VTX19_MASK      0xFFU</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af700cf4515ea8a95393a930c808df320"> 3235</a></span><span class="preprocessor">#define HS_CNT_0_REF_VTG_VTX19_POS       0U</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span> </div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af4671105a7ea1be52f32fb3610f8e29b"> 3237</a></span><span class="preprocessor">#define REF_VTG_REF_VTG0_ADDR        0x3F0U</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a759ddc161307f38af406a1bce0426990"> 3238</a></span><span class="preprocessor">#define REF_VTG_REF_VTG0_DEFAULT     0x50U</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span> </div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aca244f7df6fbeab41e2815a7bd564a6b"> 3240</a></span><span class="preprocessor">#define REFGEN_EN_REF_VTG_REF_VTG0_ADDR      0x3F0U </span><span class="comment">// Enable reference generation PLL  </span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad53522b1273714aadb42f097f3e0b29f"> 3241</a></span><span class="preprocessor">#define REFGEN_EN_REF_VTG_REF_VTG0_MASK      0x01U</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5dc77be4db6cc426556b94c0cec3bec6"> 3242</a></span><span class="preprocessor">#define REFGEN_EN_REF_VTG_REF_VTG0_POS       0U</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span> </div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1cb4d4e1634edb4e0213af05e959747d"> 3244</a></span><span class="preprocessor">#define REFGEN_RST_REF_VTG_REF_VTG0_ADDR     0x3F0U </span><span class="comment">// Reset reference generation PLL  </span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaa068875728f1a0f372ad46e2d603822"> 3245</a></span><span class="preprocessor">#define REFGEN_RST_REF_VTG_REF_VTG0_MASK     0x02U</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ade6e1f5f678c42524ffac64fbf60f415"> 3246</a></span><span class="preprocessor">#define REFGEN_RST_REF_VTG_REF_VTG0_POS      1U</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span> </div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afbaf68b1f7b7eaf6c0cdee347a72fb09"> 3248</a></span><span class="preprocessor">#define REFGEN_PREDEF_FREQ_ALT_REF_VTG_REF_VTG0_ADDR     0x3F0U </span><span class="comment">// Enable alternative predefined reference ... </span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a94a00aa4e630f1351b0d93a4ad2b4f11"> 3249</a></span><span class="preprocessor">#define REFGEN_PREDEF_FREQ_ALT_REF_VTG_REF_VTG0_MASK     0x08U</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeaa4cb85ef108f906f02b7fa86123252"> 3250</a></span><span class="preprocessor">#define REFGEN_PREDEF_FREQ_ALT_REF_VTG_REF_VTG0_POS      3U</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span> </div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a92857cd9c205a53e1f208f3d047ebf25"> 3252</a></span><span class="preprocessor">#define REFGEN_PREDEF_FREQ_REF_VTG_REF_VTG0_ADDR     0x3F0U </span><span class="comment">// Predefined reference generation PLL freq... </span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a72d8b9289c1582b3ddd8a11f13278168"> 3253</a></span><span class="preprocessor">#define REFGEN_PREDEF_FREQ_REF_VTG_REF_VTG0_MASK     0x30U</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae4456efdbe3680649133efd040e05b09"> 3254</a></span><span class="preprocessor">#define REFGEN_PREDEF_FREQ_REF_VTG_REF_VTG0_POS      4U</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span> </div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a04ee878a8b3f125cb1a163fe0cff692d"> 3256</a></span><span class="preprocessor">#define REFGEN_PREDEF_EN_REF_VTG_REF_VTG0_ADDR   0x3F0U </span><span class="comment">// Enable predefined clock settings for ref... </span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad8d3ee883f1176269fd9f7d8418ab739"> 3257</a></span><span class="preprocessor">#define REFGEN_PREDEF_EN_REF_VTG_REF_VTG0_MASK   0x40U</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5d3eeea1f66b530251182aa4a587e3e8"> 3258</a></span><span class="preprocessor">#define REFGEN_PREDEF_EN_REF_VTG_REF_VTG0_POS    6U</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span> </div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4d0a1635e39a2b05f1c32b2d430982cb"> 3260</a></span><span class="preprocessor">#define REFGEN_LOCKED_REF_VTG_REF_VTG0_ADDR      0x3F0U </span><span class="comment">// Reference generation PLL is locked (for ... </span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad65d054f85c39a42e8633064e6fab7dc"> 3261</a></span><span class="preprocessor">#define REFGEN_LOCKED_REF_VTG_REF_VTG0_MASK      0x80U</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaad669ae6b2fddc77416833ae65d60f5"> 3262</a></span><span class="preprocessor">#define REFGEN_LOCKED_REF_VTG_REF_VTG0_POS       7U</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span> </div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#affebf9b3a540bfaf902bf34ad2661f4c"> 3264</a></span><span class="preprocessor">#define REF_VTG_REF_VTG1_ADDR        0x3F1U</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a43fd4739b1ca81f22a8c36fbb0004ff3"> 3265</a></span><span class="preprocessor">#define REF_VTG_REF_VTG1_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span> </div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3eb7e9e5c1a0dabba0e42c9f5ed6e8f4"> 3267</a></span><span class="preprocessor">#define PCLKEN_REF_VTG_REF_VTG1_ADDR     0x3F1U </span><span class="comment">// Enable output of PCLK on local MFP selec... </span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0e3d977d4b4bc46db1d2c64a0ded72bd"> 3268</a></span><span class="preprocessor">#define PCLKEN_REF_VTG_REF_VTG1_MASK     0x01U</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aef5a2096e92d3dbae3a2adc885670b1c"> 3269</a></span><span class="preprocessor">#define PCLKEN_REF_VTG_REF_VTG1_POS      0U</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span> </div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a07e06eddf404e8b455394365b70c7ef2"> 3271</a></span><span class="preprocessor">#define PCLK_GPIO_REF_VTG_REF_VTG1_ADDR      0x3F1U </span><span class="comment">// Select which local MFP PCLK is outputted... </span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abcd486894dbd51f4dece3d6e0071f3f2"> 3272</a></span><span class="preprocessor">#define PCLK_GPIO_REF_VTG_REF_VTG1_MASK      0x3EU</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3dc3457fa97ea170b1ca91c7f4582f80"> 3273</a></span><span class="preprocessor">#define PCLK_GPIO_REF_VTG_REF_VTG1_POS       1U</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span> </div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aadc1eee7d1ced3ae47cc1760f02f1d8c"> 3275</a></span><span class="preprocessor">#define RCLKEN_Y_REF_VTG_REF_VTG1_ADDR   0x3F1U </span><span class="comment">// Select between REFGEN_PLL output and RCL... </span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad5aabae8a8b10b1663a2837344fa1f3f"> 3276</a></span><span class="preprocessor">#define RCLKEN_Y_REF_VTG_REF_VTG1_MASK   0x80U</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a36581d983dd0b55f648303a7e732fb48"> 3277</a></span><span class="preprocessor">#define RCLKEN_Y_REF_VTG_REF_VTG1_POS    7U</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span> </div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab8fe6a4a6a6125221f4bef1efa9b9cc9"> 3279</a></span><span class="preprocessor">#define REF_VTG_REF_VTG2_ADDR        0x3F2U</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a70a2cc39a5eaabcf65f75048ed162c98"> 3280</a></span><span class="preprocessor">#define REF_VTG_REF_VTG2_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span> </div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1fddfa9e14c6a3141fb8d6f29b55e13d"> 3282</a></span><span class="preprocessor">#define HSEN_REF_VTG_REF_VTG2_ADDR   0x3F2U </span><span class="comment">// Enable output of HS on local MFP selecte... </span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a32a1db53efc9d9ee446eff267825ddf3"> 3283</a></span><span class="preprocessor">#define HSEN_REF_VTG_REF_VTG2_MASK   0x01U</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4d8a3ba210392fa2d1addb57b8ee45a4"> 3284</a></span><span class="preprocessor">#define HSEN_REF_VTG_REF_VTG2_POS    0U</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span> </div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a11c0fba9ceb16c17401b5b435fa561cd"> 3286</a></span><span class="preprocessor">#define HS_GPIO_REF_VTG_REF_VTG2_ADDR    0x3F2U </span><span class="comment">// Select which local MFP HS is outputted o... </span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a720630e4e311384f4f9849b05c08f12e"> 3287</a></span><span class="preprocessor">#define HS_GPIO_REF_VTG_REF_VTG2_MASK    0x3EU</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab7602d412bd6f58d0c746955af3355e7"> 3288</a></span><span class="preprocessor">#define HS_GPIO_REF_VTG_REF_VTG2_POS     1U</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span> </div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a26e5d6881c958f0a1974fdeadf51363b"> 3290</a></span><span class="preprocessor">#define REF_VTG_REF_VTG3_ADDR        0x3F3U</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad2e1a70154a9a2a96a6f906041b28444"> 3291</a></span><span class="preprocessor">#define REF_VTG_REF_VTG3_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span> </div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afb1ce47a9b5b9003d102aef283c275d4"> 3293</a></span><span class="preprocessor">#define VSEN_REF_VTG_REF_VTG3_ADDR   0x3F3U </span><span class="comment">// Enable output of VS on local MFP selecte... </span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7e208c7a9b9b880534ed1c5445d0da3c"> 3294</a></span><span class="preprocessor">#define VSEN_REF_VTG_REF_VTG3_MASK   0x01U</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a736a9cd9e3d07cb3bb3336f13fd134be"> 3295</a></span><span class="preprocessor">#define VSEN_REF_VTG_REF_VTG3_POS    0U</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span> </div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4c737810c5d76776c9eba08c9abd515d"> 3297</a></span><span class="preprocessor">#define VS_GPIO_REF_VTG_REF_VTG3_ADDR    0x3F3U </span><span class="comment">// Select which local MFP VS is outputted o... </span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acbadb284776983ece455023f6586db6d"> 3298</a></span><span class="preprocessor">#define VS_GPIO_REF_VTG_REF_VTG3_MASK    0x3EU</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8f6459b8bf782c4ba6898cab5447a5bd"> 3299</a></span><span class="preprocessor">#define VS_GPIO_REF_VTG_REF_VTG3_POS     1U</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span> </div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a902f3ca0fca589bedd1753403ca2d433"> 3301</a></span><span class="preprocessor">#define REF_VTG_REF_VTG4_ADDR        0x3F4U</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3832c757a8e78d63f8c7c0a3a088eae0"> 3302</a></span><span class="preprocessor">#define REF_VTG_REF_VTG4_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span> </div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2aad9efaf75a568dcd0586860091da36"> 3304</a></span><span class="preprocessor">#define REFGEN_FB_FRACT_L_REF_VTG_REF_VTG4_ADDR      0x3F4U </span><span class="comment">// Reference generator PLL feedback divider... </span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7029450e81162ed5a5188c61d8b83df5"> 3305</a></span><span class="preprocessor">#define REFGEN_FB_FRACT_L_REF_VTG_REF_VTG4_MASK      0xFFU</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4f279a53cf2480e2c2180904e77aa516"> 3306</a></span><span class="preprocessor">#define REFGEN_FB_FRACT_L_REF_VTG_REF_VTG4_POS       0U</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span> </div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afd090ea0dff3ce465f26bd82ad528fb1"> 3308</a></span><span class="preprocessor">#define REF_VTG_REF_VTG5_ADDR        0x3F5U</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4905fa02f920cdb2210e58a11699e59d"> 3309</a></span><span class="preprocessor">#define REF_VTG_REF_VTG5_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span> </div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acd5421c4fa3a83ad43db55f3c2469198"> 3311</a></span><span class="preprocessor">#define REFGEN_FB_FRACT_H_REF_VTG_REF_VTG5_ADDR      0x3F5U </span><span class="comment">// Reference generator PLL feedback divider... </span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab1f913547498d6b4f0895dd779903fa9"> 3312</a></span><span class="preprocessor">#define REFGEN_FB_FRACT_H_REF_VTG_REF_VTG5_MASK      0x0FU</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8ee46f793d9000d3a75e3498c462d70f"> 3313</a></span><span class="preprocessor">#define REFGEN_FB_FRACT_H_REF_VTG_REF_VTG5_POS       0U</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span> </div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab4fecd3cb9ec6608c8f5552f8a2457bf"> 3315</a></span><span class="preprocessor">#define REF_VTG_REF_VTG6_ADDR        0x3F6U</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa0b3bacf6c54492ada7f9a9c0353a10f"> 3316</a></span><span class="preprocessor">#define REF_VTG_REF_VTG6_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span> </div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af6545ca7ea759ca2ae5b33694a077a30"> 3318</a></span><span class="preprocessor">#define VS_DLY_2_REF_VTG_REF_VTG6_ADDR   0x3F6U </span><span class="comment">// VS Delay in terms of pixel clock cycles.... </span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9e1f1dbd36eee28825bfa2e726cc3d01"> 3319</a></span><span class="preprocessor">#define VS_DLY_2_REF_VTG_REF_VTG6_MASK   0xFFU</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a51f7759311011ce393721e0ba415ccf0"> 3320</a></span><span class="preprocessor">#define VS_DLY_2_REF_VTG_REF_VTG6_POS    0U</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span> </div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1cfcb25f50f0f11984324895fbadbc19"> 3322</a></span><span class="preprocessor">#define REF_VTG_REF_VTG7_ADDR        0x3F7U</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ada55b902c3f1767c6e381c1ef91c82e2"> 3323</a></span><span class="preprocessor">#define REF_VTG_REF_VTG7_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span> </div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2b250916a7d3a34933955f4d60bfc699"> 3325</a></span><span class="preprocessor">#define VS_DLY_1_REF_VTG_REF_VTG7_ADDR   0x3F7U </span><span class="comment">// VS Delay in terms of pixel clock cycles.... </span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a68e60ff61524da0ac84f385dfef8a707"> 3326</a></span><span class="preprocessor">#define VS_DLY_1_REF_VTG_REF_VTG7_MASK   0xFFU</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1731b81a7c0533aa574e12f6efb175bf"> 3327</a></span><span class="preprocessor">#define VS_DLY_1_REF_VTG_REF_VTG7_POS    0U</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span> </div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9eb4f402bd866a8e68077aab51eb268f"> 3329</a></span><span class="preprocessor">#define REF_VTG_REF_VTG8_ADDR        0x3F8U</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae9236c230ab68ed54cc4fa7301cf4b00"> 3330</a></span><span class="preprocessor">#define REF_VTG_REF_VTG8_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span> </div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4860e51d1a6fcabb5b20e35f1a323031"> 3332</a></span><span class="preprocessor">#define VS_DLY_0_REF_VTG_REF_VTG8_ADDR   0x3F8U </span><span class="comment">// VS Delay in terms of pixel clock cycles.... </span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8c79306a23233fb4eca7c2ce339e805a"> 3333</a></span><span class="preprocessor">#define VS_DLY_0_REF_VTG_REF_VTG8_MASK   0xFFU</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a455e7b4f63bce446579719ec2a98a244"> 3334</a></span><span class="preprocessor">#define VS_DLY_0_REF_VTG_REF_VTG8_POS    0U</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span> </div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7df86c046140c04b46d0d9856407fa89"> 3336</a></span><span class="preprocessor">#define REF_VTG_REF_VTG9_ADDR        0x3F9U</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7b76482bd07a9bb2a7621862c87e9880"> 3337</a></span><span class="preprocessor">#define REF_VTG_REF_VTG9_DEFAULT     0x1EU</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span> </div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2e1e7ebda42ce656753eddc132d2afc9"> 3339</a></span><span class="preprocessor">#define REF_VTG_TRIG_ID_REF_VTG_REF_VTG9_ADDR    0x3F9U </span><span class="comment">// GPIO ID used for receiving REF_VTG_TRIG  </span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac5682d575170896de0886feb463f9f0d"> 3340</a></span><span class="preprocessor">#define REF_VTG_TRIG_ID_REF_VTG_REF_VTG9_MASK    0x1FU</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3d04e02e4a31b2b0f8ca9c3793ed5a13"> 3341</a></span><span class="preprocessor">#define REF_VTG_TRIG_ID_REF_VTG_REF_VTG9_POS     0U</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span> </div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad008e9f6a6eb7a0a68ea4f44a743b4a2"> 3343</a></span><span class="preprocessor">#define REF_VTG_TRIG_EN_REF_VTG_REF_VTG9_ADDR    0x3F9U </span><span class="comment">// Enable receiving REF VTG trigger signal  </span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0e24204625f9bbe317321f948ad25bed"> 3344</a></span><span class="preprocessor">#define REF_VTG_TRIG_EN_REF_VTG_REF_VTG9_MASK    0x80U</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5ca071ba22d9340e793cba30e840c023"> 3345</a></span><span class="preprocessor">#define REF_VTG_TRIG_EN_REF_VTG_REF_VTG9_POS     7U</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span> </div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a93140fb2a7970dc756fe1300a9be5b0f"> 3347</a></span><span class="preprocessor">#define AFE_ADC_CTRL_0_ADDR      0x500U</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0ec072738ea3ccc0431335d6bb02105f"> 3348</a></span><span class="preprocessor">#define AFE_ADC_CTRL_0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span> </div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab60baeb3be04b9f72f707b24eb284d04"> 3350</a></span><span class="preprocessor">#define CPU_ADC_START_AFE_ADC_CTRL_0_ADDR    0x500U </span><span class="comment">// Start ADC conversion. Bit is automatical... </span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0a2863b1eb33f81a7324d3e201fbc5d2"> 3351</a></span><span class="preprocessor">#define CPU_ADC_START_AFE_ADC_CTRL_0_MASK    0x01U</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0359ab655243ae21769940b836ee617f"> 3352</a></span><span class="preprocessor">#define CPU_ADC_START_AFE_ADC_CTRL_0_POS     0U</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span> </div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac21a4b87a9dc89570683b03fec123f98"> 3354</a></span><span class="preprocessor">#define ADC_PU_AFE_ADC_CTRL_0_ADDR   0x500U </span><span class="comment">// ADC power up  </span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab7230b35d73f8639f5e23f530fc10e43"> 3355</a></span><span class="preprocessor">#define ADC_PU_AFE_ADC_CTRL_0_MASK   0x02U</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a55522a892132a6a84eb1f3f8d2cd4316"> 3356</a></span><span class="preprocessor">#define ADC_PU_AFE_ADC_CTRL_0_POS    1U</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span> </div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac7cfc37334a62687e463fce450d40200"> 3358</a></span><span class="preprocessor">#define BUF_PU_AFE_ADC_CTRL_0_ADDR   0x500U </span><span class="comment">// ADC input buffer power up  </span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a81a168d6dc56f247be24a2fd6b6c2217"> 3359</a></span><span class="preprocessor">#define BUF_PU_AFE_ADC_CTRL_0_MASK   0x04U</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afee4f1084c0c6ec2d434fd5857a985d1"> 3360</a></span><span class="preprocessor">#define BUF_PU_AFE_ADC_CTRL_0_POS    2U</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span> </div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a117ec94ff14678bc291fbb0c4a5a0aba"> 3362</a></span><span class="preprocessor">#define ADC_REFBUF_PU_AFE_ADC_CTRL_0_ADDR    0x500U </span><span class="comment">// ADC reference buffer power up  </span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2c41831a001458dd2831c2d5f84c0660"> 3363</a></span><span class="preprocessor">#define ADC_REFBUF_PU_AFE_ADC_CTRL_0_MASK    0x08U</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a290e618e6aa4b4fbca4a44aa7c8a459f"> 3364</a></span><span class="preprocessor">#define ADC_REFBUF_PU_AFE_ADC_CTRL_0_POS     3U</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span> </div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a228d05d087b2158deaa140e47135369c"> 3366</a></span><span class="preprocessor">#define ADC_CHGPUMP_PU_AFE_ADC_CTRL_0_ADDR   0x500U </span><span class="comment">// ADC charge pump power up  </span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3be9b18467a36da9e396b076fcc9eea2"> 3367</a></span><span class="preprocessor">#define ADC_CHGPUMP_PU_AFE_ADC_CTRL_0_MASK   0x10U</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a40c3724f98e1586e912ade7df9a9c9d8"> 3368</a></span><span class="preprocessor">#define ADC_CHGPUMP_PU_AFE_ADC_CTRL_0_POS    4U</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span> </div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad32addbc1d5a112d48c6b68822ccafee"> 3370</a></span><span class="preprocessor">#define BUF_BYPASS_AFE_ADC_CTRL_0_ADDR   0x500U </span><span class="comment">// Bypass input buffer  </span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae273d2f0711a1e47ca56db82df8a1876"> 3371</a></span><span class="preprocessor">#define BUF_BYPASS_AFE_ADC_CTRL_0_MASK   0x80U</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5fc25c2e2bb6f2dad890d271c7491243"> 3372</a></span><span class="preprocessor">#define BUF_BYPASS_AFE_ADC_CTRL_0_POS    7U</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span> </div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a64a46f9e629a59dc24d145b1e656f996"> 3374</a></span><span class="preprocessor">#define AFE_ADC_CTRL_1_ADDR      0x501U</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8874592ac5a5f49d84bfc561a5b882dc"> 3375</a></span><span class="preprocessor">#define AFE_ADC_CTRL_1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span> </div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a574b174ef24ff88dfcffff4aaa2b307c"> 3377</a></span><span class="preprocessor">#define ADC_SCALE_AFE_ADC_CTRL_1_ADDR    0x501U </span><span class="comment">// ADC scale  </span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a70b7c8e3160f936ac929cc52d5bb1cec"> 3378</a></span><span class="preprocessor">#define ADC_SCALE_AFE_ADC_CTRL_1_MASK    0x02U</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6ddfa3fb92b8a42a270ba22abaaecca3"> 3379</a></span><span class="preprocessor">#define ADC_SCALE_AFE_ADC_CTRL_1_POS     1U</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span> </div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a290d63c33a1ca709e3901fd90f34070a"> 3381</a></span><span class="preprocessor">#define ADC_REFSEL_AFE_ADC_CTRL_1_ADDR   0x501U </span><span class="comment">// ADC reference voltage select  </span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a37089760ea17e277506932bbe930ee65"> 3382</a></span><span class="preprocessor">#define ADC_REFSEL_AFE_ADC_CTRL_1_MASK   0x04U</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9d63189b398b1f11d6dae40dfad44505"> 3383</a></span><span class="preprocessor">#define ADC_REFSEL_AFE_ADC_CTRL_1_POS    2U</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span> </div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa30251b7e79dab7b2953a274ea755f14"> 3385</a></span><span class="preprocessor">#define ADC_CLK_EN_AFE_ADC_CTRL_1_ADDR   0x501U </span><span class="comment">// ADC clock enable. Must be enabled to act... </span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeb87be1e9deab6a3dfaa50ba392048b1"> 3386</a></span><span class="preprocessor">#define ADC_CLK_EN_AFE_ADC_CTRL_1_MASK   0x08U</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa9c1d696af98e2d1339f6e43746357a3"> 3387</a></span><span class="preprocessor">#define ADC_CLK_EN_AFE_ADC_CTRL_1_POS    3U</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span> </div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac00809dba69127ec1e4f7ccef96b2a27"> 3389</a></span><span class="preprocessor">#define ADC_CHSEL_AFE_ADC_CTRL_1_ADDR    0x501U </span><span class="comment">// ADC channel select. Selects ADC input to... </span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9afafb297f1d9a449d8a56196c33d6bc"> 3390</a></span><span class="preprocessor">#define ADC_CHSEL_AFE_ADC_CTRL_1_MASK    0xF0U</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5cb4e6c1d633bf0837127a3770d35ef3"> 3391</a></span><span class="preprocessor">#define ADC_CHSEL_AFE_ADC_CTRL_1_POS     4U</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span> </div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6e234a7068c03ec83f654243b65edaa5"> 3393</a></span><span class="preprocessor">#define AFE_ADC_CTRL_2_ADDR      0x502U</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1b622da3361a13a822c5a89f44b9b406"> 3394</a></span><span class="preprocessor">#define AFE_ADC_CTRL_2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span> </div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a328968f42b8a090040489fa83f341a06"> 3396</a></span><span class="preprocessor">#define INMUX_EN_AFE_ADC_CTRL_2_ADDR     0x502U </span><span class="comment">// Enable the input mux to the ADC to allow... </span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a24844a8d0ccb67ea80e44389c17da969"> 3397</a></span><span class="preprocessor">#define INMUX_EN_AFE_ADC_CTRL_2_MASK     0x01U</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5e1d15a27c1adaefb9eb2e626f2e89ae"> 3398</a></span><span class="preprocessor">#define INMUX_EN_AFE_ADC_CTRL_2_POS      0U</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span> </div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af0eecd5bd4ce2e81fc4dacddbf6f7acf"> 3400</a></span><span class="preprocessor">#define ADC_XREF_AFE_ADC_CTRL_2_ADDR     0x502U </span><span class="comment">// Enable use of ADC external reference  </span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5f19a66bac72ee44d1e019036a4dcd75"> 3401</a></span><span class="preprocessor">#define ADC_XREF_AFE_ADC_CTRL_2_MASK     0x02U</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a49899157c771701cfcf67a85a1e304ea"> 3402</a></span><span class="preprocessor">#define ADC_XREF_AFE_ADC_CTRL_2_POS      1U</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span> </div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a51dff4b5f5300968423c96ca26f9d304"> 3404</a></span><span class="preprocessor">#define ADC_DIV_AFE_ADC_CTRL_2_ADDR      0x502U </span><span class="comment">// ADC[2:0] internal divider setting  </span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a24d596a72c8e163b5df71291a1b00dfb"> 3405</a></span><span class="preprocessor">#define ADC_DIV_AFE_ADC_CTRL_2_MASK      0x0CU</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afc9663df8eddf4e01dec509d27e172e9"> 3406</a></span><span class="preprocessor">#define ADC_DIV_AFE_ADC_CTRL_2_POS       2U</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span> </div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a55932a077b0396457ff9879788149c63"> 3408</a></span><span class="preprocessor">#define AFE_ADC_DATA0_ADDR       0x508U</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a50ed44ea0e0f85ea6cd20aa4f0f0584f"> 3409</a></span><span class="preprocessor">#define AFE_ADC_DATA0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span> </div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a615720e1d68aa05b36cd46de18a61654"> 3411</a></span><span class="preprocessor">#define ADC_DATA_L_AFE_ADC_DATA0_ADDR    0x508U </span><span class="comment">// Lower byte of 10-bit ADC converted sampl... </span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acf70dcf3d892ec9d83e826a0c7720cba"> 3412</a></span><span class="preprocessor">#define ADC_DATA_L_AFE_ADC_DATA0_MASK    0xFFU</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7ea7de0449c23eff4de231416f852926"> 3413</a></span><span class="preprocessor">#define ADC_DATA_L_AFE_ADC_DATA0_POS     0U</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span> </div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7f6c6c8398ab9dae3b57bceab897a816"> 3415</a></span><span class="preprocessor">#define AFE_ADC_DATA1_ADDR       0x509U</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a90205206a0ab028aaa0beba1292b6651"> 3416</a></span><span class="preprocessor">#define AFE_ADC_DATA1_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span> </div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4d716649734b79ea3c6be864b052bd0e"> 3418</a></span><span class="preprocessor">#define ADC_DATA_H_AFE_ADC_DATA1_ADDR    0x509U </span><span class="comment">// Upper 2-bits of 10-bit ADC converted sam... </span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acc5247e148f8a800cc82220aa79b155e"> 3419</a></span><span class="preprocessor">#define ADC_DATA_H_AFE_ADC_DATA1_MASK    0x03U</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6a427c08b71b2f58b7f5c3726fefd6bc"> 3420</a></span><span class="preprocessor">#define ADC_DATA_H_AFE_ADC_DATA1_POS     0U</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span> </div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a037ce0b170f5f989cce11d9092570807"> 3422</a></span><span class="preprocessor">#define AFE_ADC_INTRIE0_ADDR         0x50CU</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa88066e9329e9f4a7ac175341d7f0735"> 3423</a></span><span class="preprocessor">#define AFE_ADC_INTRIE0_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span> </div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa875112e20ce4ece4ebb7b64bd210310"> 3425</a></span><span class="preprocessor">#define ADC_DONE_IE_AFE_ADC_INTRIE0_ADDR     0x50CU </span><span class="comment">// Enable ADC Conversion Done Interrupt. Ne... </span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a048303e557cf377f9aa78851e98ffeeb"> 3426</a></span><span class="preprocessor">#define ADC_DONE_IE_AFE_ADC_INTRIE0_MASK     0x01U</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4f76dba488d850836f72fbabb5c5f061"> 3427</a></span><span class="preprocessor">#define ADC_DONE_IE_AFE_ADC_INTRIE0_POS      0U</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span> </div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8b42e1c4d715e2f65073a45714d78ee2"> 3429</a></span><span class="preprocessor">#define ADC_REF_READY_IE_AFE_ADC_INTRIE0_ADDR    0x50CU </span><span class="comment">// Enable ADC ready interrupt. Need to also... </span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae5222b65c0e30c27348e8528ad0d8a38"> 3430</a></span><span class="preprocessor">#define ADC_REF_READY_IE_AFE_ADC_INTRIE0_MASK    0x02U</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ada450d0a94279cc1fca06fd219f13627"> 3431</a></span><span class="preprocessor">#define ADC_REF_READY_IE_AFE_ADC_INTRIE0_POS     1U</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span> </div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af15d21f02594f00f16a054130e93e0d2"> 3433</a></span><span class="preprocessor">#define ADC_HI_LIMIT_IE_AFE_ADC_INTRIE0_ADDR     0x50CU </span><span class="comment">// Enable ADC high limit monitor interrupt.... </span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af747d8e701383f3ceb34870cb912e1ca"> 3434</a></span><span class="preprocessor">#define ADC_HI_LIMIT_IE_AFE_ADC_INTRIE0_MASK     0x04U</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5a5f7e253d72ed8cde76b0c68fc52e2f"> 3435</a></span><span class="preprocessor">#define ADC_HI_LIMIT_IE_AFE_ADC_INTRIE0_POS      2U</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span> </div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac203c8726fd322d3ba414d61b743ebe1"> 3437</a></span><span class="preprocessor">#define ADC_LO_LIMIT_IE_AFE_ADC_INTRIE0_ADDR     0x50CU </span><span class="comment">// Enable ADC low limit monitor interrupt. ... </span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a724e9b413b2ca281d5d1917017aead9a"> 3438</a></span><span class="preprocessor">#define ADC_LO_LIMIT_IE_AFE_ADC_INTRIE0_MASK     0x08U</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac5c7e3d58917ad025cbf2421836e9587"> 3439</a></span><span class="preprocessor">#define ADC_LO_LIMIT_IE_AFE_ADC_INTRIE0_POS      3U</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span> </div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a93111120fefeb16b9dd4adaf6e30ef28"> 3441</a></span><span class="preprocessor">#define ADC_TMON_CAL_OOD_IE_AFE_ADC_INTRIE0_ADDR     0x50CU </span><span class="comment">// Enable temperature sensor out-of-date in... </span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a37ccc6dc1793eea14ef336611e382b21"> 3442</a></span><span class="preprocessor">#define ADC_TMON_CAL_OOD_IE_AFE_ADC_INTRIE0_MASK     0x20U</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad4889d87e81e2349fd49ea0b79f75efc"> 3443</a></span><span class="preprocessor">#define ADC_TMON_CAL_OOD_IE_AFE_ADC_INTRIE0_POS      5U</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span> </div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8816cd080168e385a3cd89fa5f3396a1"> 3445</a></span><span class="preprocessor">#define ADC_OVERRANGE_IE_AFE_ADC_INTRIE0_ADDR    0x50CU </span><span class="comment">// ADC Digital Correction Overrange enabled... </span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a96ee75c2299d4ee485cc65f7c7513a09"> 3446</a></span><span class="preprocessor">#define ADC_OVERRANGE_IE_AFE_ADC_INTRIE0_MASK    0x40U</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a00aa3ac5ee25110d12ce2e55ce5384ec"> 3447</a></span><span class="preprocessor">#define ADC_OVERRANGE_IE_AFE_ADC_INTRIE0_POS     6U</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span> </div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a67f23fd612b0b9d405d2c2704e75bfea"> 3449</a></span><span class="preprocessor">#define ADC_CALDONE_IE_AFE_ADC_INTRIE0_ADDR      0x50CU </span><span class="comment">// Signal that ADC accuracy/temperature sen... </span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0d1846f500792b43b2bd19b2892ee7e9"> 3450</a></span><span class="preprocessor">#define ADC_CALDONE_IE_AFE_ADC_INTRIE0_MASK      0x80U</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af758a874f17a83a5a91311b36ad9c1cd"> 3451</a></span><span class="preprocessor">#define ADC_CALDONE_IE_AFE_ADC_INTRIE0_POS       7U</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span> </div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab79c198ffdbf7dc0c95631a8e275a2ca"> 3453</a></span><span class="preprocessor">#define AFE_ADC_INTRIE1_ADDR         0x50DU</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4247c86349da2d80da9988fededef858"> 3454</a></span><span class="preprocessor">#define AFE_ADC_INTRIE1_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span> </div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac732bf6dfd5da15bd7faf892bca15417"> 3456</a></span><span class="preprocessor">#define CH0_HI_LIMIT_IE_AFE_ADC_INTRIE1_ADDR     0x50DU </span><span class="comment">// Enable Channel 0 high limit monitor inte... </span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a257fbaa063bf752b293f259eb821f62f"> 3457</a></span><span class="preprocessor">#define CH0_HI_LIMIT_IE_AFE_ADC_INTRIE1_MASK     0x01U</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abcc6ea9a717c02301f049ee2508cddd2"> 3458</a></span><span class="preprocessor">#define CH0_HI_LIMIT_IE_AFE_ADC_INTRIE1_POS      0U</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span> </div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a984398a4175781bce31b9a04dfb8129b"> 3460</a></span><span class="preprocessor">#define CH1_HI_LIMIT_IE_AFE_ADC_INTRIE1_ADDR     0x50DU </span><span class="comment">// Enable Channel 1 high limit monitor inte... </span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a279ab41fa52880820a27be4bc996cc96"> 3461</a></span><span class="preprocessor">#define CH1_HI_LIMIT_IE_AFE_ADC_INTRIE1_MASK     0x02U</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a15bc2ea480662fb9998b0a826470689b"> 3462</a></span><span class="preprocessor">#define CH1_HI_LIMIT_IE_AFE_ADC_INTRIE1_POS      1U</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span> </div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae3a5a3da4ea61f5cfac32d2d6e9b0a17"> 3464</a></span><span class="preprocessor">#define CH2_HI_LIMIT_IE_AFE_ADC_INTRIE1_ADDR     0x50DU </span><span class="comment">// Enable Channel 2 high limit monitor inte... </span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a12a9da2f14dd22db629015f1bb353226"> 3465</a></span><span class="preprocessor">#define CH2_HI_LIMIT_IE_AFE_ADC_INTRIE1_MASK     0x04U</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3361a0a1fb4e5dcd14db7ce26ce3f4c4"> 3466</a></span><span class="preprocessor">#define CH2_HI_LIMIT_IE_AFE_ADC_INTRIE1_POS      2U</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span> </div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6181592d098e36d6021071f117a5f201"> 3468</a></span><span class="preprocessor">#define CH3_HI_LIMIT_IE_AFE_ADC_INTRIE1_ADDR     0x50DU </span><span class="comment">// Enable Channel 3 high limit monitor inte... </span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8aa3455cd25df01568ad1a394d01e987"> 3469</a></span><span class="preprocessor">#define CH3_HI_LIMIT_IE_AFE_ADC_INTRIE1_MASK     0x08U</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abf2cac8d793b49fba80c0b9d67e1091b"> 3470</a></span><span class="preprocessor">#define CH3_HI_LIMIT_IE_AFE_ADC_INTRIE1_POS      3U</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span> </div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a867d66c0e46b0e876d5e25c3389eb460"> 3472</a></span><span class="preprocessor">#define CH4_HI_LIMIT_IE_AFE_ADC_INTRIE1_ADDR     0x50DU </span><span class="comment">// Enable Channel 4 high limit monitor inte... </span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aefefaf65b2a8436d5330f4ffbe4b29e4"> 3473</a></span><span class="preprocessor">#define CH4_HI_LIMIT_IE_AFE_ADC_INTRIE1_MASK     0x10U</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac1f19e7c35ec702e6190ad156799a458"> 3474</a></span><span class="preprocessor">#define CH4_HI_LIMIT_IE_AFE_ADC_INTRIE1_POS      4U</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span> </div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4cb74646f8c7fc77ab7f5e6600926856"> 3476</a></span><span class="preprocessor">#define CH5_HI_LIMIT_IE_AFE_ADC_INTRIE1_ADDR     0x50DU </span><span class="comment">// Enable Channel 5 high limit monitor inte... </span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a75e21cff9a08c75e68b4398770a84eea"> 3477</a></span><span class="preprocessor">#define CH5_HI_LIMIT_IE_AFE_ADC_INTRIE1_MASK     0x20U</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2b9fc01116929b187d8ff8eada9936b3"> 3478</a></span><span class="preprocessor">#define CH5_HI_LIMIT_IE_AFE_ADC_INTRIE1_POS      5U</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span> </div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1a89ea3306acfab3d4e029f192fb28b4"> 3480</a></span><span class="preprocessor">#define CH6_HI_LIMIT_IE_AFE_ADC_INTRIE1_ADDR     0x50DU </span><span class="comment">// Enable Channel 6 high limit monitor inte... </span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac46976aefa12d75164f78cbeba5f0349"> 3481</a></span><span class="preprocessor">#define CH6_HI_LIMIT_IE_AFE_ADC_INTRIE1_MASK     0x40U</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa2051204dbe45b186fa912a6fdd0ace8"> 3482</a></span><span class="preprocessor">#define CH6_HI_LIMIT_IE_AFE_ADC_INTRIE1_POS      6U</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span> </div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaa74992a0d0b6e6b50639f013e02a63b"> 3484</a></span><span class="preprocessor">#define CH7_HI_LIMIT_IE_AFE_ADC_INTRIE1_ADDR     0x50DU </span><span class="comment">// Enable Channel 7 high limit monitor inte... </span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a89c841f0f3b83f81fe884c03e2645e74"> 3485</a></span><span class="preprocessor">#define CH7_HI_LIMIT_IE_AFE_ADC_INTRIE1_MASK     0x80U</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a754427016b1ff2818fcbf8046efbc6f9"> 3486</a></span><span class="preprocessor">#define CH7_HI_LIMIT_IE_AFE_ADC_INTRIE1_POS      7U</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span> </div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6bd72cf996dc8adefc2ab16579369033"> 3488</a></span><span class="preprocessor">#define AFE_ADC_INTRIE2_ADDR         0x50EU</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab00ad2e1122bddedeb5c8f2d155307b6"> 3489</a></span><span class="preprocessor">#define AFE_ADC_INTRIE2_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span> </div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a02b40d9fa44e54541287375e9cfff4f5"> 3491</a></span><span class="preprocessor">#define CH0_LO_LIMIT_IE_AFE_ADC_INTRIE2_ADDR     0x50EU </span><span class="comment">// Enable Channel 0 low limit monitor inter... </span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a803035a632032acba933f8319b08fec7"> 3492</a></span><span class="preprocessor">#define CH0_LO_LIMIT_IE_AFE_ADC_INTRIE2_MASK     0x01U</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0cbce4cfee959c6ede415a7a238dd0a7"> 3493</a></span><span class="preprocessor">#define CH0_LO_LIMIT_IE_AFE_ADC_INTRIE2_POS      0U</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span> </div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acb9d34d55ab1065436843b7417bb5d55"> 3495</a></span><span class="preprocessor">#define CH1_LO_LIMIT_IE_AFE_ADC_INTRIE2_ADDR     0x50EU </span><span class="comment">// Enable Channel 1 low limit monitor inter... </span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aba634b1e39f44d7fb235f63f8f5bcacc"> 3496</a></span><span class="preprocessor">#define CH1_LO_LIMIT_IE_AFE_ADC_INTRIE2_MASK     0x02U</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9210f8097a11bc50b9100d273057d852"> 3497</a></span><span class="preprocessor">#define CH1_LO_LIMIT_IE_AFE_ADC_INTRIE2_POS      1U</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span> </div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a19933104e489c276045ca39ff1312e9a"> 3499</a></span><span class="preprocessor">#define CH2_LO_LIMIT_IE_AFE_ADC_INTRIE2_ADDR     0x50EU </span><span class="comment">// Enable Channel 2 low limit monitor inter... </span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5fdb65078ee35bc8081002b2b88b1f06"> 3500</a></span><span class="preprocessor">#define CH2_LO_LIMIT_IE_AFE_ADC_INTRIE2_MASK     0x04U</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2e99d9d4939a73222bc52e686babcfb8"> 3501</a></span><span class="preprocessor">#define CH2_LO_LIMIT_IE_AFE_ADC_INTRIE2_POS      2U</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span> </div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acc62b9f3ff87f070f903dbf243d34fe3"> 3503</a></span><span class="preprocessor">#define CH3_LO_LIMIT_IE_AFE_ADC_INTRIE2_ADDR     0x50EU </span><span class="comment">// Enable Channel 3 low limit monitor inter... </span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a98e6748ca25822d3a9dcd5cd1c2b3c9c"> 3504</a></span><span class="preprocessor">#define CH3_LO_LIMIT_IE_AFE_ADC_INTRIE2_MASK     0x08U</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ada44c0fe75bb804e4cc53d1947829aea"> 3505</a></span><span class="preprocessor">#define CH3_LO_LIMIT_IE_AFE_ADC_INTRIE2_POS      3U</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span> </div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae19d0ceb518a199dc25ba0a3f0ed5e11"> 3507</a></span><span class="preprocessor">#define CH4_LO_LIMIT_IE_AFE_ADC_INTRIE2_ADDR     0x50EU </span><span class="comment">// Enable Channel 4 low limit monitor inter... </span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adbc79dda6018c5e4177620731c93c031"> 3508</a></span><span class="preprocessor">#define CH4_LO_LIMIT_IE_AFE_ADC_INTRIE2_MASK     0x10U</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adee6f1da2cfcd67e9850eb98706bf178"> 3509</a></span><span class="preprocessor">#define CH4_LO_LIMIT_IE_AFE_ADC_INTRIE2_POS      4U</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span> </div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7e9e5db8ba1094cbed572e8b2cb10f94"> 3511</a></span><span class="preprocessor">#define CH5_LO_LIMIT_IE_AFE_ADC_INTRIE2_ADDR     0x50EU </span><span class="comment">// Enable Channel 5 low limit monitor inter... </span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a960ba33e96e913f4394053c8de2fe958"> 3512</a></span><span class="preprocessor">#define CH5_LO_LIMIT_IE_AFE_ADC_INTRIE2_MASK     0x20U</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abddbfe77f6189d1cb027944c3347a82d"> 3513</a></span><span class="preprocessor">#define CH5_LO_LIMIT_IE_AFE_ADC_INTRIE2_POS      5U</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span> </div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a45336c7721209f243785393a0957c450"> 3515</a></span><span class="preprocessor">#define CH6_LO_LIMIT_IE_AFE_ADC_INTRIE2_ADDR     0x50EU </span><span class="comment">// Enable Channel 6 low limit monitor inter... </span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a75952966a5d0aad32265a050962e9516"> 3516</a></span><span class="preprocessor">#define CH6_LO_LIMIT_IE_AFE_ADC_INTRIE2_MASK     0x40U</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afdd7bcc6b1de2ad97e27c0e47ceaa048"> 3517</a></span><span class="preprocessor">#define CH6_LO_LIMIT_IE_AFE_ADC_INTRIE2_POS      6U</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span> </div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a338d816c29a2b8cdb678462be6a1c398"> 3519</a></span><span class="preprocessor">#define CH7_LO_LIMIT_IE_AFE_ADC_INTRIE2_ADDR     0x50EU </span><span class="comment">// Enable Channel 7 low limit monitor inter... </span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aed9333d40d3cabdae08b8515370dbedf"> 3520</a></span><span class="preprocessor">#define CH7_LO_LIMIT_IE_AFE_ADC_INTRIE2_MASK     0x80U</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ade03f71dbae0146d95c6d8d5236e74bd"> 3521</a></span><span class="preprocessor">#define CH7_LO_LIMIT_IE_AFE_ADC_INTRIE2_POS      7U</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span> </div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3707328b6147c53aa355db636d84e585"> 3523</a></span><span class="preprocessor">#define AFE_ADC_INTRIE3_ADDR         0x50FU</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaaf7a22ec822c2f8a4088f5d2d869f46"> 3524</a></span><span class="preprocessor">#define AFE_ADC_INTRIE3_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span> </div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acb618c196aa3c090c99e0e829d714c96"> 3526</a></span><span class="preprocessor">#define TMON_ERR_IE_AFE_ADC_INTRIE3_ADDR     0x50FU </span><span class="comment">// Enable the temperature sensor error inte... </span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3ee985528b906960f8539e50541d5f72"> 3527</a></span><span class="preprocessor">#define TMON_ERR_IE_AFE_ADC_INTRIE3_MASK     0x02U</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af3459d4aaa43df26a7021155d2f0dcfd"> 3528</a></span><span class="preprocessor">#define TMON_ERR_IE_AFE_ADC_INTRIE3_POS      1U</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span> </div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae400f4143df6bc98be40f4ec2b694382"> 3530</a></span><span class="preprocessor">#define REFLIMSCL3_IE_AFE_ADC_INTRIE3_ADDR   0x50FU </span><span class="comment">// Enable the REFLIMSCL3 interrupt (for ADC... </span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8df53962c7307be58a4f5b897e325fc0"> 3531</a></span><span class="preprocessor">#define REFLIMSCL3_IE_AFE_ADC_INTRIE3_MASK   0x08U</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac55d3f1ea803f5f5fa6c85c1d174cb94"> 3532</a></span><span class="preprocessor">#define REFLIMSCL3_IE_AFE_ADC_INTRIE3_POS    3U</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span> </div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ace97d474c81577f122ae4ce5ea4955e1"> 3534</a></span><span class="preprocessor">#define REFLIMSCL2_IE_AFE_ADC_INTRIE3_ADDR   0x50FU </span><span class="comment">// Enable the REFLIMSCL2 interrupt (for ADC... </span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1c397458dd3a4a56037f954888a8ec93"> 3535</a></span><span class="preprocessor">#define REFLIMSCL2_IE_AFE_ADC_INTRIE3_MASK   0x10U</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a15ebd77a7a72f9a1f00b5bd338d7e447"> 3536</a></span><span class="preprocessor">#define REFLIMSCL2_IE_AFE_ADC_INTRIE3_POS    4U</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span> </div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adcc9a8e17c824b5ab0e8c6f218a25a53"> 3538</a></span><span class="preprocessor">#define REFLIMSCL1_IE_AFE_ADC_INTRIE3_ADDR   0x50FU </span><span class="comment">// Enable the REFLIMSCL1 interrupt (for ADC... </span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a064157d90b003aedc1afb8631a3b1323"> 3539</a></span><span class="preprocessor">#define REFLIMSCL1_IE_AFE_ADC_INTRIE3_MASK   0x20U</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae1bd6fce707e2da8e8e0cfb6a3373592"> 3540</a></span><span class="preprocessor">#define REFLIMSCL1_IE_AFE_ADC_INTRIE3_POS    5U</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span> </div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a28069a3377c104886bfc34fa9a77c5d5"> 3542</a></span><span class="preprocessor">#define REFLIM_IE_AFE_ADC_INTRIE3_ADDR   0x50FU </span><span class="comment">// Enable the REFLIM interrupt (for ADC BIS... </span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9603e733dead35030743211538ae5721"> 3543</a></span><span class="preprocessor">#define REFLIM_IE_AFE_ADC_INTRIE3_MASK   0x40U</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a863af74737869943e1e61823271819a5"> 3544</a></span><span class="preprocessor">#define REFLIM_IE_AFE_ADC_INTRIE3_POS    6U</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span> </div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac3f04b7642d80093fb89b2a18cc95ea9"> 3546</a></span><span class="preprocessor">#define AFE_ADC_INTR0_ADDR       0x510U</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af04db5173bbd63b60f3be0d0718ac7a0"> 3547</a></span><span class="preprocessor">#define AFE_ADC_INTR0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span> </div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#add9d0c114deef64e0f2b8431441c66b4"> 3549</a></span><span class="preprocessor">#define ADC_DONE_IF_AFE_ADC_INTR0_ADDR   0x510U </span><span class="comment">// ADC conversion done interrupt flag. Clea... </span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a20c0f9063c1320a7247018d41ba38f47"> 3550</a></span><span class="preprocessor">#define ADC_DONE_IF_AFE_ADC_INTR0_MASK   0x01U</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5b75b2ffbd0441150314f7381b4f10b4"> 3551</a></span><span class="preprocessor">#define ADC_DONE_IF_AFE_ADC_INTR0_POS    0U</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span> </div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5c6b38cff37f916b048e1186c640a282"> 3553</a></span><span class="preprocessor">#define ADC_REF_READY_IF_AFE_ADC_INTR0_ADDR      0x510U </span><span class="comment">// After powerup the ADC is ready to be use... </span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ada024e0d96ec8173f2dced65b59ca209"> 3554</a></span><span class="preprocessor">#define ADC_REF_READY_IF_AFE_ADC_INTR0_MASK      0x02U</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a97fb88eaf26b2baf86ae08e3daf9ee1f"> 3555</a></span><span class="preprocessor">#define ADC_REF_READY_IF_AFE_ADC_INTR0_POS       1U</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span> </div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a35247cb60bf6c4ab70d5a11f773a6b97"> 3557</a></span><span class="preprocessor">#define ADC_HI_LIMIT_IF_AFE_ADC_INTR0_ADDR   0x510U </span><span class="comment">// ADC high limit monitor interrupt flag.  ... </span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a427af3b7d9af2cc5e9c8bbea7d62cdfd"> 3558</a></span><span class="preprocessor">#define ADC_HI_LIMIT_IF_AFE_ADC_INTR0_MASK   0x04U</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4531d1442dea6b297908d0b7af9a2129"> 3559</a></span><span class="preprocessor">#define ADC_HI_LIMIT_IF_AFE_ADC_INTR0_POS    2U</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span> </div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8199b467014e4712d7109660b8271f64"> 3561</a></span><span class="preprocessor">#define ADC_LO_LIMIT_IF_AFE_ADC_INTR0_ADDR   0x510U </span><span class="comment">// ADC low limit monitor interrupt flag.  C... </span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af2971a61c55a5f4459ed923be5055ecb"> 3562</a></span><span class="preprocessor">#define ADC_LO_LIMIT_IF_AFE_ADC_INTR0_MASK   0x08U</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a56323d6b695191146c0724b7a6a6345b"> 3563</a></span><span class="preprocessor">#define ADC_LO_LIMIT_IF_AFE_ADC_INTR0_POS    3U</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span> </div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a45e4f1a60efb9598ed2db84bbbf47fee"> 3565</a></span><span class="preprocessor">#define ADC_TMON_CAL_OOD_IF_AFE_ADC_INTR0_ADDR   0x510U </span><span class="comment">// Temperature sensor calibration has expir... </span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adabecd11a30358a8ce151daf93950a98"> 3566</a></span><span class="preprocessor">#define ADC_TMON_CAL_OOD_IF_AFE_ADC_INTR0_MASK   0x20U</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a57be40f15dd4c2a3582d97be4c0cad6f"> 3567</a></span><span class="preprocessor">#define ADC_TMON_CAL_OOD_IF_AFE_ADC_INTR0_POS    5U</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span> </div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a538230aa1f784a5671b17774e450c0e5"> 3569</a></span><span class="preprocessor">#define ADC_OVERRANGE_IF_AFE_ADC_INTR0_ADDR      0x510U </span><span class="comment">// Detected that ADC input voltage exceeds ... </span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0db6f58cf7efed7ea91cad8b8ba2c431"> 3570</a></span><span class="preprocessor">#define ADC_OVERRANGE_IF_AFE_ADC_INTR0_MASK      0x40U</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac1d3bb61d30cb2657496cdf4b3d5742a"> 3571</a></span><span class="preprocessor">#define ADC_OVERRANGE_IF_AFE_ADC_INTR0_POS       6U</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span> </div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2771bf980b4e9b8d3177763331811c1f"> 3573</a></span><span class="preprocessor">#define ADC_CALDONE_IF_AFE_ADC_INTR0_ADDR    0x510U </span><span class="comment">// ADC accuracy/temperature sensor done fla... </span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1b9907534dafc8bf2e7dc1de071d0875"> 3574</a></span><span class="preprocessor">#define ADC_CALDONE_IF_AFE_ADC_INTR0_MASK    0x80U</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7db69e4988b7e7c38031f3c4d94851bd"> 3575</a></span><span class="preprocessor">#define ADC_CALDONE_IF_AFE_ADC_INTR0_POS     7U</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span> </div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acade30b533d0a2d99ee775bd8d6c1700"> 3577</a></span><span class="preprocessor">#define AFE_ADC_INTR1_ADDR       0x511U</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a71dc3bff6171431f1baff652966e922a"> 3578</a></span><span class="preprocessor">#define AFE_ADC_INTR1_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span> </div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa4a8c782aa846fbeb2350253005971bd"> 3580</a></span><span class="preprocessor">#define CH0_HI_LIMIT_IF_AFE_ADC_INTR1_ADDR   0x511U </span><span class="comment">// Channel 0 high limit monitor interrupt f... </span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1cbc7f389cb16b33185d57f3f93eac76"> 3581</a></span><span class="preprocessor">#define CH0_HI_LIMIT_IF_AFE_ADC_INTR1_MASK   0x01U</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afd386df43f8c67976d51154db261dac1"> 3582</a></span><span class="preprocessor">#define CH0_HI_LIMIT_IF_AFE_ADC_INTR1_POS    0U</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span> </div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5c8c2ff6b5234cbc28df0958e5e17f4c"> 3584</a></span><span class="preprocessor">#define CH1_HI_LIMIT_IF_AFE_ADC_INTR1_ADDR   0x511U </span><span class="comment">// Channel 1 high limit monitor interrupt f... </span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adbb0653f00f263473b6c58931fda97c5"> 3585</a></span><span class="preprocessor">#define CH1_HI_LIMIT_IF_AFE_ADC_INTR1_MASK   0x02U</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7984ade388ac5250c4485b848a065c75"> 3586</a></span><span class="preprocessor">#define CH1_HI_LIMIT_IF_AFE_ADC_INTR1_POS    1U</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span> </div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a58ba704015ed0fbd2ab2ff63bbab0992"> 3588</a></span><span class="preprocessor">#define CH2_HI_LIMIT_IF_AFE_ADC_INTR1_ADDR   0x511U </span><span class="comment">// Channel 2 high limit monitor interrupt f... </span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acccdfc9bc1a9aabd62642dc28a7618a4"> 3589</a></span><span class="preprocessor">#define CH2_HI_LIMIT_IF_AFE_ADC_INTR1_MASK   0x04U</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5e27b0e86f120808682b2eebdf257bc7"> 3590</a></span><span class="preprocessor">#define CH2_HI_LIMIT_IF_AFE_ADC_INTR1_POS    2U</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span> </div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afa5dfc50da3b5180fa75e7cec99a7612"> 3592</a></span><span class="preprocessor">#define CH3_HI_LIMIT_IF_AFE_ADC_INTR1_ADDR   0x511U </span><span class="comment">// Channel 3 high limit monitor interrupt f... </span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad06e3536198c5b2afe8c6a34f874888c"> 3593</a></span><span class="preprocessor">#define CH3_HI_LIMIT_IF_AFE_ADC_INTR1_MASK   0x08U</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a72b5af3bf64873b3a21c3a85ae4e54a5"> 3594</a></span><span class="preprocessor">#define CH3_HI_LIMIT_IF_AFE_ADC_INTR1_POS    3U</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span> </div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad07836964308f5d11d1b11bfb66d9ebb"> 3596</a></span><span class="preprocessor">#define CH4_HI_LIMIT_IF_AFE_ADC_INTR1_ADDR   0x511U </span><span class="comment">// Channel 4 high limit monitor interrupt f... </span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a187ad458820015a83681bf4cbdd94ed1"> 3597</a></span><span class="preprocessor">#define CH4_HI_LIMIT_IF_AFE_ADC_INTR1_MASK   0x10U</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd63730f8cee9ad26fefd69a4bc0871c"> 3598</a></span><span class="preprocessor">#define CH4_HI_LIMIT_IF_AFE_ADC_INTR1_POS    4U</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span> </div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aea0cd4e6cb7b7d73d22c4bd2bf3e8899"> 3600</a></span><span class="preprocessor">#define CH5_HI_LIMIT_IF_AFE_ADC_INTR1_ADDR   0x511U </span><span class="comment">// Channel 5 high limit monitor interrupt f... </span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a47cca92ccec4f3013a3971e8d89a6481"> 3601</a></span><span class="preprocessor">#define CH5_HI_LIMIT_IF_AFE_ADC_INTR1_MASK   0x20U</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae765713dc0bf6a06e194d6f4132fad19"> 3602</a></span><span class="preprocessor">#define CH5_HI_LIMIT_IF_AFE_ADC_INTR1_POS    5U</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span> </div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2f97d219cd2fb5ced5123783f4474c53"> 3604</a></span><span class="preprocessor">#define CH6_HI_LIMIT_IF_AFE_ADC_INTR1_ADDR   0x511U </span><span class="comment">// Channel 6 high limit monitor interrupt f... </span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae95c69a7e8a568fbab8036e40edaac44"> 3605</a></span><span class="preprocessor">#define CH6_HI_LIMIT_IF_AFE_ADC_INTR1_MASK   0x40U</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a386ebf7cde691436799a7b587320251f"> 3606</a></span><span class="preprocessor">#define CH6_HI_LIMIT_IF_AFE_ADC_INTR1_POS    6U</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span> </div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adc728b9a5666ba5a624156f806df0ab2"> 3608</a></span><span class="preprocessor">#define CH7_HI_LIMIT_IF_AFE_ADC_INTR1_ADDR   0x511U </span><span class="comment">// Channel 7 high limit monitor interrupt f... </span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa63939015db5a860d38e7833a1a58149"> 3609</a></span><span class="preprocessor">#define CH7_HI_LIMIT_IF_AFE_ADC_INTR1_MASK   0x80U</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a29c77aab69054ede65777242df4296bc"> 3610</a></span><span class="preprocessor">#define CH7_HI_LIMIT_IF_AFE_ADC_INTR1_POS    7U</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span> </div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5404b6339c6c4711d31b5bc9f55258d5"> 3612</a></span><span class="preprocessor">#define AFE_ADC_INTR2_ADDR       0x512U</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a99790946d51e3893a902992820064a5f"> 3613</a></span><span class="preprocessor">#define AFE_ADC_INTR2_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span> </div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a12482e81d272e04aca5dc9b4d4e008a0"> 3615</a></span><span class="preprocessor">#define CH0_LO_LIMIT_IF_AFE_ADC_INTR2_ADDR   0x512U </span><span class="comment">// Channel 0 low limit monitor interrupt fl... </span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6d76315481114453ed4217606bbf2107"> 3616</a></span><span class="preprocessor">#define CH0_LO_LIMIT_IF_AFE_ADC_INTR2_MASK   0x01U</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4b2c5e98df985c83f4b8c16beb5b4999"> 3617</a></span><span class="preprocessor">#define CH0_LO_LIMIT_IF_AFE_ADC_INTR2_POS    0U</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span> </div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acccf8471a965d1dbd786160da0f78f20"> 3619</a></span><span class="preprocessor">#define CH1_LO_LIMIT_IF_AFE_ADC_INTR2_ADDR   0x512U </span><span class="comment">// Channel 1 low limit monitor interrupt fl... </span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#add95881bb998025c837d5a24ffa93597"> 3620</a></span><span class="preprocessor">#define CH1_LO_LIMIT_IF_AFE_ADC_INTR2_MASK   0x02U</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a59f753d5e4f91238c75aa447dbf54f22"> 3621</a></span><span class="preprocessor">#define CH1_LO_LIMIT_IF_AFE_ADC_INTR2_POS    1U</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span> </div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1922c8e05b86674f1bc4bd2cc58bef80"> 3623</a></span><span class="preprocessor">#define CH2_LO_LIMIT_IF_AFE_ADC_INTR2_ADDR   0x512U </span><span class="comment">// Channel 2 low limit monitor interrupt fl... </span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae502cbe0451bb5af1cb3e302f71d9207"> 3624</a></span><span class="preprocessor">#define CH2_LO_LIMIT_IF_AFE_ADC_INTR2_MASK   0x04U</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a986c758a6a6b5a5973182ede54a6716f"> 3625</a></span><span class="preprocessor">#define CH2_LO_LIMIT_IF_AFE_ADC_INTR2_POS    2U</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span> </div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a50c88d4b77657ebf680d84d51abf6222"> 3627</a></span><span class="preprocessor">#define CH3_LO_LIMIT_IF_AFE_ADC_INTR2_ADDR   0x512U </span><span class="comment">// Channel 3 low limit monitor interrupt fl... </span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af0ee5a98185e86a8afa91ac7ef6281ad"> 3628</a></span><span class="preprocessor">#define CH3_LO_LIMIT_IF_AFE_ADC_INTR2_MASK   0x08U</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaa915325779d1c6faf46f511cceed529"> 3629</a></span><span class="preprocessor">#define CH3_LO_LIMIT_IF_AFE_ADC_INTR2_POS    3U</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span> </div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1ca3bc2376b780f1599e42c5e99de2e9"> 3631</a></span><span class="preprocessor">#define CH4_LO_LIMIT_IF_AFE_ADC_INTR2_ADDR   0x512U </span><span class="comment">// Channel 4 low limit monitor interrupt fl... </span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a94d8f8458521e6031a42f8308bc38219"> 3632</a></span><span class="preprocessor">#define CH4_LO_LIMIT_IF_AFE_ADC_INTR2_MASK   0x10U</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab94ace8938aa6e8f7aed29b8becb9192"> 3633</a></span><span class="preprocessor">#define CH4_LO_LIMIT_IF_AFE_ADC_INTR2_POS    4U</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span> </div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac450593512d02d57272bc397228725e4"> 3635</a></span><span class="preprocessor">#define CH5_LO_LIMIT_IF_AFE_ADC_INTR2_ADDR   0x512U </span><span class="comment">// Channel 5 low limit monitor interrupt fl... </span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2e24770cb5bb0b5a00bb6016a51f0fb9"> 3636</a></span><span class="preprocessor">#define CH5_LO_LIMIT_IF_AFE_ADC_INTR2_MASK   0x20U</span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0b69807715765c85cd6fab3c0b2b5a4c"> 3637</a></span><span class="preprocessor">#define CH5_LO_LIMIT_IF_AFE_ADC_INTR2_POS    5U</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span> </div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#accd7e371c570e290ea2b7369b5677e29"> 3639</a></span><span class="preprocessor">#define CH6_LO_LIMIT_IF_AFE_ADC_INTR2_ADDR   0x512U </span><span class="comment">// Channel 6 low limit monitor interrupt fl... </span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adaac8e3188c16d28edb7d402c523cbe7"> 3640</a></span><span class="preprocessor">#define CH6_LO_LIMIT_IF_AFE_ADC_INTR2_MASK   0x40U</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aff74c5501718313f60f14a852454ed9c"> 3641</a></span><span class="preprocessor">#define CH6_LO_LIMIT_IF_AFE_ADC_INTR2_POS    6U</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span> </div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6a6a34828830709693f779596b5595f9"> 3643</a></span><span class="preprocessor">#define CH7_LO_LIMIT_IF_AFE_ADC_INTR2_ADDR   0x512U </span><span class="comment">// Channel 7 low limit monitor interrupt fl... </span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad206c2b5f01a3b13a69be6abcb6cffc3"> 3644</a></span><span class="preprocessor">#define CH7_LO_LIMIT_IF_AFE_ADC_INTR2_MASK   0x80U</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acbc6c8b7dab51ca6d02aa75f9c8244a7"> 3645</a></span><span class="preprocessor">#define CH7_LO_LIMIT_IF_AFE_ADC_INTR2_POS    7U</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span> </div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7260b30d3941a5da790a11c257399aae"> 3647</a></span><span class="preprocessor">#define AFE_ADC_INTR3_ADDR       0x513U</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a28cca42e2744f30f9f8c9666ead68eeb"> 3648</a></span><span class="preprocessor">#define AFE_ADC_INTR3_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span> </div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8dc554f02e752f22c69ee967c2d570eb"> 3650</a></span><span class="preprocessor">#define TMON_ERR_IF_AFE_ADC_INTR3_ADDR   0x513U </span><span class="comment">// Discrepancy between temperature sensor a... </span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2696ad800cf8cd00a397614a2f5ba4eb"> 3651</a></span><span class="preprocessor">#define TMON_ERR_IF_AFE_ADC_INTR3_MASK   0x02U</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2190112dc3eaffafc687810479485748"> 3652</a></span><span class="preprocessor">#define TMON_ERR_IF_AFE_ADC_INTR3_POS    1U</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span> </div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6b98019d4781c54faae8414a355752ba"> 3654</a></span><span class="preprocessor">#define REFLIMSCL3_IF_AFE_ADC_INTR3_ADDR     0x513U </span><span class="comment">// Returned value from ADC BIST test (divid... </span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a69bf5c44dda74b34001627569979f1ec"> 3655</a></span><span class="preprocessor">#define REFLIMSCL3_IF_AFE_ADC_INTR3_MASK     0x08U</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a837cb9560a23bce1e258cf66ef492ce3"> 3656</a></span><span class="preprocessor">#define REFLIMSCL3_IF_AFE_ADC_INTR3_POS      3U</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span> </div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2495de04a5065a8e2efb148380ee1dbb"> 3658</a></span><span class="preprocessor">#define REFLIMSCL2_IF_AFE_ADC_INTR3_ADDR     0x513U </span><span class="comment">// Returned value from ADC BIST test (divid... </span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5d5e31b15e951faad45bd9f2fcd1e035"> 3659</a></span><span class="preprocessor">#define REFLIMSCL2_IF_AFE_ADC_INTR3_MASK     0x10U</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a75f84ff4d31e674f8bc4acc853559165"> 3660</a></span><span class="preprocessor">#define REFLIMSCL2_IF_AFE_ADC_INTR3_POS      4U</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span> </div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5fc2ce0531bfc5bb4d6d9b0246382ec3"> 3662</a></span><span class="preprocessor">#define REFLIMSCL1_IF_AFE_ADC_INTR3_ADDR     0x513U </span><span class="comment">// Returned value from ADC BIST test (divid... </span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a19e4f56d30538a8549cde1d460dedbcf"> 3663</a></span><span class="preprocessor">#define REFLIMSCL1_IF_AFE_ADC_INTR3_MASK     0x20U</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2ae666718d94d7bd3543f802b16c6ee4"> 3664</a></span><span class="preprocessor">#define REFLIMSCL1_IF_AFE_ADC_INTR3_POS      5U</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span> </div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac0543f02125f802ef4744389ca2a497d"> 3666</a></span><span class="preprocessor">#define REFLIM_IF_AFE_ADC_INTR3_ADDR     0x513U </span><span class="comment">// Returned value from ADC BIST test (divid... </span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa27cbc020a578080a927f58134ce3cf8"> 3667</a></span><span class="preprocessor">#define REFLIM_IF_AFE_ADC_INTR3_MASK     0x40U</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a712ed7c1a5d0e3b602e1b485256d8fee"> 3668</a></span><span class="preprocessor">#define REFLIM_IF_AFE_ADC_INTR3_POS      6U</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span> </div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aac7319ff2af8006fdeca103b7ee6effc"> 3670</a></span><span class="preprocessor">#define AFE_ADC_LIMIT0_0_ADDR        0x514U</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaac8fce6365dd3efc203847bbe95b923"> 3671</a></span><span class="preprocessor">#define AFE_ADC_LIMIT0_0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span> </div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a492bd73fdae1472a46fd106c73960269"> 3673</a></span><span class="preprocessor">#define CHLOLIMIT_L0_AFE_ADC_LIMIT0_0_ADDR   0x514U </span><span class="comment">// ADC Output Register set 0 - low limit th... </span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af2aa979158e30978c76ae9568a4349dc"> 3674</a></span><span class="preprocessor">#define CHLOLIMIT_L0_AFE_ADC_LIMIT0_0_MASK   0xFFU</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae3e23ec85a2c7211081b9c7c496d9379"> 3675</a></span><span class="preprocessor">#define CHLOLIMIT_L0_AFE_ADC_LIMIT0_0_POS    0U</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span> </div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#addd08b9ed4672de86c0f5f7e228ad2a6"> 3677</a></span><span class="preprocessor">#define AFE_ADC_LIMIT0_1_ADDR        0x515U</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad50788dd11c1b7e9b8324414d8d390d5"> 3678</a></span><span class="preprocessor">#define AFE_ADC_LIMIT0_1_DEFAULT     0xF0U</span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span> </div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab029fa1de2e69e784d4560498f7ca228"> 3680</a></span><span class="preprocessor">#define CHLOLIMIT_H0_AFE_ADC_LIMIT0_1_ADDR   0x515U </span><span class="comment">// ADC Output Register set 0 - low limit th... </span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8c3a133d22074ce367812be0d0c1a376"> 3681</a></span><span class="preprocessor">#define CHLOLIMIT_H0_AFE_ADC_LIMIT0_1_MASK   0x03U</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab86f90fbf621d61e8563253396413bdb"> 3682</a></span><span class="preprocessor">#define CHLOLIMIT_H0_AFE_ADC_LIMIT0_1_POS    0U</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span> </div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a83eed0a77be3aac8fec052c36b7cceb5"> 3684</a></span><span class="preprocessor">#define CHHILIMIT_L0_AFE_ADC_LIMIT0_1_ADDR   0x515U </span><span class="comment">// ADC Output Register set 0 - high limit t... </span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2858b6a3159a8d19f1fd0fb979a0af86"> 3685</a></span><span class="preprocessor">#define CHHILIMIT_L0_AFE_ADC_LIMIT0_1_MASK   0xF0U</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8200abfb43d6caf2909625a9a67f48c1"> 3686</a></span><span class="preprocessor">#define CHHILIMIT_L0_AFE_ADC_LIMIT0_1_POS    4U</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span> </div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad6e37e83318df7fa36bd1e59b8579e8b"> 3688</a></span><span class="preprocessor">#define AFE_ADC_LIMIT0_2_ADDR        0x516U</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a404d8e85f2881d80af3668e4fd389da6"> 3689</a></span><span class="preprocessor">#define AFE_ADC_LIMIT0_2_DEFAULT     0x3FU</span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span> </div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4263c73db2d32ca439f9f0f47d58d7fd"> 3691</a></span><span class="preprocessor">#define CHHILIMIT_H0_AFE_ADC_LIMIT0_2_ADDR   0x516U </span><span class="comment">// ADC Output Register set 0 - high limit t... </span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5f9a40663582e290078eb8a954f11123"> 3692</a></span><span class="preprocessor">#define CHHILIMIT_H0_AFE_ADC_LIMIT0_2_MASK   0x3FU</span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a144250b84aa4106d14d27c7881d986bb"> 3693</a></span><span class="preprocessor">#define CHHILIMIT_H0_AFE_ADC_LIMIT0_2_POS    0U</span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span> </div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a36129befe8508faf5440948f85a9ae70"> 3695</a></span><span class="preprocessor">#define AFE_ADC_LIMIT0_3_ADDR        0x517U</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5b47f3e313fc6395a44b38c1a1da3e59"> 3696</a></span><span class="preprocessor">#define AFE_ADC_LIMIT0_3_DEFAULT     0x03U</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span> </div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a89a95905ff849012a1653a2b92178682"> 3698</a></span><span class="preprocessor">#define CH_SEL0_AFE_ADC_LIMIT0_3_ADDR    0x517U </span><span class="comment">// ADC Input Select for ADC Output Register... </span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6577efd0aa42710606fece1962160823"> 3699</a></span><span class="preprocessor">#define CH_SEL0_AFE_ADC_LIMIT0_3_MASK    0x0FU</span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5cbdbb1ed93f4ca5a8770cf64c9561d3"> 3700</a></span><span class="preprocessor">#define CH_SEL0_AFE_ADC_LIMIT0_3_POS     0U</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span> </div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a45352175b47ff3864147ce885a0ec358"> 3702</a></span><span class="preprocessor">#define DIV_SEL0_AFE_ADC_LIMIT0_3_ADDR   0x517U </span><span class="comment">// ADC channel 0 divider setting  </span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac0cd4435bcea6f10315a0c271778a10a"> 3703</a></span><span class="preprocessor">#define DIV_SEL0_AFE_ADC_LIMIT0_3_MASK   0x30U</span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a37800518b4df033813e833c71d58b417"> 3704</a></span><span class="preprocessor">#define DIV_SEL0_AFE_ADC_LIMIT0_3_POS    4U</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span> </div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acc2dabbb9a5869b339488758af454531"> 3706</a></span><span class="preprocessor">#define AFE_ADC_LIMIT1_0_ADDR        0x518U</span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a037cd2140f39edb694f9371a3863c587"> 3707</a></span><span class="preprocessor">#define AFE_ADC_LIMIT1_0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span> </div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa96c3de3863d5219cdd9099fa591dd1d"> 3709</a></span><span class="preprocessor">#define CHLOLIMIT_L1_AFE_ADC_LIMIT1_0_ADDR   0x518U </span><span class="comment">// ADC Output Register set 1 - low limit th... </span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a15189feea0545e7790f1d93d5d25978a"> 3710</a></span><span class="preprocessor">#define CHLOLIMIT_L1_AFE_ADC_LIMIT1_0_MASK   0xFFU</span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a77d2552a2adae0488ccb150847fa8dd5"> 3711</a></span><span class="preprocessor">#define CHLOLIMIT_L1_AFE_ADC_LIMIT1_0_POS    0U</span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span> </div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6e2a8c95d04a70e50e1d21c0b012f7ce"> 3713</a></span><span class="preprocessor">#define AFE_ADC_LIMIT1_1_ADDR        0x519U</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa0d3e438dfe515d8088a60d7df19953b"> 3714</a></span><span class="preprocessor">#define AFE_ADC_LIMIT1_1_DEFAULT     0xF0U</span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span> </div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a99561b08750487c5726662a9460295b3"> 3716</a></span><span class="preprocessor">#define CHLOLIMIT_H1_AFE_ADC_LIMIT1_1_ADDR   0x519U </span><span class="comment">// ADC Output Register set 1 - low limit th... </span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9560e42997388e971bdaae2dd98b9603"> 3717</a></span><span class="preprocessor">#define CHLOLIMIT_H1_AFE_ADC_LIMIT1_1_MASK   0x03U</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a292aeb0ca5c244ac4cac6806592b7a1f"> 3718</a></span><span class="preprocessor">#define CHLOLIMIT_H1_AFE_ADC_LIMIT1_1_POS    0U</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span> </div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a98d007bdf4a666b05f77e4bff4467f81"> 3720</a></span><span class="preprocessor">#define CHHILIMIT_L1_AFE_ADC_LIMIT1_1_ADDR   0x519U </span><span class="comment">// ADC Output Register set 1 - high limit t... </span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7b14c383e149be75c92a4d42fd1c1508"> 3721</a></span><span class="preprocessor">#define CHHILIMIT_L1_AFE_ADC_LIMIT1_1_MASK   0xF0U</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeb2f3e315a364fa1d0f75408c1974d39"> 3722</a></span><span class="preprocessor">#define CHHILIMIT_L1_AFE_ADC_LIMIT1_1_POS    4U</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span> </div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aec8b9ceec43df0283f8386f7c773cbda"> 3724</a></span><span class="preprocessor">#define AFE_ADC_LIMIT1_2_ADDR        0x51AU</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a24af37839403d42a5139dd42b0132bfd"> 3725</a></span><span class="preprocessor">#define AFE_ADC_LIMIT1_2_DEFAULT     0x3FU</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span> </div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad3bda909b3f70b1519e937e5b68cd9d9"> 3727</a></span><span class="preprocessor">#define CHHILIMIT_H1_AFE_ADC_LIMIT1_2_ADDR   0x51AU </span><span class="comment">// ADC Output Register set 1 - high limit t... </span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af13d2f4cad91b462c9ed677b2f829068"> 3728</a></span><span class="preprocessor">#define CHHILIMIT_H1_AFE_ADC_LIMIT1_2_MASK   0x3FU</span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a26010040cb0a48f69c8902b4c2b9f93c"> 3729</a></span><span class="preprocessor">#define CHHILIMIT_H1_AFE_ADC_LIMIT1_2_POS    0U</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span> </div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aef50e0f7b91a0fad812b64ab652526f1"> 3731</a></span><span class="preprocessor">#define AFE_ADC_LIMIT1_3_ADDR        0x51BU</span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a006a5c270233f5608d0a001c3df30060"> 3732</a></span><span class="preprocessor">#define AFE_ADC_LIMIT1_3_DEFAULT     0x03U</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span> </div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa010e33345de40121c18d668b06a442c"> 3734</a></span><span class="preprocessor">#define CH_SEL1_AFE_ADC_LIMIT1_3_ADDR    0x51BU </span><span class="comment">// ADC Input Select for ADC Output Register... </span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acfa0c869f0c2d2aea124cd133d2fb23e"> 3735</a></span><span class="preprocessor">#define CH_SEL1_AFE_ADC_LIMIT1_3_MASK    0x0FU</span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae658aadf99db74553000f83bd0f7cecf"> 3736</a></span><span class="preprocessor">#define CH_SEL1_AFE_ADC_LIMIT1_3_POS     0U</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span> </div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adaf808b4132d3d61a5ebfeaf8e73f4e1"> 3738</a></span><span class="preprocessor">#define DIV_SEL1_AFE_ADC_LIMIT1_3_ADDR   0x51BU </span><span class="comment">// ADC channel 1 divider setting  </span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adc1a54e017c628b45c04e8e589659aa5"> 3739</a></span><span class="preprocessor">#define DIV_SEL1_AFE_ADC_LIMIT1_3_MASK   0x30U</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afac25e78bcd3e34663296462cf7efda9"> 3740</a></span><span class="preprocessor">#define DIV_SEL1_AFE_ADC_LIMIT1_3_POS    4U</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span> </div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aabd0f9c0e94ba308ce65bf913a81f4e4"> 3742</a></span><span class="preprocessor">#define AFE_ADC_LIMIT2_0_ADDR        0x51CU</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a209ec36d597405c856fa4ed6c2591c76"> 3743</a></span><span class="preprocessor">#define AFE_ADC_LIMIT2_0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span> </div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae9f4928e37fc8a8323a82811412a1b35"> 3745</a></span><span class="preprocessor">#define CHLOLIMIT_L2_AFE_ADC_LIMIT2_0_ADDR   0x51CU </span><span class="comment">// ADC Output Register set 2 - low limit th... </span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae6f0a60427a8fb8a6b31a484a3cbbfa4"> 3746</a></span><span class="preprocessor">#define CHLOLIMIT_L2_AFE_ADC_LIMIT2_0_MASK   0xFFU</span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acb8a6509adb10fcb13caa77dba24691e"> 3747</a></span><span class="preprocessor">#define CHLOLIMIT_L2_AFE_ADC_LIMIT2_0_POS    0U</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span> </div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7f475f94c0f7b436d82b90fd62b9271a"> 3749</a></span><span class="preprocessor">#define AFE_ADC_LIMIT2_1_ADDR        0x51DU</span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad1cc916cedad1f781970ca8338fabf4a"> 3750</a></span><span class="preprocessor">#define AFE_ADC_LIMIT2_1_DEFAULT     0xF0U</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span> </div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afe14f9f2f90f9c7952a3a45153fc9f76"> 3752</a></span><span class="preprocessor">#define CHLOLIMIT_H2_AFE_ADC_LIMIT2_1_ADDR   0x51DU </span><span class="comment">// ADC Output Register set 2 - low limit th... </span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa88d31098f8cd534a9d6b9188e3f0372"> 3753</a></span><span class="preprocessor">#define CHLOLIMIT_H2_AFE_ADC_LIMIT2_1_MASK   0x03U</span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af84639710cd6c75320f5bd82ff15a21a"> 3754</a></span><span class="preprocessor">#define CHLOLIMIT_H2_AFE_ADC_LIMIT2_1_POS    0U</span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span> </div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3d5fea208d324beedc7f57b14aae102d"> 3756</a></span><span class="preprocessor">#define CHHILIMIT_L2_AFE_ADC_LIMIT2_1_ADDR   0x51DU </span><span class="comment">// ADC Output Register set 2 - high limit t... </span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8cfa7777ecbea83b51bc76e1d7becfe2"> 3757</a></span><span class="preprocessor">#define CHHILIMIT_L2_AFE_ADC_LIMIT2_1_MASK   0xF0U</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad6ea1d53ad9205b62edde158769fc6db"> 3758</a></span><span class="preprocessor">#define CHHILIMIT_L2_AFE_ADC_LIMIT2_1_POS    4U</span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span> </div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a58106bb64efc511c2e3d2084cc86707e"> 3760</a></span><span class="preprocessor">#define AFE_ADC_LIMIT2_2_ADDR        0x51EU</span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6fdd23563bbb08aa1f48b3c647c5baf5"> 3761</a></span><span class="preprocessor">#define AFE_ADC_LIMIT2_2_DEFAULT     0x3FU</span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span> </div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3412eb83a395f30c2b587eefbfa3bedb"> 3763</a></span><span class="preprocessor">#define CHHILIMIT_H2_AFE_ADC_LIMIT2_2_ADDR   0x51EU </span><span class="comment">// ADC Output Register set 2 - high limit t... </span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2ee78dc25ecf7fbad047e3e3adf87e76"> 3764</a></span><span class="preprocessor">#define CHHILIMIT_H2_AFE_ADC_LIMIT2_2_MASK   0x3FU</span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2876fc094e574defaf29d260122757ca"> 3765</a></span><span class="preprocessor">#define CHHILIMIT_H2_AFE_ADC_LIMIT2_2_POS    0U</span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span> </div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a72205cd802b2525d512d0b3d3e07b290"> 3767</a></span><span class="preprocessor">#define AFE_ADC_LIMIT2_3_ADDR        0x51FU</span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9f3c36dc8883a9cf0c08e159a89ae000"> 3768</a></span><span class="preprocessor">#define AFE_ADC_LIMIT2_3_DEFAULT     0x03U</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span> </div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a26de21c17c71dafe970f8af3d7e357f9"> 3770</a></span><span class="preprocessor">#define CH_SEL2_AFE_ADC_LIMIT2_3_ADDR    0x51FU </span><span class="comment">// ADC Input Select for ADC Output Register... </span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afb611cec52bc965bd22fe274851be9ea"> 3771</a></span><span class="preprocessor">#define CH_SEL2_AFE_ADC_LIMIT2_3_MASK    0x0FU</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0612b43fc2ed3f57c5040fa8c110b17e"> 3772</a></span><span class="preprocessor">#define CH_SEL2_AFE_ADC_LIMIT2_3_POS     0U</span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span> </div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a44ff182c040e514c554d2b023693f8f3"> 3774</a></span><span class="preprocessor">#define DIV_SEL2_AFE_ADC_LIMIT2_3_ADDR   0x51FU </span><span class="comment">// ADC channel 2 divider setting  </span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a12e56ddcd85ccf2c81d235d3bc1219f7"> 3775</a></span><span class="preprocessor">#define DIV_SEL2_AFE_ADC_LIMIT2_3_MASK   0x30U</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2c9c21fe84d724510c621555c6438ab6"> 3776</a></span><span class="preprocessor">#define DIV_SEL2_AFE_ADC_LIMIT2_3_POS    4U</span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span> </div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acd18d092e3d7f66a63f785dd46fbcac8"> 3778</a></span><span class="preprocessor">#define AFE_ADC_LIMIT3_0_ADDR        0x520U</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a89e9bf1d68d688c78b07e21c78c2854c"> 3779</a></span><span class="preprocessor">#define AFE_ADC_LIMIT3_0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span> </div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aafaa1d97dff18e72510b02428e9cbaf4"> 3781</a></span><span class="preprocessor">#define CHLOLIMIT_L3_AFE_ADC_LIMIT3_0_ADDR   0x520U </span><span class="comment">// ADC Output Register set 3 - low limit th... </span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a457cdc7e1127eb42d37a3a6cc4b317c2"> 3782</a></span><span class="preprocessor">#define CHLOLIMIT_L3_AFE_ADC_LIMIT3_0_MASK   0xFFU</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad10da279fa2c1130a243773a69329c77"> 3783</a></span><span class="preprocessor">#define CHLOLIMIT_L3_AFE_ADC_LIMIT3_0_POS    0U</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span> </div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8707ea2892b8676b7c7c825140e379a1"> 3785</a></span><span class="preprocessor">#define AFE_ADC_LIMIT3_1_ADDR        0x521U</span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afe31cab354294176c98990e3b32fef67"> 3786</a></span><span class="preprocessor">#define AFE_ADC_LIMIT3_1_DEFAULT     0xF0U</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span> </div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a89041d1272673d45e201f9774174288a"> 3788</a></span><span class="preprocessor">#define CHLOLIMIT_H3_AFE_ADC_LIMIT3_1_ADDR   0x521U </span><span class="comment">// ADC Output Register set 3 - low limit th... </span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a417a8a233c932989296ba16bbb16f797"> 3789</a></span><span class="preprocessor">#define CHLOLIMIT_H3_AFE_ADC_LIMIT3_1_MASK   0x03U</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a279d37999ffcd1d00d8d64561c06cce9"> 3790</a></span><span class="preprocessor">#define CHLOLIMIT_H3_AFE_ADC_LIMIT3_1_POS    0U</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span> </div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8705e8278e8cb1ff883ba326debf4f9d"> 3792</a></span><span class="preprocessor">#define CHHILIMIT_L3_AFE_ADC_LIMIT3_1_ADDR   0x521U </span><span class="comment">// ADC Output Register set 3 - high limit t... </span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a46d0e38ce00f70ee83ab22e84f7771cd"> 3793</a></span><span class="preprocessor">#define CHHILIMIT_L3_AFE_ADC_LIMIT3_1_MASK   0xF0U</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a69185eb01a667cc20ebd3991e3638f3d"> 3794</a></span><span class="preprocessor">#define CHHILIMIT_L3_AFE_ADC_LIMIT3_1_POS    4U</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span> </div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a208ac937031fe5d1056f2e6b6546f231"> 3796</a></span><span class="preprocessor">#define AFE_ADC_LIMIT3_2_ADDR        0x522U</span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8172ead65d86b0647b9866309c9c37d4"> 3797</a></span><span class="preprocessor">#define AFE_ADC_LIMIT3_2_DEFAULT     0x3FU</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span> </div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a79a503854e5432d2abb80602db237353"> 3799</a></span><span class="preprocessor">#define CHHILIMIT_H3_AFE_ADC_LIMIT3_2_ADDR   0x522U </span><span class="comment">// ADC Output Register set 3 - high limit t... </span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a59cd78a09e7c8293c0687321fdb8d9d4"> 3800</a></span><span class="preprocessor">#define CHHILIMIT_H3_AFE_ADC_LIMIT3_2_MASK   0x3FU</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1505bb88d0b853f40bf9103afe32d7b3"> 3801</a></span><span class="preprocessor">#define CHHILIMIT_H3_AFE_ADC_LIMIT3_2_POS    0U</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span> </div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a957edd8a0823b1f6f9c0262a065b029d"> 3803</a></span><span class="preprocessor">#define AFE_ADC_LIMIT3_3_ADDR        0x523U</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4f71799036368e3a1960048b705eef26"> 3804</a></span><span class="preprocessor">#define AFE_ADC_LIMIT3_3_DEFAULT     0x03U</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span> </div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7037eb1e21b394828a9e876de7c1b307"> 3806</a></span><span class="preprocessor">#define CH_SEL3_AFE_ADC_LIMIT3_3_ADDR    0x523U </span><span class="comment">// ADC Input Select for ADC Output Register... </span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4430ac43808b8509444ac7d04d64c35c"> 3807</a></span><span class="preprocessor">#define CH_SEL3_AFE_ADC_LIMIT3_3_MASK    0x0FU</span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae6b7a7a64079939b6c743918dbe91772"> 3808</a></span><span class="preprocessor">#define CH_SEL3_AFE_ADC_LIMIT3_3_POS     0U</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span> </div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a03c129c67ba5c805a924c1da91df7320"> 3810</a></span><span class="preprocessor">#define DIV_SEL3_AFE_ADC_LIMIT3_3_ADDR   0x523U </span><span class="comment">// ADC channel 3 divider setting  </span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9b6cf8930c1d8e1a9d8f66cad6e8ec3c"> 3811</a></span><span class="preprocessor">#define DIV_SEL3_AFE_ADC_LIMIT3_3_MASK   0x30U</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a61956acb522887bc692be5ba18d396e6"> 3812</a></span><span class="preprocessor">#define DIV_SEL3_AFE_ADC_LIMIT3_3_POS    4U</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span> </div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adf79aebc8311d95a7173898504608980"> 3814</a></span><span class="preprocessor">#define AFE_ADC_LIMIT4_0_ADDR        0x524U</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aab0b722405a5dfb2beed004562429792"> 3815</a></span><span class="preprocessor">#define AFE_ADC_LIMIT4_0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span> </div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad3a9c7eceea80d23da709b2e80d54276"> 3817</a></span><span class="preprocessor">#define CHLOLIMIT_L4_AFE_ADC_LIMIT4_0_ADDR   0x524U </span><span class="comment">// ADC Output Register set 4 - low limit th... </span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a098f0dfd459f665cf21c481ac038f96a"> 3818</a></span><span class="preprocessor">#define CHLOLIMIT_L4_AFE_ADC_LIMIT4_0_MASK   0xFFU</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a80937f22f7a0ab2815c1db5fc560aa80"> 3819</a></span><span class="preprocessor">#define CHLOLIMIT_L4_AFE_ADC_LIMIT4_0_POS    0U</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span> </div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a709e3b7ccb5637ba0dd64eb2071e610b"> 3821</a></span><span class="preprocessor">#define AFE_ADC_LIMIT4_1_ADDR        0x525U</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab46a716e42f926bcf7ed38d1e8cfae48"> 3822</a></span><span class="preprocessor">#define AFE_ADC_LIMIT4_1_DEFAULT     0xF0U</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span> </div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac1622d8732fecd00ce527094195f8bee"> 3824</a></span><span class="preprocessor">#define CHLOLIMIT_H4_AFE_ADC_LIMIT4_1_ADDR   0x525U </span><span class="comment">// ADC Output Register set 4 - low limit th... </span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa01643609b88a5b2723e702838819189"> 3825</a></span><span class="preprocessor">#define CHLOLIMIT_H4_AFE_ADC_LIMIT4_1_MASK   0x03U</span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a56c841cb1d971600c54dd16b76b17d6a"> 3826</a></span><span class="preprocessor">#define CHLOLIMIT_H4_AFE_ADC_LIMIT4_1_POS    0U</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span> </div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac5e0f5d32b9aa7063f0b9a582d947246"> 3828</a></span><span class="preprocessor">#define CHHILIMIT_L4_AFE_ADC_LIMIT4_1_ADDR   0x525U </span><span class="comment">// ADC Output Register set 4 - high limit t... </span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab5e13982a71862b35832ebd481beae21"> 3829</a></span><span class="preprocessor">#define CHHILIMIT_L4_AFE_ADC_LIMIT4_1_MASK   0xF0U</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a18fe3a8b632ba5dd459663c01398c530"> 3830</a></span><span class="preprocessor">#define CHHILIMIT_L4_AFE_ADC_LIMIT4_1_POS    4U</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span> </div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8e5cfeb741c600eab8b77578cf776e2c"> 3832</a></span><span class="preprocessor">#define AFE_ADC_LIMIT4_2_ADDR        0x526U</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5755e55cdbbef724064c845f0c281558"> 3833</a></span><span class="preprocessor">#define AFE_ADC_LIMIT4_2_DEFAULT     0x3FU</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span> </div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a15a293a550b91efe02f4988e00e2017c"> 3835</a></span><span class="preprocessor">#define CHHILIMIT_H4_AFE_ADC_LIMIT4_2_ADDR   0x526U </span><span class="comment">// ADC Output Register set 4 - high limit t... </span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aea636025671f63ca6dfacf3c3d2ef3be"> 3836</a></span><span class="preprocessor">#define CHHILIMIT_H4_AFE_ADC_LIMIT4_2_MASK   0x3FU</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2dc2174cfe02d8cd378263385404b1b9"> 3837</a></span><span class="preprocessor">#define CHHILIMIT_H4_AFE_ADC_LIMIT4_2_POS    0U</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span> </div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a623021e9673dff4a74a59190153749ab"> 3839</a></span><span class="preprocessor">#define AFE_ADC_LIMIT4_3_ADDR        0x527U</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a20e01580bea7ebf02a6ed463f16ac405"> 3840</a></span><span class="preprocessor">#define AFE_ADC_LIMIT4_3_DEFAULT     0x03U</span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span> </div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a31fd9b4b26d86469478c315d3196d200"> 3842</a></span><span class="preprocessor">#define CH_SEL4_AFE_ADC_LIMIT4_3_ADDR    0x527U </span><span class="comment">// ADC Input Select for ADC Output Register... </span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a386de27b38e93a35272116e262f8ed10"> 3843</a></span><span class="preprocessor">#define CH_SEL4_AFE_ADC_LIMIT4_3_MASK    0x0FU</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a30748ae5d1ee4a1524c1299956ae3903"> 3844</a></span><span class="preprocessor">#define CH_SEL4_AFE_ADC_LIMIT4_3_POS     0U</span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"> 3845</span> </div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad418870dbd403e342e15ae80c5eb4c16"> 3846</a></span><span class="preprocessor">#define DIV_SEL4_AFE_ADC_LIMIT4_3_ADDR   0x527U </span><span class="comment">// ADC channel 4 divider setting  </span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4e281b6805efd10d18358aab1e411806"> 3847</a></span><span class="preprocessor">#define DIV_SEL4_AFE_ADC_LIMIT4_3_MASK   0x30U</span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af031242d5ded3f897672346011f633e2"> 3848</a></span><span class="preprocessor">#define DIV_SEL4_AFE_ADC_LIMIT4_3_POS    4U</span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span> </div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af8368c3a85acdf363279f40e063577c9"> 3850</a></span><span class="preprocessor">#define AFE_ADC_LIMIT5_0_ADDR        0x528U</span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5cfba1f2462bfdc64dc615bfd80e7972"> 3851</a></span><span class="preprocessor">#define AFE_ADC_LIMIT5_0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span> </div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a43c2179475d2dad190e8eec109ccbaf9"> 3853</a></span><span class="preprocessor">#define CHLOLIMIT_L5_AFE_ADC_LIMIT5_0_ADDR   0x528U </span><span class="comment">// ADC Output Register set 5 - low limit th... </span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af5eb8ca3306cf1bc46099c08f16f6305"> 3854</a></span><span class="preprocessor">#define CHLOLIMIT_L5_AFE_ADC_LIMIT5_0_MASK   0xFFU</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a46c2d15fe2cf5594009ee4049798df41"> 3855</a></span><span class="preprocessor">#define CHLOLIMIT_L5_AFE_ADC_LIMIT5_0_POS    0U</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span> </div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0dd2865954bd8ad36c94b7b53f73b9b4"> 3857</a></span><span class="preprocessor">#define AFE_ADC_LIMIT5_1_ADDR        0x529U</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a619f1d00501aa796ff2ec517a5f479e9"> 3858</a></span><span class="preprocessor">#define AFE_ADC_LIMIT5_1_DEFAULT     0xF0U</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span> </div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a482f4f803768c50035a07e56be31dc2a"> 3860</a></span><span class="preprocessor">#define CHLOLIMIT_H5_AFE_ADC_LIMIT5_1_ADDR   0x529U </span><span class="comment">// ADC Output Register set 5 - low limit th... </span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a555c37b532a856999baa81db2db0be30"> 3861</a></span><span class="preprocessor">#define CHLOLIMIT_H5_AFE_ADC_LIMIT5_1_MASK   0x03U</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2ebfb7c673706bf10c215316106fed66"> 3862</a></span><span class="preprocessor">#define CHLOLIMIT_H5_AFE_ADC_LIMIT5_1_POS    0U</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span> </div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aac586ad00834492d174875b78a502048"> 3864</a></span><span class="preprocessor">#define CHHILIMIT_L5_AFE_ADC_LIMIT5_1_ADDR   0x529U </span><span class="comment">// ADC Output Register set 5 - high limit t... </span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7198f3fb50e10ea6e7f9d6c6e8a143f6"> 3865</a></span><span class="preprocessor">#define CHHILIMIT_L5_AFE_ADC_LIMIT5_1_MASK   0xF0U</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a581bdc83d4a51aa30e7869f31a392e6c"> 3866</a></span><span class="preprocessor">#define CHHILIMIT_L5_AFE_ADC_LIMIT5_1_POS    4U</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span> </div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9d6e8806341fa058e30463ce85120006"> 3868</a></span><span class="preprocessor">#define AFE_ADC_LIMIT5_2_ADDR        0x52AU</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a218b1af09bf5a762ee4576eb6253d2d3"> 3869</a></span><span class="preprocessor">#define AFE_ADC_LIMIT5_2_DEFAULT     0x3FU</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span> </div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6fea51126a96d9f9c38b7d620cd43b44"> 3871</a></span><span class="preprocessor">#define CHHILIMIT_H5_AFE_ADC_LIMIT5_2_ADDR   0x52AU </span><span class="comment">// ADC Output Register set 5 - high limit t... </span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a49f145ead44e83fd362987036af0a6c3"> 3872</a></span><span class="preprocessor">#define CHHILIMIT_H5_AFE_ADC_LIMIT5_2_MASK   0x3FU</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ade00d690f0143f06c4a3b11cb30aa8cc"> 3873</a></span><span class="preprocessor">#define CHHILIMIT_H5_AFE_ADC_LIMIT5_2_POS    0U</span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span> </div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac8d4d6295c6c03b6880fb019abba860e"> 3875</a></span><span class="preprocessor">#define AFE_ADC_LIMIT5_3_ADDR        0x52BU</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2bf3596da927c7241e71853b860c8c60"> 3876</a></span><span class="preprocessor">#define AFE_ADC_LIMIT5_3_DEFAULT     0x03U</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span> </div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a82695e210ce09992b8cd62354cd53445"> 3878</a></span><span class="preprocessor">#define CH_SEL5_AFE_ADC_LIMIT5_3_ADDR    0x52BU </span><span class="comment">// ADC Input Select for ADC Output Register... </span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6e6edba7cdf9dcb72348a312a51c79e9"> 3879</a></span><span class="preprocessor">#define CH_SEL5_AFE_ADC_LIMIT5_3_MASK    0x0FU</span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2645a951e88004f3b1e0bed268287eb8"> 3880</a></span><span class="preprocessor">#define CH_SEL5_AFE_ADC_LIMIT5_3_POS     0U</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span> </div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8216792b3a91c63f34c5e5d8260d7310"> 3882</a></span><span class="preprocessor">#define DIV_SEL5_AFE_ADC_LIMIT5_3_ADDR   0x52BU </span><span class="comment">// ADC channel 5 divider setting  </span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0452e4ecf00ce621908560656dbfa898"> 3883</a></span><span class="preprocessor">#define DIV_SEL5_AFE_ADC_LIMIT5_3_MASK   0x30U</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a48b9c06137297ed7bb5256bec4020ae1"> 3884</a></span><span class="preprocessor">#define DIV_SEL5_AFE_ADC_LIMIT5_3_POS    4U</span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span> </div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a85221c3edda9bd86119b1d1ef8c4fe1a"> 3886</a></span><span class="preprocessor">#define AFE_ADC_LIMIT6_0_ADDR        0x52CU</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaab5be67a3c6301babfe8c34e7ae4f38"> 3887</a></span><span class="preprocessor">#define AFE_ADC_LIMIT6_0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span> </div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac2b8a2a8c42430aa26059a84f8b3a6ee"> 3889</a></span><span class="preprocessor">#define CHLOLIMIT_L6_AFE_ADC_LIMIT6_0_ADDR   0x52CU </span><span class="comment">// ADC Output Register set 6 - low limit th... </span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3f531370811c3dd4eeff03e73c5c5a7d"> 3890</a></span><span class="preprocessor">#define CHLOLIMIT_L6_AFE_ADC_LIMIT6_0_MASK   0xFFU</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab03615fb80bd3dbf3de7af9fc3bd8b55"> 3891</a></span><span class="preprocessor">#define CHLOLIMIT_L6_AFE_ADC_LIMIT6_0_POS    0U</span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span> </div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad9915810cf74510501a23bdcc7ee5e93"> 3893</a></span><span class="preprocessor">#define AFE_ADC_LIMIT6_1_ADDR        0x52DU</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0bdab6fee5c8c14046a4f7f849cfd6cf"> 3894</a></span><span class="preprocessor">#define AFE_ADC_LIMIT6_1_DEFAULT     0xF0U</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"> 3895</span> </div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae7e42f067b121dc7a8c97a9e88c8def5"> 3896</a></span><span class="preprocessor">#define CHLOLIMIT_H6_AFE_ADC_LIMIT6_1_ADDR   0x52DU </span><span class="comment">// ADC Output Register set 6 - low limit th... </span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab5cabb6844972961b5225a5e9257f6b0"> 3897</a></span><span class="preprocessor">#define CHLOLIMIT_H6_AFE_ADC_LIMIT6_1_MASK   0x03U</span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a63047999056a40f9470184b13c9e8fae"> 3898</a></span><span class="preprocessor">#define CHLOLIMIT_H6_AFE_ADC_LIMIT6_1_POS    0U</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span> </div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afa6ddd5508121a98087b456def2e3e84"> 3900</a></span><span class="preprocessor">#define CHHILIMIT_L6_AFE_ADC_LIMIT6_1_ADDR   0x52DU </span><span class="comment">// ADC Output Register set 6 - high limit t... </span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af8cf47e7de6c1d20fd12683fa309ceb7"> 3901</a></span><span class="preprocessor">#define CHHILIMIT_L6_AFE_ADC_LIMIT6_1_MASK   0xF0U</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a95f1a348a786da9aa51fff745332b04f"> 3902</a></span><span class="preprocessor">#define CHHILIMIT_L6_AFE_ADC_LIMIT6_1_POS    4U</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"> 3903</span> </div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af2c684b96bc0dfc4de712f6bcb2e2a50"> 3904</a></span><span class="preprocessor">#define AFE_ADC_LIMIT6_2_ADDR        0x52EU</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a876c0df0a27ba3c0dee2f844a9191a2d"> 3905</a></span><span class="preprocessor">#define AFE_ADC_LIMIT6_2_DEFAULT     0x3FU</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span> </div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae21382b57695ec2f34bd850f76dd4781"> 3907</a></span><span class="preprocessor">#define CHHILIMIT_H6_AFE_ADC_LIMIT6_2_ADDR   0x52EU </span><span class="comment">// ADC Output Register set 5 - high limit t... </span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8317c49aab19df00ba48b11eaaef31a4"> 3908</a></span><span class="preprocessor">#define CHHILIMIT_H6_AFE_ADC_LIMIT6_2_MASK   0x3FU</span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af60270ca3e612d1fc4bc646fa8387b00"> 3909</a></span><span class="preprocessor">#define CHHILIMIT_H6_AFE_ADC_LIMIT6_2_POS    0U</span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span> </div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2a0e28475d5700f08f10d65404fa8107"> 3911</a></span><span class="preprocessor">#define AFE_ADC_LIMIT6_3_ADDR        0x52FU</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a61d8cb636ee482686d8fb95098dfd4f5"> 3912</a></span><span class="preprocessor">#define AFE_ADC_LIMIT6_3_DEFAULT     0x03U</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span> </div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3680bac922925c00ac00c956d01c6e06"> 3914</a></span><span class="preprocessor">#define CH_SEL6_AFE_ADC_LIMIT6_3_ADDR    0x52FU </span><span class="comment">// ADC Input Select for ADC Output Register... </span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6e0a8650ecc626e03bcc1b71d5d9d4fd"> 3915</a></span><span class="preprocessor">#define CH_SEL6_AFE_ADC_LIMIT6_3_MASK    0x0FU</span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abfb0580fe2fd6502260fad2cd634c05b"> 3916</a></span><span class="preprocessor">#define CH_SEL6_AFE_ADC_LIMIT6_3_POS     0U</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span> </div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a89d2996938c67d47b94fd7921497bd7f"> 3918</a></span><span class="preprocessor">#define DIV_SEL6_AFE_ADC_LIMIT6_3_ADDR   0x52FU </span><span class="comment">// ADC channel 6 divider setting  </span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac9e93b9b5c45ca87167fa64130cf72d9"> 3919</a></span><span class="preprocessor">#define DIV_SEL6_AFE_ADC_LIMIT6_3_MASK   0x30U</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aadbb311ee6438e7885f90da7bf863118"> 3920</a></span><span class="preprocessor">#define DIV_SEL6_AFE_ADC_LIMIT6_3_POS    4U</span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span> </div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd2a70e223411dcbeadec194cb18f70e"> 3922</a></span><span class="preprocessor">#define AFE_ADC_LIMIT7_0_ADDR        0x530U</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab0b881a12a7f7886ecaf98c90f76aef2"> 3923</a></span><span class="preprocessor">#define AFE_ADC_LIMIT7_0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span> </div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9d3ef792e992c6ce9e42d37144961c3a"> 3925</a></span><span class="preprocessor">#define CHLOLIMIT_L7_AFE_ADC_LIMIT7_0_ADDR   0x530U </span><span class="comment">// ADC Output Register set 7 - low limit th... </span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab29a46f5d48639090e1a628175264628"> 3926</a></span><span class="preprocessor">#define CHLOLIMIT_L7_AFE_ADC_LIMIT7_0_MASK   0xFFU</span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a15cde8d1eef509ec254baebbfe487892"> 3927</a></span><span class="preprocessor">#define CHLOLIMIT_L7_AFE_ADC_LIMIT7_0_POS    0U</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span> </div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab774357254a7d541e64ece5867e49659"> 3929</a></span><span class="preprocessor">#define AFE_ADC_LIMIT7_1_ADDR        0x531U</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac768300bbc2ec61abc2a922d66c6719e"> 3930</a></span><span class="preprocessor">#define AFE_ADC_LIMIT7_1_DEFAULT     0xF0U</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span> </div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a130c33f4784bf58777843cee2046c4e5"> 3932</a></span><span class="preprocessor">#define CHLOLIMIT_H7_AFE_ADC_LIMIT7_1_ADDR   0x531U </span><span class="comment">// ADC Output Register set 7- low limit thr... </span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a910f5d27ebcaf74da392cb0396c20e9f"> 3933</a></span><span class="preprocessor">#define CHLOLIMIT_H7_AFE_ADC_LIMIT7_1_MASK   0x03U</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acb1fb39fb7f2d26068f505f70804ce47"> 3934</a></span><span class="preprocessor">#define CHLOLIMIT_H7_AFE_ADC_LIMIT7_1_POS    0U</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span> </div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#addef524c123f8213bfc5c8cd29f6e8cb"> 3936</a></span><span class="preprocessor">#define CHHILIMIT_L7_AFE_ADC_LIMIT7_1_ADDR   0x531U </span><span class="comment">// ADC Output Register set 7 - high limit t... </span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5396632e1eee9b7378765864d6b1e676"> 3937</a></span><span class="preprocessor">#define CHHILIMIT_L7_AFE_ADC_LIMIT7_1_MASK   0xF0U</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab30844a872ed1772b7baa11f4064e050"> 3938</a></span><span class="preprocessor">#define CHHILIMIT_L7_AFE_ADC_LIMIT7_1_POS    4U</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span> </div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1927bfd4288d27f6d9ba459d1cf3e3ea"> 3940</a></span><span class="preprocessor">#define AFE_ADC_LIMIT7_2_ADDR        0x532U</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1418ac044df5d0d736dbe100f9d689b6"> 3941</a></span><span class="preprocessor">#define AFE_ADC_LIMIT7_2_DEFAULT     0x3FU</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span> </div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac171a7186ed22bba94be03085e21393a"> 3943</a></span><span class="preprocessor">#define CHHILIMIT_H7_AFE_ADC_LIMIT7_2_ADDR   0x532U </span><span class="comment">// ADC Output Register set 7 - high limit t... </span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a431cec6028ba5750cce10439a5554168"> 3944</a></span><span class="preprocessor">#define CHHILIMIT_H7_AFE_ADC_LIMIT7_2_MASK   0x3FU</span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9dd96d1986159176725c29696b72fc30"> 3945</a></span><span class="preprocessor">#define CHHILIMIT_H7_AFE_ADC_LIMIT7_2_POS    0U</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span> </div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a76865d15afb154975a7193c2d1310468"> 3947</a></span><span class="preprocessor">#define AFE_ADC_LIMIT7_3_ADDR        0x533U</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a66e9a8b123b479e0c9869c6cf5d40414"> 3948</a></span><span class="preprocessor">#define AFE_ADC_LIMIT7_3_DEFAULT     0x03U</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span> </div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acb476a745ff2572e3e891cb820a8cdb7"> 3950</a></span><span class="preprocessor">#define CH_SEL7_AFE_ADC_LIMIT7_3_ADDR    0x533U </span><span class="comment">// ADC Input Select for ADC Output Register... </span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9035379b28544742c51201b325f11b64"> 3951</a></span><span class="preprocessor">#define CH_SEL7_AFE_ADC_LIMIT7_3_MASK    0x0FU</span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad70510784dd0a8decf2be8fe1af50fc7"> 3952</a></span><span class="preprocessor">#define CH_SEL7_AFE_ADC_LIMIT7_3_POS     0U</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"> 3953</span> </div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0f3a9136d25b3056a360a19303b1bf21"> 3954</a></span><span class="preprocessor">#define DIV_SEL7_AFE_ADC_LIMIT7_3_ADDR   0x533U </span><span class="comment">// ADC channel 7 divider setting  </span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac647aa2e9ca6036d98573ebba4f46ab1"> 3955</a></span><span class="preprocessor">#define DIV_SEL7_AFE_ADC_LIMIT7_3_MASK   0x30U</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a669dd78ee7cafb03ffaa521ae7010ff6"> 3956</a></span><span class="preprocessor">#define DIV_SEL7_AFE_ADC_LIMIT7_3_POS    4U</span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span> </div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a74fdd53a11ca269a3d7a9d539516552b"> 3958</a></span><span class="preprocessor">#define AFE_ADC_RR_CTRL0_ADDR        0x534U</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a642a3acd72de0872a3f51a4e682b1b39"> 3959</a></span><span class="preprocessor">#define AFE_ADC_RR_CTRL0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span> </div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af7e3c66409458ac6016da654d9b0d0d4"> 3961</a></span><span class="preprocessor">#define ADC_RR_RUN_AFE_ADC_RR_CTRL0_ADDR     0x534U </span><span class="comment">// Enable ADC round robin operation  </span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3103b1ddfba0fb202909a1a60b8a789f"> 3962</a></span><span class="preprocessor">#define ADC_RR_RUN_AFE_ADC_RR_CTRL0_MASK     0x01U</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8d8e3480bb1f58e5538b81177860ce3a"> 3963</a></span><span class="preprocessor">#define ADC_RR_RUN_AFE_ADC_RR_CTRL0_POS      0U</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span> </div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af3b1a27aeea858b8746e1c44d6420e0b"> 3965</a></span><span class="preprocessor">#define AFE_ADC_CTRL_4_ADDR      0x53EU</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a48790f26698d8381358928c2cf7d6fea"> 3966</a></span><span class="preprocessor">#define AFE_ADC_CTRL_4_DEFAULT   0x00U</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span> </div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac19618d1207b6bb62642926c0e3bc6ea"> 3968</a></span><span class="preprocessor">#define ADC_PIN_EN_AFE_ADC_CTRL_4_ADDR   0x53EU </span><span class="comment">// Connect selected MFP pins to ADC input m... </span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a366e6731f27dbf152e1d9927c4afcf6b"> 3969</a></span><span class="preprocessor">#define ADC_PIN_EN_AFE_ADC_CTRL_4_MASK   0x07U</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1155eb10ea6457ee279b3646e7369fc5"> 3970</a></span><span class="preprocessor">#define ADC_PIN_EN_AFE_ADC_CTRL_4_POS    0U</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span> </div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a584d87ba365200771dfe49fdf90a85e3"> 3972</a></span><span class="preprocessor">#define MISC_UART_PT_0_ADDR      0x548U</span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a64bb2edb0004effd18fcca786ce9a89c"> 3973</a></span><span class="preprocessor">#define MISC_UART_PT_0_DEFAULT   0xDCU</span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span> </div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6a8aed25ec89b7714e5b67a4e49c75cf"> 3975</a></span><span class="preprocessor">#define BITLEN_PT_1_L_MISC_UART_PT_0_ADDR    0x548U </span><span class="comment">// Low byte of custom (manually configured)... </span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a66f1363a23921678db6f6b4d8ca6a686"> 3976</a></span><span class="preprocessor">#define BITLEN_PT_1_L_MISC_UART_PT_0_MASK    0xFFU</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4d2577c4d9729ca4c933b089d136e502"> 3977</a></span><span class="preprocessor">#define BITLEN_PT_1_L_MISC_UART_PT_0_POS     0U</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span> </div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae909f6e29e69a8813464512c213b924f"> 3979</a></span><span class="preprocessor">#define MISC_UART_PT_1_ADDR      0x549U</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3491c980b52d6d6a4b88ece670ccbe56"> 3980</a></span><span class="preprocessor">#define MISC_UART_PT_1_DEFAULT   0x05U</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span> </div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a84e80965948525e8a914b6abfd31ec39"> 3982</a></span><span class="preprocessor">#define BITLEN_PT_1_H_MISC_UART_PT_1_ADDR    0x549U </span><span class="comment">// High byte of custom (manually configured... </span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acf91be579f42cfe0c642ad600743aa29"> 3983</a></span><span class="preprocessor">#define BITLEN_PT_1_H_MISC_UART_PT_1_MASK    0x3FU</span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acf8831c1256c2ab4025dab97765d45c6"> 3984</a></span><span class="preprocessor">#define BITLEN_PT_1_H_MISC_UART_PT_1_POS     0U</span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span> </div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a55356b9e40256bae9f4dcce1aa925d9f"> 3986</a></span><span class="preprocessor">#define MISC_UART_PT_2_ADDR      0x54AU</span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abdeb2439cae2beba09c1f575aa2217de"> 3987</a></span><span class="preprocessor">#define MISC_UART_PT_2_DEFAULT   0xDCU</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span> </div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac55c34e82e1aa9a1511f5ff049a644c5"> 3989</a></span><span class="preprocessor">#define BITLEN_PT_2_L_MISC_UART_PT_2_ADDR    0x54AU </span><span class="comment">// Low byte of custom (manually configured)... </span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2805f21f1a5248bdb21351a262b6094c"> 3990</a></span><span class="preprocessor">#define BITLEN_PT_2_L_MISC_UART_PT_2_MASK    0xFFU</span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9d20b89ef2a89777e68c9936b1ac5e2a"> 3991</a></span><span class="preprocessor">#define BITLEN_PT_2_L_MISC_UART_PT_2_POS     0U</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span> </div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af86a8153ad0cff1de239a1a7725b2d9c"> 3993</a></span><span class="preprocessor">#define MISC_UART_PT_3_ADDR      0x54BU</span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad78fd3d53db1e1ce1500dcb6b7fd1c9a"> 3994</a></span><span class="preprocessor">#define MISC_UART_PT_3_DEFAULT   0x05U</span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span> </div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2b8737fb94ad11210c03c4efff521b79"> 3996</a></span><span class="preprocessor">#define BITLEN_PT_2_H_MISC_UART_PT_3_ADDR    0x54BU </span><span class="comment">// High byte of custom (manually configured... </span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af090c3f0cc31dcaa1125065593421793"> 3997</a></span><span class="preprocessor">#define BITLEN_PT_2_H_MISC_UART_PT_3_MASK    0x3FU</span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a63516162a9a5a448d6c6c3ebc01ab147"> 3998</a></span><span class="preprocessor">#define BITLEN_PT_2_H_MISC_UART_PT_3_POS     0U</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span> </div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6e408da8c6885889c9fdd35cd0bcfa67"> 4000</a></span><span class="preprocessor">#define MISC_I2C_PT_4_ADDR       0x550U</span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acfc41f5c17c8e8a7b917b809fb1491f7"> 4001</a></span><span class="preprocessor">#define MISC_I2C_PT_4_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span> </div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5dc42b0a8e96eb4d09a195a9e373b4ec"> 4003</a></span><span class="preprocessor">#define SRC_A_1_MISC_I2C_PT_4_ADDR   0x550U </span><span class="comment">// I2C address translator source A for pass... </span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac2ae771bb4f2d2bdb4abc01d9ac8fae0"> 4004</a></span><span class="preprocessor">#define SRC_A_1_MISC_I2C_PT_4_MASK   0xFEU</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6b4d60b007632aae0f5cc5c30fcbc175"> 4005</a></span><span class="preprocessor">#define SRC_A_1_MISC_I2C_PT_4_POS    1U</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"> 4006</span> </div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a26ca75a10d472d07e822bb395090cbcb"> 4007</a></span><span class="preprocessor">#define MISC_I2C_PT_5_ADDR       0x551U</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a79d8a7bec11cc9e659d297e65eecb2f7"> 4008</a></span><span class="preprocessor">#define MISC_I2C_PT_5_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span> </div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abbb2c048f0f395fa923824e20281b000"> 4010</a></span><span class="preprocessor">#define DST_A_1_MISC_I2C_PT_5_ADDR   0x551U </span><span class="comment">// I2C address translator destination A for... </span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a00755f33ba62031f00c33c175e272f65"> 4011</a></span><span class="preprocessor">#define DST_A_1_MISC_I2C_PT_5_MASK   0xFEU</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a53277abe81f2139dcad40e7f20ecf484"> 4012</a></span><span class="preprocessor">#define DST_A_1_MISC_I2C_PT_5_POS    1U</span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span> </div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac8b3291047abfe7a73d3f9a7d62f3452"> 4014</a></span><span class="preprocessor">#define MISC_I2C_PT_6_ADDR       0x552U</span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad5ec2b4944bc788dbab7c119d29e5b10"> 4015</a></span><span class="preprocessor">#define MISC_I2C_PT_6_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span> </div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac7edbebffcb8961b3e46246b06ac3e4a"> 4017</a></span><span class="preprocessor">#define SRC_B_1_MISC_I2C_PT_6_ADDR   0x552U </span><span class="comment">// I2C address translator source B for pass... </span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adb9d9fcbbd79bf9188e4d12328f1c609"> 4018</a></span><span class="preprocessor">#define SRC_B_1_MISC_I2C_PT_6_MASK   0xFEU</span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0047f76653502cc18927fad587f304c0"> 4019</a></span><span class="preprocessor">#define SRC_B_1_MISC_I2C_PT_6_POS    1U</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"> 4020</span> </div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3edb7cbe61eb560b86a4db8565988dd8"> 4021</a></span><span class="preprocessor">#define MISC_I2C_PT_7_ADDR       0x553U</span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8c0fae8645b26ce23cff3a3f8475f90f"> 4022</a></span><span class="preprocessor">#define MISC_I2C_PT_7_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span> </div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afad7c48aa3419d0e8c47e6219257f4cc"> 4024</a></span><span class="preprocessor">#define DST_B_1_MISC_I2C_PT_7_ADDR   0x553U </span><span class="comment">// I2C address translator destination B for... </span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af14e6ae0b7f550bc700e883278b31905"> 4025</a></span><span class="preprocessor">#define DST_B_1_MISC_I2C_PT_7_MASK   0xFEU</span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a46e250c9be28cfa306e8d015c1a33357"> 4026</a></span><span class="preprocessor">#define DST_B_1_MISC_I2C_PT_7_POS    1U</span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span> </div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6069c5852b5ba2068e7bc0ce8084f50e"> 4028</a></span><span class="preprocessor">#define MISC_I2C_PT_8_ADDR       0x554U</span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5db0881d979dd9fcc9280fa7c163f242"> 4029</a></span><span class="preprocessor">#define MISC_I2C_PT_8_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"> 4030</span> </div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5ac57d5b5c5d0661ee72f005ef3f2556"> 4031</a></span><span class="preprocessor">#define SRC_A_2_MISC_I2C_PT_8_ADDR   0x554U </span><span class="comment">// I2C address translator source A for pass... </span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9659b80e5701e2004d2918e965e8baf6"> 4032</a></span><span class="preprocessor">#define SRC_A_2_MISC_I2C_PT_8_MASK   0xFEU</span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6705d150679981d77157c1a1d918a78e"> 4033</a></span><span class="preprocessor">#define SRC_A_2_MISC_I2C_PT_8_POS    1U</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span> </div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3429154929341cb50f375f9f234849f8"> 4035</a></span><span class="preprocessor">#define MISC_I2C_PT_9_ADDR       0x555U</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab9c78e4596e285315c1b8c955fbc5147"> 4036</a></span><span class="preprocessor">#define MISC_I2C_PT_9_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span> </div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5c6afed40b0c09a713d626af90df8e41"> 4038</a></span><span class="preprocessor">#define DST_A_2_MISC_I2C_PT_9_ADDR   0x555U </span><span class="comment">// I2C address translator destination A for... </span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a76bc63b3cd39b4ad2f27d7c5dae800a7"> 4039</a></span><span class="preprocessor">#define DST_A_2_MISC_I2C_PT_9_MASK   0xFEU</span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6b4ed835ef9f6c5178240e618d06e4f1"> 4040</a></span><span class="preprocessor">#define DST_A_2_MISC_I2C_PT_9_POS    1U</span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"> 4041</span> </div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5918b2a676a9392fca95391cf4862deb"> 4042</a></span><span class="preprocessor">#define MISC_I2C_PT_10_ADDR      0x556U</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae9b0747e353704c6ffc3160059756b66"> 4043</a></span><span class="preprocessor">#define MISC_I2C_PT_10_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span> </div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a64c9d7475aecb704831c11d3e10ae229"> 4045</a></span><span class="preprocessor">#define SRC_B_2_MISC_I2C_PT_10_ADDR      0x556U </span><span class="comment">// I2C address translator source B for pass... </span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6df884d19e6e10a0ffe11914740c8b9a"> 4046</a></span><span class="preprocessor">#define SRC_B_2_MISC_I2C_PT_10_MASK      0xFEU</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9d1cfac2d97335db2df02883ca115ec8"> 4047</a></span><span class="preprocessor">#define SRC_B_2_MISC_I2C_PT_10_POS       1U</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span> </div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a32b11a2afe6a51c2e39034a1373feeb2"> 4049</a></span><span class="preprocessor">#define MISC_I2C_PT_11_ADDR      0x557U</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6d71d825f2dfae5e75c7350ea867bf86"> 4050</a></span><span class="preprocessor">#define MISC_I2C_PT_11_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span> </div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a55f42e330d18580cc41f1f9f619c3d26"> 4052</a></span><span class="preprocessor">#define DST_B_2_MISC_I2C_PT_11_ADDR      0x557U </span><span class="comment">// I2C address translator destination B for... </span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afb17d6200e2e29091e91928156b7acc4"> 4053</a></span><span class="preprocessor">#define DST_B_2_MISC_I2C_PT_11_MASK      0xFEU</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a519892b9a4a906e6a4baa350b73a9bca"> 4054</a></span><span class="preprocessor">#define DST_B_2_MISC_I2C_PT_11_POS       1U</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span> </div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a114183c24d03aa96f366ef397cf41a50"> 4056</a></span><span class="preprocessor">#define MISC_HS_VS_Z_ADDR        0x55FU</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a17ba2ccfb88d3119f20bce91f4007620"> 4057</a></span><span class="preprocessor">#define MISC_HS_VS_Z_DEFAULT     0x00U</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span> </div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaa4a7dceb2fd34069889687c19733d77"> 4059</a></span><span class="preprocessor">#define HS_POL_Z_MISC_HS_VS_Z_ADDR   0x55FU </span><span class="comment">// Detected HS polarity on video pipeline Z... </span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9d3601d98e655b269d83dfcf70d5e9ab"> 4060</a></span><span class="preprocessor">#define HS_POL_Z_MISC_HS_VS_Z_MASK   0x01U</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad492ba001bccf3335de85604c5a03363"> 4061</a></span><span class="preprocessor">#define HS_POL_Z_MISC_HS_VS_Z_POS    0U</span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span> </div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a26ab525695512f997d15121886e5b4b1"> 4063</a></span><span class="preprocessor">#define VS_POL_Z_MISC_HS_VS_Z_ADDR   0x55FU </span><span class="comment">// Detected VS polarity on video pipeline Z... </span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6a7b8fbf9347205194806ad820d2ab0c"> 4064</a></span><span class="preprocessor">#define VS_POL_Z_MISC_HS_VS_Z_MASK   0x02U</span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7279e3869459629d79057159fddbe722"> 4065</a></span><span class="preprocessor">#define VS_POL_Z_MISC_HS_VS_Z_POS    1U</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span> </div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4a05e82544e7941fb643c92cb71ff7a6"> 4067</a></span><span class="preprocessor">#define HS_DET_Z_MISC_HS_VS_Z_ADDR   0x55FU </span><span class="comment">// HS activity is detected on video pipelin... </span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5ae3c996af413efe3dbc5ea1621c55b4"> 4068</a></span><span class="preprocessor">#define HS_DET_Z_MISC_HS_VS_Z_MASK   0x10U</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abfe2db19108fe48b0ac42115302aba6d"> 4069</a></span><span class="preprocessor">#define HS_DET_Z_MISC_HS_VS_Z_POS    4U</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span> </div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac6c45d3a774caccc9c9e2664bd08a3d2"> 4071</a></span><span class="preprocessor">#define VS_DET_Z_MISC_HS_VS_Z_ADDR   0x55FU </span><span class="comment">// VS activity is detected on video pipelin... </span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9f082529d203c4231f69dae4c091c3e9"> 4072</a></span><span class="preprocessor">#define VS_DET_Z_MISC_HS_VS_Z_MASK   0x20U</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5d75368b687a9df24ebcbeefe06c3bfd"> 4073</a></span><span class="preprocessor">#define VS_DET_Z_MISC_HS_VS_Z_POS    5U</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span> </div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5cc772fd2421f67b085d649fc3cdbdaf"> 4075</a></span><span class="preprocessor">#define DE_DET_Z_MISC_HS_VS_Z_ADDR   0x55FU </span><span class="comment">// DE activity is detected on video pipelin... </span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a58c9613af833337ac52d6a3b311644ee"> 4076</a></span><span class="preprocessor">#define DE_DET_Z_MISC_HS_VS_Z_MASK   0x40U</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad7426fcc79c2496de7f98b719e8c97a9"> 4077</a></span><span class="preprocessor">#define DE_DET_Z_MISC_HS_VS_Z_POS    6U</span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span> </div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a556e651297e70f38429e0e987b28d76e"> 4079</a></span><span class="preprocessor">#define MISC_UNLOCK_KEY_ADDR         0x56EU</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0939bb1eaa11e5752d22a37f2cf19b98"> 4080</a></span><span class="preprocessor">#define MISC_UNLOCK_KEY_DEFAULT      0xBBU</span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span> </div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab55d0bd5c71dbe8a7c7d750c30acef38"> 4082</a></span><span class="preprocessor">#define UNLOCK_KEY_MISC_UNLOCK_KEY_ADDR      0x56EU </span><span class="comment">// Register must be at unlock value to enab... </span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3fe412ed38303293a8e4ede458d9da67"> 4083</a></span><span class="preprocessor">#define UNLOCK_KEY_MISC_UNLOCK_KEY_MASK      0xFFU</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a99c2fd1a7389e4a151a20c4008b114a2"> 4084</a></span><span class="preprocessor">#define UNLOCK_KEY_MISC_UNLOCK_KEY_POS       0U</span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"> 4085</span> </div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a097c7b304dc84c319b96a97f4ba1615c"> 4086</a></span><span class="preprocessor">#define MISC_PIO_SLEW_0_ADDR         0x56FU</span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1843760f225542b7c4b6695864f88fba"> 4087</a></span><span class="preprocessor">#define MISC_PIO_SLEW_0_DEFAULT      0x3EU</span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span> </div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad43d179fdf5dc3b5f40c70225fe6b64c"> 4089</a></span><span class="preprocessor">#define PIO00_SLEW_MISC_PIO_SLEW_0_ADDR      0x56FU </span><span class="comment">// Slew rate setting for MFP0 pin. 00 value... </span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0c21de1706ed1d65f170fb40ab90bed7"> 4090</a></span><span class="preprocessor">#define PIO00_SLEW_MISC_PIO_SLEW_0_MASK      0x03U</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae7313ac5a4c5d6dd1f2e39a24f4ce015"> 4091</a></span><span class="preprocessor">#define PIO00_SLEW_MISC_PIO_SLEW_0_POS       0U</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span> </div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aee31f859ec6b68ed3f654fc0437b00f0"> 4093</a></span><span class="preprocessor">#define PIO01_SLEW_MISC_PIO_SLEW_0_ADDR      0x56FU </span><span class="comment">// Slew rate setting for MFP1 pin. 00 value... </span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aac4082d69097b789d86fd46412a8a901"> 4094</a></span><span class="preprocessor">#define PIO01_SLEW_MISC_PIO_SLEW_0_MASK      0x0CU</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6c7b6ea72456f2193f7750d2e8b59789"> 4095</a></span><span class="preprocessor">#define PIO01_SLEW_MISC_PIO_SLEW_0_POS       2U</span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span> </div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abcafeaae29517efd11511f0916b3f4f8"> 4097</a></span><span class="preprocessor">#define PIO02_SLEW_MISC_PIO_SLEW_0_ADDR      0x56FU </span><span class="comment">// Slew rate setting for MFP2 pin. 00 value... </span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a953f62bc15c864377a9255b8106433cb"> 4098</a></span><span class="preprocessor">#define PIO02_SLEW_MISC_PIO_SLEW_0_MASK      0x30U</span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a673eab6ef6d9466fe7fa61a41a29f8df"> 4099</a></span><span class="preprocessor">#define PIO02_SLEW_MISC_PIO_SLEW_0_POS       4U</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span> </div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa7ab56785ac5e853970c264987bec4f1"> 4101</a></span><span class="preprocessor">#define MISC_PIO_SLEW_1_ADDR         0x570U</span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3a6208f091d0d235f53b541086e83b8e"> 4102</a></span><span class="preprocessor">#define MISC_PIO_SLEW_1_DEFAULT      0x3CU</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span> </div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a20508aa83b4f01d57ec874d28dfc961a"> 4104</a></span><span class="preprocessor">#define PIO05_SLEW_MISC_PIO_SLEW_1_ADDR      0x570U </span><span class="comment">// Slew rate setting for MFP3 pin. 00 value... </span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaf520aa0974605b42ea9222aacb9401e"> 4105</a></span><span class="preprocessor">#define PIO05_SLEW_MISC_PIO_SLEW_1_MASK      0x0CU</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a59f5f4d25e6e8855bfb2294c32d2477c"> 4106</a></span><span class="preprocessor">#define PIO05_SLEW_MISC_PIO_SLEW_1_POS       2U</span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span> </div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a60d24b3486a13f0842601f443438215a"> 4108</a></span><span class="preprocessor">#define PIO06_SLEW_MISC_PIO_SLEW_1_ADDR      0x570U </span><span class="comment">// Slew rate setting for MFP4 pin. 00 value... </span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a09eafbfb00ea7fba1f73003f2c1cca04"> 4109</a></span><span class="preprocessor">#define PIO06_SLEW_MISC_PIO_SLEW_1_MASK      0x30U</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4b6048490e9254f7271f702733714eb2"> 4110</a></span><span class="preprocessor">#define PIO06_SLEW_MISC_PIO_SLEW_1_POS       4U</span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"> 4111</span> </div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acd58a812d008ad5e3b104e6d34ed70c6"> 4112</a></span><span class="preprocessor">#define MISC_PIO_SLEW_2_ADDR         0x571U</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4998c1842c5cb15ed96ce6ea6f47683a"> 4113</a></span><span class="preprocessor">#define MISC_PIO_SLEW_2_DEFAULT      0xFCU</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span> </div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a03a9e376e57ce83d6236dd388d779b21"> 4115</a></span><span class="preprocessor">#define PIO010_SLEW_MISC_PIO_SLEW_2_ADDR     0x571U </span><span class="comment">// Slew rate setting for MFP7 pin. 00 value... </span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a61422169ac1e16b736a8dbd21239198c"> 4116</a></span><span class="preprocessor">#define PIO010_SLEW_MISC_PIO_SLEW_2_MASK     0x30U</span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a481984c1a17ec57505f112ab9218921e"> 4117</a></span><span class="preprocessor">#define PIO010_SLEW_MISC_PIO_SLEW_2_POS      4U</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span> </div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acfa0e8b478117bec080d6c9f75b3ec61"> 4119</a></span><span class="preprocessor">#define PIO011_SLEW_MISC_PIO_SLEW_2_ADDR     0x571U </span><span class="comment">// Slew rate setting for MFP8 pin. 00 value... </span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0f0b308af22d3316fca4bdeea83aead6"> 4120</a></span><span class="preprocessor">#define PIO011_SLEW_MISC_PIO_SLEW_2_MASK     0xC0U</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a183d4767d54791b7ca3dfc0f648a6fc0"> 4121</a></span><span class="preprocessor">#define PIO011_SLEW_MISC_PIO_SLEW_2_POS      6U</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span> </div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a62770949b5e5de08f0cd6f7d0659ec00"> 4123</a></span><span class="preprocessor">#define MIPI_RX_EXT3_EXT4_ADDR       0x584U</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9d7d7ad5ef1d2e435618673d6cb2f415"> 4124</a></span><span class="preprocessor">#define MIPI_RX_EXT3_EXT4_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span> </div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a373e9f8031d2fe75ff37a82005ec367d"> 4126</a></span><span class="preprocessor">#define CTRL1_FS_CNT_L_MIPI_RX_EXT3_EXT4_ADDR    0x584U </span><span class="comment">// Frame start counter value of the virtual... </span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9ba26bd1f36d3591b94c3fd06286c3c0"> 4127</a></span><span class="preprocessor">#define CTRL1_FS_CNT_L_MIPI_RX_EXT3_EXT4_MASK    0xFFU</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad4960c7168d9488412b9f9e1dd082ca2"> 4128</a></span><span class="preprocessor">#define CTRL1_FS_CNT_L_MIPI_RX_EXT3_EXT4_POS     0U</span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span> </div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac5daaecaef9a7fbdc56bff4a645460a8"> 4130</a></span><span class="preprocessor">#define MIPI_RX_EXT3_EXT5_ADDR       0x585U</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a13e8f38a686f59539f539f339c7a14ec"> 4131</a></span><span class="preprocessor">#define MIPI_RX_EXT3_EXT5_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span> </div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6fe948edfd3794a5f1c88e8fab504e6e"> 4133</a></span><span class="preprocessor">#define CTRL1_FS_CNT_H_MIPI_RX_EXT3_EXT5_ADDR    0x585U </span><span class="comment">// Frame start counter value of the virtual... </span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae04b7d50294f3098c0a9df32a8e859eb"> 4134</a></span><span class="preprocessor">#define CTRL1_FS_CNT_H_MIPI_RX_EXT3_EXT5_MASK    0xFFU</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeb17c86fe5e311ce5994f71575c99186"> 4135</a></span><span class="preprocessor">#define CTRL1_FS_CNT_H_MIPI_RX_EXT3_EXT5_POS     0U</span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span> </div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8ca267eb150c975c4450e86467e2cacc"> 4137</a></span><span class="preprocessor">#define MIPI_RX_EXT3_EXT6_ADDR       0x586U</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae1ad3490fe7145961603718e7b0d3491"> 4138</a></span><span class="preprocessor">#define MIPI_RX_EXT3_EXT6_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span> </div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a83c3b14e5154764812c61d9333892e7a"> 4140</a></span><span class="preprocessor">#define CTRL1_FE_CNT_L_MIPI_RX_EXT3_EXT6_ADDR    0x586U </span><span class="comment">// Frame end counter value of the virtual c... </span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8b5ba6074252753cb4c271eeb31021ce"> 4141</a></span><span class="preprocessor">#define CTRL1_FE_CNT_L_MIPI_RX_EXT3_EXT6_MASK    0xFFU</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a489a8949f842a0a407d7978c42e761a1"> 4142</a></span><span class="preprocessor">#define CTRL1_FE_CNT_L_MIPI_RX_EXT3_EXT6_POS     0U</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span> </div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa7dd4264eaccbc3a56f6d67e4918d14d"> 4144</a></span><span class="preprocessor">#define MIPI_RX_EXT3_EXT7_ADDR       0x587U</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaf64a12eb3e6dd52a07b9d8b85980ee9"> 4145</a></span><span class="preprocessor">#define MIPI_RX_EXT3_EXT7_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span> </div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab4d8aa2d904967b9c9c08d0cc94fd313"> 4147</a></span><span class="preprocessor">#define CTRL1_FE_CNT_H_MIPI_RX_EXT3_EXT7_ADDR    0x587U </span><span class="comment">// Frame end counter value of the virtual c... </span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4731a0630c53e43d8a8fae6cf3545b9e"> 4148</a></span><span class="preprocessor">#define CTRL1_FE_CNT_H_MIPI_RX_EXT3_EXT7_MASK    0xFFU</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aac33087b846c8d0bce9cc8cc19e31274"> 4149</a></span><span class="preprocessor">#define CTRL1_FE_CNT_H_MIPI_RX_EXT3_EXT7_POS     0U</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span> </div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a03d44d74586666656f6c34e6c8e37235"> 4151</a></span><span class="preprocessor">#define MIPI_RX_EXT3_EXT8_ADDR       0x588U</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4c389ce71989a2de6d44852eda72d1ac"> 4152</a></span><span class="preprocessor">#define MIPI_RX_EXT3_EXT8_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span> </div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#affd75a2ea2dc235ad6b6188a8d540514"> 4154</a></span><span class="preprocessor">#define CTRL1_FS_VC_SEL_MIPI_RX_EXT3_EXT8_ADDR   0x588U </span><span class="comment">// Selected virtual channel for frame start... </span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5915a986df653f156d90d1c669a4bcab"> 4155</a></span><span class="preprocessor">#define CTRL1_FS_VC_SEL_MIPI_RX_EXT3_EXT8_MASK   0x0FU</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8a1f4eb7f8a6a5cd7e77f30c901c289f"> 4156</a></span><span class="preprocessor">#define CTRL1_FS_VC_SEL_MIPI_RX_EXT3_EXT8_POS    0U</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span> </div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af65743b2c92495d2664570666dbbeed2"> 4158</a></span><span class="preprocessor">#define SPI_CC_WR_SPI_CC_WR__ADDR        0x1300U</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6780ebbae0a7fec827dce70fe3cdd774"> 4159</a></span><span class="preprocessor">#define SPI_CC_WR_SPI_CC_WR__DEFAULT     0x00U</span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span> </div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0ae5b103ae44984a2ee207d0ba907d63"> 4161</a></span><span class="preprocessor">#define SPI_CC_RD_SPI_CC_RD__ADDR        0x1380U</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a862a1c12070e4b258b247b6c91591443"> 4162</a></span><span class="preprocessor">#define SPI_CC_RD_SPI_CC_RD__DEFAULT     0x00U</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span> </div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8301ad076917392ee83ee2620ffa2910"> 4164</a></span><span class="preprocessor">#define RLMS_A_RLMS4_ADDR        0x1404U</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4e3b5356c4d4a196e3f2930e48afb5b3"> 4165</a></span><span class="preprocessor">#define RLMS_A_RLMS4_DEFAULT     0x4BU</span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span> </div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4786c9b251a72c36cfbb8cce640aaca6"> 4167</a></span><span class="preprocessor">#define EOM_EN_RLMS_A_RLMS4_ADDR     0x1404U </span><span class="comment">// Eye-opening monitor enable  </span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8f552a5bddd6fc2da20e0b5dfe19cf17"> 4168</a></span><span class="preprocessor">#define EOM_EN_RLMS_A_RLMS4_MASK     0x01U</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac0e63e01326eeb66afcaaf725a045a11"> 4169</a></span><span class="preprocessor">#define EOM_EN_RLMS_A_RLMS4_POS      0U</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span> </div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6d03615bcf47c99fa9d1f31504500c2a"> 4171</a></span><span class="preprocessor">#define EOM_PER_MODE_RLMS_A_RLMS4_ADDR   0x1404U </span><span class="comment">// Eye-opening monitor periodic mode enable... </span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7bdf7942eb5f8e270f4d1d2042c5ba67"> 4172</a></span><span class="preprocessor">#define EOM_PER_MODE_RLMS_A_RLMS4_MASK   0x02U</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af76ca8eb35bf374895e0bea52f0c5486"> 4173</a></span><span class="preprocessor">#define EOM_PER_MODE_RLMS_A_RLMS4_POS    1U</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span> </div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acc2673b4d86621e94e9f597733266b66"> 4175</a></span><span class="preprocessor">#define EOM_CHK_THR_RLMS_A_RLMS4_ADDR    0x1404U </span><span class="comment">// Eye-opening monitor number of error bits... </span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeaad625441ee73e78a2d32a2a8d3a157"> 4176</a></span><span class="preprocessor">#define EOM_CHK_THR_RLMS_A_RLMS4_MASK    0x0CU</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af7871dc9bacd7c4ddb901804b5d971fc"> 4177</a></span><span class="preprocessor">#define EOM_CHK_THR_RLMS_A_RLMS4_POS     2U</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"> 4178</span> </div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9592beeacfab6bbee0876a20a2db260b"> 4179</a></span><span class="preprocessor">#define EOM_CHK_AMOUNT_RLMS_A_RLMS4_ADDR     0x1404U </span><span class="comment">// A factor (N) used to select the order of... </span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab815904b817b120eba3bb200aa1e5d99"> 4180</a></span><span class="preprocessor">#define EOM_CHK_AMOUNT_RLMS_A_RLMS4_MASK     0xF0U</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a73166acc233956898615063111ed267d"> 4181</a></span><span class="preprocessor">#define EOM_CHK_AMOUNT_RLMS_A_RLMS4_POS      4U</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span> </div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0561b642e28c11014bdd2e32fa5642d0"> 4183</a></span><span class="preprocessor">#define RLMS_A_RLMS5_ADDR        0x1405U</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab0abc0908f0c5cc0304e89c41e484823"> 4184</a></span><span class="preprocessor">#define RLMS_A_RLMS5_DEFAULT     0x10U</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"> 4185</span> </div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad6a7f98368aebed8a7ff7cf1f84cd976"> 4186</a></span><span class="preprocessor">#define EOM_MIN_THR_RLMS_A_RLMS5_ADDR    0x1405U </span><span class="comment">// The EOM minimum threshold as defined by ... </span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a301de8a9a8139bc986e43accb542e31b"> 4187</a></span><span class="preprocessor">#define EOM_MIN_THR_RLMS_A_RLMS5_MASK    0x7FU</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#add8455173e041303413cd0c8112fb2f2"> 4188</a></span><span class="preprocessor">#define EOM_MIN_THR_RLMS_A_RLMS5_POS     0U</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span> </div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3c87df1ccd780323a1dc0ff8330f8852"> 4190</a></span><span class="preprocessor">#define EOM_MAN_TRG_REQ_RLMS_A_RLMS5_ADDR    0x1405U </span><span class="comment">// Eye-opening monitor manual trigger. For ... </span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8f964b9fd45e7585862d8b8ccb801021"> 4191</a></span><span class="preprocessor">#define EOM_MAN_TRG_REQ_RLMS_A_RLMS5_MASK    0x80U</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aea38ab8bc2ea5164f5574cd74aec296a"> 4192</a></span><span class="preprocessor">#define EOM_MAN_TRG_REQ_RLMS_A_RLMS5_POS     7U</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span> </div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a15759e2eded5f53bbf61f3503915aa59"> 4194</a></span><span class="preprocessor">#define RLMS_A_RLMS6_ADDR        0x1406U</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a03918dc14f9ca6502e87a216c70f4360"> 4195</a></span><span class="preprocessor">#define RLMS_A_RLMS6_DEFAULT     0x80U</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"> 4196</span> </div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8bcd5528153ccd6376ae9696b19c917d"> 4197</a></span><span class="preprocessor">#define EOM_PV_MODE_RLMS_A_RLMS6_ADDR    0x1406U </span><span class="comment">// Eye-opening is measured vertically or ho... </span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeee4a7c579442a3e7c0186b6c28d25b9"> 4198</a></span><span class="preprocessor">#define EOM_PV_MODE_RLMS_A_RLMS6_MASK    0x80U</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7ed359c8d253dc52552cef735a529619"> 4199</a></span><span class="preprocessor">#define EOM_PV_MODE_RLMS_A_RLMS6_POS     7U</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span> </div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a11e64d5862a9b71757f0a10de060018b"> 4201</a></span><span class="preprocessor">#define RLMS_A_RLMS7_ADDR        0x1407U</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a52ddfd5e5aabda4e3a6bc536f4aa1791"> 4202</a></span><span class="preprocessor">#define RLMS_A_RLMS7_DEFAULT     0x00U</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span> </div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af18b4fc4bc8dc563c3f18092905122c3"> 4204</a></span><span class="preprocessor">#define EOM_RLMS_A_RLMS7_ADDR    0x1407U </span><span class="comment">// Last completed EOM observation  </span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad724541b8c364f37c426f75b6fc3a03b"> 4205</a></span><span class="preprocessor">#define EOM_RLMS_A_RLMS7_MASK    0x7FU</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab3ac8ef5335373c037eff17d2fc3668d"> 4206</a></span><span class="preprocessor">#define EOM_RLMS_A_RLMS7_POS     0U</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span> </div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6c731072fe55a7cb6a43492f93990acb"> 4208</a></span><span class="preprocessor">#define EOM_DONE_RLMS_A_RLMS7_ADDR   0x1407U </span><span class="comment">// Eye-opening monitor measurement done  </span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aba890e1f114e3cf62dd499ef27505f95"> 4209</a></span><span class="preprocessor">#define EOM_DONE_RLMS_A_RLMS7_MASK   0x80U</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1e5863e5f686b1bf491a7f5d9051f029"> 4210</a></span><span class="preprocessor">#define EOM_DONE_RLMS_A_RLMS7_POS    7U</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span> </div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ace2ceef6f27bf2c8f770f30c18cab065"> 4212</a></span><span class="preprocessor">#define RLMS_A_RLMS17_ADDR       0x1417U</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a48d6be85ca77d9b63f0895ef69f45ba8"> 4213</a></span><span class="preprocessor">#define RLMS_A_RLMS17_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span> </div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1c7b13febc434fecbb53e0119b6c66b9"> 4215</a></span><span class="preprocessor">#define AGCEN_RLMS_A_RLMS17_ADDR     0x1417U </span><span class="comment">// AGC adapt enable  </span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a640462e8916fa88ccc17f9a325ecade3"> 4216</a></span><span class="preprocessor">#define AGCEN_RLMS_A_RLMS17_MASK     0x01U</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a892882e7d1b71ac3fa47844d2a01bae2"> 4217</a></span><span class="preprocessor">#define AGCEN_RLMS_A_RLMS17_POS      0U</span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span> </div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aff8ff56c0adfc64cd8f1bcd620daf364"> 4219</a></span><span class="preprocessor">#define BSTEN_RLMS_A_RLMS17_ADDR     0x1417U </span><span class="comment">// Frequency boost adapt enable (Disabled b... </span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af8209ff054a074bc84215f6f21b38c64"> 4220</a></span><span class="preprocessor">#define BSTEN_RLMS_A_RLMS17_MASK     0x02U</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6f0dc7b1cf46f8c4e53f8a55c235a5af"> 4221</a></span><span class="preprocessor">#define BSTEN_RLMS_A_RLMS17_POS      1U</span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"> 4222</span> </div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a25707624e2db281662abe255473cf0fd"> 4223</a></span><span class="preprocessor">#define BSTENOV_RLMS_A_RLMS17_ADDR   0x1417U </span><span class="comment">// When 1, BSTEn from is set from registers... </span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a74056341368c6a7fa18587b44a7a1e6e"> 4224</a></span><span class="preprocessor">#define BSTENOV_RLMS_A_RLMS17_MASK   0x04U</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2d51aeaf83bb1cf691a8547626b6a628"> 4225</a></span><span class="preprocessor">#define BSTENOV_RLMS_A_RLMS17_POS    2U</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span> </div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2fa47037475d37c70bc881e0321e9cb4"> 4227</a></span><span class="preprocessor">#define DFE1EN_RLMS_A_RLMS17_ADDR    0x1417U </span><span class="comment">// DFE1 coefficient adapt enable  </span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8e5a58eb1715118f8afc73884abb6c71"> 4228</a></span><span class="preprocessor">#define DFE1EN_RLMS_A_RLMS17_MASK    0x08U</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#add327ed478a5b45788b56efd61486fac"> 4229</a></span><span class="preprocessor">#define DFE1EN_RLMS_A_RLMS17_POS     3U</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span> </div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a55ebe5c6209fd1fd858e8dde71b2fac5"> 4231</a></span><span class="preprocessor">#define DFE2EN_RLMS_A_RLMS17_ADDR    0x1417U </span><span class="comment">// DFE2 coefficient adapt enable  </span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#add5276e6ac4b774ad76ccc599c78317f"> 4232</a></span><span class="preprocessor">#define DFE2EN_RLMS_A_RLMS17_MASK    0x10U</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a50f3d36fde473a24f49ef4b92d1e1d39"> 4233</a></span><span class="preprocessor">#define DFE2EN_RLMS_A_RLMS17_POS     4U</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span> </div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac5f44cb3cb37424a8c363c97ca6c55ab"> 4235</a></span><span class="preprocessor">#define DFE3EN_RLMS_A_RLMS17_ADDR    0x1417U </span><span class="comment">// DFE3 coefficient adapt enable  </span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a182970ce986d8e195058a00d5353eea0"> 4236</a></span><span class="preprocessor">#define DFE3EN_RLMS_A_RLMS17_MASK    0x20U</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd3eb1acc47535ccc21e4686a6135036"> 4237</a></span><span class="preprocessor">#define DFE3EN_RLMS_A_RLMS17_POS     5U</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span> </div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aabb12378257aced8426f684360b9ad04"> 4239</a></span><span class="preprocessor">#define DFE4EN_RLMS_A_RLMS17_ADDR    0x1417U </span><span class="comment">// DFE4 coefficient adapt enable  </span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a11db73938573d044ad34978ce1314993"> 4240</a></span><span class="preprocessor">#define DFE4EN_RLMS_A_RLMS17_MASK    0x40U</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad2c6a9e0c317b02aa0ac9d1fee6de856"> 4241</a></span><span class="preprocessor">#define DFE4EN_RLMS_A_RLMS17_POS     6U</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span> </div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aface9cf83067bf6d5f23c72711907402"> 4243</a></span><span class="preprocessor">#define DFE5EN_RLMS_A_RLMS17_ADDR    0x1417U </span><span class="comment">// DFE5 coefficient adapt enable  </span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a331a611bca014bb8b7e4de39e80541d7"> 4244</a></span><span class="preprocessor">#define DFE5EN_RLMS_A_RLMS17_MASK    0x80U</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa7de78aa5a6868a5b07f6ee6ee9f720a"> 4245</a></span><span class="preprocessor">#define DFE5EN_RLMS_A_RLMS17_POS     7U</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span> </div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3b6a257c339aa2a06a4e842dc3f82647"> 4247</a></span><span class="preprocessor">#define RLMS_A_RLMS1C_ADDR       0x141CU</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aacd3d8b6f3e70829f98b769875e6c32a"> 4248</a></span><span class="preprocessor">#define RLMS_A_RLMS1C_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span> </div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4e63713c9306e3694126f906faf7798f"> 4250</a></span><span class="preprocessor">#define AGCMUL_RLMS_A_RLMS1C_ADDR    0x141CU </span><span class="comment">// AGC adapt gain LSB  </span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae25651b7529e59b4980ca63b50fcd129"> 4251</a></span><span class="preprocessor">#define AGCMUL_RLMS_A_RLMS1C_MASK    0xFFU</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa4cdb53c74e5bc410e59d963ecf5754f"> 4252</a></span><span class="preprocessor">#define AGCMUL_RLMS_A_RLMS1C_POS     0U</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span> </div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6b5f5ba03354e60c69ee97a64a3ec981"> 4254</a></span><span class="preprocessor">#define RLMS_A_RLMS1D_ADDR       0x141DU</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a115653932f1b965de650422745f058f7"> 4255</a></span><span class="preprocessor">#define RLMS_A_RLMS1D_DEFAULT    0x02U</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span> </div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4ff58f6aff642365b4e57ccd0912189a"> 4257</a></span><span class="preprocessor">#define AGCMUH_RLMS_A_RLMS1D_ADDR    0x141DU </span><span class="comment">// AGC adapt gain MSB  </span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a06b2d9a9bee394b369b60b3077e64397"> 4258</a></span><span class="preprocessor">#define AGCMUH_RLMS_A_RLMS1D_MASK    0x3FU</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a10683fe90929fc0b82cdb5ef14321100"> 4259</a></span><span class="preprocessor">#define AGCMUH_RLMS_A_RLMS1D_POS     0U</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span> </div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a74dc5bc36fcf20f16d3c8610277bccce"> 4261</a></span><span class="preprocessor">#define RLMS_A_RLMS1F_ADDR       0x141FU</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae2b24ac97c5c0edc9822a39674d0e6ee"> 4262</a></span><span class="preprocessor">#define RLMS_A_RLMS1F_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span> </div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a89d209d8faca4be4cac810c6fc03a896"> 4264</a></span><span class="preprocessor">#define AGCINIT_RLMS_A_RLMS1F_ADDR   0x141FU </span><span class="comment">// AGC initial value  </span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab54480f33e1e41e69e4daf3dc153ea40"> 4265</a></span><span class="preprocessor">#define AGCINIT_RLMS_A_RLMS1F_MASK   0xFFU</span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af39246ccd14ba5f35957f78c7a59dce6"> 4266</a></span><span class="preprocessor">#define AGCINIT_RLMS_A_RLMS1F_POS    0U</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span> </div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a528190679eb00527cd0961bf16be0e79"> 4268</a></span><span class="preprocessor">#define RLMS_A_RLMS32_ADDR       0x1432U</span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9dfbdf46d6a54abba5df623aeabf9b08"> 4269</a></span><span class="preprocessor">#define RLMS_A_RLMS32_DEFAULT    0x7FU</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span> </div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a633db36d70c39a5e45e266054a802b47"> 4271</a></span><span class="preprocessor">#define OSNMODE_RLMS_A_RLMS32_ADDR   0x1432U </span><span class="comment">// GMSL2 OSN mode  </span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a39d55880f2a219bc10d1a941c566b464"> 4272</a></span><span class="preprocessor">#define OSNMODE_RLMS_A_RLMS32_MASK   0x80U</span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a35ee7e3eb8e8f9cf2ac4f681e655ad15"> 4273</a></span><span class="preprocessor">#define OSNMODE_RLMS_A_RLMS32_POS    7U</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span> </div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1a37f7a2dabf938a8311ee0e65eda37f"> 4275</a></span><span class="preprocessor">#define RLMS_A_RLMS3A_ADDR       0x143AU</span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abe0598062d56388ec095b64a88ffe559"> 4276</a></span><span class="preprocessor">#define RLMS_A_RLMS3A_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span> </div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a31acaa777330173ae0efc32d5ef6bfdf"> 4278</a></span><span class="preprocessor">#define EYEMONVALCNTL_RLMS_A_RLMS3A_ADDR     0x143AU </span><span class="comment">// Eye monitor valid (hit) count (read-only... </span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7a1a138ae96f03f2f8ce0f94c1c862d7"> 4279</a></span><span class="preprocessor">#define EYEMONVALCNTL_RLMS_A_RLMS3A_MASK     0xFFU</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a436caf345aeb4641aade69e0d282e870"> 4280</a></span><span class="preprocessor">#define EYEMONVALCNTL_RLMS_A_RLMS3A_POS      0U</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span> </div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4da2eb6f6b49892ae586988b0fe0dc0d"> 4282</a></span><span class="preprocessor">#define RLMS_A_RLMS3B_ADDR       0x143BU</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6daf7faab7050005abac845801bcda62"> 4283</a></span><span class="preprocessor">#define RLMS_A_RLMS3B_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span> </div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a143b2de163333e09fd7965278f2fb3bf"> 4285</a></span><span class="preprocessor">#define EYEMONVALCNTH_RLMS_A_RLMS3B_ADDR     0x143BU </span><span class="comment">// Eye monitor valid (hit) count (read-only... </span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8ec7b383b7eecf58d4f5ce1772ba1c9f"> 4286</a></span><span class="preprocessor">#define EYEMONVALCNTH_RLMS_A_RLMS3B_MASK     0xFFU</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae7a0a91599854b3477ba4cf6a5115f9b"> 4287</a></span><span class="preprocessor">#define EYEMONVALCNTH_RLMS_A_RLMS3B_POS      0U</span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span> </div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a860e2fc781434cd9e67893b1f59f7aaa"> 4289</a></span><span class="preprocessor">#define RLMS_A_RLMS64_ADDR       0x1464U</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a866d0a9153d889c68a819cf1ddd7e7da"> 4290</a></span><span class="preprocessor">#define RLMS_A_RLMS64_DEFAULT    0x90U</span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span> </div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad2737bc4a0ca4a1bb90e9448ceda4b53"> 4292</a></span><span class="preprocessor">#define TXSSCMODE_RLMS_A_RLMS64_ADDR     0x1464U </span><span class="comment">// Tx spread-spectrum mode  </span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1c7aac352a7ef32a1ec4a21cfb9038cb"> 4293</a></span><span class="preprocessor">#define TXSSCMODE_RLMS_A_RLMS64_MASK     0x03U</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a711808210606859c20c8e79661c0fad1"> 4294</a></span><span class="preprocessor">#define TXSSCMODE_RLMS_A_RLMS64_POS      0U</span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span> </div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3603ded1fed31900d110fd221cbb4786"> 4296</a></span><span class="preprocessor">#define RLMS_A_RLMS70_ADDR       0x1470U</span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1475d7079d4595e5588ba5d673648524"> 4297</a></span><span class="preprocessor">#define RLMS_A_RLMS70_DEFAULT    0x01U</span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span> </div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af4db05618d7799cb5c7922c4c63d35df"> 4299</a></span><span class="preprocessor">#define TXSSCFRQCTRL_RLMS_A_RLMS70_ADDR      0x1470U </span><span class="comment">// Tx SSC modulation frequency deviation co... </span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae18342d3d21dac14a936b35d0e88719d"> 4300</a></span><span class="preprocessor">#define TXSSCFRQCTRL_RLMS_A_RLMS70_MASK      0x7FU</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab2d747cd902cd5f6f685909ea45ed588"> 4301</a></span><span class="preprocessor">#define TXSSCFRQCTRL_RLMS_A_RLMS70_POS       0U</span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span> </div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae72c1d707ea4a3a1aa67f1d2efec3f61"> 4303</a></span><span class="preprocessor">#define RLMS_A_RLMS71_ADDR       0x1471U</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3a607df26c20c54a870a199226abfc0b"> 4304</a></span><span class="preprocessor">#define RLMS_A_RLMS71_DEFAULT    0x02U</span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span> </div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab42b9da6edaec7f48641a3fb9170cf55"> 4306</a></span><span class="preprocessor">#define TXSSCEN_RLMS_A_RLMS71_ADDR   0x1471U </span><span class="comment">// Tx spread spectrum enable  </span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a019826c62a82f3c9327cd049a063d1b1"> 4307</a></span><span class="preprocessor">#define TXSSCEN_RLMS_A_RLMS71_MASK   0x01U</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8b02890ebbf0fae1be99370bdee150c0"> 4308</a></span><span class="preprocessor">#define TXSSCEN_RLMS_A_RLMS71_POS    0U</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span> </div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab132feaaef48050f45091e8ab5db678b"> 4310</a></span><span class="preprocessor">#define TXSSCCENSPRST_RLMS_A_RLMS71_ADDR     0x1471U </span><span class="comment">// Tx SSC center spread starting phase  </span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a60bcf782f73edf29910b39c873e3a228"> 4311</a></span><span class="preprocessor">#define TXSSCCENSPRST_RLMS_A_RLMS71_MASK     0x7EU</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8e54753954d62ce15376fa18d02fbd4a"> 4312</a></span><span class="preprocessor">#define TXSSCCENSPRST_RLMS_A_RLMS71_POS      1U</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span> </div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a802043299f4bb7e2d10224998dbef865"> 4314</a></span><span class="preprocessor">#define RLMS_A_RLMS72_ADDR       0x1472U</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a771a11027a0e193618161acaee1025c0"> 4315</a></span><span class="preprocessor">#define RLMS_A_RLMS72_DEFAULT    0xCFU</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span> </div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a20d118adcb503e92a8aa0ac2f8844375"> 4317</a></span><span class="preprocessor">#define TXSSCPRESCLL_RLMS_A_RLMS72_ADDR      0x1472U </span><span class="comment">// Tx SSC frequency prescaler bits 7:0. Dec... </span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a454d06866f25dbdfd281d9fb273c72b3"> 4318</a></span><span class="preprocessor">#define TXSSCPRESCLL_RLMS_A_RLMS72_MASK      0xFFU</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a55bee0d86af33bf0323dae3b33e29394"> 4319</a></span><span class="preprocessor">#define TXSSCPRESCLL_RLMS_A_RLMS72_POS       0U</span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span> </div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9fa82cdc4d74229c24a57bd1ae43e538"> 4321</a></span><span class="preprocessor">#define RLMS_A_RLMS73_ADDR       0x1473U</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a76bbd03d7bb9a0243e4cd6ee5d6fe816"> 4322</a></span><span class="preprocessor">#define RLMS_A_RLMS73_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span> </div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7fbb44509f671478ed00ca897ae25545"> 4324</a></span><span class="preprocessor">#define TXSSCPRESCLH_RLMS_A_RLMS73_ADDR      0x1473U </span><span class="comment">// Tx SSC frequency prescaler bits 10:8. De... </span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab480c311f4a0e73b5e5fe9915d1d194e"> 4325</a></span><span class="preprocessor">#define TXSSCPRESCLH_RLMS_A_RLMS73_MASK      0x07U</span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af51085c2f8deb5e3403f1340f7323d6e"> 4326</a></span><span class="preprocessor">#define TXSSCPRESCLH_RLMS_A_RLMS73_POS       0U</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"> 4327</span> </div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6714915f69f5623bdfa706375541afbd"> 4328</a></span><span class="preprocessor">#define RLMS_A_RLMS74_ADDR       0x1474U</span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab4cf02274be74a0b5bc3ab2455431727"> 4329</a></span><span class="preprocessor">#define RLMS_A_RLMS74_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span> </div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5b5319b3278ae9c51ec9900daec59947"> 4331</a></span><span class="preprocessor">#define TXSSCPHL_RLMS_A_RLMS74_ADDR      0x1474U </span><span class="comment">// Tx SSC phase accumulator increment bits ... </span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a06f70abb67efc067fc4d4a912075c674"> 4332</a></span><span class="preprocessor">#define TXSSCPHL_RLMS_A_RLMS74_MASK      0xFFU</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a82bf9cbb26d5b9eb6dc7fed7bda880d8"> 4333</a></span><span class="preprocessor">#define TXSSCPHL_RLMS_A_RLMS74_POS       0U</span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span> </div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a18996423f130327f2bbe67534e44b4fa"> 4335</a></span><span class="preprocessor">#define RLMS_A_RLMS75_ADDR       0x1475U</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aca48208e4f2ab835a18ef0e4d3f22bd7"> 4336</a></span><span class="preprocessor">#define RLMS_A_RLMS75_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span> </div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6df41adcd69794b5c0e605c2f151d0f7"> 4338</a></span><span class="preprocessor">#define TXSSCPHH_RLMS_A_RLMS75_ADDR      0x1475U </span><span class="comment">// Tx SSC phase accumulator increment bits ... </span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab324acc1e2f7918e5be5a84b38b6c739"> 4339</a></span><span class="preprocessor">#define TXSSCPHH_RLMS_A_RLMS75_MASK      0x7FU</span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7ebe83e885fda109ef0307b64f2fe6e0"> 4340</a></span><span class="preprocessor">#define TXSSCPHH_RLMS_A_RLMS75_POS       0U</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span> </div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a49dea093fd1de35fec7ad75e5c1f7f80"> 4342</a></span><span class="preprocessor">#define RLMS_A_RLMS76_ADDR       0x1476U</span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aba87e7a731178a1fb0f7b448787d2423"> 4343</a></span><span class="preprocessor">#define RLMS_A_RLMS76_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span> </div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac79d31737ba0c28c5c3068f16663eb13"> 4345</a></span><span class="preprocessor">#define TXSSCPHQUAD_RLMS_A_RLMS76_ADDR   0x1476U </span><span class="comment">// Tx SSC phase starting phase quadrant  </span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeda09f08863e5cc978256bf1c8b042c7"> 4346</a></span><span class="preprocessor">#define TXSSCPHQUAD_RLMS_A_RLMS76_MASK   0x03U</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5d024a663aaa5d0f8c6dbd03804595dc"> 4347</a></span><span class="preprocessor">#define TXSSCPHQUAD_RLMS_A_RLMS76_POS    0U</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"> 4348</span> </div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8f60ae1e59b7d14eecddbfe789365d40"> 4349</a></span><span class="preprocessor">#define RLMS_A_RLMSA8_ADDR       0x14A8U</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6e2f23f46355440f6f83ddf58b872581"> 4350</a></span><span class="preprocessor">#define RLMS_A_RLMSA8_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span> </div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2e9e57ffb64444adc4a0bdda53fc6abf"> 4352</a></span><span class="preprocessor">#define FW_PHY_RSTB_RLMS_A_RLMSA8_ADDR   0x14A8U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af2e5df91e379c48a37fa51d3f2a1cf1b"> 4353</a></span><span class="preprocessor">#define FW_PHY_RSTB_RLMS_A_RLMSA8_MASK   0x20U</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a28cecbaf6da16dee35c2940c79b7b468"> 4354</a></span><span class="preprocessor">#define FW_PHY_RSTB_RLMS_A_RLMSA8_POS    5U</span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span> </div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a575bd011fa59defedf8d4e8abd78a969"> 4356</a></span><span class="preprocessor">#define FW_PHY_PU_TX_RLMS_A_RLMSA8_ADDR      0x14A8U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#addc3f60750233eb2f7086317c75ca421"> 4357</a></span><span class="preprocessor">#define FW_PHY_PU_TX_RLMS_A_RLMSA8_MASK      0x40U</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a65ff8980950f84565e124cf97ae466c8"> 4358</a></span><span class="preprocessor">#define FW_PHY_PU_TX_RLMS_A_RLMSA8_POS       6U</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"> 4359</span> </div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af770353c74b09b5d3812b379dd76e497"> 4360</a></span><span class="preprocessor">#define FW_PHY_CTRL_RLMS_A_RLMSA8_ADDR   0x14A8U </span><span class="comment">// PHY controller firmware mode enable. Oth... </span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3eb540540945f6c7e4e2d4c2e19c88d7"> 4361</a></span><span class="preprocessor">#define FW_PHY_CTRL_RLMS_A_RLMSA8_MASK   0x80U</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3f86baf13386a658fa32d8adbb77f352"> 4362</a></span><span class="preprocessor">#define FW_PHY_CTRL_RLMS_A_RLMSA8_POS    7U</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span> </div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5ac30bcf3c4185aba5c187703d892e38"> 4364</a></span><span class="preprocessor">#define RLMS_A_RLMSA9_ADDR       0x14A9U</span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a61205249bf1a9fb089d71c324a97eb1a"> 4365</a></span><span class="preprocessor">#define RLMS_A_RLMSA9_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span> </div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a072409216ded83b2a93158c47542dbda"> 4367</a></span><span class="preprocessor">#define FW_RXD_EN_RLMS_A_RLMSA9_ADDR     0x14A9U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4a82eb8a85eaaedee922c2c1ca130f81"> 4368</a></span><span class="preprocessor">#define FW_RXD_EN_RLMS_A_RLMSA9_MASK     0x08U</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad1ff6271b27c2035324e87ce1b46ad2b"> 4369</a></span><span class="preprocessor">#define FW_RXD_EN_RLMS_A_RLMSA9_POS      3U</span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"> 4370</span> </div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a60fbadbf1a6fe42ae706623445f6e1db"> 4371</a></span><span class="preprocessor">#define FW_TXD_EN_RLMS_A_RLMSA9_ADDR     0x14A9U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa977462c83d3f750ed8aeac00a0abfb2"> 4372</a></span><span class="preprocessor">#define FW_TXD_EN_RLMS_A_RLMSA9_MASK     0x10U</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3cebc898b525a216f6058cbe989b3b96"> 4373</a></span><span class="preprocessor">#define FW_TXD_EN_RLMS_A_RLMSA9_POS      4U</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span> </div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0bd1ba2ef6ca2cabfe5d930292b06ef6"> 4375</a></span><span class="preprocessor">#define FW_TXD_SQUELCH_RLMS_A_RLMSA9_ADDR    0x14A9U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab7edc10d31b0d56a1a59cad5a3915001"> 4376</a></span><span class="preprocessor">#define FW_TXD_SQUELCH_RLMS_A_RLMSA9_MASK    0x20U</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af35b70409f74f2db11d3055859b8c798"> 4377</a></span><span class="preprocessor">#define FW_TXD_SQUELCH_RLMS_A_RLMSA9_POS     5U</span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span> </div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a98a64958e86659038a715655b349bdff"> 4379</a></span><span class="preprocessor">#define FW_REPCAL_RSTB_RLMS_A_RLMSA9_ADDR    0x14A9U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3fc77c26f6e67648b86f01b48fc44a39"> 4380</a></span><span class="preprocessor">#define FW_REPCAL_RSTB_RLMS_A_RLMSA9_MASK    0x80U</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af70742dc39ebbb32f40d2f7729e94fbd"> 4381</a></span><span class="preprocessor">#define FW_REPCAL_RSTB_RLMS_A_RLMSA9_POS     7U</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"> 4382</span> </div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2d4b52c49eb4d69c4707461e349d4f90"> 4383</a></span><span class="preprocessor">#define RLMS_A_RLMSAA_ADDR       0x14AAU</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa70a455eba1686eff5eda73df32458f6"> 4384</a></span><span class="preprocessor">#define RLMS_A_RLMSAA_DEFAULT    0x90U</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span> </div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a458e254725c9ecc7460f94142ca9861c"> 4386</a></span><span class="preprocessor">#define ROR_CLK_DET_RLMS_A_RLMSAA_ADDR   0x14AAU </span><span class="comment">// In SER, indicates ROR clock is detected.... </span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad5a00493522988e6982f059fa433b470"> 4387</a></span><span class="preprocessor">#define ROR_CLK_DET_RLMS_A_RLMSAA_MASK   0x20U</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a33d85a1b404ad30d95aae0c61a3b9b49"> 4388</a></span><span class="preprocessor">#define ROR_CLK_DET_RLMS_A_RLMSAA_POS    5U</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"> 4389</span> </div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4db0a1cce1688179a0ba914165cb349b"> 4390</a></span><span class="preprocessor">#define RLMS_A_RLMSCE_ADDR       0x14CEU</span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af16ea8973206ad68aa1770d7574a6aba"> 4391</a></span><span class="preprocessor">#define RLMS_A_RLMSCE_DEFAULT    0x01U</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span> </div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acbc4b3822664c6cf30221b207aed130a"> 4393</a></span><span class="preprocessor">#define ENFFE_RLMS_A_RLMSCE_ADDR     0x14CEU </span><span class="comment">// ffe enable  </span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a911f3e3728deeaa36005c1a3188c887b"> 4394</a></span><span class="preprocessor">#define ENFFE_RLMS_A_RLMSCE_MASK     0x01U</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a188543288d3940db37bc8cf9ffe96674"> 4395</a></span><span class="preprocessor">#define ENFFE_RLMS_A_RLMSCE_POS      0U</span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span> </div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac351294d0e3b78f45cfdc15a958e2d9f"> 4397</a></span><span class="preprocessor">#define ENMINUS_MAN_RLMS_A_RLMSCE_ADDR   0x14CEU </span><span class="comment">// enminus manual control  </span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a76c1272686d7d7602e4acdc33e06738d"> 4398</a></span><span class="preprocessor">#define ENMINUS_MAN_RLMS_A_RLMSCE_MASK   0x08U</span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a126f2016d8b62e64a7b44e2f5714d8cf"> 4399</a></span><span class="preprocessor">#define ENMINUS_MAN_RLMS_A_RLMSCE_POS    3U</span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span> </div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a164536c74762deccf09449e8d99319c6"> 4401</a></span><span class="preprocessor">#define ENMINUS_REG_RLMS_A_RLMSCE_ADDR   0x14CEU </span><span class="comment">// value to use if manual control enabled w... </span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6621bd633a6f12bc13c276657776ee9a"> 4402</a></span><span class="preprocessor">#define ENMINUS_REG_RLMS_A_RLMSCE_MASK   0x10U</span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9625f488c0260fba0debc0a7fc6f7e28"> 4403</a></span><span class="preprocessor">#define ENMINUS_REG_RLMS_A_RLMSCE_POS    4U</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span> </div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2c384696994228ea11a3f9b79eaa3c9b"> 4405</a></span><span class="preprocessor">#define DPLL_REF_DPLL_0_ADDR         0x1A00U</span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8be95a95b8ce71dfe04e0b6c8ba5169e"> 4406</a></span><span class="preprocessor">#define DPLL_REF_DPLL_0_DEFAULT      0xF5U</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span> </div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a32b31c86e24aac28e9417a24a01090a0"> 4408</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_REF_DPLL_0_ADDR   0x1A00U </span><span class="comment">// Setting this to 1 resets the PLL functio... </span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af05ed7cc81ff7849a7844e9ebfaa5525"> 4409</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_REF_DPLL_0_MASK   0x01U</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae614e4db41065fd05660879c52e18c78"> 4410</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_REF_DPLL_0_POS    0U</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span> </div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6bfb2842aa890bdb0fe79f600d1c5693"> 4412</a></span><span class="preprocessor">#define DPLL_REF_DPLL_3_ADDR         0x1A03U</span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aea6e317f9da5aa7d78aa16de4aaa3ac3"> 4413</a></span><span class="preprocessor">#define DPLL_REF_DPLL_3_DEFAULT      0x82U</span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"> 4414</span> </div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3955c63a8bb14f618ce53b0efc9a1f52"> 4415</a></span><span class="preprocessor">#define CONFIG_SPREAD_BIT_RATIO_DPLL_REF_DPLL_3_ADDR     0x1A03U </span><span class="comment">// Controls the magnitude of the triangle w... </span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a319433a434a06596c67b1cacf4143fb6"> 4416</a></span><span class="preprocessor">#define CONFIG_SPREAD_BIT_RATIO_DPLL_REF_DPLL_3_MASK     0x07U</span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adc2f8820bf7ab85cb73ea7f26f2942c8"> 4417</a></span><span class="preprocessor">#define CONFIG_SPREAD_BIT_RATIO_DPLL_REF_DPLL_3_POS      0U</span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span> </div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac22b765a2a967015dcf03e268a7f463b"> 4419</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_REF_DPLL_3_ADDR      0x1A03U </span><span class="comment">// Enable all DPLL divider values to come f... </span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4fa773614d9b4a258d99dfd23ccafa46"> 4420</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_REF_DPLL_3_MASK      0x10U</span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aada53108f84edc5004b72d6308219321"> 4421</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_REF_DPLL_3_POS       4U</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span> </div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9b1c8b9aac263ed0d239b41acb3d52aa"> 4423</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_REF_DPLL_3_ADDR   0x1A03U </span><span class="comment">// When 1, config_sel_clock_out is used to ... </span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4c3f8580ffe3fb4a9f1052c53114d57f"> 4424</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_REF_DPLL_3_MASK   0x80U</span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acc49e76c9552d657fd8d31aafb7cdd75"> 4425</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_REF_DPLL_3_POS    7U</span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span> </div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad27c2c66f811df160c5fbeb9451a0584"> 4427</a></span><span class="preprocessor">#define DPLL_REF_DPLL_7_ADDR         0x1A07U</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a06235f9403241b613dfc43978a536046"> 4428</a></span><span class="preprocessor">#define DPLL_REF_DPLL_7_DEFAULT      0x04U</span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span> </div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a77379695e13397bd424114c2429f483f"> 4430</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_REF_DPLL_7_ADDR   0x1A07U </span><span class="comment">// Sets the divide value of the input divid... </span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af8ec21b5c12182e820392128873571c1"> 4431</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_REF_DPLL_7_MASK   0x7CU</span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2a58ef1456362e84598cc5b3a147731c"> 4432</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_REF_DPLL_7_POS    2U</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span> </div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a40eba09225ca9bf10a6949e5a3ae97cd"> 4434</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_REF_DPLL_7_ADDR     0x1A07U </span><span class="comment">// Sets the DPLL feedback divider value (bi... </span></div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaf0d53b462f0d27be85e2676df951215"> 4435</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_REF_DPLL_7_MASK     0x80U</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af36dd98efab27ff1c206d1fb19a1dea5"> 4436</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_REF_DPLL_7_POS      7U</span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span> </div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af0d74e8164b8178f4b2cb355cfa6c5bf"> 4438</a></span><span class="preprocessor">#define DPLL_REF_DPLL_8_ADDR         0x1A08U</span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a712822af728037f9d49db97f551a60f0"> 4439</a></span><span class="preprocessor">#define DPLL_REF_DPLL_8_DEFAULT      0x14U</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span> </div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a27e915321f5c03ce08027620513c3186"> 4441</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_REF_DPLL_8_ADDR     0x1A08U </span><span class="comment">// Sets the DPLL feedback divider value (bi... </span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a94234ddb3a424f88baf14b1772be49ff"> 4442</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_REF_DPLL_8_MASK     0xFFU</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad308d4f8c6f5ae3458cd7146d822739d"> 4443</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_REF_DPLL_8_POS      0U</span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"> 4444</span> </div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad8f2834b8548e6b8d8ee311e1b4676bc"> 4445</a></span><span class="preprocessor">#define DPLL_REF_DPLL_9_ADDR         0x1A09U</span></div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a58e63ad1260dbb8085a29e79b5020c65"> 4446</a></span><span class="preprocessor">#define DPLL_REF_DPLL_9_DEFAULT      0x40U</span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"> 4447</span> </div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ada666a0dfbaa0331e460c230a59706e7"> 4448</a></span><span class="preprocessor">#define CONFIG_DIV_FB_EXP_DPLL_REF_DPLL_9_ADDR   0x1A09U </span><span class="comment">// Sets the feedback exponential divider va... </span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a96253108c426125cb027dea954d8738e"> 4449</a></span><span class="preprocessor">#define CONFIG_DIV_FB_EXP_DPLL_REF_DPLL_9_MASK   0x07U</span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a691fb6c644368d6dbea288c01868c77f"> 4450</a></span><span class="preprocessor">#define CONFIG_DIV_FB_EXP_DPLL_REF_DPLL_9_POS    0U</span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span> </div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a92673de4c6e373d5c8e51d01338c0f1d"> 4452</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_L_DPLL_REF_DPLL_9_ADDR    0x1A09U </span><span class="comment">// Sets the DPLL output divider value (bits... </span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a043d85fbb70227a94f9cfeae699386a6"> 4453</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_L_DPLL_REF_DPLL_9_MASK    0xF8U</span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af965b0b9887a2363bb8776309546e4eb"> 4454</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_L_DPLL_REF_DPLL_9_POS     3U</span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span> </div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0cabb71b4ac3fe80a172f1d83f8b6ccd"> 4456</a></span><span class="preprocessor">#define DPLL_REF_DPLL_10_ADDR        0x1A0AU</span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a00d4ec11bcabf8a0c23e9e9dec1cab5e"> 4457</a></span><span class="preprocessor">#define DPLL_REF_DPLL_10_DEFAULT     0x81U</span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"> 4458</span> </div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3cc99d2783fe9f0fef9c902feaeea7da"> 4459</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_H_DPLL_REF_DPLL_10_ADDR   0x1A0AU </span><span class="comment">// Sets the DPLL output divider value (bits... </span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6016cfd0ff2d853852f3cb5095254657"> 4460</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_H_DPLL_REF_DPLL_10_MASK   0x0FU</span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a26eb3a4da2d6ce1139ef2eca3f40695e"> 4461</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_H_DPLL_REF_DPLL_10_POS    0U</span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span> </div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a91d2b87a3aa91bf0fd982744205b3ab2"> 4463</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_REF_DPLL_10_ADDR     0x1A0AU </span><span class="comment">// Sets the output exponential divider valu... </span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0dffe8249514ef8ac9880bc56b1c9d08"> 4464</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_REF_DPLL_10_MASK     0x70U</span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab56d3dda3b91fa22e2fe680ab92dbe8f"> 4465</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_REF_DPLL_10_POS      4U</span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span> </div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa2d9f0ce0258063abf8785777aa08901"> 4467</a></span><span class="preprocessor">#define CONFIG_ALLOW_COARSE_CHANGE_DPLL_REF_DPLL_10_ADDR     0x1A0AU </span><span class="comment">// When set to 1, the coarse tuning DAC is ... </span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5b2dbd2ea361cc623a16fb26bcc4c5bf"> 4468</a></span><span class="preprocessor">#define CONFIG_ALLOW_COARSE_CHANGE_DPLL_REF_DPLL_10_MASK     0x80U</span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a74d3bfebfa28dbe7571effbc793f7f51"> 4469</a></span><span class="preprocessor">#define CONFIG_ALLOW_COARSE_CHANGE_DPLL_REF_DPLL_10_POS      7U</span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span> </div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a483140cc2981da88dea0e3f26cbf9859"> 4471</a></span><span class="preprocessor">#define EFUSE_EFUSE80_ADDR       0x1C50U</span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a976d4e2fe56b4725098b69ad49390a6e"> 4472</a></span><span class="preprocessor">#define EFUSE_EFUSE80_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span> </div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a53e3a6457ede3001c069840c71dcc573"> 4474</a></span><span class="preprocessor">#define SERIAL_NUMBER_0_EFUSE_EFUSE80_ADDR   0x1C50U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1301f0ad9674b08193cd34d3bb77fd83"> 4475</a></span><span class="preprocessor">#define SERIAL_NUMBER_0_EFUSE_EFUSE80_MASK   0xFFU</span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab80d0d6d7f0bacba4f9ac91a3d150a08"> 4476</a></span><span class="preprocessor">#define SERIAL_NUMBER_0_EFUSE_EFUSE80_POS    0U</span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span> </div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7d9c4352eeb07d6ba3110f4d11f0174b"> 4478</a></span><span class="preprocessor">#define EFUSE_EFUSE81_ADDR       0x1C51U</span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a442f5bda8ff05a67435713f6792fd77f"> 4479</a></span><span class="preprocessor">#define EFUSE_EFUSE81_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span> </div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a486dd9f9da207902096b9c98a74d1859"> 4481</a></span><span class="preprocessor">#define SERIAL_NUMBER_1_EFUSE_EFUSE81_ADDR   0x1C51U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6e9b3d5f3143c2fa2ee7e8a15a936a32"> 4482</a></span><span class="preprocessor">#define SERIAL_NUMBER_1_EFUSE_EFUSE81_MASK   0xFFU</span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6ec9f65df9ec1e45d5eee77015cfaba8"> 4483</a></span><span class="preprocessor">#define SERIAL_NUMBER_1_EFUSE_EFUSE81_POS    0U</span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"> 4484</span> </div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4afe4a991113867bb89bdfe9a320ef6b"> 4485</a></span><span class="preprocessor">#define EFUSE_EFUSE82_ADDR       0x1C52U</span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a16c7d7180c508c5fcbc824ae8b3507a3"> 4486</a></span><span class="preprocessor">#define EFUSE_EFUSE82_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span> </div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a416ef2e86a01f5bf0c03ae831087a08d"> 4488</a></span><span class="preprocessor">#define SERIAL_NUMBER_2_EFUSE_EFUSE82_ADDR   0x1C52U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a83a70d1a3f0176beea4b16924daade3f"> 4489</a></span><span class="preprocessor">#define SERIAL_NUMBER_2_EFUSE_EFUSE82_MASK   0xFFU</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af7b94b36a8b00931b5eef53436ac7460"> 4490</a></span><span class="preprocessor">#define SERIAL_NUMBER_2_EFUSE_EFUSE82_POS    0U</span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span> </div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa3ac7f8b9ef2b62e6928e7ec923901a4"> 4492</a></span><span class="preprocessor">#define EFUSE_EFUSE83_ADDR       0x1C53U</span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac2604d4bbe802fdcfc76e948bdfcd719"> 4493</a></span><span class="preprocessor">#define EFUSE_EFUSE83_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span> </div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a43999ff59e55e3cf30e957d5e3838eee"> 4495</a></span><span class="preprocessor">#define SERIAL_NUMBER_3_EFUSE_EFUSE83_ADDR   0x1C53U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5c69a8bf70498eb903ccd13002f5947d"> 4496</a></span><span class="preprocessor">#define SERIAL_NUMBER_3_EFUSE_EFUSE83_MASK   0xFFU</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae9d37609663bb7bc5ce10267235cb314"> 4497</a></span><span class="preprocessor">#define SERIAL_NUMBER_3_EFUSE_EFUSE83_POS    0U</span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"> 4498</span> </div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aced00c59d07b4e6506895ee95ca476fe"> 4499</a></span><span class="preprocessor">#define EFUSE_EFUSE84_ADDR       0x1C54U</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3b7426e1f6cd6207bead33608fd5a32d"> 4500</a></span><span class="preprocessor">#define EFUSE_EFUSE84_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span> </div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9d50162a749a2fa6a47ffc4f37928039"> 4502</a></span><span class="preprocessor">#define SERIAL_NUMBER_4_EFUSE_EFUSE84_ADDR   0x1C54U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2ed233543bc32352433af5a58dd18dfd"> 4503</a></span><span class="preprocessor">#define SERIAL_NUMBER_4_EFUSE_EFUSE84_MASK   0xFFU</span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad1adc5a0289caa5b5265042818f3d0b7"> 4504</a></span><span class="preprocessor">#define SERIAL_NUMBER_4_EFUSE_EFUSE84_POS    0U</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"> 4505</span> </div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#accd4ae6a40a6b9a44e11ad38245eb8c1"> 4506</a></span><span class="preprocessor">#define EFUSE_EFUSE85_ADDR       0x1C55U</span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeec53e93ed0964e86ffbccd16d04d3e6"> 4507</a></span><span class="preprocessor">#define EFUSE_EFUSE85_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span> </div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a28e43bbab5239e9e9f9f25ca92fbe849"> 4509</a></span><span class="preprocessor">#define SERIAL_NUMBER_5_EFUSE_EFUSE85_ADDR   0x1C55U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeb7029820be484e0df9f61d71a3c69fd"> 4510</a></span><span class="preprocessor">#define SERIAL_NUMBER_5_EFUSE_EFUSE85_MASK   0xFFU</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0fdea43122d6a78e6ddfe5a6a1a7d3c5"> 4511</a></span><span class="preprocessor">#define SERIAL_NUMBER_5_EFUSE_EFUSE85_POS    0U</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span> </div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3f645d44555c4122379ae11ab56ef559"> 4513</a></span><span class="preprocessor">#define EFUSE_EFUSE86_ADDR       0x1C56U</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6e5bd757dd5b00387a8d92d271861557"> 4514</a></span><span class="preprocessor">#define EFUSE_EFUSE86_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"> 4515</span> </div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aac9f34e4d8a9b9a6bf0a78a003c9a2dd"> 4516</a></span><span class="preprocessor">#define SERIAL_NUMBER_6_EFUSE_EFUSE86_ADDR   0x1C56U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a71b282f052ca1ab2fefa72564196fe5d"> 4517</a></span><span class="preprocessor">#define SERIAL_NUMBER_6_EFUSE_EFUSE86_MASK   0xFFU</span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a584d403a2eaaf6db60e0756c4f9324df"> 4518</a></span><span class="preprocessor">#define SERIAL_NUMBER_6_EFUSE_EFUSE86_POS    0U</span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span> </div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7390abf4c9f36b48135369df00203333"> 4520</a></span><span class="preprocessor">#define EFUSE_EFUSE87_ADDR       0x1C57U</span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9415b60baa8ea00734c030e89703a056"> 4521</a></span><span class="preprocessor">#define EFUSE_EFUSE87_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"> 4522</span> </div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a25f3ec55cfd3363fb6679708338c4968"> 4523</a></span><span class="preprocessor">#define SERIAL_NUMBER_7_EFUSE_EFUSE87_ADDR   0x1C57U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4e07d0ad2a0f6447b3fda42f8c6d05e7"> 4524</a></span><span class="preprocessor">#define SERIAL_NUMBER_7_EFUSE_EFUSE87_MASK   0xFFU</span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afedf2ed5ee311b03c93f8237e01901cb"> 4525</a></span><span class="preprocessor">#define SERIAL_NUMBER_7_EFUSE_EFUSE87_POS    0U</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span> </div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a93dc660829605cb68e8c8a625d8adb78"> 4527</a></span><span class="preprocessor">#define EFUSE_EFUSE88_ADDR       0x1C58U</span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abba6e3e5847087661d5c894110cdce97"> 4528</a></span><span class="preprocessor">#define EFUSE_EFUSE88_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span> </div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8707f9c6c5ed0d29ec7b1b78e90e065e"> 4530</a></span><span class="preprocessor">#define SERIAL_NUMBER_8_EFUSE_EFUSE88_ADDR   0x1C58U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a080cd6508794d5ce0f265293fa5f21bd"> 4531</a></span><span class="preprocessor">#define SERIAL_NUMBER_8_EFUSE_EFUSE88_MASK   0xFFU</span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adca50fd4319aaaa85c4a84487d5ce405"> 4532</a></span><span class="preprocessor">#define SERIAL_NUMBER_8_EFUSE_EFUSE88_POS    0U</span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span> </div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af3c51fc73acb92130fb5fb8ae0836204"> 4534</a></span><span class="preprocessor">#define EFUSE_EFUSE89_ADDR       0x1C59U</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae585356ea81c9ca963e2a643f667c991"> 4535</a></span><span class="preprocessor">#define EFUSE_EFUSE89_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"> 4536</span> </div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aacd259075cc90a5146509271a0082548"> 4537</a></span><span class="preprocessor">#define SERIAL_NUMBER_9_EFUSE_EFUSE89_ADDR   0x1C59U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abe8d32853fae6d66b0c71295ac20f225"> 4538</a></span><span class="preprocessor">#define SERIAL_NUMBER_9_EFUSE_EFUSE89_MASK   0xFFU</span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5db3bf87cd5c565fa4ca72514d454852"> 4539</a></span><span class="preprocessor">#define SERIAL_NUMBER_9_EFUSE_EFUSE89_POS    0U</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span> </div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aba47a26e0611ed29e9d7f5ae5c2da84d"> 4541</a></span><span class="preprocessor">#define EFUSE_EFUSE90_ADDR       0x1C5AU</span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af33d6257a85d0c8634d16bedf9d4827c"> 4542</a></span><span class="preprocessor">#define EFUSE_EFUSE90_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span> </div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a590f297b875341e94d86f6b266fbd21e"> 4544</a></span><span class="preprocessor">#define SERIAL_NUMBER_10_EFUSE_EFUSE90_ADDR      0x1C5AU </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad618d06e73b824ee2f4aa8af001921a0"> 4545</a></span><span class="preprocessor">#define SERIAL_NUMBER_10_EFUSE_EFUSE90_MASK      0xFFU</span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a71476e17f70db6378885a6efa5d1bdab"> 4546</a></span><span class="preprocessor">#define SERIAL_NUMBER_10_EFUSE_EFUSE90_POS       0U</span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span> </div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abb5bd1634c52819a17debeb26e51c525"> 4548</a></span><span class="preprocessor">#define EFUSE_EFUSE91_ADDR       0x1C5BU</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a04d7a98ca00b64a5ca78dfad487c7de3"> 4549</a></span><span class="preprocessor">#define EFUSE_EFUSE91_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span> </div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6d7a18f5af296ac19214b4cb0625cadf"> 4551</a></span><span class="preprocessor">#define SERIAL_NUMBER_11_EFUSE_EFUSE91_ADDR      0x1C5BU </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a000ed956d8dde29e1fa5b0266f79fc97"> 4552</a></span><span class="preprocessor">#define SERIAL_NUMBER_11_EFUSE_EFUSE91_MASK      0xFFU</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a65a048c58687dbebe1649e24633a5766"> 4553</a></span><span class="preprocessor">#define SERIAL_NUMBER_11_EFUSE_EFUSE91_POS       0U</span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"> 4554</span> </div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a828a813d1882f29c0d49687b8beec9f3"> 4555</a></span><span class="preprocessor">#define EFUSE_EFUSE92_ADDR       0x1C5CU</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abe007137ee816d2ef4290bb5d609bb54"> 4556</a></span><span class="preprocessor">#define EFUSE_EFUSE92_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span> </div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afa91503cd2227f1684fb728ab638a0ad"> 4558</a></span><span class="preprocessor">#define SERIAL_NUMBER_12_EFUSE_EFUSE92_ADDR      0x1C5CU </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0a355bf31ee13406d9a0be76acf4735f"> 4559</a></span><span class="preprocessor">#define SERIAL_NUMBER_12_EFUSE_EFUSE92_MASK      0xFFU</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adff73a8d38536cb350799006d9de5202"> 4560</a></span><span class="preprocessor">#define SERIAL_NUMBER_12_EFUSE_EFUSE92_POS       0U</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span> </div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af794942a022747692b5a3e711b8a049b"> 4562</a></span><span class="preprocessor">#define EFUSE_EFUSE93_ADDR       0x1C5DU</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a93a74214d7469a0d454a8ed9d59446e6"> 4563</a></span><span class="preprocessor">#define EFUSE_EFUSE93_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span> </div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4bba680beb1018d595542a451e5222f5"> 4565</a></span><span class="preprocessor">#define SERIAL_NUMBER_13_EFUSE_EFUSE93_ADDR      0x1C5DU </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa9a6a5d10684c613356578014b4b8226"> 4566</a></span><span class="preprocessor">#define SERIAL_NUMBER_13_EFUSE_EFUSE93_MASK      0xFFU</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a079844097a67237ebd21aff6801cdda3"> 4567</a></span><span class="preprocessor">#define SERIAL_NUMBER_13_EFUSE_EFUSE93_POS       0U</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"> 4568</span> </div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a074360b708c04aae608c496de790369e"> 4569</a></span><span class="preprocessor">#define EFUSE_EFUSE94_ADDR       0x1C5EU</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a40640ed0e2a4cc89796953e199bcaf86"> 4570</a></span><span class="preprocessor">#define EFUSE_EFUSE94_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"> 4571</span> </div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4df767d3876007f66cc1cc38c9b18826"> 4572</a></span><span class="preprocessor">#define SERIAL_NUMBER_14_EFUSE_EFUSE94_ADDR      0x1C5EU </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a957b384dccd6ed883d99f6c4c91f8dbe"> 4573</a></span><span class="preprocessor">#define SERIAL_NUMBER_14_EFUSE_EFUSE94_MASK      0xFFU</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a92f8a33ceb4c25e0be9cc531eb6a6c99"> 4574</a></span><span class="preprocessor">#define SERIAL_NUMBER_14_EFUSE_EFUSE94_POS       0U</span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"> 4575</span> </div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5b5da4005a658ffded883a418517c35e"> 4576</a></span><span class="preprocessor">#define EFUSE_EFUSE95_ADDR       0x1C5FU</span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a032d87b763f57ebab3d7c46d119149e5"> 4577</a></span><span class="preprocessor">#define EFUSE_EFUSE95_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span> </div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3590ab456c456ba70738e12ace436a8d"> 4579</a></span><span class="preprocessor">#define SERIAL_NUMBER_15_EFUSE_EFUSE95_ADDR      0x1C5FU </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5e103e09c74e11e7e629d684e690a4d4"> 4580</a></span><span class="preprocessor">#define SERIAL_NUMBER_15_EFUSE_EFUSE95_MASK      0xFFU</span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0bebb57d3ca21068c9cf743b14e16e9a"> 4581</a></span><span class="preprocessor">#define SERIAL_NUMBER_15_EFUSE_EFUSE95_POS       0U</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span> </div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac1b82cf008a36932991887477d5e4c80"> 4583</a></span><span class="preprocessor">#define EFUSE_EFUSE96_ADDR       0x1C60U</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4bd728e7b0de9919ea164f52d0493cd5"> 4584</a></span><span class="preprocessor">#define EFUSE_EFUSE96_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span> </div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a45ecadcbb5bafe8cbf5380988091a4e4"> 4586</a></span><span class="preprocessor">#define SERIAL_NUMBER_16_EFUSE_EFUSE96_ADDR      0x1C60U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ade87d1aca26a3dcbb2b72e3588452fec"> 4587</a></span><span class="preprocessor">#define SERIAL_NUMBER_16_EFUSE_EFUSE96_MASK      0xFFU</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2f64b126e1b35fd7a4d119da60e3b859"> 4588</a></span><span class="preprocessor">#define SERIAL_NUMBER_16_EFUSE_EFUSE96_POS       0U</span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span> </div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3091d629220e9555a8b011df1ed0cd90"> 4590</a></span><span class="preprocessor">#define EFUSE_EFUSE97_ADDR       0x1C61U</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a95c2c60cd9683f5b4608ec17407cefaf"> 4591</a></span><span class="preprocessor">#define EFUSE_EFUSE97_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"> 4592</span> </div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8c2ea7c01f4713cd1566677ade196e56"> 4593</a></span><span class="preprocessor">#define SERIAL_NUMBER_17_EFUSE_EFUSE97_ADDR      0x1C61U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a393b52f5a7603244ad1199b784f1b8a9"> 4594</a></span><span class="preprocessor">#define SERIAL_NUMBER_17_EFUSE_EFUSE97_MASK      0xFFU</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad786b6ae795a0ff958bd2870633d77f6"> 4595</a></span><span class="preprocessor">#define SERIAL_NUMBER_17_EFUSE_EFUSE97_POS       0U</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span> </div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2d0ab0bfcd725858fd04e2f1d06ebfac"> 4597</a></span><span class="preprocessor">#define EFUSE_EFUSE98_ADDR       0x1C62U</span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7ccd62100d4bc0056b4b0be802cc3fa4"> 4598</a></span><span class="preprocessor">#define EFUSE_EFUSE98_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"> 4599</span> </div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aab577c2a68a761289a71a96c8082572e"> 4600</a></span><span class="preprocessor">#define SERIAL_NUMBER_18_EFUSE_EFUSE98_ADDR      0x1C62U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa8a982f3330433f35fe2f041c36f7528"> 4601</a></span><span class="preprocessor">#define SERIAL_NUMBER_18_EFUSE_EFUSE98_MASK      0xFFU</span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9f526f080daef94e4417a364c9834aa5"> 4602</a></span><span class="preprocessor">#define SERIAL_NUMBER_18_EFUSE_EFUSE98_POS       0U</span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"> 4603</span> </div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a97daf9950eff9b6214f43adbcc616fa0"> 4604</a></span><span class="preprocessor">#define EFUSE_EFUSE99_ADDR       0x1C63U</span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae860bdc773ae138aa4c539f7477d6e48"> 4605</a></span><span class="preprocessor">#define EFUSE_EFUSE99_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"> 4606</span> </div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af750dc29e6da81d1ed66cf66574f45a0"> 4607</a></span><span class="preprocessor">#define SERIAL_NUMBER_19_EFUSE_EFUSE99_ADDR      0x1C63U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0645f03bf051abfc593801f58926c48a"> 4608</a></span><span class="preprocessor">#define SERIAL_NUMBER_19_EFUSE_EFUSE99_MASK      0xFFU</span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab163ea54069b53182d61ea7ad1299212"> 4609</a></span><span class="preprocessor">#define SERIAL_NUMBER_19_EFUSE_EFUSE99_POS       0U</span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"> 4610</span> </div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acd3f99a77610245df71d1c092f7f0847"> 4611</a></span><span class="preprocessor">#define EFUSE_EFUSE100_ADDR      0x1C64U</span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a96218ac6e263cc797b6d2593ab0dacf6"> 4612</a></span><span class="preprocessor">#define EFUSE_EFUSE100_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"> 4613</span> </div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaae7561224c4858cf4b6cc0feab6137c"> 4614</a></span><span class="preprocessor">#define SERIAL_NUMBER_20_EFUSE_EFUSE100_ADDR     0x1C64U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9113f451d4a0437ba5ab04c6634f59eb"> 4615</a></span><span class="preprocessor">#define SERIAL_NUMBER_20_EFUSE_EFUSE100_MASK     0xFFU</span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeabb9746199020c2d0d5b7355cdefa76"> 4616</a></span><span class="preprocessor">#define SERIAL_NUMBER_20_EFUSE_EFUSE100_POS      0U</span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"> 4617</span> </div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a16b52735eea81e11f21d238f7ceb3038"> 4618</a></span><span class="preprocessor">#define EFUSE_EFUSE101_ADDR      0x1C65U</span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa9afeb43060fadfaddb79bf3c3b9965c"> 4619</a></span><span class="preprocessor">#define EFUSE_EFUSE101_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"> 4620</span> </div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0605cb3e501497c675ced32f0822ab40"> 4621</a></span><span class="preprocessor">#define SERIAL_NUMBER_21_EFUSE_EFUSE101_ADDR     0x1C65U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad01b7834c04622caeb12dd0bfeb8f388"> 4622</a></span><span class="preprocessor">#define SERIAL_NUMBER_21_EFUSE_EFUSE101_MASK     0xFFU</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3f5fffdc93489d3924367fa0790928bc"> 4623</a></span><span class="preprocessor">#define SERIAL_NUMBER_21_EFUSE_EFUSE101_POS      0U</span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"> 4624</span> </div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad397300b007b1e162e8817f124283ee8"> 4625</a></span><span class="preprocessor">#define EFUSE_EFUSE102_ADDR      0x1C66U</span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa15109c01715649daab7447f62870c78"> 4626</a></span><span class="preprocessor">#define EFUSE_EFUSE102_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"> 4627</span> </div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a50552c945ca4a99a94cc336f5e8f4395"> 4628</a></span><span class="preprocessor">#define SERIAL_NUMBER_22_EFUSE_EFUSE102_ADDR     0x1C66U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#add5c298ce390027eb31d02fc00c2587b"> 4629</a></span><span class="preprocessor">#define SERIAL_NUMBER_22_EFUSE_EFUSE102_MASK     0xFFU</span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab4d79d0ce506643787a0bf8286805310"> 4630</a></span><span class="preprocessor">#define SERIAL_NUMBER_22_EFUSE_EFUSE102_POS      0U</span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"> 4631</span> </div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7116d5614098416d41cbcb6415b6b21a"> 4632</a></span><span class="preprocessor">#define EFUSE_EFUSE103_ADDR      0x1C67U</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a514eb660a03df956d0174dc06f30160e"> 4633</a></span><span class="preprocessor">#define EFUSE_EFUSE103_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span> </div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeb47c133bc2585828049cba7d0ed87aa"> 4635</a></span><span class="preprocessor">#define SERIAL_NUMBER_23_EFUSE_EFUSE103_ADDR     0x1C67U </span><span class="comment">// Serial Number. Can only be read through ... </span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3f3f7d748eed991a65019bcfe17be990"> 4636</a></span><span class="preprocessor">#define SERIAL_NUMBER_23_EFUSE_EFUSE103_MASK     0xFFU</span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeb9f7ac795b3958e274f847f1ec52350"> 4637</a></span><span class="preprocessor">#define SERIAL_NUMBER_23_EFUSE_EFUSE103_POS      0U</span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span> </div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6eb31302a15878a6c7853bddecb8f0a6"> 4639</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC0_ADDR       0x1D00U</span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad3cffe428759aa6e33cd194d022e5935"> 4640</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"> 4641</span> </div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a618b36094d363459fa8d508d6847daa7"> 4642</a></span><span class="preprocessor">#define RESET_CRC_FUNC_SAFE_REGCRC0_ADDR     0x1D00U </span><span class="comment">// Reset CRC value to 16&#39;FFFF.  </span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abe3bc265c28b70b02bdcbdab623f2270"> 4643</a></span><span class="preprocessor">#define RESET_CRC_FUNC_SAFE_REGCRC0_MASK     0x01U</span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abd27b2b723a35fc78fe103bb520b99ea"> 4644</a></span><span class="preprocessor">#define RESET_CRC_FUNC_SAFE_REGCRC0_POS      0U</span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"> 4645</span> </div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6071b6825c70f788bfbf681c474fd1a2"> 4646</a></span><span class="preprocessor">#define CHECK_CRC_FUNC_SAFE_REGCRC0_ADDR     0x1D00U </span><span class="comment">// Upon calculation of register CRC, compar... </span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a66b599c7389ce259278e0852d7e19999"> 4647</a></span><span class="preprocessor">#define CHECK_CRC_FUNC_SAFE_REGCRC0_MASK     0x02U</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac2f7b35acfce2168d9efb2c3a335bd62"> 4648</a></span><span class="preprocessor">#define CHECK_CRC_FUNC_SAFE_REGCRC0_POS      1U</span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"> 4649</span> </div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2f7f83bd7eaadf257f177b36117f5221"> 4650</a></span><span class="preprocessor">#define PERIODIC_COMPUTE_FUNC_SAFE_REGCRC0_ADDR      0x1D00U </span><span class="comment">// Check register CRC on periodic basis, ba... </span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a507614ed07de5ec227a9795b791cf659"> 4651</a></span><span class="preprocessor">#define PERIODIC_COMPUTE_FUNC_SAFE_REGCRC0_MASK      0x04U</span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4ef7668908ea58b9a6ffb73a1fb22d8e"> 4652</a></span><span class="preprocessor">#define PERIODIC_COMPUTE_FUNC_SAFE_REGCRC0_POS       2U</span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span> </div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7d8d6c3c3bcee6e56e66a71ac6ca6d84"> 4654</a></span><span class="preprocessor">#define I2C_WR_COMPUTE_FUNC_SAFE_REGCRC0_ADDR    0x1D00U </span><span class="comment">// Compute register CRC after every i2c reg... </span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a418c9028cc593b2963ce1157afdbf5bd"> 4655</a></span><span class="preprocessor">#define I2C_WR_COMPUTE_FUNC_SAFE_REGCRC0_MASK    0x08U</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4037955eb252c1214c093c9ada56cf15"> 4656</a></span><span class="preprocessor">#define I2C_WR_COMPUTE_FUNC_SAFE_REGCRC0_POS     3U</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span> </div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a128ebcd8aa0358489ed3374f6addc80a"> 4658</a></span><span class="preprocessor">#define GEN_ROLLING_CRC_FUNC_SAFE_REGCRC0_ADDR   0x1D00U </span><span class="comment">// Calculate register CRC using additional ... </span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2c4fed6c6a524d6541b29649369500b2"> 4659</a></span><span class="preprocessor">#define GEN_ROLLING_CRC_FUNC_SAFE_REGCRC0_MASK   0x10U</span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a809b48053658f4209815ebd5e29e4186"> 4660</a></span><span class="preprocessor">#define GEN_ROLLING_CRC_FUNC_SAFE_REGCRC0_POS    4U</span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"> 4661</span> </div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0ca642e5471a8ac01fd6f5f578ba7298"> 4662</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC1_ADDR       0x1D01U</span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a84cce16db7f143318a911519cb5f3c07"> 4663</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC1_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"> 4664</span> </div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa1c01ef50a1bfe1ad8ac5916e930504a"> 4665</a></span><span class="preprocessor">#define CRC_PERIOD_FUNC_SAFE_REGCRC1_ADDR    0x1D01U </span><span class="comment">// Period for register CRC recomputation.  </span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a691390f393608191f5710ea9094b6002"> 4666</a></span><span class="preprocessor">#define CRC_PERIOD_FUNC_SAFE_REGCRC1_MASK    0xFFU</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab0b981cbd040d84dbe2149ae1fcd5012"> 4667</a></span><span class="preprocessor">#define CRC_PERIOD_FUNC_SAFE_REGCRC1_POS     0U</span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"> 4668</span> </div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af06ef6772d4d2aa42a3f8cc75a89a386"> 4669</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC2_ADDR       0x1D02U</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a51b34d1f22da4fee98a5f451dafa535f"> 4670</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC2_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span> </div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7a9c67b8cdc3ebf59e55fc4d5acc36a9"> 4672</a></span><span class="preprocessor">#define REGCRC_LSB_FUNC_SAFE_REGCRC2_ADDR    0x1D02U </span><span class="comment">// Calculated register CRC value (LSB)  </span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a65221df44d9e0c6074fb173b0a953b09"> 4673</a></span><span class="preprocessor">#define REGCRC_LSB_FUNC_SAFE_REGCRC2_MASK    0xFFU</span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adaa82f9043b34ec9e2626db4f6d00350"> 4674</a></span><span class="preprocessor">#define REGCRC_LSB_FUNC_SAFE_REGCRC2_POS     0U</span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span> </div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac51846fa3b633bcb5b33d0fdb1e49e27"> 4676</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC3_ADDR       0x1D03U</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aadd04b72876cf748a7fed5b778db9ae2"> 4677</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC3_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span> </div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acc3b2c3fb10bd61c9a428cd59a1dde10"> 4679</a></span><span class="preprocessor">#define REGCRC_MSB_FUNC_SAFE_REGCRC3_ADDR    0x1D03U </span><span class="comment">// Calculated register CRC value (MSB)  </span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a582b91bbd1967f0efc9376248823296c"> 4680</a></span><span class="preprocessor">#define REGCRC_MSB_FUNC_SAFE_REGCRC3_MASK    0xFFU</span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4dd09749f37172fda43256dc36e85aba"> 4681</a></span><span class="preprocessor">#define REGCRC_MSB_FUNC_SAFE_REGCRC3_POS     0U</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span> </div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2f06e7dd1a465aedd37479da60dd8f29"> 4683</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC0_ADDR         0x1D08U</span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3cbc240a9936aef70b1c3143da84cff9"> 4684</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC0_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span> </div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a360dfe030ba347cab9791801aead7dd6"> 4686</a></span><span class="preprocessor">#define RESET_MSGCNTR_FUNC_SAFE_I2C_UART_CRC0_ADDR   0x1D08U </span><span class="comment">// Reset Message Counter Value to 0. Self-c... </span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a21b3c007ac80fe0cc6a8e8eaf3a22792"> 4687</a></span><span class="preprocessor">#define RESET_MSGCNTR_FUNC_SAFE_I2C_UART_CRC0_MASK   0x01U</span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7f4b7c8460605efd1770d75dcc12001c"> 4688</a></span><span class="preprocessor">#define RESET_MSGCNTR_FUNC_SAFE_I2C_UART_CRC0_POS    0U</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"> 4689</span> </div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a05cd226aba0386ec354fc1e8d12d7cbe"> 4690</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC1_ADDR         0x1D09U</span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af343e619e8ddcfabc2e314782e409651"> 4691</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC1_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"> 4692</span> </div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1d5af9f14ccdf4bdf7c67f4bfe6c80c8"> 4693</a></span><span class="preprocessor">#define RESET_CRC_ERR_CNT_FUNC_SAFE_I2C_UART_CRC1_ADDR   0x1D09U </span><span class="comment">// Reset CRC Error Count to 0. Self-clearin... </span></div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa1308c7cc18868ebf877265e998f9780"> 4694</a></span><span class="preprocessor">#define RESET_CRC_ERR_CNT_FUNC_SAFE_I2C_UART_CRC1_MASK   0x01U</span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adcb166693b8613deb52d60f60cd2431f"> 4695</a></span><span class="preprocessor">#define RESET_CRC_ERR_CNT_FUNC_SAFE_I2C_UART_CRC1_POS    0U</span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span> </div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1f52ce47e782902bc5fc7c4b549da315"> 4697</a></span><span class="preprocessor">#define RESET_MSGCNTR_ERR_CNT_FUNC_SAFE_I2C_UART_CRC1_ADDR   0x1D09U </span><span class="comment">// Reset message counter error count to 0. ... </span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a83fe1ffac1663f2d06f9d92ecf1a5dba"> 4698</a></span><span class="preprocessor">#define RESET_MSGCNTR_ERR_CNT_FUNC_SAFE_I2C_UART_CRC1_MASK   0x02U</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7e2d16b68e7065545860fcb8e2981542"> 4699</a></span><span class="preprocessor">#define RESET_MSGCNTR_ERR_CNT_FUNC_SAFE_I2C_UART_CRC1_POS    1U</span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span> </div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2818e01b463f580cd0e81602e8a21307"> 4701</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC2_ADDR         0x1D0AU</span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae7bcc1671084b323ec17db287864c0e9"> 4702</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC2_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"> 4703</span> </div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae55b10ded34232de8cbc1dc25fd715a3"> 4704</a></span><span class="preprocessor">#define CRC_VAL_FUNC_SAFE_I2C_UART_CRC2_ADDR     0x1D0AU </span><span class="comment">// Calculated CRC value for the last write ... </span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aac3d4460c953e3be4a7f62ad31864666"> 4705</a></span><span class="preprocessor">#define CRC_VAL_FUNC_SAFE_I2C_UART_CRC2_MASK     0xFFU</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab27cb038876347e0f6311fc4a1197719"> 4706</a></span><span class="preprocessor">#define CRC_VAL_FUNC_SAFE_I2C_UART_CRC2_POS      0U</span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span> </div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7a1ffe83ce3502ffce67afdb44fa2b40"> 4708</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC3_ADDR         0x1D0BU</span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1dc0847adffcf8ff82d5aa5d5109101c"> 4709</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC3_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"> 4710</span> </div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a97ccd75c85782ff4246f05b1dc4e3e8c"> 4711</a></span><span class="preprocessor">#define MSGCNTR_LSB_FUNC_SAFE_I2C_UART_CRC3_ADDR     0x1D0BU </span><span class="comment">// Bits 7:0 of current message counter valu... </span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0fa84af9a3677b2d49e4caf048d1b109"> 4712</a></span><span class="preprocessor">#define MSGCNTR_LSB_FUNC_SAFE_I2C_UART_CRC3_MASK     0xFFU</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a54526e918d32819b3477fa6c3154eb3b"> 4713</a></span><span class="preprocessor">#define MSGCNTR_LSB_FUNC_SAFE_I2C_UART_CRC3_POS      0U</span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"> 4714</span> </div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad014b7ff2e84c5dc6ce60c499c1f38fb"> 4715</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC4_ADDR         0x1D0CU</span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a90f2f238f96d04bd94da1031a3fd7b9e"> 4716</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC4_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span> </div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a92a8d3d4035dfa0e1a92dfd3755b0d7d"> 4718</a></span><span class="preprocessor">#define MSGCNTR_MSB_FUNC_SAFE_I2C_UART_CRC4_ADDR     0x1D0CU </span><span class="comment">// Bits 15:8 of current message counter val... </span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7f133c97760aa6c0a2549760467508fc"> 4719</a></span><span class="preprocessor">#define MSGCNTR_MSB_FUNC_SAFE_I2C_UART_CRC4_MASK     0xFFU</span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af368a7371e205fb0c3adb76e07d5d754"> 4720</a></span><span class="preprocessor">#define MSGCNTR_MSB_FUNC_SAFE_I2C_UART_CRC4_POS      0U</span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"> 4721</span> </div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a65fd05790b4acf678b2decb620c9bb8c"> 4722</a></span><span class="preprocessor">#define FUNC_SAFE_FS_INTR0_ADDR      0x1D12U</span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2d2984e8c78d6cc95dde286666dad40e"> 4723</a></span><span class="preprocessor">#define FUNC_SAFE_FS_INTR0_DEFAULT   0xE0U</span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"> 4724</span> </div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a36ca2ecb596dee61900d3945d38f9f3e"> 4725</a></span><span class="preprocessor">#define REG_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_ADDR      0x1D12U </span><span class="comment">// Enable reporting register CRC at ERRB pi... </span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4873448a74a4846bb5555e557529b577"> 4726</a></span><span class="preprocessor">#define REG_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_MASK      0x01U</span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7d3d279b43a33b17068185703c34b399"> 4727</a></span><span class="preprocessor">#define REG_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_POS       0U</span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span> </div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a409204bebbf5b23f6944e0fb233bc663"> 4729</a></span><span class="preprocessor">#define MEM_ECC_ERR1_OEN_FUNC_SAFE_FS_INTR0_ADDR     0x1D12U </span><span class="comment">// Enable reporting of memory ECC 1-bit cor... </span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3d1f33eeef822a4f3573659f22f973c6"> 4730</a></span><span class="preprocessor">#define MEM_ECC_ERR1_OEN_FUNC_SAFE_FS_INTR0_MASK     0x10U</span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa1a5845cb6a955cb38a6b65e6db1f091"> 4731</a></span><span class="preprocessor">#define MEM_ECC_ERR1_OEN_FUNC_SAFE_FS_INTR0_POS      4U</span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span> </div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4c3db6397e7014c1b4443fa556300d63"> 4733</a></span><span class="preprocessor">#define MEM_ECC_ERR2_OEN_FUNC_SAFE_FS_INTR0_ADDR     0x1D12U </span><span class="comment">// Enable reporting of memory ECC 2-bit unc... </span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5f6777e5ecf643d56da42c411bc41ca4"> 4734</a></span><span class="preprocessor">#define MEM_ECC_ERR2_OEN_FUNC_SAFE_FS_INTR0_MASK     0x20U</span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8557e2a54f21819d27a4f4f36c95f743"> 4735</a></span><span class="preprocessor">#define MEM_ECC_ERR2_OEN_FUNC_SAFE_FS_INTR0_POS      5U</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"> 4736</span> </div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a83ac760367b64efd9ad1ccbab0f7cf88"> 4737</a></span><span class="preprocessor">#define I2C_UART_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_ADDR     0x1D12U </span><span class="comment">// Enable reporting of I2C/UART CRC errors ... </span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aaddf1495adea62828ecbfed495751f20"> 4738</a></span><span class="preprocessor">#define I2C_UART_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_MASK     0x40U</span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a16c3269aa3f98b8e52cd107d5f3f678d"> 4739</a></span><span class="preprocessor">#define I2C_UART_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_POS      6U</span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"> 4740</span> </div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abf1468bdfd9d0fa38911cc861e3a49ca"> 4741</a></span><span class="preprocessor">#define I2C_UART_MSGCNTR_ERR_OEN_FUNC_SAFE_FS_INTR0_ADDR     0x1D12U </span><span class="comment">// Enable reporting of I2C/UART message cou... </span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af7e41bcf827671fbaf7d38ddb908bdeb"> 4742</a></span><span class="preprocessor">#define I2C_UART_MSGCNTR_ERR_OEN_FUNC_SAFE_FS_INTR0_MASK     0x80U</span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a98663668e7e3cfc2dc3a072239cc8964"> 4743</a></span><span class="preprocessor">#define I2C_UART_MSGCNTR_ERR_OEN_FUNC_SAFE_FS_INTR0_POS      7U</span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"> 4744</span> </div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9d53538fd3b8f466451cd633f2eb5f7a"> 4745</a></span><span class="preprocessor">#define FUNC_SAFE_FS_INTR1_ADDR      0x1D13U</span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a030af57f651f50413be6480eeaf78d51"> 4746</a></span><span class="preprocessor">#define FUNC_SAFE_FS_INTR1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"> 4747</span> </div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0f46c82e213fa45444abc330b2e50aa3"> 4748</a></span><span class="preprocessor">#define REG_CRC_ERR_FLAG_FUNC_SAFE_FS_INTR1_ADDR     0x1D13U </span><span class="comment">// An error occurred on the register CRC ca... </span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acd2003fff72705a6d9817cfc2bd96975"> 4749</a></span><span class="preprocessor">#define REG_CRC_ERR_FLAG_FUNC_SAFE_FS_INTR1_MASK     0x01U</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6b25376b404c0ad633e602b57e49d89e"> 4750</a></span><span class="preprocessor">#define REG_CRC_ERR_FLAG_FUNC_SAFE_FS_INTR1_POS      0U</span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"> 4751</span> </div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1741c1e5726ac75f46d4d44c4c2fd23b"> 4752</a></span><span class="preprocessor">#define MEM_ECC_ERR1_INT_FUNC_SAFE_FS_INTR1_ADDR     0x1D13U </span><span class="comment">// Error flag for 1-bit correctable memory ... </span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2e5e1a470f3b1deb64ac18afddf5561e"> 4753</a></span><span class="preprocessor">#define MEM_ECC_ERR1_INT_FUNC_SAFE_FS_INTR1_MASK     0x10U</span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a03b634491bd924e1cb62ec1416bcac9e"> 4754</a></span><span class="preprocessor">#define MEM_ECC_ERR1_INT_FUNC_SAFE_FS_INTR1_POS      4U</span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"> 4755</span> </div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6b11fed6b43b7dd750846d62aa2ece8b"> 4756</a></span><span class="preprocessor">#define MEM_ECC_ERR2_INT_FUNC_SAFE_FS_INTR1_ADDR     0x1D13U </span><span class="comment">// Error flag for 2-bit uncorrectable memor... </span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8c487b7ad6374ced3ae68314ffbc81ec"> 4757</a></span><span class="preprocessor">#define MEM_ECC_ERR2_INT_FUNC_SAFE_FS_INTR1_MASK     0x20U</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac191eb5b4fa16c6ad8062d2a53c0c03e"> 4758</a></span><span class="preprocessor">#define MEM_ECC_ERR2_INT_FUNC_SAFE_FS_INTR1_POS      5U</span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"> 4759</span> </div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5d3b877e7ab71d88c2cb27e3abe04e31"> 4760</a></span><span class="preprocessor">#define I2C_UART_CRC_ERR_INT_FUNC_SAFE_FS_INTR1_ADDR     0x1D13U </span><span class="comment">// I2C/UART CRC error flag. Asserted when C... </span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aca147b5bbb6e10f76dcad45976eb6a09"> 4761</a></span><span class="preprocessor">#define I2C_UART_CRC_ERR_INT_FUNC_SAFE_FS_INTR1_MASK     0x40U</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af39b21256d9fc8028eeed3f44ef58b2f"> 4762</a></span><span class="preprocessor">#define I2C_UART_CRC_ERR_INT_FUNC_SAFE_FS_INTR1_POS      6U</span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span> </div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aedce81161d35c613912e5aaaa4533d2c"> 4764</a></span><span class="preprocessor">#define I2C_UART_MSGCNTR_ERR_INT_FUNC_SAFE_FS_INTR1_ADDR     0x1D13U </span><span class="comment">// I2C/UART message counter error flag. Ass... </span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae4adc95b14ba9975b613341fad62bc57"> 4765</a></span><span class="preprocessor">#define I2C_UART_MSGCNTR_ERR_INT_FUNC_SAFE_FS_INTR1_MASK     0x80U</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1eb0ba07af635638449e939515c5b523"> 4766</a></span><span class="preprocessor">#define I2C_UART_MSGCNTR_ERR_INT_FUNC_SAFE_FS_INTR1_POS      7U</span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"> 4767</span> </div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af19827f9978e6160fd166e22b171f667"> 4768</a></span><span class="preprocessor">#define FUNC_SAFE_MEM_ECC0_ADDR      0x1D14U</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a18eea9e5b792797369b5991d3ec56dca"> 4769</a></span><span class="preprocessor">#define FUNC_SAFE_MEM_ECC0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span> </div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa8af53b191a6b674c8713360c52a8215"> 4771</a></span><span class="preprocessor">#define RESET_MEM_ECC_ERR1_CNT_FUNC_SAFE_MEM_ECC0_ADDR   0x1D14U </span><span class="comment">// Reset memory ECC 1-bit error count to 0.... </span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8304e02501f1aacf813446a06d4d3a0c"> 4772</a></span><span class="preprocessor">#define RESET_MEM_ECC_ERR1_CNT_FUNC_SAFE_MEM_ECC0_MASK   0x01U</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a85880f5997de1d0a98f59c5090061839"> 4773</a></span><span class="preprocessor">#define RESET_MEM_ECC_ERR1_CNT_FUNC_SAFE_MEM_ECC0_POS    0U</span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span> </div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac2a27bff8b56470a503c8bf27c003cfc"> 4775</a></span><span class="preprocessor">#define RESET_MEM_ECC_ERR2_CNT_FUNC_SAFE_MEM_ECC0_ADDR   0x1D14U </span><span class="comment">// Reset memory ECC 2-bit error count to 0.... </span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5647ed0e330d07e0aea09ab0c3ac5eab"> 4776</a></span><span class="preprocessor">#define RESET_MEM_ECC_ERR2_CNT_FUNC_SAFE_MEM_ECC0_MASK   0x02U</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a4db689c4409604a70cd5ee45f82fc37c"> 4777</a></span><span class="preprocessor">#define RESET_MEM_ECC_ERR2_CNT_FUNC_SAFE_MEM_ECC0_POS    1U</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span> </div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a12f6d81832f4a8d5f49b4c0c73010631"> 4779</a></span><span class="preprocessor">#define FUNC_SAFE_REG_POST0_ADDR         0x1D20U</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a9d655549d0f278b90e078b8dbe9252e4"> 4780</a></span><span class="preprocessor">#define FUNC_SAFE_REG_POST0_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span> </div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a67608c7c48425ae67bd0470159ed7b40"> 4782</a></span><span class="preprocessor">#define POST_LBIST_PASSED_FUNC_SAFE_REG_POST0_ADDR   0x1D20U </span><span class="comment">// LBIST passed during POST (power-on self ... </span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6e74deed587aa39811f9ac424d75d31f"> 4783</a></span><span class="preprocessor">#define POST_LBIST_PASSED_FUNC_SAFE_REG_POST0_MASK   0x20U</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa2e32a1067a902cc62b6aa463d10eb3f"> 4784</a></span><span class="preprocessor">#define POST_LBIST_PASSED_FUNC_SAFE_REG_POST0_POS    5U</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"> 4785</span> </div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abfc9b7fe9044f70cea9634339b56586d"> 4786</a></span><span class="preprocessor">#define POST_MBIST_PASSED_FUNC_SAFE_REG_POST0_ADDR   0x1D20U </span><span class="comment">// MBIST passed during POST (power-on self ... </span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acc219498fed28432b8a35afdf9bb86eb"> 4787</a></span><span class="preprocessor">#define POST_MBIST_PASSED_FUNC_SAFE_REG_POST0_MASK   0x40U</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a65ec72481af6de24a97e756fafe0fd6a"> 4788</a></span><span class="preprocessor">#define POST_MBIST_PASSED_FUNC_SAFE_REG_POST0_POS    6U</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"> 4789</span> </div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad8b856e4e129178856b9dd56b7bf9d0a"> 4790</a></span><span class="preprocessor">#define POST_DONE_FUNC_SAFE_REG_POST0_ADDR   0x1D20U </span><span class="comment">// POST (power-on self test LBIST and/or MB... </span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acf0da900685406d6224e3ecd4fe60197"> 4791</a></span><span class="preprocessor">#define POST_DONE_FUNC_SAFE_REG_POST0_MASK   0x80U</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae5c4e9aec985a18a3e9e7133ca68ead2"> 4792</a></span><span class="preprocessor">#define POST_DONE_FUNC_SAFE_REG_POST0_POS    7U</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"> 4793</span> </div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1922d7e5378c01267f2ff91239faebb0"> 4794</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST0_ADDR       0x1D28U</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aeb5dfdabefd56ee0afdc0fe84ba56c59"> 4795</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"> 4796</span> </div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a573983bb293e461ad2b76373bbf88cde"> 4797</a></span><span class="preprocessor">#define RUN_TMON_CAL_FUNC_SAFE_REGADCBIST0_ADDR      0x1D28U </span><span class="comment">// Initiate temperature sensor measurement.... </span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa6e7cf370d6d8cdaef92f8a8a224941a"> 4798</a></span><span class="preprocessor">#define RUN_TMON_CAL_FUNC_SAFE_REGADCBIST0_MASK      0x01U</span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a13c79feda52d6e8d561cda9060e92033"> 4799</a></span><span class="preprocessor">#define RUN_TMON_CAL_FUNC_SAFE_REGADCBIST0_POS       0U</span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"> 4800</span> </div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad4d13001b0c6a9e6b7d7fa77eb7fe813"> 4801</a></span><span class="preprocessor">#define RUN_ACCURACY_FUNC_SAFE_REGADCBIST0_ADDR      0x1D28U </span><span class="comment">// Run ADC accuracy testing. Self-clearing.... </span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae8d7a93e74fff4691838975cfe82aba5"> 4802</a></span><span class="preprocessor">#define RUN_ACCURACY_FUNC_SAFE_REGADCBIST0_MASK      0x04U</span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab189036f10b39c2e9773357321979b1b"> 4803</a></span><span class="preprocessor">#define RUN_ACCURACY_FUNC_SAFE_REGADCBIST0_POS       2U</span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"> 4804</span> </div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a7cf0346b165a065f3fd1f0360450381c"> 4805</a></span><span class="preprocessor">#define MUXVER_EN_FUNC_SAFE_REGADCBIST0_ADDR     0x1D28U </span><span class="comment">// Enable MUX manual GPIO test  </span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af3a4eb270060b1de6e137377a60b9e0d"> 4806</a></span><span class="preprocessor">#define MUXVER_EN_FUNC_SAFE_REGADCBIST0_MASK     0x10U</span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad3f6d17abe893a96a403c70f79bb38b5"> 4807</a></span><span class="preprocessor">#define MUXVER_EN_FUNC_SAFE_REGADCBIST0_POS      4U</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"> 4808</span> </div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5246aef8800a89940300fa89bd7780f1"> 4809</a></span><span class="preprocessor">#define RR_ACCURACY_FUNC_SAFE_REGADCBIST0_ADDR   0x1D28U </span><span class="comment">// Run ADC accuracy in round robin state fa... </span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a43bef465586e0f3c8473294158be7ba7"> 4810</a></span><span class="preprocessor">#define RR_ACCURACY_FUNC_SAFE_REGADCBIST0_MASK   0x80U</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a28eeac43973c0e1eae2e93d8fc857d13"> 4811</a></span><span class="preprocessor">#define RR_ACCURACY_FUNC_SAFE_REGADCBIST0_POS    7U</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span> </div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a78d12357f55120d38be05413cf52acfb"> 4813</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST3_ADDR       0x1D31U</span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abe9e6603bd6981c26511a1590bd935b6"> 4814</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST3_DEFAULT    0x0FU</span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span> </div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abfb85a456c9932345df7b15ab497cb33"> 4816</a></span><span class="preprocessor">#define REFLIM_FUNC_SAFE_REGADCBIST3_ADDR    0x1D31U </span><span class="comment">// ADC reference limit for testing code. Se... </span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8d791743c0009eef4e85e7eb6bf44674"> 4817</a></span><span class="preprocessor">#define REFLIM_FUNC_SAFE_REGADCBIST3_MASK    0xFFU</span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a29abc6abe16dea42db6b632985987a5e"> 4818</a></span><span class="preprocessor">#define REFLIM_FUNC_SAFE_REGADCBIST3_POS     0U</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"> 4819</span> </div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a14da2cfc6bd04903e521fe2c80b71915"> 4820</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST4_ADDR       0x1D32U</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a125d737289519750c79bc3f737e59f5a"> 4821</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST4_DEFAULT    0x0FU</span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span> </div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ae0e507748aea255502e9f981decc6fda"> 4823</a></span><span class="preprocessor">#define REFLIMSCL1_FUNC_SAFE_REGADCBIST4_ADDR    0x1D32U </span><span class="comment">// Control the accuracy for 1/2 scale measu... </span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#abec8c8ca6c189421e9c7e45e96a0dc60"> 4824</a></span><span class="preprocessor">#define REFLIMSCL1_FUNC_SAFE_REGADCBIST4_MASK    0xFFU</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5ffe519b76b90b71b0d2cbfd924a7c32"> 4825</a></span><span class="preprocessor">#define REFLIMSCL1_FUNC_SAFE_REGADCBIST4_POS     0U</span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span> </div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adcc0ba43f006d1c8c2be4a4079eef9df"> 4827</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST5_ADDR       0x1D33U</span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a44aa94d026a66fccc8058fac05d8031e"> 4828</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST5_DEFAULT    0x07U</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"> 4829</span> </div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1a1eaaf0ae4c888b4125d39d460b7e57"> 4830</a></span><span class="preprocessor">#define REFLIMSCL2_FUNC_SAFE_REGADCBIST5_ADDR    0x1D33U </span><span class="comment">// Control the accuracy for 1/4 scale measu... </span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1d03d03b471e13517e88787085343ce3"> 4831</a></span><span class="preprocessor">#define REFLIMSCL2_FUNC_SAFE_REGADCBIST5_MASK    0xFFU</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a5c3f902894f60d1b0d1b7e03a6c1e77b"> 4832</a></span><span class="preprocessor">#define REFLIMSCL2_FUNC_SAFE_REGADCBIST5_POS     0U</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span> </div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab4fb1415fde72b173de9ab725b12c1eb"> 4834</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST6_ADDR       0x1D34U</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad69d3da7178e006926fea9199f76021b"> 4835</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST6_DEFAULT    0x07U</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"> 4836</span> </div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aebafbcb0c47703831c486fe39c75ddf4"> 4837</a></span><span class="preprocessor">#define REFLIMSCL3_FUNC_SAFE_REGADCBIST6_ADDR    0x1D34U </span><span class="comment">// Control the accuracy for 1/8 scale measu... </span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad07dc964e2a8f4b9a50cc7e8bb83bd4b"> 4838</a></span><span class="preprocessor">#define REFLIMSCL3_FUNC_SAFE_REGADCBIST6_MASK    0xFFU</span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a313975f5f13838be3b528fe9aa921fa7"> 4839</a></span><span class="preprocessor">#define REFLIMSCL3_FUNC_SAFE_REGADCBIST6_POS     0U</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"> 4840</span> </div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1727b39a6be6477af1f5cc7c3d28a609"> 4841</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST7_ADDR       0x1D35U</span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#adc1c1061f6960ec591e59e96211ef86c"> 4842</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST7_DEFAULT    0x03U</span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"> 4843</span> </div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a161dcf8da0076003b5c09bc50377bf61"> 4844</a></span><span class="preprocessor">#define TLIMIT_FUNC_SAFE_REGADCBIST7_ADDR    0x1D35U </span><span class="comment">// Control accuracy for alternate temperatu... </span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a977cd5e43e094fc5826965dec29c91b3"> 4845</a></span><span class="preprocessor">#define TLIMIT_FUNC_SAFE_REGADCBIST7_MASK    0xFFU</span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a8d58f9dd6a4911d94bc3adbf40359000"> 4846</a></span><span class="preprocessor">#define TLIMIT_FUNC_SAFE_REGADCBIST7_POS     0U</span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"> 4847</span> </div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a526a6d598c1cf3eb0804b1e139a4d815"> 4848</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST9_ADDR       0x1D37U</span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af51b511466118dfda4444ecdf32bda92"> 4849</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST9_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"> 4850</span> </div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a90c14962cc86b04a6517a6bbeb41d3fb"> 4851</a></span><span class="preprocessor">#define MUXV_CTRL_FUNC_SAFE_REGADCBIST9_ADDR     0x1D37U </span><span class="comment">// Value to drive GPIO during MUX testing. ... </span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a04dda0d964f9dd9bc476fb9c53ce12d8"> 4852</a></span><span class="preprocessor">#define MUXV_CTRL_FUNC_SAFE_REGADCBIST9_MASK     0xFFU</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2dad5c246985403cecf61c86a3f0d09c"> 4853</a></span><span class="preprocessor">#define MUXV_CTRL_FUNC_SAFE_REGADCBIST9_POS      0U</span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"> 4854</span> </div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6ba8ee3d1d4ddf1dd9fca9c841488a02"> 4855</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST12_ADDR      0x1D3AU</span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a42a109261c886b8bf54f0df8e9a8e110"> 4856</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST12_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"> 4857</span> </div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1bd82cc4a5a2edcaa938e83da7daf37a"> 4858</a></span><span class="preprocessor">#define TMONCAL_OOD_WAIT_B2_FUNC_SAFE_REGADCBIST12_ADDR      0x1D3AU </span><span class="comment">// Count value to set time before temperatu... </span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a24210ab92564005d93f04cd290f029b8"> 4859</a></span><span class="preprocessor">#define TMONCAL_OOD_WAIT_B2_FUNC_SAFE_REGADCBIST12_MASK      0xFFU</span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a899cfddd7cc93ac01817ed21cf274094"> 4860</a></span><span class="preprocessor">#define TMONCAL_OOD_WAIT_B2_FUNC_SAFE_REGADCBIST12_POS       0U</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span> </div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#acf8c60285de0e92d041798df62d9e67c"> 4862</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST13_ADDR      0x1D3BU</span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad7460b68955a1798ce842e8ebb492830"> 4863</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST13_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"> 4864</span> </div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a582e66303f89c47d35c00cf1000b2466"> 4865</a></span><span class="preprocessor">#define T_EST_OUT_B0_FUNC_SAFE_REGADCBIST13_ADDR     0x1D3BU </span><span class="comment">// Bits 7:0 of temperature sensor measureme... </span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#aa836e371c894324f2229689213a2a3ac"> 4866</a></span><span class="preprocessor">#define T_EST_OUT_B0_FUNC_SAFE_REGADCBIST13_MASK     0xFFU</span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2d54d8092766a64a9c8a96432c945f83"> 4867</a></span><span class="preprocessor">#define T_EST_OUT_B0_FUNC_SAFE_REGADCBIST13_POS      0U</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"> 4868</span> </div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a2cd05cd0ffd84adffb71cb96e8044e8c"> 4869</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST14_ADDR      0x1D3CU</span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afe0bf1abc53c3d9477271f522c9e3a5a"> 4870</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST14_DEFAULT   0xC3U</span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"> 4871</span> </div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3452b1e21cd41ce6c0052d78bdab7b4b"> 4872</a></span><span class="preprocessor">#define ALT_T_EST_OUT_B1_FUNC_SAFE_REGADCBIST14_ADDR     0x1D3CU </span><span class="comment">// Bits 9:8 of temperature sensor measureme... </span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a0ea1ccb651e3a23f8765405242eb68e7"> 4873</a></span><span class="preprocessor">#define ALT_T_EST_OUT_B1_FUNC_SAFE_REGADCBIST14_MASK     0x03U</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab1cd8412d65812683749dab63dfb5e4a"> 4874</a></span><span class="preprocessor">#define ALT_T_EST_OUT_B1_FUNC_SAFE_REGADCBIST14_POS      0U</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span> </div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad9e627c7b91bdc27e629c0156b75ea25"> 4876</a></span><span class="preprocessor">#define T_EST_OUT_B1_FUNC_SAFE_REGADCBIST14_ADDR     0x1D3CU </span><span class="comment">// Bits 9:8 of temperature sensor measureme... </span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac48c0f45b26a683b4f53ab0f310f3efb"> 4877</a></span><span class="preprocessor">#define T_EST_OUT_B1_FUNC_SAFE_REGADCBIST14_MASK     0xC0U</span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad1161011e9b094c2dbdc359f2cc5f57b"> 4878</a></span><span class="preprocessor">#define T_EST_OUT_B1_FUNC_SAFE_REGADCBIST14_POS      6U</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span> </div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3b97d62c8240a1ea717c06f4afe60434"> 4880</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST15_ADDR      0x1D3DU</span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a1c3fd8747c790ad0f0dfb47a027b7164"> 4881</a></span><span class="preprocessor">#define FUNC_SAFE_REGADCBIST15_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span> </div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#afc85006a5e52fc013c48097fa938870d"> 4883</a></span><span class="preprocessor">#define ALT_T_EST_OUT_B0_FUNC_SAFE_REGADCBIST15_ADDR     0x1D3DU </span><span class="comment">// Bits 7:0 of alternate temperature sensor... </span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a06734b8d27e89eee659fcd2669b614dc"> 4884</a></span><span class="preprocessor">#define ALT_T_EST_OUT_B0_FUNC_SAFE_REGADCBIST15_MASK     0xFFU</span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ac092d68c3b0b83f3f5c561b1f4945905"> 4885</a></span><span class="preprocessor">#define ALT_T_EST_OUT_B0_FUNC_SAFE_REGADCBIST15_POS      0U</span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"> 4886</span> </div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3da94b27dbae60e0c95de2d550975590"> 4887</a></span><span class="preprocessor">#define FUNC_SAFE_CC_RTTN_ERR_ADDR       0x1D5FU</span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#af247a2bed3d98cd47fd1b6fda4478570"> 4888</a></span><span class="preprocessor">#define FUNC_SAFE_CC_RTTN_ERR_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"> 4889</span> </div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a32d19b14784beb59265b20926ab7b47b"> 4890</a></span><span class="preprocessor">#define INJECT_RTTN_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_ADDR   0x1D5FU </span><span class="comment">// Set this bit before going into sleep mod... </span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a65305fde3da07292b875349452a7e1f3"> 4891</a></span><span class="preprocessor">#define INJECT_RTTN_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_MASK   0x01U</span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ad813aa94abc74468ccc761e18fff80f5"> 4892</a></span><span class="preprocessor">#define INJECT_RTTN_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_POS    0U</span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"> 4893</span> </div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a73ad78721f260496db2fc6f3e99e9964"> 4894</a></span><span class="preprocessor">#define INJECT_EFUSE_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_ADDR      0x1D5FU </span><span class="comment">// Set this bit before reading efuse values... </span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ada54511ead107ee7b2620e6af5f8ff7e"> 4895</a></span><span class="preprocessor">#define INJECT_EFUSE_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_MASK      0x02U</span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a3515d6403d498dbf52f51a2606b5946a"> 4896</a></span><span class="preprocessor">#define INJECT_EFUSE_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_POS       1U</span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span> </div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#ab3e4d427ee376aa28b8f190d0e598eb7"> 4898</a></span><span class="preprocessor">#define RESET_EFUSE_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_ADDR   0x1D5FU </span><span class="comment">// Reset efuse CRC error status to 0. Self-... </span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a80cba55e2e6e12a7811c920655353eda"> 4899</a></span><span class="preprocessor">#define RESET_EFUSE_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_MASK   0x04U</span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"><a class="line" href="max96793__regs_8h.html#a6bbf418bfb3f5ae1e45d12082e9c7e0c"> 4900</a></span><span class="preprocessor">#define RESET_EFUSE_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_POS    2U</span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span> </div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"> 4902</span><span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
    <ul>
      <li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_2a40c056e37ccc770ddfda0693310ae2.html">gmsl</a></li><li class="navelem"><a class="el" href="dir_78c35a64a7490bea11b0c397bb2f3179.html">serializer</a></li><li class="navelem"><a class="el" href="dir_e86cb24bbd50a321f92a2ea52292e812.html">camera</a></li><li class="navelem"><a class="el" href="dir_d84134b0586b248831cb36f2a478385f.html">max96793</a></li><li class="navelem"><a class="el" href="max96793__regs_8h.html">max96793_regs.h</a></li>
      <li class="footer">Copyright &copy; 2024 <a href="https://www.analog.com/en/index.html">Analog Devices Inc.</a>. All Rights Reserved.</li>
    </ul>
  </div>
  </body>
  </html>
