$date
	Fri Oct 03 13:27:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 7 ! y [6:0] $end
$var reg 1 " clk $end
$scope module d1 $end
$var wire 1 " clk $end
$var reg 7 # y [6:0] $end
$var integer 32 $ count [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
bx #
0"
bx !
$end
#5
b1 $
b1 !
b1 #
1"
#10
0"
#15
b1001111 !
b1001111 #
b10 $
1"
#20
0"
#25
b11 $
b10010 !
b10010 #
1"
#30
0"
#35
b110 !
b110 #
b100 $
1"
#40
0"
#45
b101 $
b1001100 !
b1001100 #
1"
#50
0"
#55
b100100 !
b100100 #
b110 $
1"
#60
0"
#65
b111 $
b100000 !
b100000 #
1"
#70
0"
#75
b1111 !
b1111 #
b1000 $
1"
#80
0"
#85
b1001 $
b0 !
b0 #
1"
#90
0"
#95
b100 !
b100 #
b1010 $
1"
#100
0"
#105
b1011 $
1"
#110
0"
#115
b1100 $
1"
#120
0"
#125
b1101 $
1"
#130
0"
#135
b1110 $
1"
#140
0"
#145
b1111 $
1"
#150
0"
#155
b10000 $
1"
#160
0"
#165
b10001 $
1"
#170
0"
#175
b10010 $
1"
#180
0"
#185
b10011 $
1"
#190
0"
#195
b10100 $
1"
#200
0"
