// Seed: 1259604955
module module_0 #(
    parameter id_10 = 32'd4
) (
    input tri1 id_0,
    output tri1 id_1,
    output tri0 id_2,
    output wand id_3,
    output uwire id_4,
    input supply1 id_5
    , id_7
);
  assign id_4 = -1;
  wire id_8, id_9, _id_10, id_11, id_12, id_13, id_14;
  assign module_1.id_4 = 0;
  logic id_15;
  logic ["" : 1  -  id_10] id_16;
  ;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wand id_2
    , id_10,
    input tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    output wire id_6,
    output tri1 id_7,
    output uwire id_8
);
  assign id_6 = id_0;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_7,
      id_8,
      id_8,
      id_5
  );
  wire [!  -1 : 1] id_11;
endmodule
