
TWI_TWI_EEPROM_EXAMPLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003bc0  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00403bc0  00403bc0  0000bbc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008d8  20000000  00403bc8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000090  200008d8  004044a0  000108d8  2**2
                  ALLOC
  4 .stack        00003000  20000968  00404530  000108d8  2**0
                  ALLOC
  5 .ARM.attributes 00000030  00000000  00000000  000108d8  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  00010908  2**0
                  CONTENTS, READONLY
  7 .debug_info   000202e6  00000000  00000000  00010979  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000065bc  00000000  00000000  00030c5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00007461  00000000  00000000  0003721b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c60  00000000  00000000  0003e67c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000007c0  00000000  00000000  0003f2dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000f721  00000000  00000000  0003fa9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001033c  00000000  00000000  0004f1bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00042824  00000000  00000000  0005f4f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001944  00000000  00000000  000a1d20  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003968 	.word	0x20003968
  400004:	0040085d 	.word	0x0040085d
  400008:	00400859 	.word	0x00400859
  40000c:	00400859 	.word	0x00400859
  400010:	00400859 	.word	0x00400859
  400014:	00400859 	.word	0x00400859
  400018:	00400859 	.word	0x00400859
	...
  40002c:	00400859 	.word	0x00400859
  400030:	00400859 	.word	0x00400859
  400034:	00000000 	.word	0x00000000
  400038:	00400859 	.word	0x00400859
  40003c:	00400ded 	.word	0x00400ded
  400040:	00400859 	.word	0x00400859
  400044:	00400859 	.word	0x00400859
  400048:	00400859 	.word	0x00400859
  40004c:	00400859 	.word	0x00400859
  400050:	00400859 	.word	0x00400859
  400054:	00400859 	.word	0x00400859
  400058:	00400859 	.word	0x00400859
  40005c:	00400859 	.word	0x00400859
  400060:	00400859 	.word	0x00400859
  400064:	00400859 	.word	0x00400859
  400068:	00400859 	.word	0x00400859
  40006c:	00400859 	.word	0x00400859
  400070:	00400859 	.word	0x00400859
  400074:	00400859 	.word	0x00400859
  400078:	00400859 	.word	0x00400859
  40007c:	00400859 	.word	0x00400859
  400080:	00400859 	.word	0x00400859
  400084:	00400859 	.word	0x00400859
  400088:	00400859 	.word	0x00400859
  40008c:	00400859 	.word	0x00400859
  400090:	00400859 	.word	0x00400859
  400094:	00400859 	.word	0x00400859
  400098:	00400859 	.word	0x00400859
  40009c:	00400859 	.word	0x00400859
  4000a0:	00400859 	.word	0x00400859
  4000a4:	00400859 	.word	0x00400859
  4000a8:	00400859 	.word	0x00400859
  4000ac:	00400859 	.word	0x00400859
  4000b0:	00400859 	.word	0x00400859
  4000b4:	00400859 	.word	0x00400859
  4000b8:	00400859 	.word	0x00400859
  4000bc:	00400859 	.word	0x00400859
  4000c0:	00400859 	.word	0x00400859
  4000c4:	00400859 	.word	0x00400859
  4000c8:	00400859 	.word	0x00400859
  4000cc:	00400859 	.word	0x00400859
  4000d0:	00400859 	.word	0x00400859
  4000d4:	00400859 	.word	0x00400859
  4000d8:	00400859 	.word	0x00400859
  4000dc:	00400859 	.word	0x00400859
  4000e0:	00400859 	.word	0x00400859
  4000e4:	00400859 	.word	0x00400859
  4000e8:	00400859 	.word	0x00400859
  4000ec:	00400859 	.word	0x00400859
  4000f0:	00400859 	.word	0x00400859
  4000f4:	00400859 	.word	0x00400859
  4000f8:	00400859 	.word	0x00400859

004000fc <deregister_tm_clones>:
  4000fc:	b508      	push	{r3, lr}
  4000fe:	4805      	ldr	r0, [pc, #20]	; (400114 <deregister_tm_clones+0x18>)
  400100:	4b05      	ldr	r3, [pc, #20]	; (400118 <deregister_tm_clones+0x1c>)
  400102:	1a19      	subs	r1, r3, r0
  400104:	2906      	cmp	r1, #6
  400106:	d800      	bhi.n	40010a <deregister_tm_clones+0xe>
  400108:	bd08      	pop	{r3, pc}
  40010a:	4a04      	ldr	r2, [pc, #16]	; (40011c <deregister_tm_clones+0x20>)
  40010c:	2a00      	cmp	r2, #0
  40010e:	d0fb      	beq.n	400108 <deregister_tm_clones+0xc>
  400110:	4790      	blx	r2
  400112:	e7f9      	b.n	400108 <deregister_tm_clones+0xc>
  400114:	00403bc8 	.word	0x00403bc8
  400118:	00403bcb 	.word	0x00403bcb
  40011c:	00000000 	.word	0x00000000

00400120 <register_tm_clones>:
  400120:	b508      	push	{r3, lr}
  400122:	4807      	ldr	r0, [pc, #28]	; (400140 <register_tm_clones+0x20>)
  400124:	4b07      	ldr	r3, [pc, #28]	; (400144 <register_tm_clones+0x24>)
  400126:	1a19      	subs	r1, r3, r0
  400128:	108a      	asrs	r2, r1, #2
  40012a:	eb02 73d2 	add.w	r3, r2, r2, lsr #31
  40012e:	1059      	asrs	r1, r3, #1
  400130:	d100      	bne.n	400134 <register_tm_clones+0x14>
  400132:	bd08      	pop	{r3, pc}
  400134:	4a04      	ldr	r2, [pc, #16]	; (400148 <register_tm_clones+0x28>)
  400136:	2a00      	cmp	r2, #0
  400138:	d0fb      	beq.n	400132 <register_tm_clones+0x12>
  40013a:	4790      	blx	r2
  40013c:	e7f9      	b.n	400132 <register_tm_clones+0x12>
  40013e:	bf00      	nop
  400140:	00403bc8 	.word	0x00403bc8
  400144:	00403bc8 	.word	0x00403bc8
  400148:	00000000 	.word	0x00000000

0040014c <__do_global_dtors_aux>:
  40014c:	b510      	push	{r4, lr}
  40014e:	4c06      	ldr	r4, [pc, #24]	; (400168 <__do_global_dtors_aux+0x1c>)
  400150:	7823      	ldrb	r3, [r4, #0]
  400152:	b943      	cbnz	r3, 400166 <__do_global_dtors_aux+0x1a>
  400154:	f7ff ffd2 	bl	4000fc <deregister_tm_clones>
  400158:	4804      	ldr	r0, [pc, #16]	; (40016c <__do_global_dtors_aux+0x20>)
  40015a:	b110      	cbz	r0, 400162 <__do_global_dtors_aux+0x16>
  40015c:	4804      	ldr	r0, [pc, #16]	; (400170 <__do_global_dtors_aux+0x24>)
  40015e:	f3af 8000 	nop.w
  400162:	2101      	movs	r1, #1
  400164:	7021      	strb	r1, [r4, #0]
  400166:	bd10      	pop	{r4, pc}
  400168:	200008d8 	.word	0x200008d8
  40016c:	00000000 	.word	0x00000000
  400170:	00403bc8 	.word	0x00403bc8

00400174 <frame_dummy>:
  400174:	b508      	push	{r3, lr}
  400176:	4b08      	ldr	r3, [pc, #32]	; (400198 <frame_dummy+0x24>)
  400178:	b11b      	cbz	r3, 400182 <frame_dummy+0xe>
  40017a:	4808      	ldr	r0, [pc, #32]	; (40019c <frame_dummy+0x28>)
  40017c:	4908      	ldr	r1, [pc, #32]	; (4001a0 <frame_dummy+0x2c>)
  40017e:	f3af 8000 	nop.w
  400182:	4808      	ldr	r0, [pc, #32]	; (4001a4 <frame_dummy+0x30>)
  400184:	6801      	ldr	r1, [r0, #0]
  400186:	b111      	cbz	r1, 40018e <frame_dummy+0x1a>
  400188:	4a07      	ldr	r2, [pc, #28]	; (4001a8 <frame_dummy+0x34>)
  40018a:	b102      	cbz	r2, 40018e <frame_dummy+0x1a>
  40018c:	4790      	blx	r2
  40018e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  400192:	f7ff bfc5 	b.w	400120 <register_tm_clones>
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00403bc8 	.word	0x00403bc8
  4001a0:	200008dc 	.word	0x200008dc
  4001a4:	00403bc8 	.word	0x00403bc8
  4001a8:	00000000 	.word	0x00000000

004001ac <sysclk_init>:

	SystemCoreClockUpdate();
}

void sysclk_init(void)
{
  4001ac:	b510      	push	{r4, lr}
	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001ae:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  4001b2:	f2c0 20dc 	movt	r0, #732	; 0x2dc
  4001b6:	f640 3385 	movw	r3, #2949	; 0xb85
  4001ba:	f2c0 0340 	movt	r3, #64	; 0x40
  4001be:	4798      	blx	r3
		osc_enable(e_src);
		osc_wait_ready(e_src);
		break;

	case PLL_SRC_SLCK_XTAL:
		SUPC->SUPC_CR |= SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4001c0:	f241 4010 	movw	r0, #5136	; 0x1410
  4001c4:	f2c4 000e 	movt	r0, #16398	; 0x400e
  4001c8:	6802      	ldr	r2, [r0, #0]
  4001ca:	f042 4125 	orr.w	r1, r2, #2768240640	; 0xa5000000
  4001ce:	f041 0408 	orr.w	r4, r1, #8
  4001d2:	6004      	str	r4, [r0, #0]
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001d4:	f240 43b5 	movw	r3, #1205	; 0x4b5
  4001d8:	f2c0 0340 	movt	r3, #64	; 0x40
  4001dc:	4798      	blx	r3
		PMC->CKGR_PLLAR = p_cfg->ctrl;
  4001de:	f44f 6080 	mov.w	r0, #1024	; 0x400
  4001e2:	f2c4 000e 	movt	r0, #16398	; 0x400e
  4001e6:	f643 7201 	movw	r2, #16129	; 0x3f01
  4001ea:	f2c0 52b8 	movt	r2, #1464	; 0x5b8
  4001ee:	6282      	str	r2, [r0, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  4001f0:	f240 44c5 	movw	r4, #1221	; 0x4c5
  4001f4:	f2c0 0440 	movt	r4, #64	; 0x40
  4001f8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001fa:	2800      	cmp	r0, #0
  4001fc:	d0fc      	beq.n	4001f8 <sysclk_init+0x4c>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001fe:	f04f 0000 	mov.w	r0, #0
  400202:	f240 4115 	movw	r1, #1045	; 0x415
  400206:	f2c0 0140 	movt	r1, #64	; 0x40
  40020a:	4788      	blx	r1
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40020c:	f640 2341 	movw	r3, #2625	; 0xa41
  400210:	f2c0 0340 	movt	r3, #64	; 0x40
  400214:	4798      	blx	r3
  400216:	bd10      	pop	{r4, pc}

00400218 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40021c:	460c      	mov	r4, r1
  40021e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  400220:	bb48      	cbnz	r0, 400276 <_read+0x5e>
		return -1;
	}

	for (; len > 0; --len) {
  400222:	2a00      	cmp	r2, #0
  400224:	dd2b      	ble.n	40027e <_read+0x66>

int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
  400226:	188f      	adds	r7, r1, r2
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400228:	f640 1660 	movw	r6, #2400	; 0x960
  40022c:	f2c2 0600 	movt	r6, #8192	; 0x2000
  400230:	f640 1558 	movw	r5, #2392	; 0x958
  400234:	f2c2 0500 	movt	r5, #8192	; 0x2000
  400238:	ea6f 0901 	mvn.w	r9, r1
  40023c:	eb07 0009 	add.w	r0, r7, r9
  400240:	f000 0901 	and.w	r9, r0, #1
  400244:	6830      	ldr	r0, [r6, #0]
  400246:	682b      	ldr	r3, [r5, #0]
  400248:	4798      	blx	r3
		ptr++;
  40024a:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40024e:	42bc      	cmp	r4, r7
  400250:	d119      	bne.n	400286 <_read+0x6e>
  400252:	e00d      	b.n	400270 <_read+0x58>
		ptr_get(stdio_base, ptr);
  400254:	6830      	ldr	r0, [r6, #0]
  400256:	682b      	ldr	r3, [r5, #0]
  400258:	4621      	mov	r1, r4
  40025a:	4798      	blx	r3
		ptr++;
  40025c:	f104 0401 	add.w	r4, r4, #1
  400260:	4621      	mov	r1, r4
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400262:	6830      	ldr	r0, [r6, #0]
  400264:	682a      	ldr	r2, [r5, #0]
  400266:	4790      	blx	r2
		ptr++;
  400268:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40026c:	42bc      	cmp	r4, r7
  40026e:	d1f1      	bne.n	400254 <_read+0x3c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  400270:	4640      	mov	r0, r8
  400272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400276:	f04f 30ff 	mov.w	r0, #4294967295
  40027a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	for (; len > 0; --len) {
  40027e:	f04f 0000 	mov.w	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400286:	f1b9 0f00 	cmp.w	r9, #0
  40028a:	d0e3      	beq.n	400254 <_read+0x3c>
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  40028c:	6830      	ldr	r0, [r6, #0]
  40028e:	682a      	ldr	r2, [r5, #0]
  400290:	4621      	mov	r1, r4
  400292:	4790      	blx	r2
		ptr++;
  400294:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400298:	42bc      	cmp	r4, r7
  40029a:	d1db      	bne.n	400254 <_read+0x3c>
  40029c:	e7e8      	b.n	400270 <_read+0x58>
  40029e:	bf00      	nop

004002a0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4002a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4002a4:	460d      	mov	r5, r1
  4002a6:	4690      	mov	r8, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4002a8:	f100 30ff 	add.w	r0, r0, #4294967295
  4002ac:	2802      	cmp	r0, #2
  4002ae:	d824      	bhi.n	4002fa <_write+0x5a>
		return -1;
	}

	for (; len != 0; --len) {
  4002b0:	b332      	cbz	r2, 400300 <_write+0x60>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4002b2:	f640 1660 	movw	r6, #2400	; 0x960
  4002b6:	f2c2 0600 	movt	r6, #8192	; 0x2000
  4002ba:	f640 175c 	movw	r7, #2396	; 0x95c
  4002be:	f2c2 0700 	movt	r7, #8192	; 0x2000
  4002c2:	f04f 0400 	mov.w	r4, #0
  4002c6:	f102 39ff 	add.w	r9, r2, #4294967295
  4002ca:	f009 0901 	and.w	r9, r9, #1
  4002ce:	6830      	ldr	r0, [r6, #0]
  4002d0:	683b      	ldr	r3, [r7, #0]
  4002d2:	5d09      	ldrb	r1, [r1, r4]
  4002d4:	4798      	blx	r3
  4002d6:	42a0      	cmp	r0, r4
  4002d8:	da1a      	bge.n	400310 <_write+0x70>
  4002da:	e014      	b.n	400306 <_write+0x66>
  4002dc:	6830      	ldr	r0, [r6, #0]
  4002de:	683b      	ldr	r3, [r7, #0]
  4002e0:	5d29      	ldrb	r1, [r5, r4]
  4002e2:	4798      	blx	r3
  4002e4:	2800      	cmp	r0, #0
  4002e6:	db0e      	blt.n	400306 <_write+0x66>
			return -1;
		}
		++nChars;
  4002e8:	f104 0401 	add.w	r4, r4, #1
	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4002ec:	6830      	ldr	r0, [r6, #0]
  4002ee:	683a      	ldr	r2, [r7, #0]
  4002f0:	5d29      	ldrb	r1, [r5, r4]
  4002f2:	4790      	blx	r2
  4002f4:	2800      	cmp	r0, #0
  4002f6:	da1d      	bge.n	400334 <_write+0x94>
  4002f8:	e005      	b.n	400306 <_write+0x66>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  4002fa:	f04f 34ff 	mov.w	r4, #4294967295
  4002fe:	e004      	b.n	40030a <_write+0x6a>
	}

	for (; len != 0; --len) {
  400300:	f04f 0400 	mov.w	r4, #0
  400304:	e001      	b.n	40030a <_write+0x6a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400306:	f04f 34ff 	mov.w	r4, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40030a:	4620      	mov	r0, r4
  40030c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
  400310:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400314:	45a0      	cmp	r8, r4
  400316:	d0f8      	beq.n	40030a <_write+0x6a>
  400318:	f1b9 0f00 	cmp.w	r9, #0
  40031c:	d0de      	beq.n	4002dc <_write+0x3c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40031e:	6830      	ldr	r0, [r6, #0]
  400320:	683a      	ldr	r2, [r7, #0]
  400322:	5d29      	ldrb	r1, [r5, r4]
  400324:	4790      	blx	r2
  400326:	2800      	cmp	r0, #0
  400328:	dbed      	blt.n	400306 <_write+0x66>
			return -1;
		}
		++nChars;
  40032a:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40032e:	45a0      	cmp	r8, r4
  400330:	d1d4      	bne.n	4002dc <_write+0x3c>
  400332:	e7ea      	b.n	40030a <_write+0x6a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
  400334:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400338:	45a0      	cmp	r8, r4
  40033a:	d1cf      	bne.n	4002dc <_write+0x3c>
  40033c:	e7e5      	b.n	40030a <_write+0x6a>
  40033e:	bf00      	nop

00400340 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
  400340:	b510      	push	{r4, lr}

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	WDT->WDT_MR = WDT_MR_WDDIS;
  400342:	f241 4350 	movw	r3, #5200	; 0x1450
  400346:	f2c4 030e 	movt	r3, #16398	; 0x400e
  40034a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40034e:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400350:	f04f 000b 	mov.w	r0, #11
  400354:	f240 44d5 	movw	r4, #1237	; 0x4d5
  400358:	f2c0 0440 	movt	r4, #64	; 0x40
  40035c:	47a0      	blx	r4
  40035e:	f04f 000c 	mov.w	r0, #12
  400362:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400364:	f44f 6060 	mov.w	r0, #3584	; 0xe00
  400368:	f2c4 000e 	movt	r0, #16398	; 0x400e
  40036c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400370:	6101      	str	r1, [r0, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400372:	f8c0 10a0 	str.w	r1, [r0, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400376:	6301      	str	r1, [r0, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400378:	f04f 0304 	mov.w	r3, #4
  40037c:	6143      	str	r3, [r0, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40037e:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  400382:	6643      	str	r3, [r0, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400384:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400388:	6543      	str	r3, [r0, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40038a:	6243      	str	r3, [r0, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40038c:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400390:	6f02      	ldr	r2, [r0, #112]	; 0x70
  400392:	f022 0104 	bic.w	r1, r2, #4
  400396:	6701      	str	r1, [r0, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400398:	6f43      	ldr	r3, [r0, #116]	; 0x74
  40039a:	f023 0204 	bic.w	r2, r3, #4
  40039e:	6742      	str	r2, [r0, #116]	; 0x74
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4003a0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
  4003a4:	6603      	str	r3, [r0, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4003a6:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4003aa:	6543      	str	r3, [r0, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4003ac:	6243      	str	r3, [r0, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4003ae:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4003b2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4003b4:	f421 62c0 	bic.w	r2, r1, #1536	; 0x600
  4003b8:	6702      	str	r2, [r0, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4003ba:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4003bc:	f421 62c0 	bic.w	r2, r1, #1536	; 0x600
  4003c0:	6742      	str	r2, [r0, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003c2:	6043      	str	r3, [r0, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4003c4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  4003c8:	f2c4 000e 	movt	r0, #16398	; 0x400e
  4003cc:	f04f 0301 	mov.w	r3, #1
  4003d0:	6603      	str	r3, [r0, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4003d2:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4003d6:	6543      	str	r3, [r0, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4003d8:	6243      	str	r3, [r0, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4003da:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  4003de:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4003e0:	4319      	orrs	r1, r3
  4003e2:	6701      	str	r1, [r0, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4003e4:	6f42      	ldr	r2, [r0, #116]	; 0x74
  4003e6:	f022 0101 	bic.w	r1, r2, #1
  4003ea:	6741      	str	r1, [r0, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003ec:	6043      	str	r3, [r0, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4003ee:	f04f 0302 	mov.w	r3, #2
  4003f2:	6603      	str	r3, [r0, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4003f4:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4003f8:	6543      	str	r3, [r0, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4003fa:	6243      	str	r3, [r0, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4003fc:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400400:	6f02      	ldr	r2, [r0, #112]	; 0x70
  400402:	431a      	orrs	r2, r3
  400404:	6702      	str	r2, [r0, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400406:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400408:	f021 0202 	bic.w	r2, r1, #2
  40040c:	6742      	str	r2, [r0, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40040e:	6043      	str	r3, [r0, #4]
  400410:	bd10      	pop	{r4, pc}
  400412:	bf00      	nop

00400414 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400414:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400418:	f2c4 030e 	movt	r3, #16398	; 0x400e
  40041c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40041e:	f022 0170 	bic.w	r1, r2, #112	; 0x70
  400422:	4308      	orrs	r0, r1
  400424:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400426:	6e98      	ldr	r0, [r3, #104]	; 0x68
  400428:	f010 0f08 	tst.w	r0, #8
  40042c:	d007      	beq.n	40043e <pmc_switch_mck_to_pllack+0x2a>
  40042e:	e010      	b.n	400452 <pmc_switch_mck_to_pllack+0x3e>
  400430:	f100 33ff 	add.w	r3, r0, #4294967295
  400434:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400436:	f010 0f08 	tst.w	r0, #8
  40043a:	d038      	beq.n	4004ae <pmc_switch_mck_to_pllack+0x9a>
  40043c:	e009      	b.n	400452 <pmc_switch_mck_to_pllack+0x3e>
  40043e:	f44f 6000 	mov.w	r0, #2048	; 0x800
  400442:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400446:	f2c4 020e 	movt	r2, #16398	; 0x400e
  40044a:	6e91      	ldr	r1, [r2, #104]	; 0x68
  40044c:	f011 0f08 	tst.w	r1, #8
  400450:	d0ee      	beq.n	400430 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400452:	f44f 6180 	mov.w	r1, #1024	; 0x400
  400456:	f2c4 010e 	movt	r1, #16398	; 0x400e
  40045a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40045c:	f022 0303 	bic.w	r3, r2, #3
  400460:	f043 0002 	orr.w	r0, r3, #2
  400464:	6308      	str	r0, [r1, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400466:	6e89      	ldr	r1, [r1, #104]	; 0x68
  400468:	f011 0f08 	tst.w	r1, #8
  40046c:	d009      	beq.n	400482 <pmc_switch_mck_to_pllack+0x6e>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  40046e:	f04f 0000 	mov.w	r0, #0
  400472:	4770      	bx	lr
  400474:	f103 33ff 	add.w	r3, r3, #4294967295
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400478:	6e91      	ldr	r1, [r2, #104]	; 0x68
  40047a:	f011 0f08 	tst.w	r1, #8
  40047e:	d013      	beq.n	4004a8 <pmc_switch_mck_to_pllack+0x94>
  400480:	e009      	b.n	400496 <pmc_switch_mck_to_pllack+0x82>
  400482:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400486:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40048a:	f2c4 020e 	movt	r2, #16398	; 0x400e
  40048e:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400490:	f010 0f08 	tst.w	r0, #8
  400494:	d0ee      	beq.n	400474 <pmc_switch_mck_to_pllack+0x60>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400496:	f04f 0000 	mov.w	r0, #0
  40049a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40049c:	f04f 0001 	mov.w	r0, #1
  4004a0:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4004a2:	f04f 0001 	mov.w	r0, #1
		}
	}

	return 0;
}
  4004a6:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4004a8:	3b01      	subs	r3, #1
  4004aa:	d1f0      	bne.n	40048e <pmc_switch_mck_to_pllack+0x7a>
  4004ac:	e7f9      	b.n	4004a2 <pmc_switch_mck_to_pllack+0x8e>
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4004ae:	1e58      	subs	r0, r3, #1
  4004b0:	d1cb      	bne.n	40044a <pmc_switch_mck_to_pllack+0x36>
  4004b2:	e7f3      	b.n	40049c <pmc_switch_mck_to_pllack+0x88>

004004b4 <pmc_disable_pllack>:
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
  4004b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4004b8:	f2c4 030e 	movt	r3, #16398	; 0x400e
  4004bc:	f04f 0200 	mov.w	r2, #0
  4004c0:	629a      	str	r2, [r3, #40]	; 0x28
  4004c2:	4770      	bx	lr

004004c4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4004c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4004c8:	f2c4 030e 	movt	r3, #16398	; 0x400e
  4004cc:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4004ce:	f000 0002 	and.w	r0, r0, #2
  4004d2:	4770      	bx	lr

004004d4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4004d4:	282f      	cmp	r0, #47	; 0x2f
  4004d6:	d819      	bhi.n	40050c <pmc_enable_periph_clk+0x38>
		return 1;
	}

	if (ul_id < 32) {
  4004d8:	281f      	cmp	r0, #31
  4004da:	d81a      	bhi.n	400512 <pmc_enable_periph_clk+0x3e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4004dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4004e0:	f2c4 030e 	movt	r3, #16398	; 0x400e
  4004e4:	699a      	ldr	r2, [r3, #24]
  4004e6:	f04f 0101 	mov.w	r1, #1
  4004ea:	fa01 f100 	lsl.w	r1, r1, r0
  4004ee:	400a      	ands	r2, r1
  4004f0:	4291      	cmp	r1, r2
  4004f2:	d011      	beq.n	400518 <pmc_enable_periph_clk+0x44>
			PMC->PMC_PCER0 = 1 << ul_id;
  4004f4:	f04f 0301 	mov.w	r3, #1
  4004f8:	fa03 f000 	lsl.w	r0, r3, r0
  4004fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400500:	f2c4 020e 	movt	r2, #16398	; 0x400e
  400504:	6110      	str	r0, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400506:	f04f 0000 	mov.w	r0, #0
  40050a:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40050c:	f04f 0001 	mov.w	r0, #1
  400510:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400512:	f04f 0000 	mov.w	r0, #0
  400516:	4770      	bx	lr
  400518:	f04f 0000 	mov.w	r0, #0
}
  40051c:	4770      	bx	lr
  40051e:	bf00      	nop

00400520 <twi_mk_addr>:
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400520:	460a      	mov	r2, r1
  400522:	b159      	cbz	r1, 40053c <twi_mk_addr+0x1c>
		return 0;

	val = addr[0];
  400524:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
  400526:	2901      	cmp	r1, #1
		val <<= 8;
		val |= addr[1];
  400528:	bfc4      	itt	gt
  40052a:	7841      	ldrbgt	r1, [r0, #1]
  40052c:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	}
	if (len > 2) {
  400530:	2a02      	cmp	r2, #2
  400532:	dd05      	ble.n	400540 <twi_mk_addr+0x20>
		val <<= 8;
		val |= addr[2];
  400534:	7880      	ldrb	r0, [r0, #2]
  400536:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
  40053a:	e001      	b.n	400540 <twi_mk_addr+0x20>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  40053c:	f04f 0300 	mov.w	r3, #0
	if (len > 2) {
		val <<= 8;
		val |= addr[2];
	}
	return val;
}
  400540:	4618      	mov	r0, r3
  400542:	4770      	bx	lr

00400544 <twi_enable_master_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400544:	f04f 0308 	mov.w	r3, #8
  400548:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  40054a:	f04f 0120 	mov.w	r1, #32
  40054e:	6001      	str	r1, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400550:	f04f 0204 	mov.w	r2, #4
  400554:	6002      	str	r2, [r0, #0]
  400556:	4770      	bx	lr

00400558 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400558:	f44f 53d4 	mov.w	r3, #6784	; 0x1a80
  40055c:	f2c0 0306 	movt	r3, #6
  400560:	4299      	cmp	r1, r3
  400562:	d845      	bhi.n	4005f0 <twi_set_speed+0x98>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400564:	ea4f 0141 	mov.w	r1, r1, lsl #1
  400568:	fbb2 f2f1 	udiv	r2, r2, r1
  40056c:	f1a2 0204 	sub.w	r2, r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400570:	2aff      	cmp	r2, #255	; 0xff
  400572:	d92e      	bls.n	4005d2 <twi_set_speed+0x7a>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  400574:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400578:	2aff      	cmp	r2, #255	; 0xff
  40057a:	d918      	bls.n	4005ae <twi_set_speed+0x56>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40057c:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400580:	2aff      	cmp	r2, #255	; 0xff
  400582:	d917      	bls.n	4005b4 <twi_set_speed+0x5c>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  400584:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400588:	2aff      	cmp	r2, #255	; 0xff
  40058a:	d916      	bls.n	4005ba <twi_set_speed+0x62>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40058c:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400590:	2aff      	cmp	r2, #255	; 0xff
  400592:	d915      	bls.n	4005c0 <twi_set_speed+0x68>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  400594:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400598:	2aff      	cmp	r2, #255	; 0xff
  40059a:	d914      	bls.n	4005c6 <twi_set_speed+0x6e>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40059c:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4005a0:	2aff      	cmp	r2, #255	; 0xff
  4005a2:	d913      	bls.n	4005cc <twi_set_speed+0x74>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  4005a4:	ea4f 0252 	mov.w	r2, r2, lsr #1
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  4005a8:	f04f 0307 	mov.w	r3, #7
  4005ac:	e013      	b.n	4005d6 <twi_set_speed+0x7e>
  4005ae:	f04f 0301 	mov.w	r3, #1
  4005b2:	e010      	b.n	4005d6 <twi_set_speed+0x7e>
  4005b4:	f04f 0302 	mov.w	r3, #2
  4005b8:	e00d      	b.n	4005d6 <twi_set_speed+0x7e>
  4005ba:	f04f 0303 	mov.w	r3, #3
  4005be:	e00a      	b.n	4005d6 <twi_set_speed+0x7e>
  4005c0:	f04f 0304 	mov.w	r3, #4
  4005c4:	e007      	b.n	4005d6 <twi_set_speed+0x7e>
  4005c6:	f04f 0305 	mov.w	r3, #5
  4005ca:	e004      	b.n	4005d6 <twi_set_speed+0x7e>
  4005cc:	f04f 0306 	mov.w	r3, #6
  4005d0:	e001      	b.n	4005d6 <twi_set_speed+0x7e>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  4005d2:	f04f 0300 	mov.w	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4005d6:	ea4f 6102 	mov.w	r1, r2, lsl #24
			TWI_CWGR_CKDIV(ckdiv);
  4005da:	ea4f 4303 	mov.w	r3, r3, lsl #16
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4005de:	ea43 4111 	orr.w	r1, r3, r1, lsr #16
  4005e2:	b2d2      	uxtb	r2, r2
  4005e4:	ea41 0302 	orr.w	r3, r1, r2
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  4005e8:	6103      	str	r3, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  4005ea:	f04f 0000 	mov.w	r0, #0
  4005ee:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  4005f0:	f04f 0001 	mov.w	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  4005f4:	4770      	bx	lr
  4005f6:	bf00      	nop

004005f8 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  4005f8:	b570      	push	{r4, r5, r6, lr}
  4005fa:	4605      	mov	r5, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4005fc:	68cc      	ldr	r4, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4005fe:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	
	/* Check argument */
	if (cnt == 0) {
  400600:	2c00      	cmp	r4, #0
  400602:	d047      	beq.n	400694 <twi_master_read+0x9c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  400604:	f04f 0300 	mov.w	r3, #0
  400608:	6043      	str	r3, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  40060a:	684a      	ldr	r2, [r1, #4]
  40060c:	ea4f 2002 	mov.w	r0, r2, lsl #8
  400610:	f400 7240 	and.w	r2, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  400614:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  400618:	7c08      	ldrb	r0, [r1, #16]
  40061a:	ea4f 4000 	mov.w	r0, r0, lsl #16
  40061e:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
  400622:	4302      	orrs	r2, r0
  400624:	606a      	str	r2, [r5, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400626:	60eb      	str	r3, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400628:	4608      	mov	r0, r1
  40062a:	6849      	ldr	r1, [r1, #4]
  40062c:	f240 5321 	movw	r3, #1313	; 0x521
  400630:	f2c0 0340 	movt	r3, #64	; 0x40
  400634:	4798      	blx	r3
  400636:	60e8      	str	r0, [r5, #12]

	/* Send a START condition */
	if (cnt == 1) {
  400638:	2c01      	cmp	r4, #1
  40063a:	d105      	bne.n	400648 <twi_master_read+0x50>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  40063c:	f04f 0003 	mov.w	r0, #3
  400640:	6028      	str	r0, [r5, #0]
		stop_sent = 1;
  400642:	f04f 0201 	mov.w	r2, #1
  400646:	e02e      	b.n	4006a6 <twi_master_read+0xae>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  400648:	f04f 0101 	mov.w	r1, #1
  40064c:	6029      	str	r1, [r5, #0]
		stop_sent = 0;
  40064e:	f04f 0200 	mov.w	r2, #0
  400652:	e028      	b.n	4006a6 <twi_master_read+0xae>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400654:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  400656:	f413 7f80 	tst.w	r3, #256	; 0x100
  40065a:	d004      	beq.n	400666 <twi_master_read+0x6e>
  40065c:	e01d      	b.n	40069a <twi_master_read+0xa2>
			return TWI_RECEIVE_NACK;
		}

		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  40065e:	f04f 0002 	mov.w	r0, #2
			stop_sent = 1;
  400662:	f04f 0101 	mov.w	r1, #1
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
		}

		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  400666:	2c01      	cmp	r4, #1
  400668:	d102      	bne.n	400670 <twi_master_read+0x78>
  40066a:	b90a      	cbnz	r2, 400670 <twi_master_read+0x78>
			p_twi->TWI_CR = TWI_CR_STOP;
  40066c:	6028      	str	r0, [r5, #0]
			stop_sent = 1;
  40066e:	460a      	mov	r2, r1
		}

		if (!(status & TWI_SR_RXRDY)) {
  400670:	f013 0f02 	tst.w	r3, #2
  400674:	d004      	beq.n	400680 <twi_master_read+0x88>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400676:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400678:	f806 3b01 	strb.w	r3, [r6], #1

		cnt--;
  40067c:	f104 34ff 	add.w	r4, r4, #4294967295
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  400680:	2c00      	cmp	r4, #0
  400682:	d1e7      	bne.n	400654 <twi_master_read+0x5c>
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400684:	6a2a      	ldr	r2, [r5, #32]
  400686:	f012 0f01 	tst.w	r2, #1
  40068a:	d0fb      	beq.n	400684 <twi_master_read+0x8c>
	}

	p_twi->TWI_SR;
  40068c:	6a2b      	ldr	r3, [r5, #32]

	return TWI_SUCCESS;
  40068e:	f04f 0000 	mov.w	r0, #0
  400692:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t *buffer = p_packet->buffer;
	uint8_t stop_sent = 0;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400694:	f04f 0001 	mov.w	r0, #1
  400698:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40069a:	f04f 0005 	mov.w	r0, #5
  40069e:	bd70      	pop	{r4, r5, r6, pc}
  4006a0:	f04f 0005 	mov.w	r0, #5
  4006a4:	bd70      	pop	{r4, r5, r6, pc}
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4006a6:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  4006a8:	f413 7f80 	tst.w	r3, #256	; 0x100
  4006ac:	d0d7      	beq.n	40065e <twi_master_read+0x66>
  4006ae:	e7f7      	b.n	4006a0 <twi_master_read+0xa8>

004006b0 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  4006b0:	b570      	push	{r4, r5, r6, lr}
  4006b2:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4006b4:	68cd      	ldr	r5, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4006b6:	688e      	ldr	r6, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  4006b8:	2d00      	cmp	r5, #0
  4006ba:	d03d      	beq.n	400738 <twi_master_write+0x88>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4006bc:	f04f 0300 	mov.w	r3, #0
  4006c0:	6043      	str	r3, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4006c2:	7c08      	ldrb	r0, [r1, #16]
  4006c4:	ea4f 4200 	mov.w	r2, r0, lsl #16
  4006c8:	f402 00fe 	and.w	r0, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4006cc:	684a      	ldr	r2, [r1, #4]
  4006ce:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4006d2:	f402 7240 	and.w	r2, r2, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4006d6:	4310      	orrs	r0, r2
  4006d8:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4006da:	60e3      	str	r3, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4006dc:	4608      	mov	r0, r1
  4006de:	6849      	ldr	r1, [r1, #4]
  4006e0:	f240 5321 	movw	r3, #1313	; 0x521
  4006e4:	f2c0 0340 	movt	r3, #64	; 0x40
  4006e8:	4798      	blx	r3
  4006ea:	60e0      	str	r0, [r4, #12]
  4006ec:	e00b      	b.n	400706 <twi_master_write+0x56>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4006ee:	6a22      	ldr	r2, [r4, #32]
		if (status & TWI_SR_NACK) {
  4006f0:	f412 7f80 	tst.w	r2, #256	; 0x100
  4006f4:	d123      	bne.n	40073e <twi_master_write+0x8e>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4006f6:	f012 0f04 	tst.w	r2, #4
  4006fa:	d0f8      	beq.n	4006ee <twi_master_write+0x3e>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4006fc:	f816 0b01 	ldrb.w	r0, [r6], #1
  400700:	6360      	str	r0, [r4, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  400702:	3d01      	subs	r5, #1
  400704:	d007      	beq.n	400716 <twi_master_write+0x66>
		status = p_twi->TWI_SR;
  400706:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  400708:	f411 7f80 	tst.w	r1, #256	; 0x100
  40070c:	d11a      	bne.n	400744 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  40070e:	f011 0f04 	tst.w	r1, #4
  400712:	d0ec      	beq.n	4006ee <twi_master_write+0x3e>
  400714:	e7f2      	b.n	4006fc <twi_master_write+0x4c>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  400716:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  400718:	f413 7f80 	tst.w	r3, #256	; 0x100
  40071c:	d115      	bne.n	40074a <twi_master_write+0x9a>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  40071e:	f013 0f04 	tst.w	r3, #4
  400722:	d0f8      	beq.n	400716 <twi_master_write+0x66>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  400724:	f04f 0102 	mov.w	r1, #2
  400728:	6021      	str	r1, [r4, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  40072a:	6a22      	ldr	r2, [r4, #32]
  40072c:	f012 0f01 	tst.w	r2, #1
  400730:	d0fb      	beq.n	40072a <twi_master_write+0x7a>
	}

	return TWI_SUCCESS;
  400732:	f04f 0000 	mov.w	r0, #0
  400736:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400738:	f04f 0001 	mov.w	r0, #1
  40073c:	bd70      	pop	{r4, r5, r6, pc}

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40073e:	f04f 0005 	mov.w	r0, #5
  400742:	bd70      	pop	{r4, r5, r6, pc}
  400744:	f04f 0005 	mov.w	r0, #5
  400748:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40074a:	f04f 0005 	mov.w	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  40074e:	bd70      	pop	{r4, r5, r6, pc}

00400750 <twi_reset>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  400750:	f04f 0380 	mov.w	r3, #128	; 0x80
  400754:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  400756:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400758:	4770      	bx	lr
  40075a:	bf00      	nop

0040075c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  40075c:	b538      	push	{r3, r4, r5, lr}
  40075e:	4604      	mov	r4, r0
  400760:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400762:	f04f 33ff 	mov.w	r3, #4294967295
  400766:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400768:	6a03      	ldr	r3, [r0, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  40076a:	f240 7151 	movw	r1, #1873	; 0x751
  40076e:	f2c0 0140 	movt	r1, #64	; 0x40
  400772:	4788      	blx	r1

	twi_enable_master_mode(p_twi);
  400774:	4620      	mov	r0, r4
  400776:	f240 5245 	movw	r2, #1349	; 0x545
  40077a:	f2c0 0240 	movt	r2, #64	; 0x40
  40077e:	4790      	blx	r2

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400780:	4620      	mov	r0, r4
  400782:	6869      	ldr	r1, [r5, #4]
  400784:	682a      	ldr	r2, [r5, #0]
  400786:	f240 5359 	movw	r3, #1369	; 0x559
  40078a:	f2c0 0340 	movt	r3, #64	; 0x40
  40078e:	4798      	blx	r3
  400790:	2801      	cmp	r0, #1
  400792:	bf14      	ite	ne
  400794:	2000      	movne	r0, #0
  400796:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  400798:	7a69      	ldrb	r1, [r5, #9]
  40079a:	2901      	cmp	r1, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  40079c:	bf04      	itt	eq
  40079e:	2140      	moveq	r1, #64	; 0x40
  4007a0:	6021      	streq	r1, [r4, #0]
	}

	return status;
}
  4007a2:	bd38      	pop	{r3, r4, r5, pc}

004007a4 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4007a4:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4007a6:	f04f 03ac 	mov.w	r3, #172	; 0xac
  4007aa:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4007ac:	680a      	ldr	r2, [r1, #0]
  4007ae:	684c      	ldr	r4, [r1, #4]
  4007b0:	fbb2 f3f4 	udiv	r3, r2, r4
  4007b4:	ea4f 1313 	mov.w	r3, r3, lsr #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4007b8:	f103 34ff 	add.w	r4, r3, #4294967295
  4007bc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4007c0:	4294      	cmp	r4, r2
  4007c2:	d80c      	bhi.n	4007de <uart_init+0x3a>
		return 1;

	p_uart->UART_BRGR = cd;
  4007c4:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4007c6:	6889      	ldr	r1, [r1, #8]
  4007c8:	6041      	str	r1, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4007ca:	f240 2302 	movw	r3, #514	; 0x202
  4007ce:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4007d2:	f04f 0250 	mov.w	r2, #80	; 0x50
  4007d6:	6002      	str	r2, [r0, #0]

	return 0;
  4007d8:	f04f 0000 	mov.w	r0, #0
  4007dc:	e001      	b.n	4007e2 <uart_init+0x3e>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  4007de:	f04f 0001 	mov.w	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  4007e2:	bc10      	pop	{r4}
  4007e4:	4770      	bx	lr
  4007e6:	bf00      	nop

004007e8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4007e8:	6943      	ldr	r3, [r0, #20]
  4007ea:	f013 0f02 	tst.w	r3, #2
  4007ee:	d003      	beq.n	4007f8 <uart_write+0x10>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4007f0:	61c1      	str	r1, [r0, #28]
	return 0;
  4007f2:	f04f 0000 	mov.w	r0, #0
  4007f6:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4007f8:	f04f 0001 	mov.w	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4007fc:	4770      	bx	lr
  4007fe:	bf00      	nop

00400800 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400800:	6943      	ldr	r3, [r0, #20]
  400802:	f013 0f01 	tst.w	r3, #1
  400806:	d004      	beq.n	400812 <uart_read+0x12>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400808:	6980      	ldr	r0, [r0, #24]
  40080a:	7008      	strb	r0, [r1, #0]
	return 0;
  40080c:	f04f 0000 	mov.w	r0, #0
  400810:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400812:	f04f 0001 	mov.w	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400816:	4770      	bx	lr

00400818 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400818:	6943      	ldr	r3, [r0, #20]
  40081a:	f013 0f02 	tst.w	r3, #2
  40081e:	d007      	beq.n	400830 <usart_write+0x18>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400820:	ea4f 51c1 	mov.w	r1, r1, lsl #23
  400824:	ea4f 52d1 	mov.w	r2, r1, lsr #23
  400828:	61c2      	str	r2, [r0, #28]
	return 0;
  40082a:	f04f 0000 	mov.w	r0, #0
  40082e:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400830:	f04f 0001 	mov.w	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400834:	4770      	bx	lr
  400836:	bf00      	nop

00400838 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400838:	6943      	ldr	r3, [r0, #20]
  40083a:	f013 0f01 	tst.w	r3, #1
  40083e:	d008      	beq.n	400852 <usart_read+0x1a>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400840:	6980      	ldr	r0, [r0, #24]
  400842:	ea4f 52c0 	mov.w	r2, r0, lsl #23
  400846:	ea4f 53d2 	mov.w	r3, r2, lsr #23
  40084a:	600b      	str	r3, [r1, #0]

	return 0;
  40084c:	f04f 0000 	mov.w	r0, #0
  400850:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400852:	f04f 0001 	mov.w	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  400856:	4770      	bx	lr

00400858 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400858:	e7fe      	b.n	400858 <Dummy_Handler>
  40085a:	bf00      	nop

0040085c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40085c:	b538      	push	{r3, r4, r5, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  40085e:	f240 0300 	movw	r3, #0
  400862:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400866:	f643 32c8 	movw	r2, #15304	; 0x3bc8
  40086a:	f2c0 0240 	movt	r2, #64	; 0x40
  40086e:	429a      	cmp	r2, r3
  400870:	d003      	beq.n	40087a <Reset_Handler+0x1e>
		for (; pDest < &_erelocate;) {
  400872:	4851      	ldr	r0, [pc, #324]	; (4009b8 <Reset_Handler+0x15c>)
  400874:	4951      	ldr	r1, [pc, #324]	; (4009bc <Reset_Handler+0x160>)
  400876:	4281      	cmp	r1, r0
  400878:	d304      	bcc.n	400884 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40087a:	4b51      	ldr	r3, [pc, #324]	; (4009c0 <Reset_Handler+0x164>)
  40087c:	4a51      	ldr	r2, [pc, #324]	; (4009c4 <Reset_Handler+0x168>)
  40087e:	429a      	cmp	r2, r3
  400880:	d325      	bcc.n	4008ce <Reset_Handler+0x72>
  400882:	e042      	b.n	40090a <Reset_Handler+0xae>

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
  400884:	4d50      	ldr	r5, [pc, #320]	; (4009c8 <Reset_Handler+0x16c>)
  400886:	4c51      	ldr	r4, [pc, #324]	; (4009cc <Reset_Handler+0x170>)
  400888:	1b63      	subs	r3, r4, r5
  40088a:	f023 0503 	bic.w	r5, r3, #3
  40088e:	f04f 0300 	mov.w	r3, #0
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
  400892:	f240 0200 	movw	r2, #0
  400896:	f2c2 0200 	movt	r2, #8192	; 0x2000
  40089a:	f643 31c8 	movw	r1, #15304	; 0x3bc8
  40089e:	f2c0 0140 	movt	r1, #64	; 0x40
  4008a2:	f105 0004 	add.w	r0, r5, #4
  4008a6:	f3c5 0480 	ubfx	r4, r5, #2, #1
  4008aa:	585d      	ldr	r5, [r3, r1]
  4008ac:	509d      	str	r5, [r3, r2]
  4008ae:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4008b2:	4283      	cmp	r3, r0
  4008b4:	d176      	bne.n	4009a4 <Reset_Handler+0x148>
  4008b6:	e7e0      	b.n	40087a <Reset_Handler+0x1e>
			*pDest++ = *pSrc++;
  4008b8:	585d      	ldr	r5, [r3, r1]
  4008ba:	509d      	str	r5, [r3, r2]
  4008bc:	f103 0304 	add.w	r3, r3, #4
  4008c0:	585c      	ldr	r4, [r3, r1]
  4008c2:	509c      	str	r4, [r3, r2]
  4008c4:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4008c8:	4283      	cmp	r3, r0
  4008ca:	d1f5      	bne.n	4008b8 <Reset_Handler+0x5c>
  4008cc:	e7d5      	b.n	40087a <Reset_Handler+0x1e>
  4008ce:	4d40      	ldr	r5, [pc, #256]	; (4009d0 <Reset_Handler+0x174>)

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
  4008d0:	4940      	ldr	r1, [pc, #256]	; (4009d4 <Reset_Handler+0x178>)
  4008d2:	1b48      	subs	r0, r1, r5
  4008d4:	f020 0403 	bic.w	r4, r0, #3
  4008d8:	f640 03d8 	movw	r3, #2264	; 0x8d8
  4008dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4008e0:	18e2      	adds	r2, r4, r3
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  4008e2:	f04f 0100 	mov.w	r1, #0
  4008e6:	1b50      	subs	r0, r2, r5
  4008e8:	f1a0 0004 	sub.w	r0, r0, #4
  4008ec:	f3c0 0480 	ubfx	r4, r0, #2, #1
  4008f0:	f845 1f04 	str.w	r1, [r5, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4008f4:	4295      	cmp	r5, r2
  4008f6:	d14e      	bne.n	400996 <Reset_Handler+0x13a>
  4008f8:	e007      	b.n	40090a <Reset_Handler+0xae>
  4008fa:	f105 0304 	add.w	r3, r5, #4
		*pDest++ = 0;
  4008fe:	6069      	str	r1, [r5, #4]
  400900:	f105 0508 	add.w	r5, r5, #8
  400904:	6059      	str	r1, [r3, #4]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400906:	4295      	cmp	r5, r2
  400908:	d1f7      	bne.n	4008fa <Reset_Handler+0x9e>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40090a:	f240 0500 	movw	r5, #0
  40090e:	f2c0 0540 	movt	r5, #64	; 0x40
  400912:	f025 027f 	bic.w	r2, r5, #127	; 0x7f
  400916:	f44f 416d 	mov.w	r1, #60672	; 0xed00
  40091a:	f2ce 0100 	movt	r1, #57344	; 0xe000
  40091e:	608a      	str	r2, [r1, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400920:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  400924:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400926:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  40092a:	f240 030c 	movw	r3, #12
  40092e:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400932:	f04f 0000 	mov.w	r0, #0
  400936:	7018      	strb	r0, [r3, #0]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400938:	f64e 5288 	movw	r2, #60808	; 0xed88
  40093c:	f2ce 0200 	movt	r2, #57344	; 0xe000
  400940:	6811      	ldr	r1, [r2, #0]
  400942:	f441 0370 	orr.w	r3, r1, #15728640	; 0xf00000
  400946:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400948:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40094c:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400950:	b94c      	cbnz	r4, 400966 <Reset_Handler+0x10a>
		cpu_irq_enable();
  400952:	f240 040c 	movw	r4, #12
  400956:	f2c2 0400 	movt	r4, #8192	; 0x2000
  40095a:	f04f 0001 	mov.w	r0, #1
  40095e:	7020      	strb	r0, [r4, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400960:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  400964:	b662      	cpsie	i

#if __FPU_USED
	fpu_enable();
#endif

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  400966:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
  40096a:	f5b5 3fc0 	cmp.w	r5, #98304	; 0x18000
  40096e:	d207      	bcs.n	400980 <Reset_Handler+0x124>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  400970:	f44f 416d 	mov.w	r1, #60672	; 0xed00
  400974:	f2ce 0100 	movt	r1, #57344	; 0xe000
  400978:	688a      	ldr	r2, [r1, #8]
  40097a:	f042 5300 	orr.w	r3, r2, #536870912	; 0x20000000
  40097e:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  400980:	f241 74fd 	movw	r4, #6141	; 0x17fd
  400984:	f2c0 0440 	movt	r4, #64	; 0x40
  400988:	47a0      	blx	r4

	/* Branch to main function */
	main();
  40098a:	f640 6001 	movw	r0, #3585	; 0xe01
  40098e:	f2c0 0040 	movt	r0, #64	; 0x40
  400992:	4780      	blx	r0
  400994:	e7fe      	b.n	400994 <Reset_Handler+0x138>
  400996:	2c00      	cmp	r4, #0
  400998:	d0af      	beq.n	4008fa <Reset_Handler+0x9e>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  40099a:	f845 1f04 	str.w	r1, [r5, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40099e:	4295      	cmp	r5, r2
  4009a0:	d1ab      	bne.n	4008fa <Reset_Handler+0x9e>
  4009a2:	e7b2      	b.n	40090a <Reset_Handler+0xae>
  4009a4:	2c00      	cmp	r4, #0
  4009a6:	d087      	beq.n	4008b8 <Reset_Handler+0x5c>
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
  4009a8:	585c      	ldr	r4, [r3, r1]
  4009aa:	509c      	str	r4, [r3, r2]
  4009ac:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4009b0:	4283      	cmp	r3, r0
  4009b2:	d181      	bne.n	4008b8 <Reset_Handler+0x5c>
  4009b4:	e761      	b.n	40087a <Reset_Handler+0x1e>
  4009b6:	bf00      	nop
  4009b8:	200008d8 	.word	0x200008d8
  4009bc:	20000000 	.word	0x20000000
  4009c0:	20000968 	.word	0x20000968
  4009c4:	200008d8 	.word	0x200008d8
  4009c8:	20000004 	.word	0x20000004
  4009cc:	200008db 	.word	0x200008db
  4009d0:	200008d4 	.word	0x200008d4
  4009d4:	20000963 	.word	0x20000963

004009d8 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4009d8:	f44f 6320 	mov.w	r3, #2560	; 0xa00
  4009dc:	f2c4 030e 	movt	r3, #16398	; 0x400e
  4009e0:	f44f 7200 	mov.w	r2, #512	; 0x200
  4009e4:	f2c0 4200 	movt	r2, #1024	; 0x400
  4009e8:	601a      	str	r2, [r3, #0]
#if defined(ID_EFC1)
	EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
#endif

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
  4009ea:	f44f 6080 	mov.w	r0, #1024	; 0x400
  4009ee:	f2c4 000e 	movt	r0, #16398	; 0x400e
  4009f2:	f643 7101 	movw	r1, #16129	; 0x3f01
  4009f6:	f2c0 51dc 	movt	r1, #1500	; 0x5dc
  4009fa:	6281      	str	r1, [r0, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
  4009fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400a00:	f2c4 020e 	movt	r2, #16398	; 0x400e
  400a04:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400a06:	f013 0f02 	tst.w	r3, #2
  400a0a:	d0fb      	beq.n	400a04 <SystemInit+0x2c>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
  400a0c:	f44f 6080 	mov.w	r0, #1024	; 0x400
  400a10:	f2c4 000e 	movt	r0, #16398	; 0x400e
  400a14:	f04f 0102 	mov.w	r1, #2
  400a18:	6301      	str	r1, [r0, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
  400a1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400a1e:	f2c4 020e 	movt	r2, #16398	; 0x400e
  400a22:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400a24:	f013 0f08 	tst.w	r3, #8
  400a28:	d0fb      	beq.n	400a22 <SystemInit+0x4a>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
  400a2a:	f44f 40d8 	mov.w	r0, #27648	; 0x6c00
  400a2e:	f2c0 20dc 	movt	r0, #732	; 0x2dc
  400a32:	f240 0110 	movw	r1, #16
  400a36:	f2c2 0100 	movt	r1, #8192	; 0x2000
  400a3a:	6008      	str	r0, [r1, #0]
  400a3c:	4770      	bx	lr
  400a3e:	bf00      	nop

00400a40 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  400a40:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400a44:	f2c4 030e 	movt	r3, #16398	; 0x400e
  400a48:	6b18      	ldr	r0, [r3, #48]	; 0x30
  400a4a:	f000 0103 	and.w	r1, r0, #3
  400a4e:	2901      	cmp	r1, #1
  400a50:	d015      	beq.n	400a7e <SystemCoreClockUpdate+0x3e>
  400a52:	b111      	cbz	r1, 400a5a <SystemCoreClockUpdate+0x1a>
  400a54:	2902      	cmp	r1, #2
  400a56:	d16d      	bne.n	400b34 <SystemCoreClockUpdate+0xf4>
  400a58:	e04c      	b.n	400af4 <SystemCoreClockUpdate+0xb4>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  400a5a:	f241 4110 	movw	r1, #5136	; 0x1410
  400a5e:	f2c4 010e 	movt	r1, #16398	; 0x400e
  400a62:	694b      	ldr	r3, [r1, #20]
  400a64:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400a68:	f240 0010 	movw	r0, #16
  400a6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400a70:	bf14      	ite	ne
  400a72:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400a76:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400a7a:	6002      	str	r2, [r0, #0]
  400a7c:	e05a      	b.n	400b34 <SystemCoreClockUpdate+0xf4>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  400a7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400a82:	f2c4 020e 	movt	r2, #16398	; 0x400e
  400a86:	6a11      	ldr	r1, [r2, #32]
  400a88:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
  400a8c:	d009      	beq.n	400aa2 <SystemCoreClockUpdate+0x62>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400a8e:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
  400a92:	f2c0 00b7 	movt	r0, #183	; 0xb7
  400a96:	f240 0210 	movw	r2, #16
  400a9a:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400a9e:	6010      	str	r0, [r2, #0]
  400aa0:	e048      	b.n	400b34 <SystemCoreClockUpdate+0xf4>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400aa2:	f44f 5390 	mov.w	r3, #4608	; 0x1200
  400aa6:	f2c0 037a 	movt	r3, #122	; 0x7a
  400aaa:	f240 0010 	movw	r0, #16
  400aae:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400ab2:	6003      	str	r3, [r0, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  400ab4:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400ab8:	f2c4 020e 	movt	r2, #16398	; 0x400e
  400abc:	6a11      	ldr	r1, [r2, #32]
  400abe:	f001 0370 	and.w	r3, r1, #112	; 0x70
  400ac2:	2b10      	cmp	r3, #16
  400ac4:	d002      	beq.n	400acc <SystemCoreClockUpdate+0x8c>
  400ac6:	2b20      	cmp	r3, #32
  400ac8:	d134      	bne.n	400b34 <SystemCoreClockUpdate+0xf4>
  400aca:	e009      	b.n	400ae0 <SystemCoreClockUpdate+0xa0>
			case CKGR_MOR_MOSCRCF_8_MHz:
				break;
			case CKGR_MOR_MOSCRCF_16_MHz:
				SystemCoreClock *= 2U;
  400acc:	f44f 5110 	mov.w	r1, #9216	; 0x2400
  400ad0:	f2c0 01f4 	movt	r1, #244	; 0xf4
  400ad4:	f240 0310 	movw	r3, #16
  400ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400adc:	6019      	str	r1, [r3, #0]
				break;
  400ade:	e029      	b.n	400b34 <SystemCoreClockUpdate+0xf4>
			case CKGR_MOR_MOSCRCF_24_MHz:
				SystemCoreClock *= 3U;
  400ae0:	f44f 5058 	mov.w	r0, #13824	; 0x3600
  400ae4:	f2c0 106e 	movt	r0, #366	; 0x16e
  400ae8:	f240 0210 	movw	r2, #16
  400aec:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400af0:	6010      	str	r0, [r2, #0]
				break;
  400af2:	e01f      	b.n	400b34 <SystemCoreClockUpdate+0xf4>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400af4:	f240 0310 	movw	r3, #16
  400af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400afc:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  400b00:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
  400b02:	f44f 6080 	mov.w	r0, #1024	; 0x400
  400b06:	f2c4 000e 	movt	r0, #16398	; 0x400e
  400b0a:	6b01      	ldr	r1, [r0, #48]	; 0x30
  400b0c:	f001 0303 	and.w	r3, r1, #3
  400b10:	2b02      	cmp	r3, #2
  400b12:	d10f      	bne.n	400b34 <SystemCoreClockUpdate+0xf4>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  400b14:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400b18:	f2c4 020e 	movt	r2, #16398	; 0x400e
  400b1c:	6a90      	ldr	r0, [r2, #40]	; 0x28
  400b1e:	f3c0 410b 	ubfx	r1, r0, #16, #12
  400b22:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400b26:	fb01 3003 	mla	r0, r1, r3, r3
  400b2a:	f240 0210 	movw	r2, #16
  400b2e:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400b32:	6010      	str	r0, [r2, #0]
		break;
	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  400b34:	f44f 6180 	mov.w	r1, #1024	; 0x400
  400b38:	f2c4 010e 	movt	r1, #16398	; 0x400e
  400b3c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400b3e:	f003 0070 	and.w	r0, r3, #112	; 0x70
  400b42:	2870      	cmp	r0, #112	; 0x70
  400b44:	d10e      	bne.n	400b64 <SystemCoreClockUpdate+0x124>
		SystemCoreClock /= 3U;
  400b46:	f240 0310 	movw	r3, #16
  400b4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400b4e:	6819      	ldr	r1, [r3, #0]
  400b50:	f64a 20ab 	movw	r0, #43691	; 0xaaab
  400b54:	f6ca 20aa 	movt	r0, #43690	; 0xaaaa
  400b58:	fba0 0201 	umull	r0, r2, r0, r1
  400b5c:	ea4f 0152 	mov.w	r1, r2, lsr #1
  400b60:	6019      	str	r1, [r3, #0]
  400b62:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400b64:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400b68:	f2c4 020e 	movt	r2, #16398	; 0x400e
  400b6c:	6b11      	ldr	r1, [r2, #48]	; 0x30
  400b6e:	f240 0310 	movw	r3, #16
  400b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400b76:	f3c1 1002 	ubfx	r0, r1, #4, #3
  400b7a:	681a      	ldr	r2, [r3, #0]
  400b7c:	fa22 f200 	lsr.w	r2, r2, r0
  400b80:	601a      	str	r2, [r3, #0]
  400b82:	4770      	bx	lr

00400b84 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
  400b84:	f64b 431f 	movw	r3, #48159	; 0xbc1f
  400b88:	f2c0 03be 	movt	r3, #190	; 0xbe
  400b8c:	4298      	cmp	r0, r3
  400b8e:	d807      	bhi.n	400ba0 <system_init_flash+0x1c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400b90:	f44f 6320 	mov.w	r3, #2560	; 0xa00
  400b94:	f2c4 030e 	movt	r3, #16398	; 0x400e
  400b98:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
  400b9c:	6018      	str	r0, [r3, #0]
  400b9e:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
  400ba0:	f647 013f 	movw	r1, #30783	; 0x783f
  400ba4:	f2c0 117d 	movt	r1, #381	; 0x17d
  400ba8:	4288      	cmp	r0, r1
  400baa:	d809      	bhi.n	400bc0 <system_init_flash+0x3c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400bac:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  400bb0:	f2c4 010e 	movt	r1, #16398	; 0x400e
  400bb4:	f44f 7280 	mov.w	r2, #256	; 0x100
  400bb8:	f2c0 4200 	movt	r2, #1024	; 0x400
  400bbc:	600a      	str	r2, [r1, #0]
  400bbe:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
  400bc0:	f24d 537f 	movw	r3, #54655	; 0xd57f
  400bc4:	f2c0 2343 	movt	r3, #579	; 0x243
  400bc8:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400bca:	f44f 6020 	mov.w	r0, #2560	; 0xa00
  400bce:	f2c4 000e 	movt	r0, #16398	; 0x400e
  400bd2:	bf94      	ite	ls
  400bd4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400bd8:	f44f 7240 	movhi.w	r2, #768	; 0x300
  400bdc:	f2c0 4200 	movt	r2, #1024	; 0x400
  400be0:	6002      	str	r2, [r0, #0]
  400be2:	4770      	bx	lr

00400be4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400be4:	f640 03f4 	movw	r3, #2292	; 0x8f4
  400be8:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400bec:	6819      	ldr	r1, [r3, #0]
  400bee:	b941      	cbnz	r1, 400c02 <_sbrk+0x1e>
		heap = (unsigned char *)&_end;
  400bf0:	f640 03f4 	movw	r3, #2292	; 0x8f4
  400bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400bf8:	f643 1268 	movw	r2, #14696	; 0x3968
  400bfc:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400c00:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400c02:	f640 01f4 	movw	r1, #2292	; 0x8f4
  400c06:	f2c2 0100 	movt	r1, #8192	; 0x2000
  400c0a:	680b      	ldr	r3, [r1, #0]

	if (((int)prev_heap + incr) > ramend) {
  400c0c:	1818      	adds	r0, r3, r0
  400c0e:	f647 72fc 	movw	r2, #32764	; 0x7ffc
  400c12:	f2c2 0201 	movt	r2, #8193	; 0x2001
  400c16:	4282      	cmp	r2, r0
  400c18:	db06      	blt.n	400c28 <_sbrk+0x44>
		return (caddr_t) -1;	
	}

	heap += incr;
  400c1a:	4601      	mov	r1, r0
  400c1c:	f640 00f4 	movw	r0, #2292	; 0x8f4
  400c20:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400c24:	6001      	str	r1, [r0, #0]

	return (caddr_t) prev_heap;
  400c26:	e001      	b.n	400c2c <_sbrk+0x48>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400c28:	f04f 33ff 	mov.w	r3, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400c2c:	4618      	mov	r0, r3
  400c2e:	4770      	bx	lr

00400c30 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400c30:	f04f 30ff 	mov.w	r0, #4294967295
  400c34:	4770      	bx	lr
  400c36:	bf00      	nop

00400c38 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400c38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400c3c:	604b      	str	r3, [r1, #4]

	return 0;
}
  400c3e:	f04f 0000 	mov.w	r0, #0
  400c42:	4770      	bx	lr

00400c44 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400c44:	f04f 0001 	mov.w	r0, #1
  400c48:	4770      	bx	lr
  400c4a:	bf00      	nop

00400c4c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400c4c:	f04f 0000 	mov.w	r0, #0
  400c50:	4770      	bx	lr
  400c52:	bf00      	nop

00400c54 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400c54:	b570      	push	{r4, r5, r6, lr}
  400c56:	b082      	sub	sp, #8
  400c58:	460c      	mov	r4, r1
	uint32_t val = 0;
  400c5a:	f04f 0300 	mov.w	r3, #0
  400c5e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400c60:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400c64:	f2c4 010e 	movt	r1, #16398	; 0x400e
  400c68:	4288      	cmp	r0, r1
  400c6a:	d10d      	bne.n	400c88 <usart_serial_getchar+0x34>
		while (uart_read((Uart*)p_usart, data));
  400c6c:	f44f 65c0 	mov.w	r5, #1536	; 0x600
  400c70:	f2c4 050e 	movt	r5, #16398	; 0x400e
  400c74:	f640 0601 	movw	r6, #2049	; 0x801
  400c78:	f2c0 0640 	movt	r6, #64	; 0x40
  400c7c:	4628      	mov	r0, r5
  400c7e:	4621      	mov	r1, r4
  400c80:	47b0      	blx	r6
  400c82:	2800      	cmp	r0, #0
  400c84:	d1fa      	bne.n	400c7c <usart_serial_getchar+0x28>
  400c86:	e028      	b.n	400cda <usart_serial_getchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400c88:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400c8c:	f2c4 020e 	movt	r2, #16398	; 0x400e
  400c90:	4290      	cmp	r0, r2
  400c92:	d10d      	bne.n	400cb0 <usart_serial_getchar+0x5c>
		while (uart_read((Uart*)p_usart, data));
  400c94:	f44f 6500 	mov.w	r5, #2048	; 0x800
  400c98:	f2c4 050e 	movt	r5, #16398	; 0x400e
  400c9c:	f640 0601 	movw	r6, #2049	; 0x801
  400ca0:	f2c0 0640 	movt	r6, #64	; 0x40
  400ca4:	4628      	mov	r0, r5
  400ca6:	4621      	mov	r1, r4
  400ca8:	47b0      	blx	r6
  400caa:	2800      	cmp	r0, #0
  400cac:	d1fa      	bne.n	400ca4 <usart_serial_getchar+0x50>
  400cae:	e014      	b.n	400cda <usart_serial_getchar+0x86>
# endif
#endif /* ifdef UART */


#ifdef USART
	if (USART == p_usart) {
  400cb0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  400cb4:	f2c4 0302 	movt	r3, #16386	; 0x4002
  400cb8:	4298      	cmp	r0, r3
  400cba:	d10e      	bne.n	400cda <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  400cbc:	f44f 4580 	mov.w	r5, #16384	; 0x4000
  400cc0:	f2c4 0502 	movt	r5, #16386	; 0x4002
  400cc4:	f640 0639 	movw	r6, #2105	; 0x839
  400cc8:	f2c0 0640 	movt	r6, #64	; 0x40
  400ccc:	4628      	mov	r0, r5
  400cce:	a901      	add	r1, sp, #4
  400cd0:	47b0      	blx	r6
  400cd2:	2800      	cmp	r0, #0
  400cd4:	d1fa      	bne.n	400ccc <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  400cd6:	9801      	ldr	r0, [sp, #4]
  400cd8:	7020      	strb	r0, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400cda:	b002      	add	sp, #8
  400cdc:	bd70      	pop	{r4, r5, r6, pc}
  400cde:	bf00      	nop

00400ce0 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400ce0:	b570      	push	{r4, r5, r6, lr}
  400ce2:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400ce4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
  400ce8:	f2c4 030e 	movt	r3, #16398	; 0x400e
  400cec:	4298      	cmp	r0, r3
  400cee:	d10f      	bne.n	400d10 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  400cf0:	f44f 65c0 	mov.w	r5, #1536	; 0x600
  400cf4:	f2c4 050e 	movt	r5, #16398	; 0x400e
  400cf8:	f240 76e9 	movw	r6, #2025	; 0x7e9
  400cfc:	f2c0 0640 	movt	r6, #64	; 0x40
  400d00:	4628      	mov	r0, r5
  400d02:	4621      	mov	r1, r4
  400d04:	47b0      	blx	r6
  400d06:	2800      	cmp	r0, #0
  400d08:	d1fa      	bne.n	400d00 <usart_serial_putchar+0x20>
		return 1;
  400d0a:	f04f 0001 	mov.w	r0, #1
  400d0e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400d10:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400d14:	f2c4 010e 	movt	r1, #16398	; 0x400e
  400d18:	4288      	cmp	r0, r1
  400d1a:	d10f      	bne.n	400d3c <usart_serial_putchar+0x5c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400d1c:	f44f 6500 	mov.w	r5, #2048	; 0x800
  400d20:	f2c4 050e 	movt	r5, #16398	; 0x400e
  400d24:	f240 76e9 	movw	r6, #2025	; 0x7e9
  400d28:	f2c0 0640 	movt	r6, #64	; 0x40
  400d2c:	4628      	mov	r0, r5
  400d2e:	4621      	mov	r1, r4
  400d30:	47b0      	blx	r6
  400d32:	2800      	cmp	r0, #0
  400d34:	d1fa      	bne.n	400d2c <usart_serial_putchar+0x4c>
		return 1;
  400d36:	f04f 0001 	mov.w	r0, #1
  400d3a:	bd70      	pop	{r4, r5, r6, pc}
# endif
#endif /* ifdef UART */


#ifdef USART
	if (USART == p_usart) {
  400d3c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400d40:	f2c4 0202 	movt	r2, #16386	; 0x4002
  400d44:	4290      	cmp	r0, r2
  400d46:	d10f      	bne.n	400d68 <usart_serial_putchar+0x88>
		while (usart_write(p_usart, c)!=0);
  400d48:	f44f 4580 	mov.w	r5, #16384	; 0x4000
  400d4c:	f2c4 0502 	movt	r5, #16386	; 0x4002
  400d50:	f640 0619 	movw	r6, #2073	; 0x819
  400d54:	f2c0 0640 	movt	r6, #64	; 0x40
  400d58:	4628      	mov	r0, r5
  400d5a:	4621      	mov	r1, r4
  400d5c:	47b0      	blx	r6
  400d5e:	2800      	cmp	r0, #0
  400d60:	d1fa      	bne.n	400d58 <usart_serial_putchar+0x78>
		return 1;
  400d62:	f04f 0001 	mov.w	r0, #1
  400d66:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400d68:	f04f 0000 	mov.w	r0, #0
}
  400d6c:	bd70      	pop	{r4, r5, r6, pc}
  400d6e:	bf00      	nop

00400d70 <io_led_pisca>:
int io_led_pisca(uint32_t tempo);
//extern void test_buton(void);

int io_led_pisca(uint32_t tempo)    // funo que retorna uma variavel( int)  e tem 1 argumento nesse caso tempo que  uma variavel uint32_t

{
  400d70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400d74:	4682      	mov	sl, r0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400d76:	f44f 6760 	mov.w	r7, #3584	; 0xe00
  400d7a:	f2c4 070e 	movt	r7, #16398	; 0x400e
  400d7e:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
  400d82:	f8c7 b030 	str.w	fp, [r7, #48]	; 0x30
	ioport_set_pin_level(LED_NSEE, true);
	delay_ms(tempo);
  400d86:	f44f 4600 	mov.w	r6, #32768	; 0x8000
  400d8a:	f2c0 26dc 	movt	r6, #732	; 0x2dc
  400d8e:	f243 64af 	movw	r4, #13999	; 0x36af
  400d92:	f04f 0500 	mov.w	r5, #0
  400d96:	f241 1969 	movw	r9, #4457	; 0x1169
  400d9a:	f2c0 0940 	movt	r9, #64	; 0x40
  400d9e:	4620      	mov	r0, r4
  400da0:	4629      	mov	r1, r5
  400da2:	fbe6 010a 	umlal	r0, r1, r6, sl
  400da6:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400daa:	f04f 0300 	mov.w	r3, #0
  400dae:	47c8      	blx	r9
  400db0:	f240 0801 	movw	r8, #1
  400db4:	f2c2 0800 	movt	r8, #8192	; 0x2000
  400db8:	47c0      	blx	r8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400dba:	f8c7 b034 	str.w	fp, [r7, #52]	; 0x34
	ioport_set_pin_level(LED_NSEE, false);
	delay_ms(tempo / 5);
  400dbe:	f64c 43cd 	movw	r3, #52429	; 0xcccd
  400dc2:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
  400dc6:	fba3 200a 	umull	r2, r0, r3, sl
  400dca:	ea4f 0290 	mov.w	r2, r0, lsr #2
  400dce:	4620      	mov	r0, r4
  400dd0:	4629      	mov	r1, r5
  400dd2:	fbe6 0102 	umlal	r0, r1, r6, r2
  400dd6:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400dda:	f04f 0300 	mov.w	r3, #0
  400dde:	47c8      	blx	r9
  400de0:	47c0      	blx	r8
	
	return 0;  // RETURN 0 (SINAL OK, SE FOSSE 1 SINAL DE ERRO( definies de projeto))
}
  400de2:	f04f 0000 	mov.w	r0, #0
  400de6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400dea:	bf00      	nop

00400dec <SysTick_Handler>:
/** Global timestamp in milliseconds since start of application - TWO WIRE */
volatile uint32_t g_ul_ms_ticks = 0;

void SysTick_Handler(void)
{
	g_ul_ms_ticks++;
  400dec:	f640 03f8 	movw	r3, #2296	; 0x8f8
  400df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400df4:	681a      	ldr	r2, [r3, #0]
  400df6:	f102 0201 	add.w	r2, r2, #1
  400dfa:	601a      	str	r2, [r3, #0]
  400dfc:	4770      	bx	lr
  400dfe:	bf00      	nop

00400e00 <main>:


/*********** PROGRAMA PRINCIPAL **********/

int main(void)
{
  400e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400e04:	b095      	sub	sp, #84	; 0x54
    SystemInit();
  400e06:	f640 13d9 	movw	r3, #2521	; 0x9d9
  400e0a:	f2c0 0340 	movt	r3, #64	; 0x40
  400e0e:	4798      	blx	r3
	sysclk_init();
  400e10:	f240 10ad 	movw	r0, #429	; 0x1ad
  400e14:	f2c0 0040 	movt	r0, #64	; 0x40
  400e18:	4780      	blx	r0
	board_init();
  400e1a:	f240 3141 	movw	r1, #833	; 0x341
  400e1e:	f2c0 0140 	movt	r1, #64	; 0x40
  400e22:	4788      	blx	r1
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400e24:	f44f 6460 	mov.w	r4, #3584	; 0xe00
  400e28:	f2c4 040e 	movt	r4, #16398	; 0x400e
  400e2c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400e30:	6022      	str	r2, [r4, #0]
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400e32:	6122      	str	r2, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e34:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400e38:	6322      	str	r2, [r4, #48]	; 0x30
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400e3a:	f04f 0504 	mov.w	r5, #4
  400e3e:	6025      	str	r5, [r4, #0]
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400e40:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e42:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400e46:	f44f 7600 	mov.w	r6, #512	; 0x200
  400e4a:	6166      	str	r6, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e4c:	f8c4 60a0 	str.w	r6, [r4, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400e50:	f44f 6780 	mov.w	r7, #1024	; 0x400
  400e54:	6127      	str	r7, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e56:	f8c4 70a0 	str.w	r7, [r4, #160]	; 0xa0
  400e5a:	f04f 0008 	mov.w	r0, #8
  400e5e:	f240 45d5 	movw	r5, #1237	; 0x4d5
  400e62:	f2c0 0540 	movt	r5, #64	; 0x40
  400e66:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400e68:	f44f 64c0 	mov.w	r4, #1536	; 0x600
  400e6c:	f2c4 040e 	movt	r4, #16398	; 0x400e
  400e70:	f640 1360 	movw	r3, #2400	; 0x960
  400e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400e78:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400e7a:	f640 105c 	movw	r0, #2396	; 0x95c
  400e7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400e82:	f640 41e1 	movw	r1, #3297	; 0xce1
  400e86:	f2c0 0140 	movt	r1, #64	; 0x40
  400e8a:	6001      	str	r1, [r0, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400e8c:	f640 1658 	movw	r6, #2392	; 0x958
  400e90:	f2c2 0600 	movt	r6, #8192	; 0x2000
  400e94:	f640 4255 	movw	r2, #3157	; 0xc55
  400e98:	f2c0 0240 	movt	r2, #64	; 0x40
  400e9c:	6032      	str	r2, [r6, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if (!SAM4L)
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400e9e:	f44f 4700 	mov.w	r7, #32768	; 0x8000
  400ea2:	f2c0 27dc 	movt	r7, #732	; 0x2dc
  400ea6:	9703      	str	r7, [sp, #12]
	uart_settings.ul_baudrate = opt->baudrate;
  400ea8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400eac:	9304      	str	r3, [sp, #16]
	uart_settings.ul_mode = opt->paritytype;
  400eae:	f44f 6000 	mov.w	r0, #2048	; 0x800
  400eb2:	9005      	str	r0, [sp, #20]
  400eb4:	f04f 0008 	mov.w	r0, #8
  400eb8:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400eba:	4620      	mov	r0, r4
  400ebc:	a903      	add	r1, sp, #12
  400ebe:	f240 75a5 	movw	r5, #1957	; 0x7a5
  400ec2:	f2c0 0540 	movt	r5, #64	; 0x40
  400ec6:	47a8      	blx	r5
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400ec8:	f240 0618 	movw	r6, #24
  400ecc:	f2c2 0600 	movt	r6, #8192	; 0x2000
  400ed0:	6834      	ldr	r4, [r6, #0]
  400ed2:	68a0      	ldr	r0, [r4, #8]
  400ed4:	f04f 0100 	mov.w	r1, #0
  400ed8:	f641 0799 	movw	r7, #6297	; 0x1899
  400edc:	f2c0 0740 	movt	r7, #64	; 0x40
  400ee0:	47b8      	blx	r7
	setbuf(stdin, NULL);
  400ee2:	6831      	ldr	r1, [r6, #0]
  400ee4:	6848      	ldr	r0, [r1, #4]
  400ee6:	f04f 0100 	mov.w	r1, #0
  400eea:	47b8      	blx	r7
	
	
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(UART0, &uart_serial_options);	
	
	printf(FRASE_DE_LOG "\n\r");
  400eec:	f643 00f0 	movw	r0, #14576	; 0x38f0
  400ef0:	f2c0 0040 	movt	r0, #64	; 0x40
  400ef4:	f641 0249 	movw	r2, #6217	; 0x1849
  400ef8:	f2c0 0240 	movt	r2, #64	; 0x40
  400efc:	4790      	blx	r2
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400efe:	f44f 6960 	mov.w	r9, #3584	; 0xe00
  400f02:	f2c4 090e 	movt	r9, #16398	; 0x400e
		while (1)
			{		
				teste_botao = ioport_get_pin_level(BOTAO_NSEE);
				if (teste_botao == 1){	
					
					io_led_pisca(tempo);
  400f06:	f640 5371 	movw	r3, #3441	; 0xd71
  400f0a:	f2c0 0340 	movt	r3, #64	; 0x40
  400f0e:	9301      	str	r3, [sp, #4]
				}
				else
				{
					
					printf (STRING_HEADER "\n\r");
  400f10:	f643 1b54 	movw	fp, #14676	; 0x3954
  400f14:	f2c0 0b40 	movt	fp, #64	; 0x40
					// Match
					printf("\nData comparison:\tMatched!\n\r");
					printf("*****************************\n\r");
					printf(STRING_JUMP_LINE);
					
					delay_ms(2000);
  400f18:	f24a 4a93 	movw	sl, #42131	; 0xa493
  400f1c:	f2c0 0a68 	movt	sl, #104	; 0x68
  400f20:	f8d9 003c 	ldr.w	r0, [r9, #60]	; 0x3c
	printf(FRASE_DE_LOG "\n\r");

		while (1)
			{		
				teste_botao = ioport_get_pin_level(BOTAO_NSEE);
				if (teste_botao == 1){	
  400f24:	f010 0f04 	tst.w	r0, #4
  400f28:	d004      	beq.n	400f34 <main+0x134>
					
					io_led_pisca(tempo);
  400f2a:	f04f 00c8 	mov.w	r0, #200	; 0xc8
  400f2e:	9e01      	ldr	r6, [sp, #4]
  400f30:	47b0      	blx	r6
  400f32:	e7f5      	b.n	400f20 <main+0x120>
				}
				else
				{
					
					printf (STRING_HEADER "\n\r");
  400f34:	4658      	mov	r0, fp
  400f36:	f641 0649 	movw	r6, #6217	; 0x1849
  400f3a:	f2c0 0640 	movt	r6, #64	; 0x40
  400f3e:	47b0      	blx	r6
					printf("\nTamanho do vetor: \t%d\n\r", TEST_DATA_LENGTH);
  400f40:	f643 10a0 	movw	r0, #14752	; 0x39a0
  400f44:	f2c0 0040 	movt	r0, #64	; 0x40
  400f48:	f04f 0125 	mov.w	r1, #37	; 0x25
  400f4c:	47b0      	blx	r6
					printf("Conteudo da memoria: \t%s\n\r", test_data_tx);
  400f4e:	f643 3524 	movw	r5, #15140	; 0x3b24
  400f52:	f2c0 0540 	movt	r5, #64	; 0x40
  400f56:	f643 10bc 	movw	r0, #14780	; 0x39bc
  400f5a:	f2c0 0040 	movt	r0, #64	; 0x40
  400f5e:	4629      	mov	r1, r5
  400f60:	47b0      	blx	r6
					
					printf("\nConfigure system tick to get 1ms tick period.\n\n\r");
  400f62:	f643 10d8 	movw	r0, #14808	; 0x39d8
  400f66:	f2c0 0040 	movt	r0, #64	; 0x40
  400f6a:	47b0      	blx	r6
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  400f6c:	f24e 0710 	movw	r7, #57360	; 0xe010
  400f70:	f2ce 0700 	movt	r7, #57344	; 0xe000
  400f74:	f64b 3484 	movw	r4, #48004	; 0xbb84
  400f78:	607c      	str	r4, [r7, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400f7a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
  400f7e:	f2ce 0200 	movt	r2, #57344	; 0xe000
  400f82:	f04f 01f0 	mov.w	r1, #240	; 0xf0
  400f86:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  400f8a:	f04f 0600 	mov.w	r6, #0
  400f8e:	60be      	str	r6, [r7, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  400f90:	f04f 0307 	mov.w	r3, #7
  400f94:	603b      	str	r3, [r7, #0]
					if (SysTick_Config(sysclk_get_cpu_hz() / 1000)) {
						printf("-E- Systick configuration error\r"); //Erro na configurao do sistick
					}

					// Enable the peripheral clock for TWI
					pmc_enable_periph_clk(BOARD_ID_TWI_EEPROM);
  400f96:	f04f 0016 	mov.w	r0, #22
  400f9a:	f240 47d5 	movw	r7, #1237	; 0x4d5
  400f9e:	f2c0 0740 	movt	r7, #64	; 0x40
  400fa2:	47b8      	blx	r7

					// Configure the options of TWI driver
					opt.master_clk = sysclk_get_cpu_hz();
  400fa4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  400fa8:	f2c0 20dc 	movt	r0, #732	; 0x2dc
  400fac:	9011      	str	r0, [sp, #68]	; 0x44
					opt.speed      = TWI_CLK;
  400fae:	f44f 54d4 	mov.w	r4, #6784	; 0x1a80
  400fb2:	f2c0 0406 	movt	r4, #6
  400fb6:	9412      	str	r4, [sp, #72]	; 0x48

					// Configure the data packet to be transmitted
					packet_tx.chip        = AT24C_ADDRESS;
  400fb8:	f04f 0140 	mov.w	r1, #64	; 0x40
  400fbc:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
					packet_tx.addr[0]     = EEPROM_MEM_ADDR >> 8;
  400fc0:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
					packet_tx.addr[1]     = EEPROM_MEM_ADDR;
  400fc4:	f88d 6031 	strb.w	r6, [sp, #49]	; 0x31
					packet_tx.addr_length = EEPROM_MEM_ADDR_LENGTH;
  400fc8:	f04f 0202 	mov.w	r2, #2
  400fcc:	920d      	str	r2, [sp, #52]	; 0x34
					packet_tx.buffer      = (uint8_t *) test_data_tx;
  400fce:	950e      	str	r5, [sp, #56]	; 0x38
					packet_tx.length      = TEST_DATA_LENGTH;
  400fd0:	f04f 0525 	mov.w	r5, #37	; 0x25
  400fd4:	950f      	str	r5, [sp, #60]	; 0x3c

					// Configure the data packet to be received
					packet_rx.chip        = packet_tx.chip;
  400fd6:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
					packet_rx.addr[0]     = packet_tx.addr[0];
  400fda:	f88d 601c 	strb.w	r6, [sp, #28]
					packet_rx.addr[1]     = packet_tx.addr[1];
  400fde:	f88d 601d 	strb.w	r6, [sp, #29]
					packet_rx.addr_length = packet_tx.addr_length;
  400fe2:	9208      	str	r2, [sp, #32]
					packet_rx.buffer      = gs_uc_test_data_rx;
  400fe4:	f640 03fc 	movw	r3, #2300	; 0x8fc
  400fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400fec:	9309      	str	r3, [sp, #36]	; 0x24
					packet_rx.length      = packet_tx.length;
  400fee:	950a      	str	r5, [sp, #40]	; 0x28
					
					if (twi_master_init(BOARD_BASE_TWI_EEPROM, &opt) != TWI_SUCCESS) {
  400ff0:	4630      	mov	r0, r6
  400ff2:	f2c4 0004 	movt	r0, #16388	; 0x4004
  400ff6:	a911      	add	r1, sp, #68	; 0x44
  400ff8:	f240 765d 	movw	r6, #1885	; 0x75d
  400ffc:	f2c0 0640 	movt	r6, #64	; 0x40
  401000:	47b0      	blx	r6
  401002:	b140      	cbz	r0, 401016 <main+0x216>
						printf("-E-\tTWI master initialization failed.\r");
  401004:	f643 200c 	movw	r0, #14860	; 0x3a0c
  401008:	f2c0 0040 	movt	r0, #64	; 0x40
  40100c:	f641 0749 	movw	r7, #6217	; 0x1849
  401010:	f2c0 0740 	movt	r7, #64	; 0x40
  401014:	47b8      	blx	r7
					}

					// Send test pattern to EEPROM
					if (twi_master_write(BOARD_BASE_TWI_EEPROM, &packet_tx) != TWI_SUCCESS) {
  401016:	f04f 0000 	mov.w	r0, #0
  40101a:	f2c4 0004 	movt	r0, #16388	; 0x4004
  40101e:	a90c      	add	r1, sp, #48	; 0x30
  401020:	f240 64b1 	movw	r4, #1713	; 0x6b1
  401024:	f2c0 0440 	movt	r4, #64	; 0x40
  401028:	47a0      	blx	r4
  40102a:	b140      	cbz	r0, 40103e <main+0x23e>
						printf("-E-\tTWI master write packet failed.\r");
  40102c:	f643 2034 	movw	r0, #14900	; 0x3a34
  401030:	f2c0 0040 	movt	r0, #64	; 0x40
  401034:	f641 0149 	movw	r1, #6217	; 0x1849
  401038:	f2c0 0140 	movt	r1, #64	; 0x40
  40103c:	4788      	blx	r1
					}
					// Write
					printf("Write:\tOK!\n\r");
  40103e:	f643 205c 	movw	r0, #14940	; 0x3a5c
  401042:	f2c0 0040 	movt	r0, #64	; 0x40
  401046:	f641 0549 	movw	r5, #6217	; 0x1849
  40104a:	f2c0 0540 	movt	r5, #64	; 0x40
  40104e:	47a8      	blx	r5
					printf("Valor escrito: \t%s\n\r", packet_tx.buffer);
  401050:	f643 206c 	movw	r0, #14956	; 0x3a6c
  401054:	f2c0 0040 	movt	r0, #64	; 0x40
  401058:	990e      	ldr	r1, [sp, #56]	; 0x38
  40105a:	47a8      	blx	r5
					printf(STRING_JUMP_LINE);
  40105c:	f643 1050 	movw	r0, #14672	; 0x3950
  401060:	f2c0 0040 	movt	r0, #64	; 0x40
  401064:	47a8      	blx	r5

static void mdelay(uint32_t ul_dly_ticks)
{
	uint32_t ul_cur_ticks;

	ul_cur_ticks = g_ul_ms_ticks;
  401066:	f640 00f8 	movw	r0, #2296	; 0x8f8
  40106a:	f2c2 0000 	movt	r0, #8192	; 0x2000
  40106e:	6806      	ldr	r6, [r0, #0]
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
  401070:	4602      	mov	r2, r0
  401072:	6813      	ldr	r3, [r2, #0]
  401074:	1b9f      	subs	r7, r3, r6
  401076:	2f09      	cmp	r7, #9
  401078:	d9fb      	bls.n	401072 <main+0x272>

					// Wait at least 10 ms
					mdelay(WAIT_TIME);

					// Get memory from EEPROM
					if (twi_master_read(BOARD_BASE_TWI_EEPROM, &packet_rx) != TWI_SUCCESS) {
  40107a:	f04f 0000 	mov.w	r0, #0
  40107e:	f2c4 0004 	movt	r0, #16388	; 0x4004
  401082:	a907      	add	r1, sp, #28
  401084:	f240 54f9 	movw	r4, #1529	; 0x5f9
  401088:	f2c0 0440 	movt	r4, #64	; 0x40
  40108c:	47a0      	blx	r4
  40108e:	b140      	cbz	r0, 4010a2 <main+0x2a2>
						printf("-E-\tTWI master read packet failed.\r");
  401090:	f643 2084 	movw	r0, #14980	; 0x3a84
  401094:	f2c0 0040 	movt	r0, #64	; 0x40
  401098:	f641 0149 	movw	r1, #6217	; 0x1849
  40109c:	f2c0 0140 	movt	r1, #64	; 0x40
  4010a0:	4788      	blx	r1
					}
					// Read
					printf("Read:\tOK!\n\r");
  4010a2:	f643 20a8 	movw	r0, #15016	; 0x3aa8
  4010a6:	f2c0 0040 	movt	r0, #64	; 0x40
  4010aa:	f641 0549 	movw	r5, #6217	; 0x1849
  4010ae:	f2c0 0540 	movt	r5, #64	; 0x40
  4010b2:	47a8      	blx	r5
					printf("Valor lido: \t%s", packet_rx.buffer);
  4010b4:	f643 20b4 	movw	r0, #15028	; 0x3ab4
  4010b8:	f2c0 0040 	movt	r0, #64	; 0x40
  4010bc:	9909      	ldr	r1, [sp, #36]	; 0x24
  4010be:	47a8      	blx	r5
					printf(STRING_JUMP_LINE);
  4010c0:	f643 1050 	movw	r0, #14672	; 0x3950
  4010c4:	f2c0 0040 	movt	r0, #64	; 0x40
  4010c8:	47a8      	blx	r5

					// Compare the sent and the received
					for (i = 0; i < TEST_DATA_LENGTH; i++) {
  4010ca:	f04f 0400 	mov.w	r4, #0
						if (test_data_tx[i] != gs_uc_test_data_rx[i]) {
  4010ce:	f643 3524 	movw	r5, #15140	; 0x3b24
  4010d2:	f2c0 0540 	movt	r5, #64	; 0x40
  4010d6:	f640 06fc 	movw	r6, #2300	; 0x8fc
  4010da:	f2c2 0600 	movt	r6, #8192	; 0x2000
							// No match
							printf("Data comparison:\tUnmatched!\r");
  4010de:	f643 27c4 	movw	r7, #15044	; 0x3ac4
  4010e2:	f2c0 0740 	movt	r7, #64	; 0x40
  4010e6:	f641 0849 	movw	r8, #6217	; 0x1849
  4010ea:	f2c0 0840 	movt	r8, #64	; 0x40
					printf("Valor lido: \t%s", packet_rx.buffer);
					printf(STRING_JUMP_LINE);

					// Compare the sent and the received
					for (i = 0; i < TEST_DATA_LENGTH; i++) {
						if (test_data_tx[i] != gs_uc_test_data_rx[i]) {
  4010ee:	5d60      	ldrb	r0, [r4, r5]
  4010f0:	5da2      	ldrb	r2, [r4, r6]
  4010f2:	4290      	cmp	r0, r2
  4010f4:	d12c      	bne.n	401150 <main+0x350>
  4010f6:	e02d      	b.n	401154 <main+0x354>
  4010f8:	5d61      	ldrb	r1, [r4, r5]
  4010fa:	5da3      	ldrb	r3, [r4, r6]
  4010fc:	4299      	cmp	r1, r3
  4010fe:	d001      	beq.n	401104 <main+0x304>
							// No match
							printf("Data comparison:\tUnmatched!\r");
  401100:	4638      	mov	r0, r7
  401102:	47c0      	blx	r8
					printf("Read:\tOK!\n\r");
					printf("Valor lido: \t%s", packet_rx.buffer);
					printf(STRING_JUMP_LINE);

					// Compare the sent and the received
					for (i = 0; i < TEST_DATA_LENGTH; i++) {
  401104:	f104 0401 	add.w	r4, r4, #1
						if (test_data_tx[i] != gs_uc_test_data_rx[i]) {
  401108:	5d28      	ldrb	r0, [r5, r4]
  40110a:	5d32      	ldrb	r2, [r6, r4]
  40110c:	4290      	cmp	r0, r2
  40110e:	d124      	bne.n	40115a <main+0x35a>
  401110:	e025      	b.n	40115e <main+0x35e>
							// No match
							printf("Data comparison:\tUnmatched!\r");
						}
					}
					// Match
					printf("\nData comparison:\tMatched!\n\r");
  401112:	f643 20e4 	movw	r0, #15076	; 0x3ae4
  401116:	f2c0 0040 	movt	r0, #64	; 0x40
  40111a:	f641 0449 	movw	r4, #6217	; 0x1849
  40111e:	f2c0 0440 	movt	r4, #64	; 0x40
  401122:	47a0      	blx	r4
					printf("*****************************\n\r");
  401124:	f643 3004 	movw	r0, #15108	; 0x3b04
  401128:	f2c0 0040 	movt	r0, #64	; 0x40
  40112c:	47a0      	blx	r4
					printf(STRING_JUMP_LINE);
  40112e:	f643 1050 	movw	r0, #14672	; 0x3950
  401132:	f2c0 0040 	movt	r0, #64	; 0x40
  401136:	47a0      	blx	r4
					
					delay_ms(2000);
  401138:	4650      	mov	r0, sl
  40113a:	f240 0501 	movw	r5, #1
  40113e:	f2c2 0500 	movt	r5, #8192	; 0x2000
  401142:	47a8      	blx	r5
					printf(FRASE_DE_LOG "\n\r");
  401144:	f643 00f0 	movw	r0, #14576	; 0x38f0
  401148:	f2c0 0040 	movt	r0, #64	; 0x40
  40114c:	47a0      	blx	r4
  40114e:	e6e7      	b.n	400f20 <main+0x120>

					// Compare the sent and the received
					for (i = 0; i < TEST_DATA_LENGTH; i++) {
						if (test_data_tx[i] != gs_uc_test_data_rx[i]) {
							// No match
							printf("Data comparison:\tUnmatched!\r");
  401150:	4638      	mov	r0, r7
  401152:	47c0      	blx	r8
					printf("Read:\tOK!\n\r");
					printf("Valor lido: \t%s", packet_rx.buffer);
					printf(STRING_JUMP_LINE);

					// Compare the sent and the received
					for (i = 0; i < TEST_DATA_LENGTH; i++) {
  401154:	f104 0401 	add.w	r4, r4, #1
  401158:	e7ce      	b.n	4010f8 <main+0x2f8>
						if (test_data_tx[i] != gs_uc_test_data_rx[i]) {
							// No match
							printf("Data comparison:\tUnmatched!\r");
  40115a:	4638      	mov	r0, r7
  40115c:	47c0      	blx	r8
					printf("Read:\tOK!\n\r");
					printf("Valor lido: \t%s", packet_rx.buffer);
					printf(STRING_JUMP_LINE);

					// Compare the sent and the received
					for (i = 0; i < TEST_DATA_LENGTH; i++) {
  40115e:	f104 0401 	add.w	r4, r4, #1
  401162:	2c25      	cmp	r4, #37	; 0x25
  401164:	d1c8      	bne.n	4010f8 <main+0x2f8>
  401166:	e7d4      	b.n	401112 <main+0x312>

00401168 <__aeabi_uldivmod>:
  401168:	b94b      	cbnz	r3, 40117e <__aeabi_uldivmod+0x16>
  40116a:	b942      	cbnz	r2, 40117e <__aeabi_uldivmod+0x16>
  40116c:	2900      	cmp	r1, #0
  40116e:	bf08      	it	eq
  401170:	2800      	cmpeq	r0, #0
  401172:	d002      	beq.n	40117a <__aeabi_uldivmod+0x12>
  401174:	f04f 31ff 	mov.w	r1, #4294967295
  401178:	4608      	mov	r0, r1
  40117a:	f000 b837 	b.w	4011ec <__aeabi_idiv0>
  40117e:	b082      	sub	sp, #8
  401180:	46ec      	mov	ip, sp
  401182:	e92d 5000 	stmdb	sp!, {ip, lr}
  401186:	f000 f81b 	bl	4011c0 <__gnu_uldivmod_helper>
  40118a:	f8dd e004 	ldr.w	lr, [sp, #4]
  40118e:	b002      	add	sp, #8
  401190:	bc0c      	pop	{r2, r3}
  401192:	4770      	bx	lr

00401194 <__gnu_ldivmod_helper>:
  401194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401196:	4616      	mov	r6, r2
  401198:	4604      	mov	r4, r0
  40119a:	460d      	mov	r5, r1
  40119c:	461f      	mov	r7, r3
  40119e:	f000 f827 	bl	4011f0 <__divdi3>
  4011a2:	fb06 f301 	mul.w	r3, r6, r1
  4011a6:	fb00 3707 	mla	r7, r0, r7, r3
  4011aa:	fba6 2300 	umull	r2, r3, r6, r0
  4011ae:	18fb      	adds	r3, r7, r3
  4011b0:	1aa2      	subs	r2, r4, r2
  4011b2:	eb65 0303 	sbc.w	r3, r5, r3
  4011b6:	9c06      	ldr	r4, [sp, #24]
  4011b8:	e9c4 2300 	strd	r2, r3, [r4]
  4011bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4011be:	bf00      	nop

004011c0 <__gnu_uldivmod_helper>:
  4011c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4011c2:	4616      	mov	r6, r2
  4011c4:	4604      	mov	r4, r0
  4011c6:	460d      	mov	r5, r1
  4011c8:	461f      	mov	r7, r3
  4011ca:	f000 f96f 	bl	4014ac <__udivdi3>
  4011ce:	fb00 f707 	mul.w	r7, r0, r7
  4011d2:	fba0 2306 	umull	r2, r3, r0, r6
  4011d6:	fb06 7701 	mla	r7, r6, r1, r7
  4011da:	18fb      	adds	r3, r7, r3
  4011dc:	1aa2      	subs	r2, r4, r2
  4011de:	eb65 0303 	sbc.w	r3, r5, r3
  4011e2:	9c06      	ldr	r4, [sp, #24]
  4011e4:	e9c4 2300 	strd	r2, r3, [r4]
  4011e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4011ea:	bf00      	nop

004011ec <__aeabi_idiv0>:
  4011ec:	4770      	bx	lr
  4011ee:	bf00      	nop

004011f0 <__divdi3>:
  4011f0:	2900      	cmp	r1, #0
  4011f2:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4011f6:	461d      	mov	r5, r3
  4011f8:	f2c0 809d 	blt.w	401336 <__divdi3+0x146>
  4011fc:	2400      	movs	r4, #0
  4011fe:	2d00      	cmp	r5, #0
  401200:	f2c0 8094 	blt.w	40132c <__divdi3+0x13c>
  401204:	4680      	mov	r8, r0
  401206:	460f      	mov	r7, r1
  401208:	4694      	mov	ip, r2
  40120a:	461e      	mov	r6, r3
  40120c:	bbe3      	cbnz	r3, 401288 <__divdi3+0x98>
  40120e:	428a      	cmp	r2, r1
  401210:	d955      	bls.n	4012be <__divdi3+0xce>
  401212:	fab2 f782 	clz	r7, r2
  401216:	b147      	cbz	r7, 40122a <__divdi3+0x3a>
  401218:	f1c7 0520 	rsb	r5, r7, #32
  40121c:	fa20 f605 	lsr.w	r6, r0, r5
  401220:	fa01 f107 	lsl.w	r1, r1, r7
  401224:	40ba      	lsls	r2, r7
  401226:	4331      	orrs	r1, r6
  401228:	40b8      	lsls	r0, r7
  40122a:	0c17      	lsrs	r7, r2, #16
  40122c:	fbb1 f6f7 	udiv	r6, r1, r7
  401230:	0c03      	lsrs	r3, r0, #16
  401232:	fa1f fc82 	uxth.w	ip, r2
  401236:	fb07 1116 	mls	r1, r7, r6, r1
  40123a:	fb0c f506 	mul.w	r5, ip, r6
  40123e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  401242:	429d      	cmp	r5, r3
  401244:	d908      	bls.n	401258 <__divdi3+0x68>
  401246:	1e71      	subs	r1, r6, #1
  401248:	189b      	adds	r3, r3, r2
  40124a:	f080 8113 	bcs.w	401474 <__divdi3+0x284>
  40124e:	429d      	cmp	r5, r3
  401250:	f240 8110 	bls.w	401474 <__divdi3+0x284>
  401254:	3e02      	subs	r6, #2
  401256:	189b      	adds	r3, r3, r2
  401258:	1b59      	subs	r1, r3, r5
  40125a:	fbb1 f5f7 	udiv	r5, r1, r7
  40125e:	fb07 1315 	mls	r3, r7, r5, r1
  401262:	b280      	uxth	r0, r0
  401264:	fb0c fc05 	mul.w	ip, ip, r5
  401268:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
  40126c:	458c      	cmp	ip, r1
  40126e:	d907      	bls.n	401280 <__divdi3+0x90>
  401270:	1e6b      	subs	r3, r5, #1
  401272:	188a      	adds	r2, r1, r2
  401274:	f080 8100 	bcs.w	401478 <__divdi3+0x288>
  401278:	4594      	cmp	ip, r2
  40127a:	f240 80fd 	bls.w	401478 <__divdi3+0x288>
  40127e:	3d02      	subs	r5, #2
  401280:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
  401284:	2500      	movs	r5, #0
  401286:	e003      	b.n	401290 <__divdi3+0xa0>
  401288:	428b      	cmp	r3, r1
  40128a:	d90c      	bls.n	4012a6 <__divdi3+0xb6>
  40128c:	2500      	movs	r5, #0
  40128e:	4629      	mov	r1, r5
  401290:	460a      	mov	r2, r1
  401292:	462b      	mov	r3, r5
  401294:	b114      	cbz	r4, 40129c <__divdi3+0xac>
  401296:	4252      	negs	r2, r2
  401298:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40129c:	4610      	mov	r0, r2
  40129e:	4619      	mov	r1, r3
  4012a0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4012a4:	4770      	bx	lr
  4012a6:	fab3 f583 	clz	r5, r3
  4012aa:	2d00      	cmp	r5, #0
  4012ac:	f040 8087 	bne.w	4013be <__divdi3+0x1ce>
  4012b0:	428b      	cmp	r3, r1
  4012b2:	d301      	bcc.n	4012b8 <__divdi3+0xc8>
  4012b4:	4282      	cmp	r2, r0
  4012b6:	d8ea      	bhi.n	40128e <__divdi3+0x9e>
  4012b8:	2500      	movs	r5, #0
  4012ba:	2101      	movs	r1, #1
  4012bc:	e7e8      	b.n	401290 <__divdi3+0xa0>
  4012be:	b912      	cbnz	r2, 4012c6 <__divdi3+0xd6>
  4012c0:	2601      	movs	r6, #1
  4012c2:	fbb6 f2f2 	udiv	r2, r6, r2
  4012c6:	fab2 f682 	clz	r6, r2
  4012ca:	2e00      	cmp	r6, #0
  4012cc:	d139      	bne.n	401342 <__divdi3+0x152>
  4012ce:	1a8e      	subs	r6, r1, r2
  4012d0:	0c13      	lsrs	r3, r2, #16
  4012d2:	fa1f fc82 	uxth.w	ip, r2
  4012d6:	2501      	movs	r5, #1
  4012d8:	fbb6 f7f3 	udiv	r7, r6, r3
  4012dc:	fb03 6117 	mls	r1, r3, r7, r6
  4012e0:	ea4f 4910 	mov.w	r9, r0, lsr #16
  4012e4:	fb0c f807 	mul.w	r8, ip, r7
  4012e8:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
  4012ec:	45b0      	cmp	r8, r6
  4012ee:	d906      	bls.n	4012fe <__divdi3+0x10e>
  4012f0:	1e79      	subs	r1, r7, #1
  4012f2:	18b6      	adds	r6, r6, r2
  4012f4:	d202      	bcs.n	4012fc <__divdi3+0x10c>
  4012f6:	45b0      	cmp	r8, r6
  4012f8:	f200 80d3 	bhi.w	4014a2 <__divdi3+0x2b2>
  4012fc:	460f      	mov	r7, r1
  4012fe:	ebc8 0606 	rsb	r6, r8, r6
  401302:	fbb6 f1f3 	udiv	r1, r6, r3
  401306:	fb03 6311 	mls	r3, r3, r1, r6
  40130a:	b280      	uxth	r0, r0
  40130c:	fb0c fc01 	mul.w	ip, ip, r1
  401310:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
  401314:	459c      	cmp	ip, r3
  401316:	d906      	bls.n	401326 <__divdi3+0x136>
  401318:	1e4e      	subs	r6, r1, #1
  40131a:	189a      	adds	r2, r3, r2
  40131c:	d202      	bcs.n	401324 <__divdi3+0x134>
  40131e:	4594      	cmp	ip, r2
  401320:	f200 80c2 	bhi.w	4014a8 <__divdi3+0x2b8>
  401324:	4631      	mov	r1, r6
  401326:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
  40132a:	e7b1      	b.n	401290 <__divdi3+0xa0>
  40132c:	43e4      	mvns	r4, r4
  40132e:	4252      	negs	r2, r2
  401330:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401334:	e766      	b.n	401204 <__divdi3+0x14>
  401336:	4240      	negs	r0, r0
  401338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40133c:	f04f 34ff 	mov.w	r4, #4294967295
  401340:	e75d      	b.n	4011fe <__divdi3+0xe>
  401342:	40b2      	lsls	r2, r6
  401344:	f1c6 0920 	rsb	r9, r6, #32
  401348:	fa21 f709 	lsr.w	r7, r1, r9
  40134c:	fa20 f509 	lsr.w	r5, r0, r9
  401350:	0c13      	lsrs	r3, r2, #16
  401352:	fa01 f106 	lsl.w	r1, r1, r6
  401356:	fbb7 f8f3 	udiv	r8, r7, r3
  40135a:	ea45 0901 	orr.w	r9, r5, r1
  40135e:	fa1f fc82 	uxth.w	ip, r2
  401362:	fb03 7718 	mls	r7, r3, r8, r7
  401366:	ea4f 4119 	mov.w	r1, r9, lsr #16
  40136a:	fb0c f508 	mul.w	r5, ip, r8
  40136e:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  401372:	40b0      	lsls	r0, r6
  401374:	42bd      	cmp	r5, r7
  401376:	d90a      	bls.n	40138e <__divdi3+0x19e>
  401378:	18bf      	adds	r7, r7, r2
  40137a:	f108 36ff 	add.w	r6, r8, #4294967295
  40137e:	f080 808e 	bcs.w	40149e <__divdi3+0x2ae>
  401382:	42bd      	cmp	r5, r7
  401384:	f240 808b 	bls.w	40149e <__divdi3+0x2ae>
  401388:	f1a8 0802 	sub.w	r8, r8, #2
  40138c:	18bf      	adds	r7, r7, r2
  40138e:	1b79      	subs	r1, r7, r5
  401390:	fbb1 f5f3 	udiv	r5, r1, r3
  401394:	fb03 1715 	mls	r7, r3, r5, r1
  401398:	fa1f f989 	uxth.w	r9, r9
  40139c:	fb0c f605 	mul.w	r6, ip, r5
  4013a0:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
  4013a4:	428e      	cmp	r6, r1
  4013a6:	d906      	bls.n	4013b6 <__divdi3+0x1c6>
  4013a8:	1e6f      	subs	r7, r5, #1
  4013aa:	1889      	adds	r1, r1, r2
  4013ac:	d271      	bcs.n	401492 <__divdi3+0x2a2>
  4013ae:	428e      	cmp	r6, r1
  4013b0:	d96f      	bls.n	401492 <__divdi3+0x2a2>
  4013b2:	3d02      	subs	r5, #2
  4013b4:	1889      	adds	r1, r1, r2
  4013b6:	1b8e      	subs	r6, r1, r6
  4013b8:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
  4013bc:	e78c      	b.n	4012d8 <__divdi3+0xe8>
  4013be:	f1c5 0120 	rsb	r1, r5, #32
  4013c2:	fa22 f301 	lsr.w	r3, r2, r1
  4013c6:	fa06 f605 	lsl.w	r6, r6, r5
  4013ca:	431e      	orrs	r6, r3
  4013cc:	fa27 f201 	lsr.w	r2, r7, r1
  4013d0:	ea4f 4916 	mov.w	r9, r6, lsr #16
  4013d4:	fa07 f705 	lsl.w	r7, r7, r5
  4013d8:	fa20 f101 	lsr.w	r1, r0, r1
  4013dc:	fbb2 f8f9 	udiv	r8, r2, r9
  4013e0:	430f      	orrs	r7, r1
  4013e2:	0c3b      	lsrs	r3, r7, #16
  4013e4:	fa1f fa86 	uxth.w	sl, r6
  4013e8:	fb09 2218 	mls	r2, r9, r8, r2
  4013ec:	fb0a fb08 	mul.w	fp, sl, r8
  4013f0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4013f4:	4593      	cmp	fp, r2
  4013f6:	fa0c fc05 	lsl.w	ip, ip, r5
  4013fa:	d908      	bls.n	40140e <__divdi3+0x21e>
  4013fc:	1992      	adds	r2, r2, r6
  4013fe:	f108 31ff 	add.w	r1, r8, #4294967295
  401402:	d24a      	bcs.n	40149a <__divdi3+0x2aa>
  401404:	4593      	cmp	fp, r2
  401406:	d948      	bls.n	40149a <__divdi3+0x2aa>
  401408:	f1a8 0802 	sub.w	r8, r8, #2
  40140c:	1992      	adds	r2, r2, r6
  40140e:	ebcb 0302 	rsb	r3, fp, r2
  401412:	fbb3 f1f9 	udiv	r1, r3, r9
  401416:	fb09 3211 	mls	r2, r9, r1, r3
  40141a:	b2bf      	uxth	r7, r7
  40141c:	fb0a fa01 	mul.w	sl, sl, r1
  401420:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
  401424:	459a      	cmp	sl, r3
  401426:	d906      	bls.n	401436 <__divdi3+0x246>
  401428:	1e4a      	subs	r2, r1, #1
  40142a:	199b      	adds	r3, r3, r6
  40142c:	d233      	bcs.n	401496 <__divdi3+0x2a6>
  40142e:	459a      	cmp	sl, r3
  401430:	d931      	bls.n	401496 <__divdi3+0x2a6>
  401432:	3902      	subs	r1, #2
  401434:	199b      	adds	r3, r3, r6
  401436:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
  40143a:	0c0f      	lsrs	r7, r1, #16
  40143c:	fa1f f88c 	uxth.w	r8, ip
  401440:	fb08 f607 	mul.w	r6, r8, r7
  401444:	b28a      	uxth	r2, r1
  401446:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  40144a:	fb08 f802 	mul.w	r8, r8, r2
  40144e:	fb0c 6202 	mla	r2, ip, r2, r6
  401452:	eb02 4218 	add.w	r2, r2, r8, lsr #16
  401456:	fb0c fc07 	mul.w	ip, ip, r7
  40145a:	4296      	cmp	r6, r2
  40145c:	bf88      	it	hi
  40145e:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
  401462:	ebca 0303 	rsb	r3, sl, r3
  401466:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
  40146a:	4563      	cmp	r3, ip
  40146c:	d30e      	bcc.n	40148c <__divdi3+0x29c>
  40146e:	d005      	beq.n	40147c <__divdi3+0x28c>
  401470:	2500      	movs	r5, #0
  401472:	e70d      	b.n	401290 <__divdi3+0xa0>
  401474:	460e      	mov	r6, r1
  401476:	e6ef      	b.n	401258 <__divdi3+0x68>
  401478:	461d      	mov	r5, r3
  40147a:	e701      	b.n	401280 <__divdi3+0x90>
  40147c:	fa1f f888 	uxth.w	r8, r8
  401480:	fa00 f005 	lsl.w	r0, r0, r5
  401484:	eb08 4502 	add.w	r5, r8, r2, lsl #16
  401488:	42a8      	cmp	r0, r5
  40148a:	d2f1      	bcs.n	401470 <__divdi3+0x280>
  40148c:	3901      	subs	r1, #1
  40148e:	2500      	movs	r5, #0
  401490:	e6fe      	b.n	401290 <__divdi3+0xa0>
  401492:	463d      	mov	r5, r7
  401494:	e78f      	b.n	4013b6 <__divdi3+0x1c6>
  401496:	4611      	mov	r1, r2
  401498:	e7cd      	b.n	401436 <__divdi3+0x246>
  40149a:	4688      	mov	r8, r1
  40149c:	e7b7      	b.n	40140e <__divdi3+0x21e>
  40149e:	46b0      	mov	r8, r6
  4014a0:	e775      	b.n	40138e <__divdi3+0x19e>
  4014a2:	3f02      	subs	r7, #2
  4014a4:	18b6      	adds	r6, r6, r2
  4014a6:	e72a      	b.n	4012fe <__divdi3+0x10e>
  4014a8:	3902      	subs	r1, #2
  4014aa:	e73c      	b.n	401326 <__divdi3+0x136>

004014ac <__udivdi3>:
  4014ac:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  4014b0:	4614      	mov	r4, r2
  4014b2:	4605      	mov	r5, r0
  4014b4:	460e      	mov	r6, r1
  4014b6:	2b00      	cmp	r3, #0
  4014b8:	d13d      	bne.n	401536 <__udivdi3+0x8a>
  4014ba:	428a      	cmp	r2, r1
  4014bc:	d949      	bls.n	401552 <__udivdi3+0xa6>
  4014be:	fab2 f782 	clz	r7, r2
  4014c2:	b147      	cbz	r7, 4014d6 <__udivdi3+0x2a>
  4014c4:	f1c7 0120 	rsb	r1, r7, #32
  4014c8:	fa20 f201 	lsr.w	r2, r0, r1
  4014cc:	fa06 f607 	lsl.w	r6, r6, r7
  4014d0:	40bc      	lsls	r4, r7
  4014d2:	4316      	orrs	r6, r2
  4014d4:	40bd      	lsls	r5, r7
  4014d6:	0c22      	lsrs	r2, r4, #16
  4014d8:	fbb6 f0f2 	udiv	r0, r6, r2
  4014dc:	0c2f      	lsrs	r7, r5, #16
  4014de:	b2a1      	uxth	r1, r4
  4014e0:	fb02 6610 	mls	r6, r2, r0, r6
  4014e4:	fb01 f300 	mul.w	r3, r1, r0
  4014e8:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  4014ec:	42b3      	cmp	r3, r6
  4014ee:	d908      	bls.n	401502 <__udivdi3+0x56>
  4014f0:	1e47      	subs	r7, r0, #1
  4014f2:	1936      	adds	r6, r6, r4
  4014f4:	f080 80f8 	bcs.w	4016e8 <__udivdi3+0x23c>
  4014f8:	42b3      	cmp	r3, r6
  4014fa:	f240 80f5 	bls.w	4016e8 <__udivdi3+0x23c>
  4014fe:	3802      	subs	r0, #2
  401500:	1936      	adds	r6, r6, r4
  401502:	1af6      	subs	r6, r6, r3
  401504:	fbb6 f3f2 	udiv	r3, r6, r2
  401508:	fb02 6213 	mls	r2, r2, r3, r6
  40150c:	b2ad      	uxth	r5, r5
  40150e:	fb01 f103 	mul.w	r1, r1, r3
  401512:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
  401516:	4291      	cmp	r1, r2
  401518:	d907      	bls.n	40152a <__udivdi3+0x7e>
  40151a:	1e5e      	subs	r6, r3, #1
  40151c:	1912      	adds	r2, r2, r4
  40151e:	f080 80e5 	bcs.w	4016ec <__udivdi3+0x240>
  401522:	4291      	cmp	r1, r2
  401524:	f240 80e2 	bls.w	4016ec <__udivdi3+0x240>
  401528:	3b02      	subs	r3, #2
  40152a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40152e:	2100      	movs	r1, #0
  401530:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
  401534:	4770      	bx	lr
  401536:	428b      	cmp	r3, r1
  401538:	d843      	bhi.n	4015c2 <__udivdi3+0x116>
  40153a:	fab3 f483 	clz	r4, r3
  40153e:	2c00      	cmp	r4, #0
  401540:	d142      	bne.n	4015c8 <__udivdi3+0x11c>
  401542:	428b      	cmp	r3, r1
  401544:	d302      	bcc.n	40154c <__udivdi3+0xa0>
  401546:	4282      	cmp	r2, r0
  401548:	f200 80df 	bhi.w	40170a <__udivdi3+0x25e>
  40154c:	2100      	movs	r1, #0
  40154e:	2001      	movs	r0, #1
  401550:	e7ee      	b.n	401530 <__udivdi3+0x84>
  401552:	b912      	cbnz	r2, 40155a <__udivdi3+0xae>
  401554:	2701      	movs	r7, #1
  401556:	fbb7 f4f2 	udiv	r4, r7, r2
  40155a:	fab4 f284 	clz	r2, r4
  40155e:	2a00      	cmp	r2, #0
  401560:	f040 8088 	bne.w	401674 <__udivdi3+0x1c8>
  401564:	1b0a      	subs	r2, r1, r4
  401566:	0c23      	lsrs	r3, r4, #16
  401568:	b2a7      	uxth	r7, r4
  40156a:	2101      	movs	r1, #1
  40156c:	fbb2 f6f3 	udiv	r6, r2, r3
  401570:	fb03 2216 	mls	r2, r3, r6, r2
  401574:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  401578:	fb07 f006 	mul.w	r0, r7, r6
  40157c:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
  401580:	4290      	cmp	r0, r2
  401582:	d907      	bls.n	401594 <__udivdi3+0xe8>
  401584:	1912      	adds	r2, r2, r4
  401586:	f106 3cff 	add.w	ip, r6, #4294967295
  40158a:	d202      	bcs.n	401592 <__udivdi3+0xe6>
  40158c:	4290      	cmp	r0, r2
  40158e:	f200 80ce 	bhi.w	40172e <__udivdi3+0x282>
  401592:	4666      	mov	r6, ip
  401594:	1a12      	subs	r2, r2, r0
  401596:	fbb2 f0f3 	udiv	r0, r2, r3
  40159a:	fb03 2310 	mls	r3, r3, r0, r2
  40159e:	b2ad      	uxth	r5, r5
  4015a0:	fb07 f700 	mul.w	r7, r7, r0
  4015a4:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  4015a8:	429f      	cmp	r7, r3
  4015aa:	d907      	bls.n	4015bc <__udivdi3+0x110>
  4015ac:	1e42      	subs	r2, r0, #1
  4015ae:	191b      	adds	r3, r3, r4
  4015b0:	f080 809e 	bcs.w	4016f0 <__udivdi3+0x244>
  4015b4:	429f      	cmp	r7, r3
  4015b6:	f240 809b 	bls.w	4016f0 <__udivdi3+0x244>
  4015ba:	3802      	subs	r0, #2
  4015bc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
  4015c0:	e7b6      	b.n	401530 <__udivdi3+0x84>
  4015c2:	2100      	movs	r1, #0
  4015c4:	4608      	mov	r0, r1
  4015c6:	e7b3      	b.n	401530 <__udivdi3+0x84>
  4015c8:	f1c4 0620 	rsb	r6, r4, #32
  4015cc:	fa22 f506 	lsr.w	r5, r2, r6
  4015d0:	fa03 f304 	lsl.w	r3, r3, r4
  4015d4:	432b      	orrs	r3, r5
  4015d6:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4015da:	fa21 f506 	lsr.w	r5, r1, r6
  4015de:	fa01 f104 	lsl.w	r1, r1, r4
  4015e2:	fa20 f606 	lsr.w	r6, r0, r6
  4015e6:	fbb5 f7fc 	udiv	r7, r5, ip
  4015ea:	ea46 0a01 	orr.w	sl, r6, r1
  4015ee:	fa1f f883 	uxth.w	r8, r3
  4015f2:	fb0c 5517 	mls	r5, ip, r7, r5
  4015f6:	ea4f 411a 	mov.w	r1, sl, lsr #16
  4015fa:	fb08 f907 	mul.w	r9, r8, r7
  4015fe:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  401602:	45a9      	cmp	r9, r5
  401604:	fa02 f204 	lsl.w	r2, r2, r4
  401608:	d903      	bls.n	401612 <__udivdi3+0x166>
  40160a:	1e7e      	subs	r6, r7, #1
  40160c:	18ed      	adds	r5, r5, r3
  40160e:	d37f      	bcc.n	401710 <__udivdi3+0x264>
  401610:	4637      	mov	r7, r6
  401612:	ebc9 0105 	rsb	r1, r9, r5
  401616:	fbb1 f6fc 	udiv	r6, r1, ip
  40161a:	fb0c 1516 	mls	r5, ip, r6, r1
  40161e:	fa1f fa8a 	uxth.w	sl, sl
  401622:	fb08 f806 	mul.w	r8, r8, r6
  401626:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
  40162a:	4588      	cmp	r8, r1
  40162c:	d903      	bls.n	401636 <__udivdi3+0x18a>
  40162e:	1e75      	subs	r5, r6, #1
  401630:	18c9      	adds	r1, r1, r3
  401632:	d373      	bcc.n	40171c <__udivdi3+0x270>
  401634:	462e      	mov	r6, r5
  401636:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
  40163a:	0c37      	lsrs	r7, r6, #16
  40163c:	fa1f fc82 	uxth.w	ip, r2
  401640:	fb0c f507 	mul.w	r5, ip, r7
  401644:	0c12      	lsrs	r2, r2, #16
  401646:	b2b3      	uxth	r3, r6
  401648:	fb0c fc03 	mul.w	ip, ip, r3
  40164c:	fb02 5303 	mla	r3, r2, r3, r5
  401650:	eb03 431c 	add.w	r3, r3, ip, lsr #16
  401654:	fb02 f207 	mul.w	r2, r2, r7
  401658:	429d      	cmp	r5, r3
  40165a:	bf88      	it	hi
  40165c:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
  401660:	ebc8 0101 	rsb	r1, r8, r1
  401664:	eb02 4213 	add.w	r2, r2, r3, lsr #16
  401668:	4291      	cmp	r1, r2
  40166a:	d34b      	bcc.n	401704 <__udivdi3+0x258>
  40166c:	d042      	beq.n	4016f4 <__udivdi3+0x248>
  40166e:	4630      	mov	r0, r6
  401670:	2100      	movs	r1, #0
  401672:	e75d      	b.n	401530 <__udivdi3+0x84>
  401674:	4094      	lsls	r4, r2
  401676:	f1c2 0520 	rsb	r5, r2, #32
  40167a:	fa21 f605 	lsr.w	r6, r1, r5
  40167e:	0c23      	lsrs	r3, r4, #16
  401680:	fa20 f705 	lsr.w	r7, r0, r5
  401684:	fa01 f102 	lsl.w	r1, r1, r2
  401688:	fbb6 fcf3 	udiv	ip, r6, r3
  40168c:	4339      	orrs	r1, r7
  40168e:	0c0d      	lsrs	r5, r1, #16
  401690:	b2a7      	uxth	r7, r4
  401692:	fb03 661c 	mls	r6, r3, ip, r6
  401696:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
  40169a:	fb07 f80c 	mul.w	r8, r7, ip
  40169e:	45b0      	cmp	r8, r6
  4016a0:	fa00 f502 	lsl.w	r5, r0, r2
  4016a4:	d908      	bls.n	4016b8 <__udivdi3+0x20c>
  4016a6:	1936      	adds	r6, r6, r4
  4016a8:	f10c 30ff 	add.w	r0, ip, #4294967295
  4016ac:	d23d      	bcs.n	40172a <__udivdi3+0x27e>
  4016ae:	45b0      	cmp	r8, r6
  4016b0:	d93b      	bls.n	40172a <__udivdi3+0x27e>
  4016b2:	f1ac 0c02 	sub.w	ip, ip, #2
  4016b6:	1936      	adds	r6, r6, r4
  4016b8:	ebc8 0206 	rsb	r2, r8, r6
  4016bc:	fbb2 f0f3 	udiv	r0, r2, r3
  4016c0:	fb03 2610 	mls	r6, r3, r0, r2
  4016c4:	b28a      	uxth	r2, r1
  4016c6:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  4016ca:	fb07 f100 	mul.w	r1, r7, r0
  4016ce:	4291      	cmp	r1, r2
  4016d0:	d906      	bls.n	4016e0 <__udivdi3+0x234>
  4016d2:	1e46      	subs	r6, r0, #1
  4016d4:	1912      	adds	r2, r2, r4
  4016d6:	d226      	bcs.n	401726 <__udivdi3+0x27a>
  4016d8:	4291      	cmp	r1, r2
  4016da:	d924      	bls.n	401726 <__udivdi3+0x27a>
  4016dc:	3802      	subs	r0, #2
  4016de:	1912      	adds	r2, r2, r4
  4016e0:	1a52      	subs	r2, r2, r1
  4016e2:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
  4016e6:	e741      	b.n	40156c <__udivdi3+0xc0>
  4016e8:	4638      	mov	r0, r7
  4016ea:	e70a      	b.n	401502 <__udivdi3+0x56>
  4016ec:	4633      	mov	r3, r6
  4016ee:	e71c      	b.n	40152a <__udivdi3+0x7e>
  4016f0:	4610      	mov	r0, r2
  4016f2:	e763      	b.n	4015bc <__udivdi3+0x110>
  4016f4:	fa1f fc8c 	uxth.w	ip, ip
  4016f8:	fa00 f004 	lsl.w	r0, r0, r4
  4016fc:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
  401700:	4298      	cmp	r0, r3
  401702:	d2b4      	bcs.n	40166e <__udivdi3+0x1c2>
  401704:	1e70      	subs	r0, r6, #1
  401706:	2100      	movs	r1, #0
  401708:	e712      	b.n	401530 <__udivdi3+0x84>
  40170a:	4621      	mov	r1, r4
  40170c:	4620      	mov	r0, r4
  40170e:	e70f      	b.n	401530 <__udivdi3+0x84>
  401710:	45a9      	cmp	r9, r5
  401712:	f67f af7d 	bls.w	401610 <__udivdi3+0x164>
  401716:	3f02      	subs	r7, #2
  401718:	18ed      	adds	r5, r5, r3
  40171a:	e77a      	b.n	401612 <__udivdi3+0x166>
  40171c:	4588      	cmp	r8, r1
  40171e:	d989      	bls.n	401634 <__udivdi3+0x188>
  401720:	3e02      	subs	r6, #2
  401722:	18c9      	adds	r1, r1, r3
  401724:	e787      	b.n	401636 <__udivdi3+0x18a>
  401726:	4630      	mov	r0, r6
  401728:	e7da      	b.n	4016e0 <__udivdi3+0x234>
  40172a:	4684      	mov	ip, r0
  40172c:	e7c4      	b.n	4016b8 <__udivdi3+0x20c>
  40172e:	3e02      	subs	r6, #2
  401730:	1912      	adds	r2, r2, r4
  401732:	e72f      	b.n	401594 <__udivdi3+0xe8>

00401734 <__register_exitproc>:
  401734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401738:	4698      	mov	r8, r3
  40173a:	4b23      	ldr	r3, [pc, #140]	; (4017c8 <__register_exitproc+0x94>)
  40173c:	681c      	ldr	r4, [r3, #0]
  40173e:	4606      	mov	r6, r0
  401740:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
  401744:	460f      	mov	r7, r1
  401746:	4691      	mov	r9, r2
  401748:	b918      	cbnz	r0, 401752 <__register_exitproc+0x1e>
  40174a:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
  40174e:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  401752:	6841      	ldr	r1, [r0, #4]
  401754:	291f      	cmp	r1, #31
  401756:	dd16      	ble.n	401786 <__register_exitproc+0x52>
  401758:	481c      	ldr	r0, [pc, #112]	; (4017cc <__register_exitproc+0x98>)
  40175a:	b918      	cbnz	r0, 401764 <__register_exitproc+0x30>
  40175c:	f04f 30ff 	mov.w	r0, #4294967295
  401760:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401764:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401768:	f001 fb42 	bl	402df0 <malloc>
  40176c:	2800      	cmp	r0, #0
  40176e:	d0f5      	beq.n	40175c <__register_exitproc+0x28>
  401770:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  401774:	2500      	movs	r5, #0
  401776:	6045      	str	r5, [r0, #4]
  401778:	6002      	str	r2, [r0, #0]
  40177a:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40177e:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
  401782:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
  401786:	b1b6      	cbz	r6, 4017b6 <__register_exitproc+0x82>
  401788:	6844      	ldr	r4, [r0, #4]
  40178a:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
  40178e:	2201      	movs	r2, #1
  401790:	eb00 0384 	add.w	r3, r0, r4, lsl #2
  401794:	fa02 f204 	lsl.w	r2, r2, r4
  401798:	4311      	orrs	r1, r2
  40179a:	2e02      	cmp	r6, #2
  40179c:	f8c3 9088 	str.w	r9, [r3, #136]	; 0x88
  4017a0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4017a4:	461c      	mov	r4, r3
  4017a6:	f8c3 8108 	str.w	r8, [r3, #264]	; 0x108
  4017aa:	d104      	bne.n	4017b6 <__register_exitproc+0x82>
  4017ac:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
  4017b0:	431a      	orrs	r2, r3
  4017b2:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
  4017b6:	6841      	ldr	r1, [r0, #4]
  4017b8:	1c8b      	adds	r3, r1, #2
  4017ba:	1c4a      	adds	r2, r1, #1
  4017bc:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
  4017c0:	6042      	str	r2, [r0, #4]
  4017c2:	2000      	movs	r0, #0
  4017c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4017c8:	00403b4c 	.word	0x00403b4c
  4017cc:	00402df1 	.word	0x00402df1

004017d0 <__libc_fini_array>:
  4017d0:	b570      	push	{r4, r5, r6, lr}
  4017d2:	4b08      	ldr	r3, [pc, #32]	; (4017f4 <__libc_fini_array+0x24>)
  4017d4:	4c08      	ldr	r4, [pc, #32]	; (4017f8 <__libc_fini_array+0x28>)
  4017d6:	1ae0      	subs	r0, r4, r3
  4017d8:	1084      	asrs	r4, r0, #2
  4017da:	eb03 0684 	add.w	r6, r3, r4, lsl #2
  4017de:	2500      	movs	r5, #0
  4017e0:	3d04      	subs	r5, #4
  4017e2:	b11c      	cbz	r4, 4017ec <__libc_fini_array+0x1c>
  4017e4:	5972      	ldr	r2, [r6, r5]
  4017e6:	4790      	blx	r2
  4017e8:	3c01      	subs	r4, #1
  4017ea:	e7f9      	b.n	4017e0 <__libc_fini_array+0x10>
  4017ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  4017f0:	f002 b9de 	b.w	403bb0 <_fini>
  4017f4:	00403bbc 	.word	0x00403bbc
  4017f8:	00403bc0 	.word	0x00403bc0

004017fc <__libc_init_array>:
  4017fc:	b538      	push	{r3, r4, r5, lr}
  4017fe:	4d0e      	ldr	r5, [pc, #56]	; (401838 <__libc_init_array+0x3c>)
  401800:	4b0e      	ldr	r3, [pc, #56]	; (40183c <__libc_init_array+0x40>)
  401802:	1ae8      	subs	r0, r5, r3
  401804:	1085      	asrs	r5, r0, #2
  401806:	2400      	movs	r4, #0
  401808:	42ac      	cmp	r4, r5
  40180a:	d005      	beq.n	401818 <__libc_init_array+0x1c>
  40180c:	490b      	ldr	r1, [pc, #44]	; (40183c <__libc_init_array+0x40>)
  40180e:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
  401812:	4790      	blx	r2
  401814:	3401      	adds	r4, #1
  401816:	e7f7      	b.n	401808 <__libc_init_array+0xc>
  401818:	f002 f9c0 	bl	403b9c <_init>
  40181c:	4908      	ldr	r1, [pc, #32]	; (401840 <__libc_init_array+0x44>)
  40181e:	4a09      	ldr	r2, [pc, #36]	; (401844 <__libc_init_array+0x48>)
  401820:	1a54      	subs	r4, r2, r1
  401822:	10a5      	asrs	r5, r4, #2
  401824:	2400      	movs	r4, #0
  401826:	42ac      	cmp	r4, r5
  401828:	d005      	beq.n	401836 <__libc_init_array+0x3a>
  40182a:	4b05      	ldr	r3, [pc, #20]	; (401840 <__libc_init_array+0x44>)
  40182c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  401830:	4780      	blx	r0
  401832:	3401      	adds	r4, #1
  401834:	e7f7      	b.n	401826 <__libc_init_array+0x2a>
  401836:	bd38      	pop	{r3, r4, r5, pc}
  401838:	00403ba8 	.word	0x00403ba8
  40183c:	00403ba8 	.word	0x00403ba8
  401840:	00403ba8 	.word	0x00403ba8
  401844:	00403bb0 	.word	0x00403bb0

00401848 <iprintf>:
  401848:	b40f      	push	{r0, r1, r2, r3}
  40184a:	b507      	push	{r0, r1, r2, lr}
  40184c:	4906      	ldr	r1, [pc, #24]	; (401868 <iprintf+0x20>)
  40184e:	ab04      	add	r3, sp, #16
  401850:	6808      	ldr	r0, [r1, #0]
  401852:	f853 2b04 	ldr.w	r2, [r3], #4
  401856:	6881      	ldr	r1, [r0, #8]
  401858:	9301      	str	r3, [sp, #4]
  40185a:	f000 f8cf 	bl	4019fc <_vfiprintf_r>
  40185e:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
  401862:	b004      	add	sp, #16
  401864:	4770      	bx	lr
  401866:	bf00      	nop
  401868:	20000018 	.word	0x20000018

0040186c <_iprintf_r>:
  40186c:	b40e      	push	{r1, r2, r3}
  40186e:	b503      	push	{r0, r1, lr}
  401870:	ab03      	add	r3, sp, #12
  401872:	6881      	ldr	r1, [r0, #8]
  401874:	f853 2b04 	ldr.w	r2, [r3], #4
  401878:	9301      	str	r3, [sp, #4]
  40187a:	f000 f8bf 	bl	4019fc <_vfiprintf_r>
  40187e:	e8bd 400c 	ldmia.w	sp!, {r2, r3, lr}
  401882:	b003      	add	sp, #12
  401884:	4770      	bx	lr
  401886:	bf00      	nop

00401888 <memset>:
  401888:	1882      	adds	r2, r0, r2
  40188a:	4603      	mov	r3, r0
  40188c:	4293      	cmp	r3, r2
  40188e:	d002      	beq.n	401896 <memset+0xe>
  401890:	f803 1b01 	strb.w	r1, [r3], #1
  401894:	e7fa      	b.n	40188c <memset+0x4>
  401896:	4770      	bx	lr

00401898 <setbuf>:
  401898:	2900      	cmp	r1, #0
  40189a:	bf0c      	ite	eq
  40189c:	2202      	moveq	r2, #2
  40189e:	2200      	movne	r2, #0
  4018a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4018a4:	f000 b800 	b.w	4018a8 <setvbuf>

004018a8 <setvbuf>:
  4018a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4018ac:	461d      	mov	r5, r3
  4018ae:	4b37      	ldr	r3, [pc, #220]	; (40198c <setvbuf+0xe4>)
  4018b0:	4604      	mov	r4, r0
  4018b2:	6818      	ldr	r0, [r3, #0]
  4018b4:	460e      	mov	r6, r1
  4018b6:	4617      	mov	r7, r2
  4018b8:	4698      	mov	r8, r3
  4018ba:	b118      	cbz	r0, 4018c4 <setvbuf+0x1c>
  4018bc:	6b82      	ldr	r2, [r0, #56]	; 0x38
  4018be:	b90a      	cbnz	r2, 4018c4 <setvbuf+0x1c>
  4018c0:	f000 fe54 	bl	40256c <__sinit>
  4018c4:	2f02      	cmp	r7, #2
  4018c6:	d85d      	bhi.n	401984 <setvbuf+0xdc>
  4018c8:	2d00      	cmp	r5, #0
  4018ca:	db5b      	blt.n	401984 <setvbuf+0xdc>
  4018cc:	4621      	mov	r1, r4
  4018ce:	f8d8 0000 	ldr.w	r0, [r8]
  4018d2:	f000 fd57 	bl	402384 <_fflush_r>
  4018d6:	89a1      	ldrh	r1, [r4, #12]
  4018d8:	f001 0380 	and.w	r3, r1, #128	; 0x80
  4018dc:	2000      	movs	r0, #0
  4018de:	b21a      	sxth	r2, r3
  4018e0:	6060      	str	r0, [r4, #4]
  4018e2:	61a0      	str	r0, [r4, #24]
  4018e4:	b122      	cbz	r2, 4018f0 <setvbuf+0x48>
  4018e6:	4829      	ldr	r0, [pc, #164]	; (40198c <setvbuf+0xe4>)
  4018e8:	6921      	ldr	r1, [r4, #16]
  4018ea:	6800      	ldr	r0, [r0, #0]
  4018ec:	f000 ff7c 	bl	4027e8 <_free_r>
  4018f0:	89a1      	ldrh	r1, [r4, #12]
  4018f2:	2f02      	cmp	r7, #2
  4018f4:	f021 0383 	bic.w	r3, r1, #131	; 0x83
  4018f8:	81a3      	strh	r3, [r4, #12]
  4018fa:	d012      	beq.n	401922 <setvbuf+0x7a>
  4018fc:	bb36      	cbnz	r6, 40194c <setvbuf+0xa4>
  4018fe:	2d00      	cmp	r5, #0
  401900:	bf08      	it	eq
  401902:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  401906:	4628      	mov	r0, r5
  401908:	f001 fa72 	bl	402df0 <malloc>
  40190c:	4606      	mov	r6, r0
  40190e:	b9c8      	cbnz	r0, 401944 <setvbuf+0x9c>
  401910:	f44f 6080 	mov.w	r0, #1024	; 0x400
  401914:	f001 fa6c 	bl	402df0 <malloc>
  401918:	4606      	mov	r6, r0
  40191a:	b988      	cbnz	r0, 401940 <setvbuf+0x98>
  40191c:	f04f 30ff 	mov.w	r0, #4294967295
  401920:	e000      	b.n	401924 <setvbuf+0x7c>
  401922:	2000      	movs	r0, #0
  401924:	89a1      	ldrh	r1, [r4, #12]
  401926:	f041 0302 	orr.w	r3, r1, #2
  40192a:	81a3      	strh	r3, [r4, #12]
  40192c:	f104 0143 	add.w	r1, r4, #67	; 0x43
  401930:	2200      	movs	r2, #0
  401932:	2301      	movs	r3, #1
  401934:	60a2      	str	r2, [r4, #8]
  401936:	6021      	str	r1, [r4, #0]
  401938:	6121      	str	r1, [r4, #16]
  40193a:	6163      	str	r3, [r4, #20]
  40193c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401940:	f44f 6580 	mov.w	r5, #1024	; 0x400
  401944:	89a2      	ldrh	r2, [r4, #12]
  401946:	f042 0080 	orr.w	r0, r2, #128	; 0x80
  40194a:	81a0      	strh	r0, [r4, #12]
  40194c:	2f01      	cmp	r7, #1
  40194e:	d105      	bne.n	40195c <setvbuf+0xb4>
  401950:	89a1      	ldrh	r1, [r4, #12]
  401952:	426a      	negs	r2, r5
  401954:	f041 0301 	orr.w	r3, r1, #1
  401958:	81a3      	strh	r3, [r4, #12]
  40195a:	61a2      	str	r2, [r4, #24]
  40195c:	480b      	ldr	r0, [pc, #44]	; (40198c <setvbuf+0xe4>)
  40195e:	89a2      	ldrh	r2, [r4, #12]
  401960:	6801      	ldr	r1, [r0, #0]
  401962:	4b0b      	ldr	r3, [pc, #44]	; (401990 <setvbuf+0xe8>)
  401964:	f002 0008 	and.w	r0, r2, #8
  401968:	b200      	sxth	r0, r0
  40196a:	63cb      	str	r3, [r1, #60]	; 0x3c
  40196c:	6026      	str	r6, [r4, #0]
  40196e:	6126      	str	r6, [r4, #16]
  401970:	6165      	str	r5, [r4, #20]
  401972:	b148      	cbz	r0, 401988 <setvbuf+0xe0>
  401974:	f012 0f03 	tst.w	r2, #3
  401978:	bf18      	it	ne
  40197a:	2500      	movne	r5, #0
  40197c:	60a5      	str	r5, [r4, #8]
  40197e:	2000      	movs	r0, #0
  401980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401984:	f04f 30ff 	mov.w	r0, #4294967295
  401988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40198c:	20000018 	.word	0x20000018
  401990:	004024e1 	.word	0x004024e1

00401994 <__sprint_r>:
  401994:	6893      	ldr	r3, [r2, #8]
  401996:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40199a:	4681      	mov	r9, r0
  40199c:	460f      	mov	r7, r1
  40199e:	4614      	mov	r4, r2
  4019a0:	b91b      	cbnz	r3, 4019aa <__sprint_r+0x16>
  4019a2:	6053      	str	r3, [r2, #4]
  4019a4:	4618      	mov	r0, r3
  4019a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4019aa:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4019ac:	049b      	lsls	r3, r3, #18
  4019ae:	d51e      	bpl.n	4019ee <__sprint_r+0x5a>
  4019b0:	6815      	ldr	r5, [r2, #0]
  4019b2:	68a0      	ldr	r0, [r4, #8]
  4019b4:	3508      	adds	r5, #8
  4019b6:	b1c8      	cbz	r0, 4019ec <__sprint_r+0x58>
  4019b8:	f855 1c04 	ldr.w	r1, [r5, #-4]
  4019bc:	f855 ac08 	ldr.w	sl, [r5, #-8]
  4019c0:	ea4f 0891 	mov.w	r8, r1, lsr #2
  4019c4:	2600      	movs	r6, #0
  4019c6:	4546      	cmp	r6, r8
  4019c8:	da09      	bge.n	4019de <__sprint_r+0x4a>
  4019ca:	4648      	mov	r0, r9
  4019cc:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
  4019d0:	463a      	mov	r2, r7
  4019d2:	f000 fe47 	bl	402664 <_fputwc_r>
  4019d6:	1c43      	adds	r3, r0, #1
  4019d8:	d00b      	beq.n	4019f2 <__sprint_r+0x5e>
  4019da:	3601      	adds	r6, #1
  4019dc:	e7f3      	b.n	4019c6 <__sprint_r+0x32>
  4019de:	68a2      	ldr	r2, [r4, #8]
  4019e0:	ea4f 0888 	mov.w	r8, r8, lsl #2
  4019e4:	ebc8 0302 	rsb	r3, r8, r2
  4019e8:	60a3      	str	r3, [r4, #8]
  4019ea:	e7e2      	b.n	4019b2 <__sprint_r+0x1e>
  4019ec:	e001      	b.n	4019f2 <__sprint_r+0x5e>
  4019ee:	f000 ffb1 	bl	402954 <__sfvwrite_r>
  4019f2:	2100      	movs	r1, #0
  4019f4:	60a1      	str	r1, [r4, #8]
  4019f6:	6061      	str	r1, [r4, #4]
  4019f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004019fc <_vfiprintf_r>:
  4019fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a00:	4689      	mov	r9, r1
  401a02:	b0a9      	sub	sp, #164	; 0xa4
  401a04:	4614      	mov	r4, r2
  401a06:	461d      	mov	r5, r3
  401a08:	461e      	mov	r6, r3
  401a0a:	4682      	mov	sl, r0
  401a0c:	b118      	cbz	r0, 401a16 <_vfiprintf_r+0x1a>
  401a0e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401a10:	b90b      	cbnz	r3, 401a16 <_vfiprintf_r+0x1a>
  401a12:	f000 fdab 	bl	40256c <__sinit>
  401a16:	f8b9 000c 	ldrh.w	r0, [r9, #12]
  401a1a:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
  401a1e:	b211      	sxth	r1, r2
  401a20:	b949      	cbnz	r1, 401a36 <_vfiprintf_r+0x3a>
  401a22:	f440 5300 	orr.w	r3, r0, #8192	; 0x2000
  401a26:	f8d9 0064 	ldr.w	r0, [r9, #100]	; 0x64
  401a2a:	f8a9 300c 	strh.w	r3, [r9, #12]
  401a2e:	f420 5200 	bic.w	r2, r0, #8192	; 0x2000
  401a32:	f8c9 2064 	str.w	r2, [r9, #100]	; 0x64
  401a36:	f8b9 100c 	ldrh.w	r1, [r9, #12]
  401a3a:	f001 0308 	and.w	r3, r1, #8
  401a3e:	b218      	sxth	r0, r3
  401a40:	b148      	cbz	r0, 401a56 <_vfiprintf_r+0x5a>
  401a42:	f8d9 2010 	ldr.w	r2, [r9, #16]
  401a46:	b132      	cbz	r2, 401a56 <_vfiprintf_r+0x5a>
  401a48:	f8b9 100c 	ldrh.w	r1, [r9, #12]
  401a4c:	f001 031a 	and.w	r3, r1, #26
  401a50:	2b0a      	cmp	r3, #10
  401a52:	d116      	bne.n	401a82 <_vfiprintf_r+0x86>
  401a54:	e009      	b.n	401a6a <_vfiprintf_r+0x6e>
  401a56:	4650      	mov	r0, sl
  401a58:	4649      	mov	r1, r9
  401a5a:	f000 fc27 	bl	4022ac <__swsetup_r>
  401a5e:	2800      	cmp	r0, #0
  401a60:	d0f2      	beq.n	401a48 <_vfiprintf_r+0x4c>
  401a62:	f04f 32ff 	mov.w	r2, #4294967295
  401a66:	9203      	str	r2, [sp, #12]
  401a68:	e3d5      	b.n	402216 <_vfiprintf_r+0x81a>
  401a6a:	f9b9 000e 	ldrsh.w	r0, [r9, #14]
  401a6e:	2800      	cmp	r0, #0
  401a70:	db07      	blt.n	401a82 <_vfiprintf_r+0x86>
  401a72:	4650      	mov	r0, sl
  401a74:	4649      	mov	r1, r9
  401a76:	4622      	mov	r2, r4
  401a78:	462b      	mov	r3, r5
  401a7a:	f000 fbd0 	bl	40221e <__sbprintf>
  401a7e:	9003      	str	r0, [sp, #12]
  401a80:	e3c9      	b.n	402216 <_vfiprintf_r+0x81a>
  401a82:	2200      	movs	r2, #0
  401a84:	ad18      	add	r5, sp, #96	; 0x60
  401a86:	950b      	str	r5, [sp, #44]	; 0x2c
  401a88:	920d      	str	r2, [sp, #52]	; 0x34
  401a8a:	920c      	str	r2, [sp, #48]	; 0x30
  401a8c:	9401      	str	r4, [sp, #4]
  401a8e:	9205      	str	r2, [sp, #20]
  401a90:	9203      	str	r2, [sp, #12]
  401a92:	46a8      	mov	r8, r5
  401a94:	9901      	ldr	r1, [sp, #4]
  401a96:	460c      	mov	r4, r1
  401a98:	f811 3b01 	ldrb.w	r3, [r1], #1
  401a9c:	b10b      	cbz	r3, 401aa2 <_vfiprintf_r+0xa6>
  401a9e:	2b25      	cmp	r3, #37	; 0x25
  401aa0:	d1f9      	bne.n	401a96 <_vfiprintf_r+0x9a>
  401aa2:	9a01      	ldr	r2, [sp, #4]
  401aa4:	1aa5      	subs	r5, r4, r2
  401aa6:	d019      	beq.n	401adc <_vfiprintf_r+0xe0>
  401aa8:	990c      	ldr	r1, [sp, #48]	; 0x30
  401aaa:	980d      	ldr	r0, [sp, #52]	; 0x34
  401aac:	1c4b      	adds	r3, r1, #1
  401aae:	e888 0024 	stmia.w	r8, {r2, r5}
  401ab2:	2b07      	cmp	r3, #7
  401ab4:	eb00 0205 	add.w	r2, r0, r5
  401ab8:	920d      	str	r2, [sp, #52]	; 0x34
  401aba:	f108 0808 	add.w	r8, r8, #8
  401abe:	930c      	str	r3, [sp, #48]	; 0x30
  401ac0:	dd09      	ble.n	401ad6 <_vfiprintf_r+0xda>
  401ac2:	4650      	mov	r0, sl
  401ac4:	4649      	mov	r1, r9
  401ac6:	aa0b      	add	r2, sp, #44	; 0x2c
  401ac8:	f7ff ff64 	bl	401994 <__sprint_r>
  401acc:	2800      	cmp	r0, #0
  401ace:	f040 839a 	bne.w	402206 <_vfiprintf_r+0x80a>
  401ad2:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  401ad6:	9803      	ldr	r0, [sp, #12]
  401ad8:	1942      	adds	r2, r0, r5
  401ada:	9203      	str	r2, [sp, #12]
  401adc:	7821      	ldrb	r1, [r4, #0]
  401ade:	2900      	cmp	r1, #0
  401ae0:	f000 838a 	beq.w	4021f8 <_vfiprintf_r+0x7fc>
  401ae4:	2200      	movs	r2, #0
  401ae6:	3401      	adds	r4, #1
  401ae8:	9401      	str	r4, [sp, #4]
  401aea:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  401aee:	f04f 3cff 	mov.w	ip, #4294967295
  401af2:	9204      	str	r2, [sp, #16]
  401af4:	4617      	mov	r7, r2
  401af6:	9801      	ldr	r0, [sp, #4]
  401af8:	f810 3b01 	ldrb.w	r3, [r0], #1
  401afc:	9001      	str	r0, [sp, #4]
  401afe:	2b63      	cmp	r3, #99	; 0x63
  401b00:	f000 80b3 	beq.w	401c6a <_vfiprintf_r+0x26e>
  401b04:	dc33      	bgt.n	401b6e <_vfiprintf_r+0x172>
  401b06:	2b39      	cmp	r3, #57	; 0x39
  401b08:	dc1a      	bgt.n	401b40 <_vfiprintf_r+0x144>
  401b0a:	2b31      	cmp	r3, #49	; 0x31
  401b0c:	f280 8091 	bge.w	401c32 <_vfiprintf_r+0x236>
  401b10:	2b2b      	cmp	r3, #43	; 0x2b
  401b12:	d101      	bne.n	401b18 <_vfiprintf_r+0x11c>
  401b14:	461a      	mov	r2, r3
  401b16:	e7ee      	b.n	401af6 <_vfiprintf_r+0xfa>
  401b18:	dc0a      	bgt.n	401b30 <_vfiprintf_r+0x134>
  401b1a:	2b23      	cmp	r3, #35	; 0x23
  401b1c:	d055      	beq.n	401bca <_vfiprintf_r+0x1ce>
  401b1e:	2b2a      	cmp	r3, #42	; 0x2a
  401b20:	d056      	beq.n	401bd0 <_vfiprintf_r+0x1d4>
  401b22:	2b20      	cmp	r3, #32
  401b24:	f040 81f7 	bne.w	401f16 <_vfiprintf_r+0x51a>
  401b28:	2a00      	cmp	r2, #0
  401b2a:	bf08      	it	eq
  401b2c:	2220      	moveq	r2, #32
  401b2e:	e7e2      	b.n	401af6 <_vfiprintf_r+0xfa>
  401b30:	2b2e      	cmp	r3, #46	; 0x2e
  401b32:	d058      	beq.n	401be6 <_vfiprintf_r+0x1ea>
  401b34:	2b30      	cmp	r3, #48	; 0x30
  401b36:	d079      	beq.n	401c2c <_vfiprintf_r+0x230>
  401b38:	2b2d      	cmp	r3, #45	; 0x2d
  401b3a:	f040 81ec 	bne.w	401f16 <_vfiprintf_r+0x51a>
  401b3e:	e04f      	b.n	401be0 <_vfiprintf_r+0x1e4>
  401b40:	2b4f      	cmp	r3, #79	; 0x4f
  401b42:	f000 80de 	beq.w	401d02 <_vfiprintf_r+0x306>
  401b46:	dc07      	bgt.n	401b58 <_vfiprintf_r+0x15c>
  401b48:	2b44      	cmp	r3, #68	; 0x44
  401b4a:	f040 81e4 	bne.w	401f16 <_vfiprintf_r+0x51a>
  401b4e:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  401b52:	f047 0710 	orr.w	r7, r7, #16
  401b56:	e090      	b.n	401c7a <_vfiprintf_r+0x27e>
  401b58:	2b55      	cmp	r3, #85	; 0x55
  401b5a:	f000 811f 	beq.w	401d9c <_vfiprintf_r+0x3a0>
  401b5e:	2b58      	cmp	r3, #88	; 0x58
  401b60:	f040 81d9 	bne.w	401f16 <_vfiprintf_r+0x51a>
  401b64:	4daf      	ldr	r5, [pc, #700]	; (401e24 <_vfiprintf_r+0x428>)
  401b66:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  401b6a:	9505      	str	r5, [sp, #20]
  401b6c:	e131      	b.n	401dd2 <_vfiprintf_r+0x3d6>
  401b6e:	2b6f      	cmp	r3, #111	; 0x6f
  401b70:	f000 80c9 	beq.w	401d06 <_vfiprintf_r+0x30a>
  401b74:	dc10      	bgt.n	401b98 <_vfiprintf_r+0x19c>
  401b76:	2b69      	cmp	r3, #105	; 0x69
  401b78:	d024      	beq.n	401bc4 <_vfiprintf_r+0x1c8>
  401b7a:	dc07      	bgt.n	401b8c <_vfiprintf_r+0x190>
  401b7c:	2b64      	cmp	r3, #100	; 0x64
  401b7e:	d021      	beq.n	401bc4 <_vfiprintf_r+0x1c8>
  401b80:	2b68      	cmp	r3, #104	; 0x68
  401b82:	f040 81c8 	bne.w	401f16 <_vfiprintf_r+0x51a>
  401b86:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  401b8a:	e7b4      	b.n	401af6 <_vfiprintf_r+0xfa>
  401b8c:	2b6c      	cmp	r3, #108	; 0x6c
  401b8e:	d05f      	beq.n	401c50 <_vfiprintf_r+0x254>
  401b90:	2b6e      	cmp	r3, #110	; 0x6e
  401b92:	f040 81c0 	bne.w	401f16 <_vfiprintf_r+0x51a>
  401b96:	e096      	b.n	401cc6 <_vfiprintf_r+0x2ca>
  401b98:	2b73      	cmp	r3, #115	; 0x73
  401b9a:	f000 80df 	beq.w	401d5c <_vfiprintf_r+0x360>
  401b9e:	dc06      	bgt.n	401bae <_vfiprintf_r+0x1b2>
  401ba0:	2b70      	cmp	r3, #112	; 0x70
  401ba2:	f000 80cd 	beq.w	401d40 <_vfiprintf_r+0x344>
  401ba6:	2b71      	cmp	r3, #113	; 0x71
  401ba8:	f040 81b5 	bne.w	401f16 <_vfiprintf_r+0x51a>
  401bac:	e05a      	b.n	401c64 <_vfiprintf_r+0x268>
  401bae:	2b75      	cmp	r3, #117	; 0x75
  401bb0:	f000 80f6 	beq.w	401da0 <_vfiprintf_r+0x3a4>
  401bb4:	2b78      	cmp	r3, #120	; 0x78
  401bb6:	f040 81ae 	bne.w	401f16 <_vfiprintf_r+0x51a>
  401bba:	4d9b      	ldr	r5, [pc, #620]	; (401e28 <_vfiprintf_r+0x42c>)
  401bbc:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  401bc0:	9505      	str	r5, [sp, #20]
  401bc2:	e106      	b.n	401dd2 <_vfiprintf_r+0x3d6>
  401bc4:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  401bc8:	e057      	b.n	401c7a <_vfiprintf_r+0x27e>
  401bca:	f047 0701 	orr.w	r7, r7, #1
  401bce:	e792      	b.n	401af6 <_vfiprintf_r+0xfa>
  401bd0:	1d33      	adds	r3, r6, #4
  401bd2:	6836      	ldr	r6, [r6, #0]
  401bd4:	2e00      	cmp	r6, #0
  401bd6:	9604      	str	r6, [sp, #16]
  401bd8:	da15      	bge.n	401c06 <_vfiprintf_r+0x20a>
  401bda:	4270      	negs	r0, r6
  401bdc:	9004      	str	r0, [sp, #16]
  401bde:	461e      	mov	r6, r3
  401be0:	f047 0704 	orr.w	r7, r7, #4
  401be4:	e787      	b.n	401af6 <_vfiprintf_r+0xfa>
  401be6:	9901      	ldr	r1, [sp, #4]
  401be8:	f811 3b01 	ldrb.w	r3, [r1], #1
  401bec:	2b2a      	cmp	r3, #42	; 0x2a
  401bee:	9101      	str	r1, [sp, #4]
  401bf0:	d10b      	bne.n	401c0a <_vfiprintf_r+0x20e>
  401bf2:	f8d6 c000 	ldr.w	ip, [r6]
  401bf6:	1d33      	adds	r3, r6, #4
  401bf8:	f1bc 0f00 	cmp.w	ip, #0
  401bfc:	da03      	bge.n	401c06 <_vfiprintf_r+0x20a>
  401bfe:	461e      	mov	r6, r3
  401c00:	f04f 3cff 	mov.w	ip, #4294967295
  401c04:	e777      	b.n	401af6 <_vfiprintf_r+0xfa>
  401c06:	461e      	mov	r6, r3
  401c08:	e775      	b.n	401af6 <_vfiprintf_r+0xfa>
  401c0a:	f04f 0c00 	mov.w	ip, #0
  401c0e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401c12:	2809      	cmp	r0, #9
  401c14:	d807      	bhi.n	401c26 <_vfiprintf_r+0x22a>
  401c16:	9901      	ldr	r1, [sp, #4]
  401c18:	230a      	movs	r3, #10
  401c1a:	fb03 0c0c 	mla	ip, r3, ip, r0
  401c1e:	f811 3b01 	ldrb.w	r3, [r1], #1
  401c22:	9101      	str	r1, [sp, #4]
  401c24:	e7f3      	b.n	401c0e <_vfiprintf_r+0x212>
  401c26:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
  401c2a:	e768      	b.n	401afe <_vfiprintf_r+0x102>
  401c2c:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  401c30:	e761      	b.n	401af6 <_vfiprintf_r+0xfa>
  401c32:	9801      	ldr	r0, [sp, #4]
  401c34:	2100      	movs	r1, #0
  401c36:	3b30      	subs	r3, #48	; 0x30
  401c38:	240a      	movs	r4, #10
  401c3a:	fb04 3101 	mla	r1, r4, r1, r3
  401c3e:	f810 3b01 	ldrb.w	r3, [r0], #1
  401c42:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
  401c46:	2c09      	cmp	r4, #9
  401c48:	9001      	str	r0, [sp, #4]
  401c4a:	d9f4      	bls.n	401c36 <_vfiprintf_r+0x23a>
  401c4c:	9104      	str	r1, [sp, #16]
  401c4e:	e756      	b.n	401afe <_vfiprintf_r+0x102>
  401c50:	9901      	ldr	r1, [sp, #4]
  401c52:	780b      	ldrb	r3, [r1, #0]
  401c54:	2b6c      	cmp	r3, #108	; 0x6c
  401c56:	d102      	bne.n	401c5e <_vfiprintf_r+0x262>
  401c58:	1c48      	adds	r0, r1, #1
  401c5a:	9001      	str	r0, [sp, #4]
  401c5c:	e002      	b.n	401c64 <_vfiprintf_r+0x268>
  401c5e:	f047 0710 	orr.w	r7, r7, #16
  401c62:	e748      	b.n	401af6 <_vfiprintf_r+0xfa>
  401c64:	f047 0720 	orr.w	r7, r7, #32
  401c68:	e745      	b.n	401af6 <_vfiprintf_r+0xfa>
  401c6a:	6832      	ldr	r2, [r6, #0]
  401c6c:	2500      	movs	r5, #0
  401c6e:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  401c72:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
  401c76:	3604      	adds	r6, #4
  401c78:	e157      	b.n	401f2a <_vfiprintf_r+0x52e>
  401c7a:	06ba      	lsls	r2, r7, #26
  401c7c:	d507      	bpl.n	401c8e <_vfiprintf_r+0x292>
  401c7e:	3607      	adds	r6, #7
  401c80:	f026 0507 	bic.w	r5, r6, #7
  401c84:	f105 0608 	add.w	r6, r5, #8
  401c88:	e9d5 4500 	ldrd	r4, r5, [r5]
  401c8c:	e00f      	b.n	401cae <_vfiprintf_r+0x2b2>
  401c8e:	f017 0f10 	tst.w	r7, #16
  401c92:	f106 0104 	add.w	r1, r6, #4
  401c96:	d001      	beq.n	401c9c <_vfiprintf_r+0x2a0>
  401c98:	6832      	ldr	r2, [r6, #0]
  401c9a:	e005      	b.n	401ca8 <_vfiprintf_r+0x2ac>
  401c9c:	f017 0f40 	tst.w	r7, #64	; 0x40
  401ca0:	6832      	ldr	r2, [r6, #0]
  401ca2:	d001      	beq.n	401ca8 <_vfiprintf_r+0x2ac>
  401ca4:	b214      	sxth	r4, r2
  401ca6:	e000      	b.n	401caa <_vfiprintf_r+0x2ae>
  401ca8:	4614      	mov	r4, r2
  401caa:	17e5      	asrs	r5, r4, #31
  401cac:	460e      	mov	r6, r1
  401cae:	2c00      	cmp	r4, #0
  401cb0:	f175 0200 	sbcs.w	r2, r5, #0
  401cb4:	f280 80ba 	bge.w	401e2c <_vfiprintf_r+0x430>
  401cb8:	232d      	movs	r3, #45	; 0x2d
  401cba:	4264      	negs	r4, r4
  401cbc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  401cc0:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
  401cc4:	e0b2      	b.n	401e2c <_vfiprintf_r+0x430>
  401cc6:	f017 0f20 	tst.w	r7, #32
  401cca:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  401cce:	f106 0204 	add.w	r2, r6, #4
  401cd2:	d005      	beq.n	401ce0 <_vfiprintf_r+0x2e4>
  401cd4:	9c03      	ldr	r4, [sp, #12]
  401cd6:	6835      	ldr	r5, [r6, #0]
  401cd8:	17e0      	asrs	r0, r4, #31
  401cda:	602c      	str	r4, [r5, #0]
  401cdc:	6068      	str	r0, [r5, #4]
  401cde:	e004      	b.n	401cea <_vfiprintf_r+0x2ee>
  401ce0:	06fb      	lsls	r3, r7, #27
  401ce2:	d504      	bpl.n	401cee <_vfiprintf_r+0x2f2>
  401ce4:	6833      	ldr	r3, [r6, #0]
  401ce6:	9903      	ldr	r1, [sp, #12]
  401ce8:	6019      	str	r1, [r3, #0]
  401cea:	4616      	mov	r6, r2
  401cec:	e6d2      	b.n	401a94 <_vfiprintf_r+0x98>
  401cee:	6830      	ldr	r0, [r6, #0]
  401cf0:	9c03      	ldr	r4, [sp, #12]
  401cf2:	f017 0f40 	tst.w	r7, #64	; 0x40
  401cf6:	f106 0604 	add.w	r6, r6, #4
  401cfa:	bf14      	ite	ne
  401cfc:	8004      	strhne	r4, [r0, #0]
  401cfe:	6004      	streq	r4, [r0, #0]
  401d00:	e6c8      	b.n	401a94 <_vfiprintf_r+0x98>
  401d02:	f047 0710 	orr.w	r7, r7, #16
  401d06:	f017 0020 	ands.w	r0, r7, #32
  401d0a:	d008      	beq.n	401d1e <_vfiprintf_r+0x322>
  401d0c:	1df3      	adds	r3, r6, #7
  401d0e:	f023 0507 	bic.w	r5, r3, #7
  401d12:	f105 0608 	add.w	r6, r5, #8
  401d16:	e9d5 4500 	ldrd	r4, r5, [r5]
  401d1a:	2000      	movs	r0, #0
  401d1c:	e07d      	b.n	401e1a <_vfiprintf_r+0x41e>
  401d1e:	f017 0110 	ands.w	r1, r7, #16
  401d22:	f106 0204 	add.w	r2, r6, #4
  401d26:	d106      	bne.n	401d36 <_vfiprintf_r+0x33a>
  401d28:	f017 0040 	ands.w	r0, r7, #64	; 0x40
  401d2c:	d003      	beq.n	401d36 <_vfiprintf_r+0x33a>
  401d2e:	8834      	ldrh	r4, [r6, #0]
  401d30:	2500      	movs	r5, #0
  401d32:	4616      	mov	r6, r2
  401d34:	e7f1      	b.n	401d1a <_vfiprintf_r+0x31e>
  401d36:	6836      	ldr	r6, [r6, #0]
  401d38:	2500      	movs	r5, #0
  401d3a:	4634      	mov	r4, r6
  401d3c:	4616      	mov	r6, r2
  401d3e:	e06c      	b.n	401e1a <_vfiprintf_r+0x41e>
  401d40:	4b39      	ldr	r3, [pc, #228]	; (401e28 <_vfiprintf_r+0x42c>)
  401d42:	6834      	ldr	r4, [r6, #0]
  401d44:	9305      	str	r3, [sp, #20]
  401d46:	2130      	movs	r1, #48	; 0x30
  401d48:	2278      	movs	r2, #120	; 0x78
  401d4a:	2500      	movs	r5, #0
  401d4c:	f047 0702 	orr.w	r7, r7, #2
  401d50:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  401d54:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
  401d58:	3604      	adds	r6, #4
  401d5a:	e05d      	b.n	401e18 <_vfiprintf_r+0x41c>
  401d5c:	4631      	mov	r1, r6
  401d5e:	2500      	movs	r5, #0
  401d60:	f8d1 b000 	ldr.w	fp, [r1]
  401d64:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
  401d68:	3604      	adds	r6, #4
  401d6a:	45ac      	cmp	ip, r5
  401d6c:	4658      	mov	r0, fp
  401d6e:	db11      	blt.n	401d94 <_vfiprintf_r+0x398>
  401d70:	4662      	mov	r2, ip
  401d72:	4629      	mov	r1, r5
  401d74:	f8cd c000 	str.w	ip, [sp]
  401d78:	f001 fa4c 	bl	403214 <memchr>
  401d7c:	f8dd c000 	ldr.w	ip, [sp]
  401d80:	2800      	cmp	r0, #0
  401d82:	f000 80d6 	beq.w	401f32 <_vfiprintf_r+0x536>
  401d86:	ebcb 0400 	rsb	r4, fp, r0
  401d8a:	4564      	cmp	r4, ip
  401d8c:	f340 80d3 	ble.w	401f36 <_vfiprintf_r+0x53a>
  401d90:	4664      	mov	r4, ip
  401d92:	e0d0      	b.n	401f36 <_vfiprintf_r+0x53a>
  401d94:	f001 fc42 	bl	40361c <strlen>
  401d98:	4604      	mov	r4, r0
  401d9a:	e0cc      	b.n	401f36 <_vfiprintf_r+0x53a>
  401d9c:	f047 0710 	orr.w	r7, r7, #16
  401da0:	06bd      	lsls	r5, r7, #26
  401da2:	d507      	bpl.n	401db4 <_vfiprintf_r+0x3b8>
  401da4:	1df0      	adds	r0, r6, #7
  401da6:	f020 0407 	bic.w	r4, r0, #7
  401daa:	f104 0608 	add.w	r6, r4, #8
  401dae:	e9d4 4500 	ldrd	r4, r5, [r4]
  401db2:	e00c      	b.n	401dce <_vfiprintf_r+0x3d2>
  401db4:	f017 0f10 	tst.w	r7, #16
  401db8:	f106 0304 	add.w	r3, r6, #4
  401dbc:	d103      	bne.n	401dc6 <_vfiprintf_r+0x3ca>
  401dbe:	067c      	lsls	r4, r7, #25
  401dc0:	d501      	bpl.n	401dc6 <_vfiprintf_r+0x3ca>
  401dc2:	8834      	ldrh	r4, [r6, #0]
  401dc4:	e001      	b.n	401dca <_vfiprintf_r+0x3ce>
  401dc6:	6835      	ldr	r5, [r6, #0]
  401dc8:	462c      	mov	r4, r5
  401dca:	2500      	movs	r5, #0
  401dcc:	461e      	mov	r6, r3
  401dce:	2001      	movs	r0, #1
  401dd0:	e023      	b.n	401e1a <_vfiprintf_r+0x41e>
  401dd2:	06b8      	lsls	r0, r7, #26
  401dd4:	d507      	bpl.n	401de6 <_vfiprintf_r+0x3ea>
  401dd6:	1df4      	adds	r4, r6, #7
  401dd8:	f024 0107 	bic.w	r1, r4, #7
  401ddc:	f101 0608 	add.w	r6, r1, #8
  401de0:	e9d1 4500 	ldrd	r4, r5, [r1]
  401de4:	e00c      	b.n	401e00 <_vfiprintf_r+0x404>
  401de6:	f017 0f10 	tst.w	r7, #16
  401dea:	f106 0004 	add.w	r0, r6, #4
  401dee:	d103      	bne.n	401df8 <_vfiprintf_r+0x3fc>
  401df0:	0679      	lsls	r1, r7, #25
  401df2:	d501      	bpl.n	401df8 <_vfiprintf_r+0x3fc>
  401df4:	8834      	ldrh	r4, [r6, #0]
  401df6:	e001      	b.n	401dfc <_vfiprintf_r+0x400>
  401df8:	6836      	ldr	r6, [r6, #0]
  401dfa:	4634      	mov	r4, r6
  401dfc:	2500      	movs	r5, #0
  401dfe:	4606      	mov	r6, r0
  401e00:	07fa      	lsls	r2, r7, #31
  401e02:	d509      	bpl.n	401e18 <_vfiprintf_r+0x41c>
  401e04:	ea54 0205 	orrs.w	r2, r4, r5
  401e08:	d006      	beq.n	401e18 <_vfiprintf_r+0x41c>
  401e0a:	2230      	movs	r2, #48	; 0x30
  401e0c:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
  401e10:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  401e14:	f047 0702 	orr.w	r7, r7, #2
  401e18:	2002      	movs	r0, #2
  401e1a:	2100      	movs	r1, #0
  401e1c:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
  401e20:	e005      	b.n	401e2e <_vfiprintf_r+0x432>
  401e22:	bf00      	nop
  401e24:	00403b72 	.word	0x00403b72
  401e28:	00403b83 	.word	0x00403b83
  401e2c:	2001      	movs	r0, #1
  401e2e:	f1bc 0f00 	cmp.w	ip, #0
  401e32:	bfa8      	it	ge
  401e34:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  401e38:	ea54 0105 	orrs.w	r1, r4, r5
  401e3c:	d102      	bne.n	401e44 <_vfiprintf_r+0x448>
  401e3e:	f1bc 0f00 	cmp.w	ip, #0
  401e42:	d058      	beq.n	401ef6 <_vfiprintf_r+0x4fa>
  401e44:	2801      	cmp	r0, #1
  401e46:	d01d      	beq.n	401e84 <_vfiprintf_r+0x488>
  401e48:	2802      	cmp	r0, #2
  401e4a:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
  401e4e:	d041      	beq.n	401ed4 <_vfiprintf_r+0x4d8>
  401e50:	f004 0207 	and.w	r2, r4, #7
  401e54:	08e4      	lsrs	r4, r4, #3
  401e56:	ea44 7045 	orr.w	r0, r4, r5, lsl #29
  401e5a:	08e9      	lsrs	r1, r5, #3
  401e5c:	4604      	mov	r4, r0
  401e5e:	460d      	mov	r5, r1
  401e60:	3230      	adds	r2, #48	; 0x30
  401e62:	ea54 0105 	orrs.w	r1, r4, r5
  401e66:	469b      	mov	fp, r3
  401e68:	701a      	strb	r2, [r3, #0]
  401e6a:	f103 33ff 	add.w	r3, r3, #4294967295
  401e6e:	d1ef      	bne.n	401e50 <_vfiprintf_r+0x454>
  401e70:	07f8      	lsls	r0, r7, #31
  401e72:	465d      	mov	r5, fp
  401e74:	d54a      	bpl.n	401f0c <_vfiprintf_r+0x510>
  401e76:	2a30      	cmp	r2, #48	; 0x30
  401e78:	d048      	beq.n	401f0c <_vfiprintf_r+0x510>
  401e7a:	2230      	movs	r2, #48	; 0x30
  401e7c:	469b      	mov	fp, r3
  401e7e:	f805 2c01 	strb.w	r2, [r5, #-1]
  401e82:	e043      	b.n	401f0c <_vfiprintf_r+0x510>
  401e84:	2d00      	cmp	r5, #0
  401e86:	bf08      	it	eq
  401e88:	2c0a      	cmpeq	r4, #10
  401e8a:	d203      	bcs.n	401e94 <_vfiprintf_r+0x498>
  401e8c:	3430      	adds	r4, #48	; 0x30
  401e8e:	f88d 405f 	strb.w	r4, [sp, #95]	; 0x5f
  401e92:	e036      	b.n	401f02 <_vfiprintf_r+0x506>
  401e94:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
  401e98:	9302      	str	r3, [sp, #8]
  401e9a:	4620      	mov	r0, r4
  401e9c:	4629      	mov	r1, r5
  401e9e:	220a      	movs	r2, #10
  401ea0:	2300      	movs	r3, #0
  401ea2:	f8cd c000 	str.w	ip, [sp]
  401ea6:	f7ff f95f 	bl	401168 <__aeabi_uldivmod>
  401eaa:	9802      	ldr	r0, [sp, #8]
  401eac:	f8dd b008 	ldr.w	fp, [sp, #8]
  401eb0:	3230      	adds	r2, #48	; 0x30
  401eb2:	f800 2901 	strb.w	r2, [r0], #-1
  401eb6:	4629      	mov	r1, r5
  401eb8:	9002      	str	r0, [sp, #8]
  401eba:	220a      	movs	r2, #10
  401ebc:	4620      	mov	r0, r4
  401ebe:	2300      	movs	r3, #0
  401ec0:	f7ff f952 	bl	401168 <__aeabi_uldivmod>
  401ec4:	4604      	mov	r4, r0
  401ec6:	460d      	mov	r5, r1
  401ec8:	ea54 0105 	orrs.w	r1, r4, r5
  401ecc:	f8dd c000 	ldr.w	ip, [sp]
  401ed0:	d1e3      	bne.n	401e9a <_vfiprintf_r+0x49e>
  401ed2:	e01b      	b.n	401f0c <_vfiprintf_r+0x510>
  401ed4:	f004 000f 	and.w	r0, r4, #15
  401ed8:	9905      	ldr	r1, [sp, #20]
  401eda:	0924      	lsrs	r4, r4, #4
  401edc:	5c0a      	ldrb	r2, [r1, r0]
  401ede:	ea44 7005 	orr.w	r0, r4, r5, lsl #28
  401ee2:	0929      	lsrs	r1, r5, #4
  401ee4:	4604      	mov	r4, r0
  401ee6:	460d      	mov	r5, r1
  401ee8:	469b      	mov	fp, r3
  401eea:	f803 2901 	strb.w	r2, [r3], #-1
  401eee:	ea54 0205 	orrs.w	r2, r4, r5
  401ef2:	d1ef      	bne.n	401ed4 <_vfiprintf_r+0x4d8>
  401ef4:	e00a      	b.n	401f0c <_vfiprintf_r+0x510>
  401ef6:	b938      	cbnz	r0, 401f08 <_vfiprintf_r+0x50c>
  401ef8:	07f9      	lsls	r1, r7, #31
  401efa:	d505      	bpl.n	401f08 <_vfiprintf_r+0x50c>
  401efc:	2030      	movs	r0, #48	; 0x30
  401efe:	f88d 005f 	strb.w	r0, [sp, #95]	; 0x5f
  401f02:	f10d 0b5f 	add.w	fp, sp, #95	; 0x5f
  401f06:	e001      	b.n	401f0c <_vfiprintf_r+0x510>
  401f08:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
  401f0c:	ad18      	add	r5, sp, #96	; 0x60
  401f0e:	ebcb 0405 	rsb	r4, fp, r5
  401f12:	4665      	mov	r5, ip
  401f14:	e00f      	b.n	401f36 <_vfiprintf_r+0x53a>
  401f16:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  401f1a:	2b00      	cmp	r3, #0
  401f1c:	f000 816c 	beq.w	4021f8 <_vfiprintf_r+0x7fc>
  401f20:	2500      	movs	r5, #0
  401f22:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  401f26:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
  401f2a:	2401      	movs	r4, #1
  401f2c:	f10d 0b38 	add.w	fp, sp, #56	; 0x38
  401f30:	e001      	b.n	401f36 <_vfiprintf_r+0x53a>
  401f32:	4664      	mov	r4, ip
  401f34:	4605      	mov	r5, r0
  401f36:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  401f3a:	42ac      	cmp	r4, r5
  401f3c:	bfac      	ite	ge
  401f3e:	4621      	movge	r1, r4
  401f40:	4629      	movlt	r1, r5
  401f42:	9102      	str	r1, [sp, #8]
  401f44:	b113      	cbz	r3, 401f4c <_vfiprintf_r+0x550>
  401f46:	9802      	ldr	r0, [sp, #8]
  401f48:	1c42      	adds	r2, r0, #1
  401f4a:	9202      	str	r2, [sp, #8]
  401f4c:	f017 0102 	ands.w	r1, r7, #2
  401f50:	9106      	str	r1, [sp, #24]
  401f52:	d002      	beq.n	401f5a <_vfiprintf_r+0x55e>
  401f54:	9b02      	ldr	r3, [sp, #8]
  401f56:	1c98      	adds	r0, r3, #2
  401f58:	9002      	str	r0, [sp, #8]
  401f5a:	f017 0284 	ands.w	r2, r7, #132	; 0x84
  401f5e:	9207      	str	r2, [sp, #28]
  401f60:	d13a      	bne.n	401fd8 <_vfiprintf_r+0x5dc>
  401f62:	9904      	ldr	r1, [sp, #16]
  401f64:	9b02      	ldr	r3, [sp, #8]
  401f66:	1acb      	subs	r3, r1, r3
  401f68:	2b00      	cmp	r3, #0
  401f6a:	dd35      	ble.n	401fd8 <_vfiprintf_r+0x5dc>
  401f6c:	48a0      	ldr	r0, [pc, #640]	; (4021f0 <_vfiprintf_r+0x7f4>)
  401f6e:	2b10      	cmp	r3, #16
  401f70:	f8c8 0000 	str.w	r0, [r8]
  401f74:	dd1a      	ble.n	401fac <_vfiprintf_r+0x5b0>
  401f76:	990c      	ldr	r1, [sp, #48]	; 0x30
  401f78:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401f7a:	2010      	movs	r0, #16
  401f7c:	f8c8 0004 	str.w	r0, [r8, #4]
  401f80:	1c48      	adds	r0, r1, #1
  401f82:	3210      	adds	r2, #16
  401f84:	2807      	cmp	r0, #7
  401f86:	920d      	str	r2, [sp, #52]	; 0x34
  401f88:	f108 0808 	add.w	r8, r8, #8
  401f8c:	900c      	str	r0, [sp, #48]	; 0x30
  401f8e:	dd0b      	ble.n	401fa8 <_vfiprintf_r+0x5ac>
  401f90:	4650      	mov	r0, sl
  401f92:	4649      	mov	r1, r9
  401f94:	aa0b      	add	r2, sp, #44	; 0x2c
  401f96:	9300      	str	r3, [sp, #0]
  401f98:	f7ff fcfc 	bl	401994 <__sprint_r>
  401f9c:	9b00      	ldr	r3, [sp, #0]
  401f9e:	2800      	cmp	r0, #0
  401fa0:	f040 8131 	bne.w	402206 <_vfiprintf_r+0x80a>
  401fa4:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  401fa8:	3b10      	subs	r3, #16
  401faa:	e7df      	b.n	401f6c <_vfiprintf_r+0x570>
  401fac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401fae:	f8c8 3004 	str.w	r3, [r8, #4]
  401fb2:	18d1      	adds	r1, r2, r3
  401fb4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401fb6:	910d      	str	r1, [sp, #52]	; 0x34
  401fb8:	1c58      	adds	r0, r3, #1
  401fba:	2807      	cmp	r0, #7
  401fbc:	f108 0808 	add.w	r8, r8, #8
  401fc0:	900c      	str	r0, [sp, #48]	; 0x30
  401fc2:	dd09      	ble.n	401fd8 <_vfiprintf_r+0x5dc>
  401fc4:	4650      	mov	r0, sl
  401fc6:	4649      	mov	r1, r9
  401fc8:	aa0b      	add	r2, sp, #44	; 0x2c
  401fca:	f7ff fce3 	bl	401994 <__sprint_r>
  401fce:	2800      	cmp	r0, #0
  401fd0:	f040 8119 	bne.w	402206 <_vfiprintf_r+0x80a>
  401fd4:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  401fd8:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  401fdc:	b1d2      	cbz	r2, 402014 <_vfiprintf_r+0x618>
  401fde:	f10d 0127 	add.w	r1, sp, #39	; 0x27
  401fe2:	f8c8 1000 	str.w	r1, [r8]
  401fe6:	990c      	ldr	r1, [sp, #48]	; 0x30
  401fe8:	980d      	ldr	r0, [sp, #52]	; 0x34
  401fea:	2301      	movs	r3, #1
  401fec:	f8c8 3004 	str.w	r3, [r8, #4]
  401ff0:	1c4b      	adds	r3, r1, #1
  401ff2:	1c42      	adds	r2, r0, #1
  401ff4:	2b07      	cmp	r3, #7
  401ff6:	920d      	str	r2, [sp, #52]	; 0x34
  401ff8:	f108 0808 	add.w	r8, r8, #8
  401ffc:	930c      	str	r3, [sp, #48]	; 0x30
  401ffe:	dd09      	ble.n	402014 <_vfiprintf_r+0x618>
  402000:	4650      	mov	r0, sl
  402002:	4649      	mov	r1, r9
  402004:	aa0b      	add	r2, sp, #44	; 0x2c
  402006:	f7ff fcc5 	bl	401994 <__sprint_r>
  40200a:	2800      	cmp	r0, #0
  40200c:	f040 80fb 	bne.w	402206 <_vfiprintf_r+0x80a>
  402010:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  402014:	9806      	ldr	r0, [sp, #24]
  402016:	b1c8      	cbz	r0, 40204c <_vfiprintf_r+0x650>
  402018:	aa0a      	add	r2, sp, #40	; 0x28
  40201a:	f8c8 2000 	str.w	r2, [r8]
  40201e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402020:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402022:	2102      	movs	r1, #2
  402024:	f8c8 1004 	str.w	r1, [r8, #4]
  402028:	1c51      	adds	r1, r2, #1
  40202a:	1c98      	adds	r0, r3, #2
  40202c:	2907      	cmp	r1, #7
  40202e:	900d      	str	r0, [sp, #52]	; 0x34
  402030:	f108 0808 	add.w	r8, r8, #8
  402034:	910c      	str	r1, [sp, #48]	; 0x30
  402036:	dd09      	ble.n	40204c <_vfiprintf_r+0x650>
  402038:	4650      	mov	r0, sl
  40203a:	4649      	mov	r1, r9
  40203c:	aa0b      	add	r2, sp, #44	; 0x2c
  40203e:	f7ff fca9 	bl	401994 <__sprint_r>
  402042:	2800      	cmp	r0, #0
  402044:	f040 80df 	bne.w	402206 <_vfiprintf_r+0x80a>
  402048:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40204c:	9b07      	ldr	r3, [sp, #28]
  40204e:	2b80      	cmp	r3, #128	; 0x80
  402050:	d13a      	bne.n	4020c8 <_vfiprintf_r+0x6cc>
  402052:	9804      	ldr	r0, [sp, #16]
  402054:	9a02      	ldr	r2, [sp, #8]
  402056:	1a83      	subs	r3, r0, r2
  402058:	2b00      	cmp	r3, #0
  40205a:	dd35      	ble.n	4020c8 <_vfiprintf_r+0x6cc>
  40205c:	4965      	ldr	r1, [pc, #404]	; (4021f4 <_vfiprintf_r+0x7f8>)
  40205e:	2b10      	cmp	r3, #16
  402060:	f8c8 1000 	str.w	r1, [r8]
  402064:	dd1a      	ble.n	40209c <_vfiprintf_r+0x6a0>
  402066:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402068:	980d      	ldr	r0, [sp, #52]	; 0x34
  40206a:	2110      	movs	r1, #16
  40206c:	f8c8 1004 	str.w	r1, [r8, #4]
  402070:	1c51      	adds	r1, r2, #1
  402072:	3010      	adds	r0, #16
  402074:	2907      	cmp	r1, #7
  402076:	900d      	str	r0, [sp, #52]	; 0x34
  402078:	f108 0808 	add.w	r8, r8, #8
  40207c:	910c      	str	r1, [sp, #48]	; 0x30
  40207e:	dd0b      	ble.n	402098 <_vfiprintf_r+0x69c>
  402080:	4650      	mov	r0, sl
  402082:	4649      	mov	r1, r9
  402084:	aa0b      	add	r2, sp, #44	; 0x2c
  402086:	9300      	str	r3, [sp, #0]
  402088:	f7ff fc84 	bl	401994 <__sprint_r>
  40208c:	9b00      	ldr	r3, [sp, #0]
  40208e:	2800      	cmp	r0, #0
  402090:	f040 80b9 	bne.w	402206 <_vfiprintf_r+0x80a>
  402094:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  402098:	3b10      	subs	r3, #16
  40209a:	e7df      	b.n	40205c <_vfiprintf_r+0x660>
  40209c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40209e:	980d      	ldr	r0, [sp, #52]	; 0x34
  4020a0:	f8c8 3004 	str.w	r3, [r8, #4]
  4020a4:	1c51      	adds	r1, r2, #1
  4020a6:	18c3      	adds	r3, r0, r3
  4020a8:	2907      	cmp	r1, #7
  4020aa:	930d      	str	r3, [sp, #52]	; 0x34
  4020ac:	f108 0808 	add.w	r8, r8, #8
  4020b0:	910c      	str	r1, [sp, #48]	; 0x30
  4020b2:	dd09      	ble.n	4020c8 <_vfiprintf_r+0x6cc>
  4020b4:	4650      	mov	r0, sl
  4020b6:	4649      	mov	r1, r9
  4020b8:	aa0b      	add	r2, sp, #44	; 0x2c
  4020ba:	f7ff fc6b 	bl	401994 <__sprint_r>
  4020be:	2800      	cmp	r0, #0
  4020c0:	f040 80a1 	bne.w	402206 <_vfiprintf_r+0x80a>
  4020c4:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  4020c8:	1b2d      	subs	r5, r5, r4
  4020ca:	2d00      	cmp	r5, #0
  4020cc:	dd32      	ble.n	402134 <_vfiprintf_r+0x738>
  4020ce:	4849      	ldr	r0, [pc, #292]	; (4021f4 <_vfiprintf_r+0x7f8>)
  4020d0:	2d10      	cmp	r5, #16
  4020d2:	f8c8 0000 	str.w	r0, [r8]
  4020d6:	dd18      	ble.n	40210a <_vfiprintf_r+0x70e>
  4020d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4020da:	980d      	ldr	r0, [sp, #52]	; 0x34
  4020dc:	1c53      	adds	r3, r2, #1
  4020de:	2110      	movs	r1, #16
  4020e0:	3010      	adds	r0, #16
  4020e2:	2b07      	cmp	r3, #7
  4020e4:	f8c8 1004 	str.w	r1, [r8, #4]
  4020e8:	900d      	str	r0, [sp, #52]	; 0x34
  4020ea:	f108 0808 	add.w	r8, r8, #8
  4020ee:	930c      	str	r3, [sp, #48]	; 0x30
  4020f0:	dd09      	ble.n	402106 <_vfiprintf_r+0x70a>
  4020f2:	4650      	mov	r0, sl
  4020f4:	4649      	mov	r1, r9
  4020f6:	aa0b      	add	r2, sp, #44	; 0x2c
  4020f8:	f7ff fc4c 	bl	401994 <__sprint_r>
  4020fc:	2800      	cmp	r0, #0
  4020fe:	f040 8082 	bne.w	402206 <_vfiprintf_r+0x80a>
  402102:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  402106:	3d10      	subs	r5, #16
  402108:	e7e1      	b.n	4020ce <_vfiprintf_r+0x6d2>
  40210a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40210c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40210e:	f8c8 5004 	str.w	r5, [r8, #4]
  402112:	1c51      	adds	r1, r2, #1
  402114:	195d      	adds	r5, r3, r5
  402116:	2907      	cmp	r1, #7
  402118:	950d      	str	r5, [sp, #52]	; 0x34
  40211a:	f108 0808 	add.w	r8, r8, #8
  40211e:	910c      	str	r1, [sp, #48]	; 0x30
  402120:	dd08      	ble.n	402134 <_vfiprintf_r+0x738>
  402122:	4650      	mov	r0, sl
  402124:	4649      	mov	r1, r9
  402126:	aa0b      	add	r2, sp, #44	; 0x2c
  402128:	f7ff fc34 	bl	401994 <__sprint_r>
  40212c:	2800      	cmp	r0, #0
  40212e:	d16a      	bne.n	402206 <_vfiprintf_r+0x80a>
  402130:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  402134:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402136:	980d      	ldr	r0, [sp, #52]	; 0x34
  402138:	f8c8 4004 	str.w	r4, [r8, #4]
  40213c:	1c51      	adds	r1, r2, #1
  40213e:	1904      	adds	r4, r0, r4
  402140:	2907      	cmp	r1, #7
  402142:	f8c8 b000 	str.w	fp, [r8]
  402146:	940d      	str	r4, [sp, #52]	; 0x34
  402148:	f108 0308 	add.w	r3, r8, #8
  40214c:	910c      	str	r1, [sp, #48]	; 0x30
  40214e:	dd07      	ble.n	402160 <_vfiprintf_r+0x764>
  402150:	4650      	mov	r0, sl
  402152:	4649      	mov	r1, r9
  402154:	aa0b      	add	r2, sp, #44	; 0x2c
  402156:	f7ff fc1d 	bl	401994 <__sprint_r>
  40215a:	2800      	cmp	r0, #0
  40215c:	d153      	bne.n	402206 <_vfiprintf_r+0x80a>
  40215e:	ab18      	add	r3, sp, #96	; 0x60
  402160:	077a      	lsls	r2, r7, #29
  402162:	d40b      	bmi.n	40217c <_vfiprintf_r+0x780>
  402164:	9b03      	ldr	r3, [sp, #12]
  402166:	9a02      	ldr	r2, [sp, #8]
  402168:	9904      	ldr	r1, [sp, #16]
  40216a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40216c:	428a      	cmp	r2, r1
  40216e:	bfac      	ite	ge
  402170:	189b      	addge	r3, r3, r2
  402172:	185b      	addlt	r3, r3, r1
  402174:	9303      	str	r3, [sp, #12]
  402176:	2800      	cmp	r0, #0
  402178:	d035      	beq.n	4021e6 <_vfiprintf_r+0x7ea>
  40217a:	e02e      	b.n	4021da <_vfiprintf_r+0x7de>
  40217c:	9c04      	ldr	r4, [sp, #16]
  40217e:	9802      	ldr	r0, [sp, #8]
  402180:	1a24      	subs	r4, r4, r0
  402182:	2c00      	cmp	r4, #0
  402184:	ddee      	ble.n	402164 <_vfiprintf_r+0x768>
  402186:	4a1a      	ldr	r2, [pc, #104]	; (4021f0 <_vfiprintf_r+0x7f4>)
  402188:	2c10      	cmp	r4, #16
  40218a:	601a      	str	r2, [r3, #0]
  40218c:	dd14      	ble.n	4021b8 <_vfiprintf_r+0x7bc>
  40218e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402190:	990d      	ldr	r1, [sp, #52]	; 0x34
  402192:	2210      	movs	r2, #16
  402194:	605a      	str	r2, [r3, #4]
  402196:	1c42      	adds	r2, r0, #1
  402198:	3110      	adds	r1, #16
  40219a:	3308      	adds	r3, #8
  40219c:	2a07      	cmp	r2, #7
  40219e:	910d      	str	r1, [sp, #52]	; 0x34
  4021a0:	920c      	str	r2, [sp, #48]	; 0x30
  4021a2:	dd07      	ble.n	4021b4 <_vfiprintf_r+0x7b8>
  4021a4:	4650      	mov	r0, sl
  4021a6:	4649      	mov	r1, r9
  4021a8:	aa0b      	add	r2, sp, #44	; 0x2c
  4021aa:	f7ff fbf3 	bl	401994 <__sprint_r>
  4021ae:	2800      	cmp	r0, #0
  4021b0:	d129      	bne.n	402206 <_vfiprintf_r+0x80a>
  4021b2:	ab18      	add	r3, sp, #96	; 0x60
  4021b4:	3c10      	subs	r4, #16
  4021b6:	e7e6      	b.n	402186 <_vfiprintf_r+0x78a>
  4021b8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4021ba:	605c      	str	r4, [r3, #4]
  4021bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4021be:	1c48      	adds	r0, r1, #1
  4021c0:	191c      	adds	r4, r3, r4
  4021c2:	2807      	cmp	r0, #7
  4021c4:	940d      	str	r4, [sp, #52]	; 0x34
  4021c6:	900c      	str	r0, [sp, #48]	; 0x30
  4021c8:	ddcc      	ble.n	402164 <_vfiprintf_r+0x768>
  4021ca:	4650      	mov	r0, sl
  4021cc:	4649      	mov	r1, r9
  4021ce:	aa0b      	add	r2, sp, #44	; 0x2c
  4021d0:	f7ff fbe0 	bl	401994 <__sprint_r>
  4021d4:	2800      	cmp	r0, #0
  4021d6:	d0c5      	beq.n	402164 <_vfiprintf_r+0x768>
  4021d8:	e015      	b.n	402206 <_vfiprintf_r+0x80a>
  4021da:	4650      	mov	r0, sl
  4021dc:	4649      	mov	r1, r9
  4021de:	aa0b      	add	r2, sp, #44	; 0x2c
  4021e0:	f7ff fbd8 	bl	401994 <__sprint_r>
  4021e4:	b978      	cbnz	r0, 402206 <_vfiprintf_r+0x80a>
  4021e6:	2500      	movs	r5, #0
  4021e8:	950c      	str	r5, [sp, #48]	; 0x30
  4021ea:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  4021ee:	e451      	b.n	401a94 <_vfiprintf_r+0x98>
  4021f0:	00403b52 	.word	0x00403b52
  4021f4:	00403b62 	.word	0x00403b62
  4021f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4021fa:	b122      	cbz	r2, 402206 <_vfiprintf_r+0x80a>
  4021fc:	4650      	mov	r0, sl
  4021fe:	4649      	mov	r1, r9
  402200:	aa0b      	add	r2, sp, #44	; 0x2c
  402202:	f7ff fbc7 	bl	401994 <__sprint_r>
  402206:	f8b9 100c 	ldrh.w	r1, [r9, #12]
  40220a:	f001 0040 	and.w	r0, r1, #64	; 0x40
  40220e:	b203      	sxth	r3, r0
  402210:	2b00      	cmp	r3, #0
  402212:	f47f ac26 	bne.w	401a62 <_vfiprintf_r+0x66>
  402216:	9803      	ldr	r0, [sp, #12]
  402218:	b029      	add	sp, #164	; 0xa4
  40221a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040221e <__sbprintf>:
  40221e:	b570      	push	{r4, r5, r6, lr}
  402220:	460c      	mov	r4, r1
  402222:	8989      	ldrh	r1, [r1, #12]
  402224:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  402228:	f021 0502 	bic.w	r5, r1, #2
  40222c:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40222e:	f8ad 500c 	strh.w	r5, [sp, #12]
  402232:	9119      	str	r1, [sp, #100]	; 0x64
  402234:	89e5      	ldrh	r5, [r4, #14]
  402236:	69e1      	ldr	r1, [r4, #28]
  402238:	f8ad 500e 	strh.w	r5, [sp, #14]
  40223c:	9107      	str	r1, [sp, #28]
  40223e:	6a65      	ldr	r5, [r4, #36]	; 0x24
  402240:	a91a      	add	r1, sp, #104	; 0x68
  402242:	9100      	str	r1, [sp, #0]
  402244:	9104      	str	r1, [sp, #16]
  402246:	2100      	movs	r1, #0
  402248:	9509      	str	r5, [sp, #36]	; 0x24
  40224a:	9106      	str	r1, [sp, #24]
  40224c:	f44f 6580 	mov.w	r5, #1024	; 0x400
  402250:	4669      	mov	r1, sp
  402252:	9502      	str	r5, [sp, #8]
  402254:	9505      	str	r5, [sp, #20]
  402256:	4606      	mov	r6, r0
  402258:	f7ff fbd0 	bl	4019fc <_vfiprintf_r>
  40225c:	1e05      	subs	r5, r0, #0
  40225e:	db07      	blt.n	402270 <__sbprintf+0x52>
  402260:	4630      	mov	r0, r6
  402262:	4669      	mov	r1, sp
  402264:	f000 f88e 	bl	402384 <_fflush_r>
  402268:	2800      	cmp	r0, #0
  40226a:	bf18      	it	ne
  40226c:	f04f 35ff 	movne.w	r5, #4294967295
  402270:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402274:	f003 0040 	and.w	r0, r3, #64	; 0x40
  402278:	b202      	sxth	r2, r0
  40227a:	b11a      	cbz	r2, 402284 <__sbprintf+0x66>
  40227c:	89a1      	ldrh	r1, [r4, #12]
  40227e:	f041 0340 	orr.w	r3, r1, #64	; 0x40
  402282:	81a3      	strh	r3, [r4, #12]
  402284:	4628      	mov	r0, r5
  402286:	b01a      	add	sp, #104	; 0x68
  402288:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
  40228c:	bd70      	pop	{r4, r5, r6, pc}

0040228e <vfiprintf>:
  40228e:	b530      	push	{r4, r5, lr}
  402290:	4613      	mov	r3, r2
  402292:	4a05      	ldr	r2, [pc, #20]	; (4022a8 <vfiprintf+0x1a>)
  402294:	4605      	mov	r5, r0
  402296:	460c      	mov	r4, r1
  402298:	6810      	ldr	r0, [r2, #0]
  40229a:	4629      	mov	r1, r5
  40229c:	4622      	mov	r2, r4
  40229e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  4022a2:	f7ff bbab 	b.w	4019fc <_vfiprintf_r>
  4022a6:	bf00      	nop
  4022a8:	20000018 	.word	0x20000018

004022ac <__swsetup_r>:
  4022ac:	b538      	push	{r3, r4, r5, lr}
  4022ae:	4b2c      	ldr	r3, [pc, #176]	; (402360 <__swsetup_r+0xb4>)
  4022b0:	4605      	mov	r5, r0
  4022b2:	6818      	ldr	r0, [r3, #0]
  4022b4:	460c      	mov	r4, r1
  4022b6:	b118      	cbz	r0, 4022c0 <__swsetup_r+0x14>
  4022b8:	6b82      	ldr	r2, [r0, #56]	; 0x38
  4022ba:	b90a      	cbnz	r2, 4022c0 <__swsetup_r+0x14>
  4022bc:	f000 f956 	bl	40256c <__sinit>
  4022c0:	89a0      	ldrh	r0, [r4, #12]
  4022c2:	f000 0108 	and.w	r1, r0, #8
  4022c6:	b20b      	sxth	r3, r1
  4022c8:	bb0b      	cbnz	r3, 40230e <__swsetup_r+0x62>
  4022ca:	f000 0210 	and.w	r2, r0, #16
  4022ce:	b211      	sxth	r1, r2
  4022d0:	b911      	cbnz	r1, 4022d8 <__swsetup_r+0x2c>
  4022d2:	f04f 30ff 	mov.w	r0, #4294967295
  4022d6:	bd38      	pop	{r3, r4, r5, pc}
  4022d8:	f000 0004 	and.w	r0, r0, #4
  4022dc:	b203      	sxth	r3, r0
  4022de:	b193      	cbz	r3, 402306 <__swsetup_r+0x5a>
  4022e0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4022e2:	b141      	cbz	r1, 4022f6 <__swsetup_r+0x4a>
  4022e4:	f104 0240 	add.w	r2, r4, #64	; 0x40
  4022e8:	4291      	cmp	r1, r2
  4022ea:	d002      	beq.n	4022f2 <__swsetup_r+0x46>
  4022ec:	4628      	mov	r0, r5
  4022ee:	f000 fa7b 	bl	4027e8 <_free_r>
  4022f2:	2100      	movs	r1, #0
  4022f4:	6321      	str	r1, [r4, #48]	; 0x30
  4022f6:	89a0      	ldrh	r0, [r4, #12]
  4022f8:	6921      	ldr	r1, [r4, #16]
  4022fa:	f020 0324 	bic.w	r3, r0, #36	; 0x24
  4022fe:	2200      	movs	r2, #0
  402300:	81a3      	strh	r3, [r4, #12]
  402302:	6062      	str	r2, [r4, #4]
  402304:	6021      	str	r1, [r4, #0]
  402306:	89a0      	ldrh	r0, [r4, #12]
  402308:	f040 0308 	orr.w	r3, r0, #8
  40230c:	81a3      	strh	r3, [r4, #12]
  40230e:	6922      	ldr	r2, [r4, #16]
  402310:	b94a      	cbnz	r2, 402326 <__swsetup_r+0x7a>
  402312:	89a1      	ldrh	r1, [r4, #12]
  402314:	f401 7020 	and.w	r0, r1, #640	; 0x280
  402318:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
  40231c:	d003      	beq.n	402326 <__swsetup_r+0x7a>
  40231e:	4628      	mov	r0, r5
  402320:	4621      	mov	r1, r4
  402322:	f000 fcf9 	bl	402d18 <__smakebuf_r>
  402326:	89a3      	ldrh	r3, [r4, #12]
  402328:	f013 0201 	ands.w	r2, r3, #1
  40232c:	d005      	beq.n	40233a <__swsetup_r+0x8e>
  40232e:	6961      	ldr	r1, [r4, #20]
  402330:	2200      	movs	r2, #0
  402332:	4248      	negs	r0, r1
  402334:	60a2      	str	r2, [r4, #8]
  402336:	61a0      	str	r0, [r4, #24]
  402338:	e007      	b.n	40234a <__swsetup_r+0x9e>
  40233a:	f003 0102 	and.w	r1, r3, #2
  40233e:	b208      	sxth	r0, r1
  402340:	b908      	cbnz	r0, 402346 <__swsetup_r+0x9a>
  402342:	6963      	ldr	r3, [r4, #20]
  402344:	e000      	b.n	402348 <__swsetup_r+0x9c>
  402346:	4613      	mov	r3, r2
  402348:	60a3      	str	r3, [r4, #8]
  40234a:	6923      	ldr	r3, [r4, #16]
  40234c:	b933      	cbnz	r3, 40235c <__swsetup_r+0xb0>
  40234e:	89a2      	ldrh	r2, [r4, #12]
  402350:	f002 0180 	and.w	r1, r2, #128	; 0x80
  402354:	b208      	sxth	r0, r1
  402356:	2800      	cmp	r0, #0
  402358:	d1bb      	bne.n	4022d2 <__swsetup_r+0x26>
  40235a:	bd38      	pop	{r3, r4, r5, pc}
  40235c:	2000      	movs	r0, #0
  40235e:	bd38      	pop	{r3, r4, r5, pc}
  402360:	20000018 	.word	0x20000018

00402364 <register_fini>:
  402364:	4b02      	ldr	r3, [pc, #8]	; (402370 <register_fini+0xc>)
  402366:	b113      	cbz	r3, 40236e <register_fini+0xa>
  402368:	4802      	ldr	r0, [pc, #8]	; (402374 <register_fini+0x10>)
  40236a:	f000 b805 	b.w	402378 <atexit>
  40236e:	4770      	bx	lr
  402370:	00000000 	.word	0x00000000
  402374:	004017d1 	.word	0x004017d1

00402378 <atexit>:
  402378:	4601      	mov	r1, r0
  40237a:	2000      	movs	r0, #0
  40237c:	4602      	mov	r2, r0
  40237e:	4603      	mov	r3, r0
  402380:	f7ff b9d8 	b.w	401734 <__register_exitproc>

00402384 <_fflush_r>:
  402384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402388:	460c      	mov	r4, r1
  40238a:	4605      	mov	r5, r0
  40238c:	b118      	cbz	r0, 402396 <_fflush_r+0x12>
  40238e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402390:	b90b      	cbnz	r3, 402396 <_fflush_r+0x12>
  402392:	f000 f8eb 	bl	40256c <__sinit>
  402396:	89a2      	ldrh	r2, [r4, #12]
  402398:	b332      	cbz	r2, 4023e8 <_fflush_r+0x64>
  40239a:	f002 0008 	and.w	r0, r2, #8
  40239e:	b201      	sxth	r1, r0
  4023a0:	2900      	cmp	r1, #0
  4023a2:	d162      	bne.n	40246a <_fflush_r+0xe6>
  4023a4:	6861      	ldr	r1, [r4, #4]
  4023a6:	f442 6000 	orr.w	r0, r2, #2048	; 0x800
  4023aa:	2900      	cmp	r1, #0
  4023ac:	81a0      	strh	r0, [r4, #12]
  4023ae:	dc02      	bgt.n	4023b6 <_fflush_r+0x32>
  4023b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4023b2:	2b00      	cmp	r3, #0
  4023b4:	dd18      	ble.n	4023e8 <_fflush_r+0x64>
  4023b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  4023b8:	b1b6      	cbz	r6, 4023e8 <_fflush_r+0x64>
  4023ba:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
  4023be:	2000      	movs	r0, #0
  4023c0:	b212      	sxth	r2, r2
  4023c2:	682f      	ldr	r7, [r5, #0]
  4023c4:	6028      	str	r0, [r5, #0]
  4023c6:	b10a      	cbz	r2, 4023cc <_fflush_r+0x48>
  4023c8:	6d22      	ldr	r2, [r4, #80]	; 0x50
  4023ca:	e010      	b.n	4023ee <_fflush_r+0x6a>
  4023cc:	2301      	movs	r3, #1
  4023ce:	4628      	mov	r0, r5
  4023d0:	69e1      	ldr	r1, [r4, #28]
  4023d2:	47b0      	blx	r6
  4023d4:	4602      	mov	r2, r0
  4023d6:	3001      	adds	r0, #1
  4023d8:	d109      	bne.n	4023ee <_fflush_r+0x6a>
  4023da:	6829      	ldr	r1, [r5, #0]
  4023dc:	b139      	cbz	r1, 4023ee <_fflush_r+0x6a>
  4023de:	291d      	cmp	r1, #29
  4023e0:	d001      	beq.n	4023e6 <_fflush_r+0x62>
  4023e2:	2916      	cmp	r1, #22
  4023e4:	d14f      	bne.n	402486 <_fflush_r+0x102>
  4023e6:	602f      	str	r7, [r5, #0]
  4023e8:	2000      	movs	r0, #0
  4023ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023ee:	89a6      	ldrh	r6, [r4, #12]
  4023f0:	f006 0104 	and.w	r1, r6, #4
  4023f4:	b20b      	sxth	r3, r1
  4023f6:	b12b      	cbz	r3, 402404 <_fflush_r+0x80>
  4023f8:	6860      	ldr	r0, [r4, #4]
  4023fa:	6b26      	ldr	r6, [r4, #48]	; 0x30
  4023fc:	1a12      	subs	r2, r2, r0
  4023fe:	b10e      	cbz	r6, 402404 <_fflush_r+0x80>
  402400:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  402402:	1a52      	subs	r2, r2, r1
  402404:	69e1      	ldr	r1, [r4, #28]
  402406:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  402408:	2300      	movs	r3, #0
  40240a:	4628      	mov	r0, r5
  40240c:	47b0      	blx	r6
  40240e:	1c41      	adds	r1, r0, #1
  402410:	d105      	bne.n	40241e <_fflush_r+0x9a>
  402412:	682a      	ldr	r2, [r5, #0]
  402414:	b11a      	cbz	r2, 40241e <_fflush_r+0x9a>
  402416:	2a1d      	cmp	r2, #29
  402418:	d001      	beq.n	40241e <_fflush_r+0x9a>
  40241a:	2a16      	cmp	r2, #22
  40241c:	d11f      	bne.n	40245e <_fflush_r+0xda>
  40241e:	89a3      	ldrh	r3, [r4, #12]
  402420:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
  402424:	2100      	movs	r1, #0
  402426:	81a2      	strh	r2, [r4, #12]
  402428:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  40242c:	6922      	ldr	r2, [r4, #16]
  40242e:	6061      	str	r1, [r4, #4]
  402430:	b219      	sxth	r1, r3
  402432:	6022      	str	r2, [r4, #0]
  402434:	b121      	cbz	r1, 402440 <_fflush_r+0xbc>
  402436:	1c42      	adds	r2, r0, #1
  402438:	d101      	bne.n	40243e <_fflush_r+0xba>
  40243a:	682a      	ldr	r2, [r5, #0]
  40243c:	b902      	cbnz	r2, 402440 <_fflush_r+0xbc>
  40243e:	6520      	str	r0, [r4, #80]	; 0x50
  402440:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402442:	602f      	str	r7, [r5, #0]
  402444:	2900      	cmp	r1, #0
  402446:	d0cf      	beq.n	4023e8 <_fflush_r+0x64>
  402448:	f104 0040 	add.w	r0, r4, #64	; 0x40
  40244c:	4281      	cmp	r1, r0
  40244e:	d002      	beq.n	402456 <_fflush_r+0xd2>
  402450:	4628      	mov	r0, r5
  402452:	f000 f9c9 	bl	4027e8 <_free_r>
  402456:	2000      	movs	r0, #0
  402458:	6320      	str	r0, [r4, #48]	; 0x30
  40245a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40245e:	89a3      	ldrh	r3, [r4, #12]
  402460:	f043 0140 	orr.w	r1, r3, #64	; 0x40
  402464:	81a1      	strh	r1, [r4, #12]
  402466:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40246a:	6926      	ldr	r6, [r4, #16]
  40246c:	2e00      	cmp	r6, #0
  40246e:	d0bb      	beq.n	4023e8 <_fflush_r+0x64>
  402470:	0792      	lsls	r2, r2, #30
  402472:	6823      	ldr	r3, [r4, #0]
  402474:	bf08      	it	eq
  402476:	6962      	ldreq	r2, [r4, #20]
  402478:	6026      	str	r6, [r4, #0]
  40247a:	bf18      	it	ne
  40247c:	2200      	movne	r2, #0
  40247e:	ebc6 0803 	rsb	r8, r6, r3
  402482:	60a2      	str	r2, [r4, #8]
  402484:	e012      	b.n	4024ac <_fflush_r+0x128>
  402486:	89a3      	ldrh	r3, [r4, #12]
  402488:	f043 0040 	orr.w	r0, r3, #64	; 0x40
  40248c:	81a0      	strh	r0, [r4, #12]
  40248e:	f04f 30ff 	mov.w	r0, #4294967295
  402492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402496:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402498:	69e1      	ldr	r1, [r4, #28]
  40249a:	4628      	mov	r0, r5
  40249c:	4632      	mov	r2, r6
  40249e:	4643      	mov	r3, r8
  4024a0:	47b8      	blx	r7
  4024a2:	2800      	cmp	r0, #0
  4024a4:	ddef      	ble.n	402486 <_fflush_r+0x102>
  4024a6:	1836      	adds	r6, r6, r0
  4024a8:	ebc0 0808 	rsb	r8, r0, r8
  4024ac:	f1b8 0f00 	cmp.w	r8, #0
  4024b0:	dcf1      	bgt.n	402496 <_fflush_r+0x112>
  4024b2:	e799      	b.n	4023e8 <_fflush_r+0x64>

004024b4 <fflush>:
  4024b4:	4601      	mov	r1, r0
  4024b6:	b920      	cbnz	r0, 4024c2 <fflush+0xe>
  4024b8:	4804      	ldr	r0, [pc, #16]	; (4024cc <fflush+0x18>)
  4024ba:	4905      	ldr	r1, [pc, #20]	; (4024d0 <fflush+0x1c>)
  4024bc:	6800      	ldr	r0, [r0, #0]
  4024be:	f000 bbc5 	b.w	402c4c <_fwalk_reent>
  4024c2:	4b04      	ldr	r3, [pc, #16]	; (4024d4 <fflush+0x20>)
  4024c4:	6818      	ldr	r0, [r3, #0]
  4024c6:	f7ff bf5d 	b.w	402384 <_fflush_r>
  4024ca:	bf00      	nop
  4024cc:	00403b4c 	.word	0x00403b4c
  4024d0:	00402385 	.word	0x00402385
  4024d4:	20000018 	.word	0x20000018

004024d8 <__fp_lock>:
  4024d8:	2000      	movs	r0, #0
  4024da:	4770      	bx	lr

004024dc <__fp_unlock>:
  4024dc:	2000      	movs	r0, #0
  4024de:	4770      	bx	lr

004024e0 <_cleanup_r>:
  4024e0:	4901      	ldr	r1, [pc, #4]	; (4024e8 <_cleanup_r+0x8>)
  4024e2:	f000 bb92 	b.w	402c0a <_fwalk>
  4024e6:	bf00      	nop
  4024e8:	00403855 	.word	0x00403855

004024ec <std.isra.0>:
  4024ec:	2300      	movs	r3, #0
  4024ee:	b510      	push	{r4, lr}
  4024f0:	4604      	mov	r4, r0
  4024f2:	6003      	str	r3, [r0, #0]
  4024f4:	6043      	str	r3, [r0, #4]
  4024f6:	6083      	str	r3, [r0, #8]
  4024f8:	8181      	strh	r1, [r0, #12]
  4024fa:	6643      	str	r3, [r0, #100]	; 0x64
  4024fc:	81c2      	strh	r2, [r0, #14]
  4024fe:	6103      	str	r3, [r0, #16]
  402500:	6143      	str	r3, [r0, #20]
  402502:	6183      	str	r3, [r0, #24]
  402504:	4619      	mov	r1, r3
  402506:	2208      	movs	r2, #8
  402508:	f100 005c 	add.w	r0, r0, #92	; 0x5c
  40250c:	f7ff f9bc 	bl	401888 <memset>
  402510:	4804      	ldr	r0, [pc, #16]	; (402524 <std.isra.0+0x38>)
  402512:	4905      	ldr	r1, [pc, #20]	; (402528 <std.isra.0+0x3c>)
  402514:	4a05      	ldr	r2, [pc, #20]	; (40252c <std.isra.0+0x40>)
  402516:	4b06      	ldr	r3, [pc, #24]	; (402530 <std.isra.0+0x44>)
  402518:	61e4      	str	r4, [r4, #28]
  40251a:	6220      	str	r0, [r4, #32]
  40251c:	6261      	str	r1, [r4, #36]	; 0x24
  40251e:	62a2      	str	r2, [r4, #40]	; 0x28
  402520:	62e3      	str	r3, [r4, #44]	; 0x2c
  402522:	bd10      	pop	{r4, pc}
  402524:	00403579 	.word	0x00403579
  402528:	0040359f 	.word	0x0040359f
  40252c:	004035db 	.word	0x004035db
  402530:	004035ff 	.word	0x004035ff

00402534 <__sfmoreglue>:
  402534:	b570      	push	{r4, r5, r6, lr}
  402536:	2568      	movs	r5, #104	; 0x68
  402538:	434d      	muls	r5, r1
  40253a:	460e      	mov	r6, r1
  40253c:	f105 010c 	add.w	r1, r5, #12
  402540:	f000 fc66 	bl	402e10 <_malloc_r>
  402544:	4604      	mov	r4, r0
  402546:	b140      	cbz	r0, 40255a <__sfmoreglue+0x26>
  402548:	f100 000c 	add.w	r0, r0, #12
  40254c:	2100      	movs	r1, #0
  40254e:	e884 0042 	stmia.w	r4, {r1, r6}
  402552:	60a0      	str	r0, [r4, #8]
  402554:	462a      	mov	r2, r5
  402556:	f7ff f997 	bl	401888 <memset>
  40255a:	4620      	mov	r0, r4
  40255c:	bd70      	pop	{r4, r5, r6, pc}

0040255e <_cleanup>:
  40255e:	4b02      	ldr	r3, [pc, #8]	; (402568 <_cleanup+0xa>)
  402560:	6818      	ldr	r0, [r3, #0]
  402562:	f7ff bfbd 	b.w	4024e0 <_cleanup_r>
  402566:	bf00      	nop
  402568:	00403b4c 	.word	0x00403b4c

0040256c <__sinit>:
  40256c:	b538      	push	{r3, r4, r5, lr}
  40256e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402570:	4604      	mov	r4, r0
  402572:	b9eb      	cbnz	r3, 4025b0 <__sinit+0x44>
  402574:	4a0f      	ldr	r2, [pc, #60]	; (4025b4 <__sinit+0x48>)
  402576:	f8c0 32e0 	str.w	r3, [r0, #736]	; 0x2e0
  40257a:	2501      	movs	r5, #1
  40257c:	63c2      	str	r2, [r0, #60]	; 0x3c
  40257e:	6385      	str	r5, [r0, #56]	; 0x38
  402580:	f504 713b 	add.w	r1, r4, #748	; 0x2ec
  402584:	2003      	movs	r0, #3
  402586:	461a      	mov	r2, r3
  402588:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
  40258c:	f8c4 12e8 	str.w	r1, [r4, #744]	; 0x2e8
  402590:	6860      	ldr	r0, [r4, #4]
  402592:	2104      	movs	r1, #4
  402594:	f7ff ffaa 	bl	4024ec <std.isra.0>
  402598:	68a0      	ldr	r0, [r4, #8]
  40259a:	2109      	movs	r1, #9
  40259c:	462a      	mov	r2, r5
  40259e:	f7ff ffa5 	bl	4024ec <std.isra.0>
  4025a2:	68e0      	ldr	r0, [r4, #12]
  4025a4:	2112      	movs	r1, #18
  4025a6:	2202      	movs	r2, #2
  4025a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4025ac:	f7ff bf9e 	b.w	4024ec <std.isra.0>
  4025b0:	bd38      	pop	{r3, r4, r5, pc}
  4025b2:	bf00      	nop
  4025b4:	004024e1 	.word	0x004024e1

004025b8 <__sfp>:
  4025b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4025ba:	4b1d      	ldr	r3, [pc, #116]	; (402630 <__sfp+0x78>)
  4025bc:	681e      	ldr	r6, [r3, #0]
  4025be:	4607      	mov	r7, r0
  4025c0:	6bb0      	ldr	r0, [r6, #56]	; 0x38
  4025c2:	b910      	cbnz	r0, 4025ca <__sfp+0x12>
  4025c4:	4630      	mov	r0, r6
  4025c6:	f7ff ffd1 	bl	40256c <__sinit>
  4025ca:	f506 7638 	add.w	r6, r6, #736	; 0x2e0
  4025ce:	68b4      	ldr	r4, [r6, #8]
  4025d0:	6871      	ldr	r1, [r6, #4]
  4025d2:	3901      	subs	r1, #1
  4025d4:	d404      	bmi.n	4025e0 <__sfp+0x28>
  4025d6:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  4025da:	b185      	cbz	r5, 4025fe <__sfp+0x46>
  4025dc:	3468      	adds	r4, #104	; 0x68
  4025de:	e7f8      	b.n	4025d2 <__sfp+0x1a>
  4025e0:	6832      	ldr	r2, [r6, #0]
  4025e2:	b10a      	cbz	r2, 4025e8 <__sfp+0x30>
  4025e4:	6836      	ldr	r6, [r6, #0]
  4025e6:	e7f2      	b.n	4025ce <__sfp+0x16>
  4025e8:	4638      	mov	r0, r7
  4025ea:	2104      	movs	r1, #4
  4025ec:	f7ff ffa2 	bl	402534 <__sfmoreglue>
  4025f0:	6030      	str	r0, [r6, #0]
  4025f2:	2800      	cmp	r0, #0
  4025f4:	d1f6      	bne.n	4025e4 <__sfp+0x2c>
  4025f6:	240c      	movs	r4, #12
  4025f8:	603c      	str	r4, [r7, #0]
  4025fa:	4604      	mov	r4, r0
  4025fc:	e015      	b.n	40262a <__sfp+0x72>
  4025fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
  402602:	2001      	movs	r0, #1
  402604:	81a0      	strh	r0, [r4, #12]
  402606:	81e3      	strh	r3, [r4, #14]
  402608:	6665      	str	r5, [r4, #100]	; 0x64
  40260a:	6025      	str	r5, [r4, #0]
  40260c:	60a5      	str	r5, [r4, #8]
  40260e:	6065      	str	r5, [r4, #4]
  402610:	6125      	str	r5, [r4, #16]
  402612:	6165      	str	r5, [r4, #20]
  402614:	61a5      	str	r5, [r4, #24]
  402616:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  40261a:	4629      	mov	r1, r5
  40261c:	2208      	movs	r2, #8
  40261e:	f7ff f933 	bl	401888 <memset>
  402622:	6325      	str	r5, [r4, #48]	; 0x30
  402624:	6365      	str	r5, [r4, #52]	; 0x34
  402626:	6465      	str	r5, [r4, #68]	; 0x44
  402628:	64a5      	str	r5, [r4, #72]	; 0x48
  40262a:	4620      	mov	r0, r4
  40262c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40262e:	bf00      	nop
  402630:	00403b4c 	.word	0x00403b4c

00402634 <__sfp_lock_acquire>:
  402634:	4770      	bx	lr

00402636 <__sfp_lock_release>:
  402636:	4770      	bx	lr

00402638 <__sinit_lock_acquire>:
  402638:	4770      	bx	lr

0040263a <__sinit_lock_release>:
  40263a:	4770      	bx	lr

0040263c <__fp_lock_all>:
  40263c:	4b02      	ldr	r3, [pc, #8]	; (402648 <__fp_lock_all+0xc>)
  40263e:	4903      	ldr	r1, [pc, #12]	; (40264c <__fp_lock_all+0x10>)
  402640:	6818      	ldr	r0, [r3, #0]
  402642:	f000 bae2 	b.w	402c0a <_fwalk>
  402646:	bf00      	nop
  402648:	20000018 	.word	0x20000018
  40264c:	004024d9 	.word	0x004024d9

00402650 <__fp_unlock_all>:
  402650:	4b02      	ldr	r3, [pc, #8]	; (40265c <__fp_unlock_all+0xc>)
  402652:	4903      	ldr	r1, [pc, #12]	; (402660 <__fp_unlock_all+0x10>)
  402654:	6818      	ldr	r0, [r3, #0]
  402656:	f000 bad8 	b.w	402c0a <_fwalk>
  40265a:	bf00      	nop
  40265c:	20000018 	.word	0x20000018
  402660:	004024dd 	.word	0x004024dd

00402664 <_fputwc_r>:
  402664:	8993      	ldrh	r3, [r2, #12]
  402666:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  40266a:	4614      	mov	r4, r2
  40266c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
  402670:	4680      	mov	r8, r0
  402672:	b210      	sxth	r0, r2
  402674:	460e      	mov	r6, r1
  402676:	b930      	cbnz	r0, 402686 <_fputwc_r+0x22>
  402678:	6e67      	ldr	r7, [r4, #100]	; 0x64
  40267a:	f443 5100 	orr.w	r1, r3, #8192	; 0x2000
  40267e:	f447 5300 	orr.w	r3, r7, #8192	; 0x2000
  402682:	81a1      	strh	r1, [r4, #12]
  402684:	6663      	str	r3, [r4, #100]	; 0x64
  402686:	f000 fb29 	bl	402cdc <__locale_mb_cur_max>
  40268a:	2801      	cmp	r0, #1
  40268c:	d106      	bne.n	40269c <_fputwc_r+0x38>
  40268e:	b12e      	cbz	r6, 40269c <_fputwc_r+0x38>
  402690:	2eff      	cmp	r6, #255	; 0xff
  402692:	d803      	bhi.n	40269c <_fputwc_r+0x38>
  402694:	f88d 6004 	strb.w	r6, [sp, #4]
  402698:	4607      	mov	r7, r0
  40269a:	e00f      	b.n	4026bc <_fputwc_r+0x58>
  40269c:	4632      	mov	r2, r6
  40269e:	4640      	mov	r0, r8
  4026a0:	a901      	add	r1, sp, #4
  4026a2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4026a6:	f001 f81b 	bl	4036e0 <_wcrtomb_r>
  4026aa:	1c42      	adds	r2, r0, #1
  4026ac:	4607      	mov	r7, r0
  4026ae:	d105      	bne.n	4026bc <_fputwc_r+0x58>
  4026b0:	89a2      	ldrh	r2, [r4, #12]
  4026b2:	f042 0040 	orr.w	r0, r2, #64	; 0x40
  4026b6:	81a0      	strh	r0, [r4, #12]
  4026b8:	4638      	mov	r0, r7
  4026ba:	e031      	b.n	402720 <_fputwc_r+0xbc>
  4026bc:	2500      	movs	r5, #0
  4026be:	42bd      	cmp	r5, r7
  4026c0:	d02a      	beq.n	402718 <_fputwc_r+0xb4>
  4026c2:	68a1      	ldr	r1, [r4, #8]
  4026c4:	1e4a      	subs	r2, r1, #1
  4026c6:	2a00      	cmp	r2, #0
  4026c8:	60a2      	str	r2, [r4, #8]
  4026ca:	ab01      	add	r3, sp, #4
  4026cc:	da1a      	bge.n	402704 <_fputwc_r+0xa0>
  4026ce:	69a0      	ldr	r0, [r4, #24]
  4026d0:	4282      	cmp	r2, r0
  4026d2:	db0c      	blt.n	4026ee <_fputwc_r+0x8a>
  4026d4:	6821      	ldr	r1, [r4, #0]
  4026d6:	5d5a      	ldrb	r2, [r3, r5]
  4026d8:	700a      	strb	r2, [r1, #0]
  4026da:	6823      	ldr	r3, [r4, #0]
  4026dc:	7819      	ldrb	r1, [r3, #0]
  4026de:	290a      	cmp	r1, #10
  4026e0:	d003      	beq.n	4026ea <_fputwc_r+0x86>
  4026e2:	3301      	adds	r3, #1
  4026e4:	2200      	movs	r2, #0
  4026e6:	6023      	str	r3, [r4, #0]
  4026e8:	e013      	b.n	402712 <_fputwc_r+0xae>
  4026ea:	4640      	mov	r0, r8
  4026ec:	e001      	b.n	4026f2 <_fputwc_r+0x8e>
  4026ee:	5d59      	ldrb	r1, [r3, r5]
  4026f0:	4640      	mov	r0, r8
  4026f2:	4622      	mov	r2, r4
  4026f4:	f000 ff9a 	bl	40362c <__swbuf_r>
  4026f8:	f1b0 31ff 	subs.w	r1, r0, #4294967295
  4026fc:	4248      	negs	r0, r1
  4026fe:	eb50 0201 	adcs.w	r2, r0, r1
  402702:	e006      	b.n	402712 <_fputwc_r+0xae>
  402704:	6820      	ldr	r0, [r4, #0]
  402706:	5d59      	ldrb	r1, [r3, r5]
  402708:	7001      	strb	r1, [r0, #0]
  40270a:	6822      	ldr	r2, [r4, #0]
  40270c:	1c53      	adds	r3, r2, #1
  40270e:	6023      	str	r3, [r4, #0]
  402710:	e000      	b.n	402714 <_fputwc_r+0xb0>
  402712:	b91a      	cbnz	r2, 40271c <_fputwc_r+0xb8>
  402714:	3501      	adds	r5, #1
  402716:	e7d2      	b.n	4026be <_fputwc_r+0x5a>
  402718:	4630      	mov	r0, r6
  40271a:	e001      	b.n	402720 <_fputwc_r+0xbc>
  40271c:	f04f 30ff 	mov.w	r0, #4294967295
  402720:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}

00402724 <fputwc>:
  402724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402726:	4c08      	ldr	r4, [pc, #32]	; (402748 <fputwc+0x24>)
  402728:	4607      	mov	r7, r0
  40272a:	6820      	ldr	r0, [r4, #0]
  40272c:	460e      	mov	r6, r1
  40272e:	b118      	cbz	r0, 402738 <fputwc+0x14>
  402730:	6b85      	ldr	r5, [r0, #56]	; 0x38
  402732:	b90d      	cbnz	r5, 402738 <fputwc+0x14>
  402734:	f7ff ff1a 	bl	40256c <__sinit>
  402738:	6820      	ldr	r0, [r4, #0]
  40273a:	4639      	mov	r1, r7
  40273c:	4632      	mov	r2, r6
  40273e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  402742:	f7ff bf8f 	b.w	402664 <_fputwc_r>
  402746:	bf00      	nop
  402748:	20000018 	.word	0x20000018

0040274c <_malloc_trim_r>:
  40274c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40274e:	4d23      	ldr	r5, [pc, #140]	; (4027dc <_malloc_trim_r+0x90>)
  402750:	460e      	mov	r6, r1
  402752:	4604      	mov	r4, r0
  402754:	f000 fd8f 	bl	403276 <__malloc_lock>
  402758:	68ab      	ldr	r3, [r5, #8]
  40275a:	685f      	ldr	r7, [r3, #4]
  40275c:	f027 0703 	bic.w	r7, r7, #3
  402760:	f607 70ef 	addw	r0, r7, #4079	; 0xfef
  402764:	1b81      	subs	r1, r0, r6
  402766:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
  40276a:	f022 060f 	bic.w	r6, r2, #15
  40276e:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
  402772:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
  402776:	da04      	bge.n	402782 <_malloc_trim_r+0x36>
  402778:	4620      	mov	r0, r4
  40277a:	f000 fd7d 	bl	403278 <__malloc_unlock>
  40277e:	2000      	movs	r0, #0
  402780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402782:	2100      	movs	r1, #0
  402784:	4620      	mov	r0, r4
  402786:	f000 fee7 	bl	403558 <_sbrk_r>
  40278a:	68ab      	ldr	r3, [r5, #8]
  40278c:	19d9      	adds	r1, r3, r7
  40278e:	4288      	cmp	r0, r1
  402790:	d1f2      	bne.n	402778 <_malloc_trim_r+0x2c>
  402792:	4271      	negs	r1, r6
  402794:	4620      	mov	r0, r4
  402796:	f000 fedf 	bl	403558 <_sbrk_r>
  40279a:	3001      	adds	r0, #1
  40279c:	d110      	bne.n	4027c0 <_malloc_trim_r+0x74>
  40279e:	2100      	movs	r1, #0
  4027a0:	4620      	mov	r0, r4
  4027a2:	f000 fed9 	bl	403558 <_sbrk_r>
  4027a6:	68ab      	ldr	r3, [r5, #8]
  4027a8:	1ac2      	subs	r2, r0, r3
  4027aa:	2a0f      	cmp	r2, #15
  4027ac:	dde4      	ble.n	402778 <_malloc_trim_r+0x2c>
  4027ae:	490c      	ldr	r1, [pc, #48]	; (4027e0 <_malloc_trim_r+0x94>)
  4027b0:	6809      	ldr	r1, [r1, #0]
  4027b2:	1a40      	subs	r0, r0, r1
  4027b4:	490b      	ldr	r1, [pc, #44]	; (4027e4 <_malloc_trim_r+0x98>)
  4027b6:	f042 0201 	orr.w	r2, r2, #1
  4027ba:	6008      	str	r0, [r1, #0]
  4027bc:	605a      	str	r2, [r3, #4]
  4027be:	e7db      	b.n	402778 <_malloc_trim_r+0x2c>
  4027c0:	4b08      	ldr	r3, [pc, #32]	; (4027e4 <_malloc_trim_r+0x98>)
  4027c2:	68a8      	ldr	r0, [r5, #8]
  4027c4:	681a      	ldr	r2, [r3, #0]
  4027c6:	1bbf      	subs	r7, r7, r6
  4027c8:	f047 0701 	orr.w	r7, r7, #1
  4027cc:	6047      	str	r7, [r0, #4]
  4027ce:	1b96      	subs	r6, r2, r6
  4027d0:	4620      	mov	r0, r4
  4027d2:	601e      	str	r6, [r3, #0]
  4027d4:	f000 fd50 	bl	403278 <__malloc_unlock>
  4027d8:	2001      	movs	r0, #1
  4027da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4027dc:	200004c4 	.word	0x200004c4
  4027e0:	200008cc 	.word	0x200008cc
  4027e4:	20000928 	.word	0x20000928

004027e8 <_free_r>:
  4027e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4027ea:	4606      	mov	r6, r0
  4027ec:	460d      	mov	r5, r1
  4027ee:	2900      	cmp	r1, #0
  4027f0:	f000 80a6 	beq.w	402940 <_free_r+0x158>
  4027f4:	f000 fd3f 	bl	403276 <__malloc_lock>
  4027f8:	f855 cc04 	ldr.w	ip, [r5, #-4]
  4027fc:	4f51      	ldr	r7, [pc, #324]	; (402944 <_free_r+0x15c>)
  4027fe:	f1a5 0308 	sub.w	r3, r5, #8
  402802:	f02c 0201 	bic.w	r2, ip, #1
  402806:	189c      	adds	r4, r3, r2
  402808:	68b9      	ldr	r1, [r7, #8]
  40280a:	6860      	ldr	r0, [r4, #4]
  40280c:	428c      	cmp	r4, r1
  40280e:	f020 0003 	bic.w	r0, r0, #3
  402812:	f00c 0101 	and.w	r1, ip, #1
  402816:	d11c      	bne.n	402852 <_free_r+0x6a>
  402818:	1882      	adds	r2, r0, r2
  40281a:	b939      	cbnz	r1, 40282c <_free_r+0x44>
  40281c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  402820:	1a5b      	subs	r3, r3, r1
  402822:	1852      	adds	r2, r2, r1
  402824:	6898      	ldr	r0, [r3, #8]
  402826:	68d9      	ldr	r1, [r3, #12]
  402828:	60c1      	str	r1, [r0, #12]
  40282a:	6088      	str	r0, [r1, #8]
  40282c:	4845      	ldr	r0, [pc, #276]	; (402944 <_free_r+0x15c>)
  40282e:	f042 0101 	orr.w	r1, r2, #1
  402832:	6059      	str	r1, [r3, #4]
  402834:	6083      	str	r3, [r0, #8]
  402836:	4b44      	ldr	r3, [pc, #272]	; (402948 <_free_r+0x160>)
  402838:	6819      	ldr	r1, [r3, #0]
  40283a:	428a      	cmp	r2, r1
  40283c:	d304      	bcc.n	402848 <_free_r+0x60>
  40283e:	4a43      	ldr	r2, [pc, #268]	; (40294c <_free_r+0x164>)
  402840:	4630      	mov	r0, r6
  402842:	6811      	ldr	r1, [r2, #0]
  402844:	f7ff ff82 	bl	40274c <_malloc_trim_r>
  402848:	4630      	mov	r0, r6
  40284a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  40284e:	f000 bd13 	b.w	403278 <__malloc_unlock>
  402852:	6060      	str	r0, [r4, #4]
  402854:	b959      	cbnz	r1, 40286e <_free_r+0x86>
  402856:	f855 5c08 	ldr.w	r5, [r5, #-8]
  40285a:	1b5b      	subs	r3, r3, r5
  40285c:	1952      	adds	r2, r2, r5
  40285e:	689d      	ldr	r5, [r3, #8]
  402860:	3708      	adds	r7, #8
  402862:	42bd      	cmp	r5, r7
  402864:	d005      	beq.n	402872 <_free_r+0x8a>
  402866:	68df      	ldr	r7, [r3, #12]
  402868:	60ef      	str	r7, [r5, #12]
  40286a:	60bd      	str	r5, [r7, #8]
  40286c:	e002      	b.n	402874 <_free_r+0x8c>
  40286e:	2100      	movs	r1, #0
  402870:	e000      	b.n	402874 <_free_r+0x8c>
  402872:	2101      	movs	r1, #1
  402874:	1825      	adds	r5, r4, r0
  402876:	686d      	ldr	r5, [r5, #4]
  402878:	f015 0f01 	tst.w	r5, #1
  40287c:	d10f      	bne.n	40289e <_free_r+0xb6>
  40287e:	1812      	adds	r2, r2, r0
  402880:	b949      	cbnz	r1, 402896 <_free_r+0xae>
  402882:	68a0      	ldr	r0, [r4, #8]
  402884:	4d32      	ldr	r5, [pc, #200]	; (402950 <_free_r+0x168>)
  402886:	42a8      	cmp	r0, r5
  402888:	d105      	bne.n	402896 <_free_r+0xae>
  40288a:	60eb      	str	r3, [r5, #12]
  40288c:	60ab      	str	r3, [r5, #8]
  40288e:	60d8      	str	r0, [r3, #12]
  402890:	6098      	str	r0, [r3, #8]
  402892:	2101      	movs	r1, #1
  402894:	e003      	b.n	40289e <_free_r+0xb6>
  402896:	68e0      	ldr	r0, [r4, #12]
  402898:	68a4      	ldr	r4, [r4, #8]
  40289a:	60e0      	str	r0, [r4, #12]
  40289c:	6084      	str	r4, [r0, #8]
  40289e:	f042 0001 	orr.w	r0, r2, #1
  4028a2:	6058      	str	r0, [r3, #4]
  4028a4:	509a      	str	r2, [r3, r2]
  4028a6:	2900      	cmp	r1, #0
  4028a8:	d1ce      	bne.n	402848 <_free_r+0x60>
  4028aa:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4028ae:	d20c      	bcs.n	4028ca <_free_r+0xe2>
  4028b0:	4924      	ldr	r1, [pc, #144]	; (402944 <_free_r+0x15c>)
  4028b2:	08d2      	lsrs	r2, r2, #3
  4028b4:	1090      	asrs	r0, r2, #2
  4028b6:	2401      	movs	r4, #1
  4028b8:	fa04 f400 	lsl.w	r4, r4, r0
  4028bc:	6848      	ldr	r0, [r1, #4]
  4028be:	4320      	orrs	r0, r4
  4028c0:	6048      	str	r0, [r1, #4]
  4028c2:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  4028c6:	6881      	ldr	r1, [r0, #8]
  4028c8:	e035      	b.n	402936 <_free_r+0x14e>
  4028ca:	0a54      	lsrs	r4, r2, #9
  4028cc:	2c04      	cmp	r4, #4
  4028ce:	d802      	bhi.n	4028d6 <_free_r+0xee>
  4028d0:	0994      	lsrs	r4, r2, #6
  4028d2:	3438      	adds	r4, #56	; 0x38
  4028d4:	e016      	b.n	402904 <_free_r+0x11c>
  4028d6:	2c14      	cmp	r4, #20
  4028d8:	d801      	bhi.n	4028de <_free_r+0xf6>
  4028da:	345b      	adds	r4, #91	; 0x5b
  4028dc:	e012      	b.n	402904 <_free_r+0x11c>
  4028de:	2c54      	cmp	r4, #84	; 0x54
  4028e0:	d802      	bhi.n	4028e8 <_free_r+0x100>
  4028e2:	0b14      	lsrs	r4, r2, #12
  4028e4:	346e      	adds	r4, #110	; 0x6e
  4028e6:	e00d      	b.n	402904 <_free_r+0x11c>
  4028e8:	f5b4 7faa 	cmp.w	r4, #340	; 0x154
  4028ec:	d802      	bhi.n	4028f4 <_free_r+0x10c>
  4028ee:	0bd4      	lsrs	r4, r2, #15
  4028f0:	3477      	adds	r4, #119	; 0x77
  4028f2:	e007      	b.n	402904 <_free_r+0x11c>
  4028f4:	f240 5554 	movw	r5, #1364	; 0x554
  4028f8:	42ac      	cmp	r4, r5
  4028fa:	d802      	bhi.n	402902 <_free_r+0x11a>
  4028fc:	0c94      	lsrs	r4, r2, #18
  4028fe:	347c      	adds	r4, #124	; 0x7c
  402900:	e000      	b.n	402904 <_free_r+0x11c>
  402902:	247e      	movs	r4, #126	; 0x7e
  402904:	4d0f      	ldr	r5, [pc, #60]	; (402944 <_free_r+0x15c>)
  402906:	eb05 00c4 	add.w	r0, r5, r4, lsl #3
  40290a:	6881      	ldr	r1, [r0, #8]
  40290c:	4281      	cmp	r1, r0
  40290e:	d10c      	bne.n	40292a <_free_r+0x142>
  402910:	6868      	ldr	r0, [r5, #4]
  402912:	2201      	movs	r2, #1
  402914:	10a4      	asrs	r4, r4, #2
  402916:	fa02 f404 	lsl.w	r4, r2, r4
  40291a:	ea44 0200 	orr.w	r2, r4, r0
  40291e:	606a      	str	r2, [r5, #4]
  402920:	4608      	mov	r0, r1
  402922:	e008      	b.n	402936 <_free_r+0x14e>
  402924:	6889      	ldr	r1, [r1, #8]
  402926:	4281      	cmp	r1, r0
  402928:	d004      	beq.n	402934 <_free_r+0x14c>
  40292a:	684c      	ldr	r4, [r1, #4]
  40292c:	f024 0403 	bic.w	r4, r4, #3
  402930:	42a2      	cmp	r2, r4
  402932:	d3f7      	bcc.n	402924 <_free_r+0x13c>
  402934:	68c8      	ldr	r0, [r1, #12]
  402936:	60d8      	str	r0, [r3, #12]
  402938:	6099      	str	r1, [r3, #8]
  40293a:	6083      	str	r3, [r0, #8]
  40293c:	60cb      	str	r3, [r1, #12]
  40293e:	e783      	b.n	402848 <_free_r+0x60>
  402940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402942:	bf00      	nop
  402944:	200004c4 	.word	0x200004c4
  402948:	200008d0 	.word	0x200008d0
  40294c:	20000924 	.word	0x20000924
  402950:	200004cc 	.word	0x200004cc

00402954 <__sfvwrite_r>:
  402954:	6893      	ldr	r3, [r2, #8]
  402956:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40295a:	4606      	mov	r6, r0
  40295c:	460c      	mov	r4, r1
  40295e:	4691      	mov	r9, r2
  402960:	b90b      	cbnz	r3, 402966 <__sfvwrite_r+0x12>
  402962:	2000      	movs	r0, #0
  402964:	e14f      	b.n	402c06 <__sfvwrite_r+0x2b2>
  402966:	8988      	ldrh	r0, [r1, #12]
  402968:	f000 0108 	and.w	r1, r0, #8
  40296c:	b20a      	sxth	r2, r1
  40296e:	b10a      	cbz	r2, 402974 <__sfvwrite_r+0x20>
  402970:	6923      	ldr	r3, [r4, #16]
  402972:	b95b      	cbnz	r3, 40298c <__sfvwrite_r+0x38>
  402974:	4630      	mov	r0, r6
  402976:	4621      	mov	r1, r4
  402978:	f7ff fc98 	bl	4022ac <__swsetup_r>
  40297c:	b130      	cbz	r0, 40298c <__sfvwrite_r+0x38>
  40297e:	89a1      	ldrh	r1, [r4, #12]
  402980:	2209      	movs	r2, #9
  402982:	f041 0040 	orr.w	r0, r1, #64	; 0x40
  402986:	81a0      	strh	r0, [r4, #12]
  402988:	6032      	str	r2, [r6, #0]
  40298a:	e13a      	b.n	402c02 <__sfvwrite_r+0x2ae>
  40298c:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
  402990:	f8d9 8000 	ldr.w	r8, [r9]
  402994:	f00a 0c02 	and.w	ip, sl, #2
  402998:	fa0f f58c 	sxth.w	r5, ip
  40299c:	b315      	cbz	r5, 4029e4 <__sfvwrite_r+0x90>
  40299e:	f04f 0a00 	mov.w	sl, #0
  4029a2:	4657      	mov	r7, sl
  4029a4:	b937      	cbnz	r7, 4029b4 <__sfvwrite_r+0x60>
  4029a6:	f8d8 a000 	ldr.w	sl, [r8]
  4029aa:	f8d8 7004 	ldr.w	r7, [r8, #4]
  4029ae:	f108 0808 	add.w	r8, r8, #8
  4029b2:	e7f7      	b.n	4029a4 <__sfvwrite_r+0x50>
  4029b4:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
  4029b8:	bf34      	ite	cc
  4029ba:	463b      	movcc	r3, r7
  4029bc:	f44f 6380 	movcs.w	r3, #1024	; 0x400
  4029c0:	4630      	mov	r0, r6
  4029c2:	69e1      	ldr	r1, [r4, #28]
  4029c4:	6a65      	ldr	r5, [r4, #36]	; 0x24
  4029c6:	4652      	mov	r2, sl
  4029c8:	47a8      	blx	r5
  4029ca:	2800      	cmp	r0, #0
  4029cc:	f340 8115 	ble.w	402bfa <__sfvwrite_r+0x2a6>
  4029d0:	f8d9 1008 	ldr.w	r1, [r9, #8]
  4029d4:	4482      	add	sl, r0
  4029d6:	1a3f      	subs	r7, r7, r0
  4029d8:	1a08      	subs	r0, r1, r0
  4029da:	f8c9 0008 	str.w	r0, [r9, #8]
  4029de:	2800      	cmp	r0, #0
  4029e0:	d1e0      	bne.n	4029a4 <__sfvwrite_r+0x50>
  4029e2:	e7be      	b.n	402962 <__sfvwrite_r+0xe>
  4029e4:	f01a 0a01 	ands.w	sl, sl, #1
  4029e8:	d004      	beq.n	4029f4 <__sfvwrite_r+0xa0>
  4029ea:	46ab      	mov	fp, r5
  4029ec:	9501      	str	r5, [sp, #4]
  4029ee:	462f      	mov	r7, r5
  4029f0:	46aa      	mov	sl, r5
  4029f2:	e0c7      	b.n	402b84 <__sfvwrite_r+0x230>
  4029f4:	4655      	mov	r5, sl
  4029f6:	b935      	cbnz	r5, 402a06 <__sfvwrite_r+0xb2>
  4029f8:	f8d8 a000 	ldr.w	sl, [r8]
  4029fc:	f8d8 5004 	ldr.w	r5, [r8, #4]
  402a00:	f108 0808 	add.w	r8, r8, #8
  402a04:	e7f7      	b.n	4029f6 <__sfvwrite_r+0xa2>
  402a06:	89a2      	ldrh	r2, [r4, #12]
  402a08:	f8d4 b008 	ldr.w	fp, [r4, #8]
  402a0c:	f402 7000 	and.w	r0, r2, #512	; 0x200
  402a10:	b203      	sxth	r3, r0
  402a12:	2b00      	cmp	r3, #0
  402a14:	d052      	beq.n	402abc <__sfvwrite_r+0x168>
  402a16:	455d      	cmp	r5, fp
  402a18:	d340      	bcc.n	402a9c <__sfvwrite_r+0x148>
  402a1a:	f412 6f90 	tst.w	r2, #1152	; 0x480
  402a1e:	d03b      	beq.n	402a98 <__sfvwrite_r+0x144>
  402a20:	6921      	ldr	r1, [r4, #16]
  402a22:	6827      	ldr	r7, [r4, #0]
  402a24:	6963      	ldr	r3, [r4, #20]
  402a26:	f04f 0b03 	mov.w	fp, #3
  402a2a:	fb0b f303 	mul.w	r3, fp, r3
  402a2e:	2002      	movs	r0, #2
  402a30:	1a7f      	subs	r7, r7, r1
  402a32:	fb93 fcf0 	sdiv	ip, r3, r0
  402a36:	1c7b      	adds	r3, r7, #1
  402a38:	1958      	adds	r0, r3, r5
  402a3a:	f402 6280 	and.w	r2, r2, #1024	; 0x400
  402a3e:	4584      	cmp	ip, r0
  402a40:	bf28      	it	cs
  402a42:	4660      	movcs	r0, ip
  402a44:	b213      	sxth	r3, r2
  402a46:	9001      	str	r0, [sp, #4]
  402a48:	4630      	mov	r0, r6
  402a4a:	b17b      	cbz	r3, 402a6c <__sfvwrite_r+0x118>
  402a4c:	9901      	ldr	r1, [sp, #4]
  402a4e:	f000 f9df 	bl	402e10 <_malloc_r>
  402a52:	4683      	mov	fp, r0
  402a54:	b198      	cbz	r0, 402a7e <__sfvwrite_r+0x12a>
  402a56:	6921      	ldr	r1, [r4, #16]
  402a58:	463a      	mov	r2, r7
  402a5a:	f000 fbe9 	bl	403230 <memcpy>
  402a5e:	89a1      	ldrh	r1, [r4, #12]
  402a60:	f421 6090 	bic.w	r0, r1, #1152	; 0x480
  402a64:	f040 0280 	orr.w	r2, r0, #128	; 0x80
  402a68:	81a2      	strh	r2, [r4, #12]
  402a6a:	e00b      	b.n	402a84 <__sfvwrite_r+0x130>
  402a6c:	9a01      	ldr	r2, [sp, #4]
  402a6e:	f000 fc05 	bl	40327c <_realloc_r>
  402a72:	4683      	mov	fp, r0
  402a74:	b930      	cbnz	r0, 402a84 <__sfvwrite_r+0x130>
  402a76:	4630      	mov	r0, r6
  402a78:	6921      	ldr	r1, [r4, #16]
  402a7a:	f7ff feb5 	bl	4027e8 <_free_r>
  402a7e:	230c      	movs	r3, #12
  402a80:	6033      	str	r3, [r6, #0]
  402a82:	e0ba      	b.n	402bfa <__sfvwrite_r+0x2a6>
  402a84:	9901      	ldr	r1, [sp, #4]
  402a86:	f8c4 b010 	str.w	fp, [r4, #16]
  402a8a:	eb0b 0307 	add.w	r3, fp, r7
  402a8e:	1bcf      	subs	r7, r1, r7
  402a90:	6023      	str	r3, [r4, #0]
  402a92:	6161      	str	r1, [r4, #20]
  402a94:	46ab      	mov	fp, r5
  402a96:	60a7      	str	r7, [r4, #8]
  402a98:	455d      	cmp	r5, fp
  402a9a:	d200      	bcs.n	402a9e <__sfvwrite_r+0x14a>
  402a9c:	46ab      	mov	fp, r5
  402a9e:	465a      	mov	r2, fp
  402aa0:	4651      	mov	r1, sl
  402aa2:	6820      	ldr	r0, [r4, #0]
  402aa4:	f000 fbcd 	bl	403242 <memmove>
  402aa8:	68a0      	ldr	r0, [r4, #8]
  402aaa:	6823      	ldr	r3, [r4, #0]
  402aac:	ebcb 0200 	rsb	r2, fp, r0
  402ab0:	eb03 010b 	add.w	r1, r3, fp
  402ab4:	60a2      	str	r2, [r4, #8]
  402ab6:	6021      	str	r1, [r4, #0]
  402ab8:	46ab      	mov	fp, r5
  402aba:	e02a      	b.n	402b12 <__sfvwrite_r+0x1be>
  402abc:	6820      	ldr	r0, [r4, #0]
  402abe:	6921      	ldr	r1, [r4, #16]
  402ac0:	4288      	cmp	r0, r1
  402ac2:	d90f      	bls.n	402ae4 <__sfvwrite_r+0x190>
  402ac4:	455d      	cmp	r5, fp
  402ac6:	d90d      	bls.n	402ae4 <__sfvwrite_r+0x190>
  402ac8:	4651      	mov	r1, sl
  402aca:	465a      	mov	r2, fp
  402acc:	f000 fbb9 	bl	403242 <memmove>
  402ad0:	6822      	ldr	r2, [r4, #0]
  402ad2:	eb02 000b 	add.w	r0, r2, fp
  402ad6:	6020      	str	r0, [r4, #0]
  402ad8:	4621      	mov	r1, r4
  402ada:	4630      	mov	r0, r6
  402adc:	f7ff fc52 	bl	402384 <_fflush_r>
  402ae0:	b1b8      	cbz	r0, 402b12 <__sfvwrite_r+0x1be>
  402ae2:	e08a      	b.n	402bfa <__sfvwrite_r+0x2a6>
  402ae4:	6963      	ldr	r3, [r4, #20]
  402ae6:	429d      	cmp	r5, r3
  402ae8:	d308      	bcc.n	402afc <__sfvwrite_r+0x1a8>
  402aea:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402aec:	69e1      	ldr	r1, [r4, #28]
  402aee:	4630      	mov	r0, r6
  402af0:	4652      	mov	r2, sl
  402af2:	47b8      	blx	r7
  402af4:	f1b0 0b00 	subs.w	fp, r0, #0
  402af8:	dc0b      	bgt.n	402b12 <__sfvwrite_r+0x1be>
  402afa:	e07e      	b.n	402bfa <__sfvwrite_r+0x2a6>
  402afc:	4651      	mov	r1, sl
  402afe:	462a      	mov	r2, r5
  402b00:	f000 fb9f 	bl	403242 <memmove>
  402b04:	68a2      	ldr	r2, [r4, #8]
  402b06:	6823      	ldr	r3, [r4, #0]
  402b08:	1b50      	subs	r0, r2, r5
  402b0a:	1959      	adds	r1, r3, r5
  402b0c:	46ab      	mov	fp, r5
  402b0e:	60a0      	str	r0, [r4, #8]
  402b10:	6021      	str	r1, [r4, #0]
  402b12:	f8d9 0008 	ldr.w	r0, [r9, #8]
  402b16:	ebcb 0200 	rsb	r2, fp, r0
  402b1a:	44da      	add	sl, fp
  402b1c:	ebcb 0505 	rsb	r5, fp, r5
  402b20:	f8c9 2008 	str.w	r2, [r9, #8]
  402b24:	2a00      	cmp	r2, #0
  402b26:	f47f af66 	bne.w	4029f6 <__sfvwrite_r+0xa2>
  402b2a:	e71a      	b.n	402962 <__sfvwrite_r+0xe>
  402b2c:	9801      	ldr	r0, [sp, #4]
  402b2e:	2800      	cmp	r0, #0
  402b30:	d032      	beq.n	402b98 <__sfvwrite_r+0x244>
  402b32:	6820      	ldr	r0, [r4, #0]
  402b34:	6921      	ldr	r1, [r4, #16]
  402b36:	68a5      	ldr	r5, [r4, #8]
  402b38:	f8d4 e014 	ldr.w	lr, [r4, #20]
  402b3c:	45d3      	cmp	fp, sl
  402b3e:	bf34      	ite	cc
  402b40:	465b      	movcc	r3, fp
  402b42:	4653      	movcs	r3, sl
  402b44:	4288      	cmp	r0, r1
  402b46:	d937      	bls.n	402bb8 <__sfvwrite_r+0x264>
  402b48:	4475      	add	r5, lr
  402b4a:	42ab      	cmp	r3, r5
  402b4c:	dd34      	ble.n	402bb8 <__sfvwrite_r+0x264>
  402b4e:	4639      	mov	r1, r7
  402b50:	462a      	mov	r2, r5
  402b52:	f000 fb76 	bl	403242 <memmove>
  402b56:	6820      	ldr	r0, [r4, #0]
  402b58:	1943      	adds	r3, r0, r5
  402b5a:	6023      	str	r3, [r4, #0]
  402b5c:	4630      	mov	r0, r6
  402b5e:	4621      	mov	r1, r4
  402b60:	f7ff fc10 	bl	402384 <_fflush_r>
  402b64:	2800      	cmp	r0, #0
  402b66:	d148      	bne.n	402bfa <__sfvwrite_r+0x2a6>
  402b68:	ebbb 0b05 	subs.w	fp, fp, r5
  402b6c:	d03d      	beq.n	402bea <__sfvwrite_r+0x296>
  402b6e:	f8d9 2008 	ldr.w	r2, [r9, #8]
  402b72:	197f      	adds	r7, r7, r5
  402b74:	ebc5 0a0a 	rsb	sl, r5, sl
  402b78:	1b55      	subs	r5, r2, r5
  402b7a:	f8c9 5008 	str.w	r5, [r9, #8]
  402b7e:	2d00      	cmp	r5, #0
  402b80:	f43f aeef 	beq.w	402962 <__sfvwrite_r+0xe>
  402b84:	f1ba 0f00 	cmp.w	sl, #0
  402b88:	d1d0      	bne.n	402b2c <__sfvwrite_r+0x1d8>
  402b8a:	2100      	movs	r1, #0
  402b8c:	e898 0480 	ldmia.w	r8, {r7, sl}
  402b90:	9101      	str	r1, [sp, #4]
  402b92:	f108 0808 	add.w	r8, r8, #8
  402b96:	e7f5      	b.n	402b84 <__sfvwrite_r+0x230>
  402b98:	4638      	mov	r0, r7
  402b9a:	210a      	movs	r1, #10
  402b9c:	4652      	mov	r2, sl
  402b9e:	f000 fb39 	bl	403214 <memchr>
  402ba2:	b120      	cbz	r0, 402bae <__sfvwrite_r+0x25a>
  402ba4:	f100 0101 	add.w	r1, r0, #1
  402ba8:	ebc7 0b01 	rsb	fp, r7, r1
  402bac:	e001      	b.n	402bb2 <__sfvwrite_r+0x25e>
  402bae:	f10a 0b01 	add.w	fp, sl, #1
  402bb2:	2201      	movs	r2, #1
  402bb4:	9201      	str	r2, [sp, #4]
  402bb6:	e7bc      	b.n	402b32 <__sfvwrite_r+0x1de>
  402bb8:	4573      	cmp	r3, lr
  402bba:	db08      	blt.n	402bce <__sfvwrite_r+0x27a>
  402bbc:	6a65      	ldr	r5, [r4, #36]	; 0x24
  402bbe:	69e1      	ldr	r1, [r4, #28]
  402bc0:	4630      	mov	r0, r6
  402bc2:	463a      	mov	r2, r7
  402bc4:	4673      	mov	r3, lr
  402bc6:	47a8      	blx	r5
  402bc8:	1e05      	subs	r5, r0, #0
  402bca:	dccd      	bgt.n	402b68 <__sfvwrite_r+0x214>
  402bcc:	e015      	b.n	402bfa <__sfvwrite_r+0x2a6>
  402bce:	461a      	mov	r2, r3
  402bd0:	4639      	mov	r1, r7
  402bd2:	9300      	str	r3, [sp, #0]
  402bd4:	f000 fb35 	bl	403242 <memmove>
  402bd8:	9b00      	ldr	r3, [sp, #0]
  402bda:	6825      	ldr	r5, [r4, #0]
  402bdc:	68a0      	ldr	r0, [r4, #8]
  402bde:	18e9      	adds	r1, r5, r3
  402be0:	1ac2      	subs	r2, r0, r3
  402be2:	60a2      	str	r2, [r4, #8]
  402be4:	6021      	str	r1, [r4, #0]
  402be6:	461d      	mov	r5, r3
  402be8:	e7be      	b.n	402b68 <__sfvwrite_r+0x214>
  402bea:	4630      	mov	r0, r6
  402bec:	4621      	mov	r1, r4
  402bee:	f7ff fbc9 	bl	402384 <_fflush_r>
  402bf2:	b910      	cbnz	r0, 402bfa <__sfvwrite_r+0x2a6>
  402bf4:	f8cd b004 	str.w	fp, [sp, #4]
  402bf8:	e7b9      	b.n	402b6e <__sfvwrite_r+0x21a>
  402bfa:	89a2      	ldrh	r2, [r4, #12]
  402bfc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
  402c00:	81a3      	strh	r3, [r4, #12]
  402c02:	f04f 30ff 	mov.w	r0, #4294967295
  402c06:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

00402c0a <_fwalk>:
  402c0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402c0e:	4604      	mov	r4, r0
  402c10:	4688      	mov	r8, r1
  402c12:	f7ff fd0f 	bl	402634 <__sfp_lock_acquire>
  402c16:	f504 7438 	add.w	r4, r4, #736	; 0x2e0
  402c1a:	2600      	movs	r6, #0
  402c1c:	b18c      	cbz	r4, 402c42 <_fwalk+0x38>
  402c1e:	68a5      	ldr	r5, [r4, #8]
  402c20:	6867      	ldr	r7, [r4, #4]
  402c22:	3f01      	subs	r7, #1
  402c24:	d40b      	bmi.n	402c3e <_fwalk+0x34>
  402c26:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402c2a:	b133      	cbz	r3, 402c3a <_fwalk+0x30>
  402c2c:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
  402c30:	1c43      	adds	r3, r0, #1
  402c32:	d002      	beq.n	402c3a <_fwalk+0x30>
  402c34:	4628      	mov	r0, r5
  402c36:	47c0      	blx	r8
  402c38:	4306      	orrs	r6, r0
  402c3a:	3568      	adds	r5, #104	; 0x68
  402c3c:	e7f1      	b.n	402c22 <_fwalk+0x18>
  402c3e:	6824      	ldr	r4, [r4, #0]
  402c40:	e7ec      	b.n	402c1c <_fwalk+0x12>
  402c42:	f7ff fcf8 	bl	402636 <__sfp_lock_release>
  402c46:	4630      	mov	r0, r6
  402c48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402c4c <_fwalk_reent>:
  402c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402c50:	4680      	mov	r8, r0
  402c52:	4689      	mov	r9, r1
  402c54:	f7ff fcee 	bl	402634 <__sfp_lock_acquire>
  402c58:	f508 7438 	add.w	r4, r8, #736	; 0x2e0
  402c5c:	2600      	movs	r6, #0
  402c5e:	b194      	cbz	r4, 402c86 <_fwalk_reent+0x3a>
  402c60:	68a5      	ldr	r5, [r4, #8]
  402c62:	6867      	ldr	r7, [r4, #4]
  402c64:	3f01      	subs	r7, #1
  402c66:	d40c      	bmi.n	402c82 <_fwalk_reent+0x36>
  402c68:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402c6c:	b13b      	cbz	r3, 402c7e <_fwalk_reent+0x32>
  402c6e:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
  402c72:	1c43      	adds	r3, r0, #1
  402c74:	d003      	beq.n	402c7e <_fwalk_reent+0x32>
  402c76:	4640      	mov	r0, r8
  402c78:	4629      	mov	r1, r5
  402c7a:	47c8      	blx	r9
  402c7c:	4306      	orrs	r6, r0
  402c7e:	3568      	adds	r5, #104	; 0x68
  402c80:	e7f0      	b.n	402c64 <_fwalk_reent+0x18>
  402c82:	6824      	ldr	r4, [r4, #0]
  402c84:	e7eb      	b.n	402c5e <_fwalk_reent+0x12>
  402c86:	f7ff fcd6 	bl	402636 <__sfp_lock_release>
  402c8a:	4630      	mov	r0, r6
  402c8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00402c90 <_setlocale_r>:
  402c90:	b510      	push	{r4, lr}
  402c92:	4614      	mov	r4, r2
  402c94:	b90a      	cbnz	r2, 402c9a <_setlocale_r+0xa>
  402c96:	480c      	ldr	r0, [pc, #48]	; (402cc8 <_setlocale_r+0x38>)
  402c98:	bd10      	pop	{r4, pc}
  402c9a:	4610      	mov	r0, r2
  402c9c:	490b      	ldr	r1, [pc, #44]	; (402ccc <_setlocale_r+0x3c>)
  402c9e:	f000 fcb2 	bl	403606 <strcmp>
  402ca2:	2800      	cmp	r0, #0
  402ca4:	d0f7      	beq.n	402c96 <_setlocale_r+0x6>
  402ca6:	4620      	mov	r0, r4
  402ca8:	4907      	ldr	r1, [pc, #28]	; (402cc8 <_setlocale_r+0x38>)
  402caa:	f000 fcac 	bl	403606 <strcmp>
  402cae:	2800      	cmp	r0, #0
  402cb0:	d0f1      	beq.n	402c96 <_setlocale_r+0x6>
  402cb2:	4620      	mov	r0, r4
  402cb4:	4906      	ldr	r1, [pc, #24]	; (402cd0 <_setlocale_r+0x40>)
  402cb6:	f000 fca6 	bl	403606 <strcmp>
  402cba:	4b03      	ldr	r3, [pc, #12]	; (402cc8 <_setlocale_r+0x38>)
  402cbc:	2800      	cmp	r0, #0
  402cbe:	bf0c      	ite	eq
  402cc0:	4618      	moveq	r0, r3
  402cc2:	2000      	movne	r0, #0
  402cc4:	bd10      	pop	{r4, pc}
  402cc6:	bf00      	nop
  402cc8:	00403b50 	.word	0x00403b50
  402ccc:	00403b94 	.word	0x00403b94
  402cd0:	00403b9b 	.word	0x00403b9b

00402cd4 <__locale_charset>:
  402cd4:	4800      	ldr	r0, [pc, #0]	; (402cd8 <__locale_charset+0x4>)
  402cd6:	4770      	bx	lr
  402cd8:	20000448 	.word	0x20000448

00402cdc <__locale_mb_cur_max>:
  402cdc:	4b01      	ldr	r3, [pc, #4]	; (402ce4 <__locale_mb_cur_max+0x8>)
  402cde:	6a18      	ldr	r0, [r3, #32]
  402ce0:	4770      	bx	lr
  402ce2:	bf00      	nop
  402ce4:	20000448 	.word	0x20000448

00402ce8 <__locale_msgcharset>:
  402ce8:	4800      	ldr	r0, [pc, #0]	; (402cec <__locale_msgcharset+0x4>)
  402cea:	4770      	bx	lr
  402cec:	2000046c 	.word	0x2000046c

00402cf0 <__locale_cjk_lang>:
  402cf0:	2000      	movs	r0, #0
  402cf2:	4770      	bx	lr

00402cf4 <_localeconv_r>:
  402cf4:	4800      	ldr	r0, [pc, #0]	; (402cf8 <_localeconv_r+0x4>)
  402cf6:	4770      	bx	lr
  402cf8:	2000048c 	.word	0x2000048c

00402cfc <setlocale>:
  402cfc:	460a      	mov	r2, r1
  402cfe:	4903      	ldr	r1, [pc, #12]	; (402d0c <setlocale+0x10>)
  402d00:	4603      	mov	r3, r0
  402d02:	6808      	ldr	r0, [r1, #0]
  402d04:	4619      	mov	r1, r3
  402d06:	f7ff bfc3 	b.w	402c90 <_setlocale_r>
  402d0a:	bf00      	nop
  402d0c:	20000018 	.word	0x20000018

00402d10 <localeconv>:
  402d10:	4800      	ldr	r0, [pc, #0]	; (402d14 <localeconv+0x4>)
  402d12:	4770      	bx	lr
  402d14:	2000048c 	.word	0x2000048c

00402d18 <__smakebuf_r>:
  402d18:	b5f0      	push	{r4, r5, r6, r7, lr}
  402d1a:	898b      	ldrh	r3, [r1, #12]
  402d1c:	460c      	mov	r4, r1
  402d1e:	f003 0102 	and.w	r1, r3, #2
  402d22:	b20a      	sxth	r2, r1
  402d24:	b091      	sub	sp, #68	; 0x44
  402d26:	4606      	mov	r6, r0
  402d28:	2a00      	cmp	r2, #0
  402d2a:	d13f      	bne.n	402dac <__smakebuf_r+0x94>
  402d2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402d30:	2900      	cmp	r1, #0
  402d32:	da0d      	bge.n	402d50 <__smakebuf_r+0x38>
  402d34:	89a7      	ldrh	r7, [r4, #12]
  402d36:	f007 0280 	and.w	r2, r7, #128	; 0x80
  402d3a:	f447 6300 	orr.w	r3, r7, #2048	; 0x800
  402d3e:	b210      	sxth	r0, r2
  402d40:	2800      	cmp	r0, #0
  402d42:	bf0c      	ite	eq
  402d44:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  402d48:	2540      	movne	r5, #64	; 0x40
  402d4a:	81a3      	strh	r3, [r4, #12]
  402d4c:	2700      	movs	r7, #0
  402d4e:	e020      	b.n	402d92 <__smakebuf_r+0x7a>
  402d50:	aa01      	add	r2, sp, #4
  402d52:	f000 fd87 	bl	403864 <_fstat_r>
  402d56:	2800      	cmp	r0, #0
  402d58:	dbec      	blt.n	402d34 <__smakebuf_r+0x1c>
  402d5a:	9802      	ldr	r0, [sp, #8]
  402d5c:	f400 4570 	and.w	r5, r0, #61440	; 0xf000
  402d60:	f5b5 5300 	subs.w	r3, r5, #8192	; 0x2000
  402d64:	425f      	negs	r7, r3
  402d66:	415f      	adcs	r7, r3
  402d68:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
  402d6c:	d10b      	bne.n	402d86 <__smakebuf_r+0x6e>
  402d6e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  402d70:	4a1d      	ldr	r2, [pc, #116]	; (402de8 <__smakebuf_r+0xd0>)
  402d72:	4291      	cmp	r1, r2
  402d74:	d107      	bne.n	402d86 <__smakebuf_r+0x6e>
  402d76:	89a3      	ldrh	r3, [r4, #12]
  402d78:	f44f 6580 	mov.w	r5, #1024	; 0x400
  402d7c:	f443 6180 	orr.w	r1, r3, #1024	; 0x400
  402d80:	81a1      	strh	r1, [r4, #12]
  402d82:	64e5      	str	r5, [r4, #76]	; 0x4c
  402d84:	e005      	b.n	402d92 <__smakebuf_r+0x7a>
  402d86:	89a0      	ldrh	r0, [r4, #12]
  402d88:	f440 6500 	orr.w	r5, r0, #2048	; 0x800
  402d8c:	81a5      	strh	r5, [r4, #12]
  402d8e:	f44f 6580 	mov.w	r5, #1024	; 0x400
  402d92:	4630      	mov	r0, r6
  402d94:	4629      	mov	r1, r5
  402d96:	f000 f83b 	bl	402e10 <_malloc_r>
  402d9a:	b970      	cbnz	r0, 402dba <__smakebuf_r+0xa2>
  402d9c:	89a3      	ldrh	r3, [r4, #12]
  402d9e:	f403 7200 	and.w	r2, r3, #512	; 0x200
  402da2:	b210      	sxth	r0, r2
  402da4:	b9e8      	cbnz	r0, 402de2 <__smakebuf_r+0xca>
  402da6:	f043 0102 	orr.w	r1, r3, #2
  402daa:	81a1      	strh	r1, [r4, #12]
  402dac:	f104 0343 	add.w	r3, r4, #67	; 0x43
  402db0:	2201      	movs	r2, #1
  402db2:	6023      	str	r3, [r4, #0]
  402db4:	6123      	str	r3, [r4, #16]
  402db6:	6162      	str	r2, [r4, #20]
  402db8:	e013      	b.n	402de2 <__smakebuf_r+0xca>
  402dba:	89a2      	ldrh	r2, [r4, #12]
  402dbc:	490b      	ldr	r1, [pc, #44]	; (402dec <__smakebuf_r+0xd4>)
  402dbe:	f042 0380 	orr.w	r3, r2, #128	; 0x80
  402dc2:	63f1      	str	r1, [r6, #60]	; 0x3c
  402dc4:	81a3      	strh	r3, [r4, #12]
  402dc6:	6020      	str	r0, [r4, #0]
  402dc8:	6120      	str	r0, [r4, #16]
  402dca:	6165      	str	r5, [r4, #20]
  402dcc:	b14f      	cbz	r7, 402de2 <__smakebuf_r+0xca>
  402dce:	4630      	mov	r0, r6
  402dd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402dd4:	f000 fd58 	bl	403888 <_isatty_r>
  402dd8:	b118      	cbz	r0, 402de2 <__smakebuf_r+0xca>
  402dda:	89a0      	ldrh	r0, [r4, #12]
  402ddc:	f040 0101 	orr.w	r1, r0, #1
  402de0:	81a1      	strh	r1, [r4, #12]
  402de2:	b011      	add	sp, #68	; 0x44
  402de4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402de6:	bf00      	nop
  402de8:	004035db 	.word	0x004035db
  402dec:	004024e1 	.word	0x004024e1

00402df0 <malloc>:
  402df0:	4b02      	ldr	r3, [pc, #8]	; (402dfc <malloc+0xc>)
  402df2:	4601      	mov	r1, r0
  402df4:	6818      	ldr	r0, [r3, #0]
  402df6:	f000 b80b 	b.w	402e10 <_malloc_r>
  402dfa:	bf00      	nop
  402dfc:	20000018 	.word	0x20000018

00402e00 <free>:
  402e00:	4b02      	ldr	r3, [pc, #8]	; (402e0c <free+0xc>)
  402e02:	4601      	mov	r1, r0
  402e04:	6818      	ldr	r0, [r3, #0]
  402e06:	f7ff bcef 	b.w	4027e8 <_free_r>
  402e0a:	bf00      	nop
  402e0c:	20000018 	.word	0x20000018

00402e10 <_malloc_r>:
  402e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402e14:	f101 040b 	add.w	r4, r1, #11
  402e18:	2c16      	cmp	r4, #22
  402e1a:	4606      	mov	r6, r0
  402e1c:	d903      	bls.n	402e26 <_malloc_r+0x16>
  402e1e:	f034 0407 	bics.w	r4, r4, #7
  402e22:	d501      	bpl.n	402e28 <_malloc_r+0x18>
  402e24:	e002      	b.n	402e2c <_malloc_r+0x1c>
  402e26:	2410      	movs	r4, #16
  402e28:	428c      	cmp	r4, r1
  402e2a:	d202      	bcs.n	402e32 <_malloc_r+0x22>
  402e2c:	250c      	movs	r5, #12
  402e2e:	6035      	str	r5, [r6, #0]
  402e30:	e1d9      	b.n	4031e6 <_malloc_r+0x3d6>
  402e32:	4630      	mov	r0, r6
  402e34:	f000 fa1f 	bl	403276 <__malloc_lock>
  402e38:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  402e3c:	d214      	bcs.n	402e68 <_malloc_r+0x58>
  402e3e:	4da0      	ldr	r5, [pc, #640]	; (4030c0 <_malloc_r+0x2b0>)
  402e40:	08e1      	lsrs	r1, r4, #3
  402e42:	eb05 00c1 	add.w	r0, r5, r1, lsl #3
  402e46:	68c5      	ldr	r5, [r0, #12]
  402e48:	4285      	cmp	r5, r0
  402e4a:	d105      	bne.n	402e58 <_malloc_r+0x48>
  402e4c:	f105 0308 	add.w	r3, r5, #8
  402e50:	696d      	ldr	r5, [r5, #20]
  402e52:	1c8a      	adds	r2, r1, #2
  402e54:	429d      	cmp	r5, r3
  402e56:	d044      	beq.n	402ee2 <_malloc_r+0xd2>
  402e58:	68e8      	ldr	r0, [r5, #12]
  402e5a:	68a9      	ldr	r1, [r5, #8]
  402e5c:	686a      	ldr	r2, [r5, #4]
  402e5e:	60c8      	str	r0, [r1, #12]
  402e60:	f022 0303 	bic.w	r3, r2, #3
  402e64:	6081      	str	r1, [r0, #8]
  402e66:	e059      	b.n	402f1c <_malloc_r+0x10c>
  402e68:	0a62      	lsrs	r2, r4, #9
  402e6a:	d101      	bne.n	402e70 <_malloc_r+0x60>
  402e6c:	08e2      	lsrs	r2, r4, #3
  402e6e:	e01b      	b.n	402ea8 <_malloc_r+0x98>
  402e70:	2a04      	cmp	r2, #4
  402e72:	d802      	bhi.n	402e7a <_malloc_r+0x6a>
  402e74:	09a2      	lsrs	r2, r4, #6
  402e76:	3238      	adds	r2, #56	; 0x38
  402e78:	e016      	b.n	402ea8 <_malloc_r+0x98>
  402e7a:	2a14      	cmp	r2, #20
  402e7c:	d801      	bhi.n	402e82 <_malloc_r+0x72>
  402e7e:	325b      	adds	r2, #91	; 0x5b
  402e80:	e012      	b.n	402ea8 <_malloc_r+0x98>
  402e82:	2a54      	cmp	r2, #84	; 0x54
  402e84:	d802      	bhi.n	402e8c <_malloc_r+0x7c>
  402e86:	0b22      	lsrs	r2, r4, #12
  402e88:	326e      	adds	r2, #110	; 0x6e
  402e8a:	e00d      	b.n	402ea8 <_malloc_r+0x98>
  402e8c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402e90:	d802      	bhi.n	402e98 <_malloc_r+0x88>
  402e92:	0be2      	lsrs	r2, r4, #15
  402e94:	3277      	adds	r2, #119	; 0x77
  402e96:	e007      	b.n	402ea8 <_malloc_r+0x98>
  402e98:	f240 5354 	movw	r3, #1364	; 0x554
  402e9c:	429a      	cmp	r2, r3
  402e9e:	d802      	bhi.n	402ea6 <_malloc_r+0x96>
  402ea0:	0ca2      	lsrs	r2, r4, #18
  402ea2:	327c      	adds	r2, #124	; 0x7c
  402ea4:	e000      	b.n	402ea8 <_malloc_r+0x98>
  402ea6:	227e      	movs	r2, #126	; 0x7e
  402ea8:	4885      	ldr	r0, [pc, #532]	; (4030c0 <_malloc_r+0x2b0>)
  402eaa:	eb00 03c2 	add.w	r3, r0, r2, lsl #3
  402eae:	68dd      	ldr	r5, [r3, #12]
  402eb0:	429d      	cmp	r5, r3
  402eb2:	d015      	beq.n	402ee0 <_malloc_r+0xd0>
  402eb4:	6869      	ldr	r1, [r5, #4]
  402eb6:	f021 0103 	bic.w	r1, r1, #3
  402eba:	1b08      	subs	r0, r1, r4
  402ebc:	280f      	cmp	r0, #15
  402ebe:	dd01      	ble.n	402ec4 <_malloc_r+0xb4>
  402ec0:	3a01      	subs	r2, #1
  402ec2:	e00d      	b.n	402ee0 <_malloc_r+0xd0>
  402ec4:	2800      	cmp	r0, #0
  402ec6:	db09      	blt.n	402edc <_malloc_r+0xcc>
  402ec8:	68eb      	ldr	r3, [r5, #12]
  402eca:	68aa      	ldr	r2, [r5, #8]
  402ecc:	60d3      	str	r3, [r2, #12]
  402ece:	609a      	str	r2, [r3, #8]
  402ed0:	186b      	adds	r3, r5, r1
  402ed2:	685a      	ldr	r2, [r3, #4]
  402ed4:	f042 0001 	orr.w	r0, r2, #1
  402ed8:	6058      	str	r0, [r3, #4]
  402eda:	e190      	b.n	4031fe <_malloc_r+0x3ee>
  402edc:	68ed      	ldr	r5, [r5, #12]
  402ede:	e7e7      	b.n	402eb0 <_malloc_r+0xa0>
  402ee0:	3201      	adds	r2, #1
  402ee2:	4977      	ldr	r1, [pc, #476]	; (4030c0 <_malloc_r+0x2b0>)
  402ee4:	690d      	ldr	r5, [r1, #16]
  402ee6:	f101 0708 	add.w	r7, r1, #8
  402eea:	42bd      	cmp	r5, r7
  402eec:	d068      	beq.n	402fc0 <_malloc_r+0x1b0>
  402eee:	6868      	ldr	r0, [r5, #4]
  402ef0:	f020 0303 	bic.w	r3, r0, #3
  402ef4:	1b18      	subs	r0, r3, r4
  402ef6:	280f      	cmp	r0, #15
  402ef8:	dd0c      	ble.n	402f14 <_malloc_r+0x104>
  402efa:	192b      	adds	r3, r5, r4
  402efc:	614b      	str	r3, [r1, #20]
  402efe:	610b      	str	r3, [r1, #16]
  402f00:	f044 0401 	orr.w	r4, r4, #1
  402f04:	f040 0101 	orr.w	r1, r0, #1
  402f08:	606c      	str	r4, [r5, #4]
  402f0a:	60df      	str	r7, [r3, #12]
  402f0c:	609f      	str	r7, [r3, #8]
  402f0e:	6059      	str	r1, [r3, #4]
  402f10:	5018      	str	r0, [r3, r0]
  402f12:	e174      	b.n	4031fe <_malloc_r+0x3ee>
  402f14:	2800      	cmp	r0, #0
  402f16:	614f      	str	r7, [r1, #20]
  402f18:	610f      	str	r7, [r1, #16]
  402f1a:	db01      	blt.n	402f20 <_malloc_r+0x110>
  402f1c:	18eb      	adds	r3, r5, r3
  402f1e:	e7d8      	b.n	402ed2 <_malloc_r+0xc2>
  402f20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402f24:	d20f      	bcs.n	402f46 <_malloc_r+0x136>
  402f26:	08db      	lsrs	r3, r3, #3
  402f28:	1098      	asrs	r0, r3, #2
  402f2a:	2701      	movs	r7, #1
  402f2c:	fa07 f700 	lsl.w	r7, r7, r0
  402f30:	6848      	ldr	r0, [r1, #4]
  402f32:	4307      	orrs	r7, r0
  402f34:	604f      	str	r7, [r1, #4]
  402f36:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  402f3a:	60e9      	str	r1, [r5, #12]
  402f3c:	688b      	ldr	r3, [r1, #8]
  402f3e:	60ab      	str	r3, [r5, #8]
  402f40:	60dd      	str	r5, [r3, #12]
  402f42:	608d      	str	r5, [r1, #8]
  402f44:	e03c      	b.n	402fc0 <_malloc_r+0x1b0>
  402f46:	0a58      	lsrs	r0, r3, #9
  402f48:	2804      	cmp	r0, #4
  402f4a:	d802      	bhi.n	402f52 <_malloc_r+0x142>
  402f4c:	0998      	lsrs	r0, r3, #6
  402f4e:	3038      	adds	r0, #56	; 0x38
  402f50:	e016      	b.n	402f80 <_malloc_r+0x170>
  402f52:	2814      	cmp	r0, #20
  402f54:	d801      	bhi.n	402f5a <_malloc_r+0x14a>
  402f56:	305b      	adds	r0, #91	; 0x5b
  402f58:	e012      	b.n	402f80 <_malloc_r+0x170>
  402f5a:	2854      	cmp	r0, #84	; 0x54
  402f5c:	d802      	bhi.n	402f64 <_malloc_r+0x154>
  402f5e:	0b18      	lsrs	r0, r3, #12
  402f60:	306e      	adds	r0, #110	; 0x6e
  402f62:	e00d      	b.n	402f80 <_malloc_r+0x170>
  402f64:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  402f68:	d802      	bhi.n	402f70 <_malloc_r+0x160>
  402f6a:	0bd8      	lsrs	r0, r3, #15
  402f6c:	3077      	adds	r0, #119	; 0x77
  402f6e:	e007      	b.n	402f80 <_malloc_r+0x170>
  402f70:	f240 5754 	movw	r7, #1364	; 0x554
  402f74:	42b8      	cmp	r0, r7
  402f76:	d802      	bhi.n	402f7e <_malloc_r+0x16e>
  402f78:	0c98      	lsrs	r0, r3, #18
  402f7a:	307c      	adds	r0, #124	; 0x7c
  402f7c:	e000      	b.n	402f80 <_malloc_r+0x170>
  402f7e:	207e      	movs	r0, #126	; 0x7e
  402f80:	f8df e13c 	ldr.w	lr, [pc, #316]	; 4030c0 <_malloc_r+0x2b0>
  402f84:	eb0e 07c0 	add.w	r7, lr, r0, lsl #3
  402f88:	68b9      	ldr	r1, [r7, #8]
  402f8a:	42b9      	cmp	r1, r7
  402f8c:	d10e      	bne.n	402fac <_malloc_r+0x19c>
  402f8e:	1087      	asrs	r7, r0, #2
  402f90:	2301      	movs	r3, #1
  402f92:	fa03 f007 	lsl.w	r0, r3, r7
  402f96:	f8de 7004 	ldr.w	r7, [lr, #4]
  402f9a:	ea40 0307 	orr.w	r3, r0, r7
  402f9e:	f8ce 3004 	str.w	r3, [lr, #4]
  402fa2:	4608      	mov	r0, r1
  402fa4:	e008      	b.n	402fb8 <_malloc_r+0x1a8>
  402fa6:	6889      	ldr	r1, [r1, #8]
  402fa8:	42b9      	cmp	r1, r7
  402faa:	d004      	beq.n	402fb6 <_malloc_r+0x1a6>
  402fac:	6848      	ldr	r0, [r1, #4]
  402fae:	f020 0003 	bic.w	r0, r0, #3
  402fb2:	4283      	cmp	r3, r0
  402fb4:	d3f7      	bcc.n	402fa6 <_malloc_r+0x196>
  402fb6:	68c8      	ldr	r0, [r1, #12]
  402fb8:	60e8      	str	r0, [r5, #12]
  402fba:	60a9      	str	r1, [r5, #8]
  402fbc:	60cd      	str	r5, [r1, #12]
  402fbe:	6085      	str	r5, [r0, #8]
  402fc0:	4f3f      	ldr	r7, [pc, #252]	; (4030c0 <_malloc_r+0x2b0>)
  402fc2:	1095      	asrs	r5, r2, #2
  402fc4:	2001      	movs	r0, #1
  402fc6:	6879      	ldr	r1, [r7, #4]
  402fc8:	fa00 f305 	lsl.w	r3, r0, r5
  402fcc:	428b      	cmp	r3, r1
  402fce:	d85d      	bhi.n	40308c <_malloc_r+0x27c>
  402fd0:	420b      	tst	r3, r1
  402fd2:	d105      	bne.n	402fe0 <_malloc_r+0x1d0>
  402fd4:	f022 0203 	bic.w	r2, r2, #3
  402fd8:	005b      	lsls	r3, r3, #1
  402fda:	3204      	adds	r2, #4
  402fdc:	420b      	tst	r3, r1
  402fde:	d0fb      	beq.n	402fd8 <_malloc_r+0x1c8>
  402fe0:	4d37      	ldr	r5, [pc, #220]	; (4030c0 <_malloc_r+0x2b0>)
  402fe2:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
  402fe6:	4677      	mov	r7, lr
  402fe8:	4610      	mov	r0, r2
  402fea:	68fd      	ldr	r5, [r7, #12]
  402fec:	42bd      	cmp	r5, r7
  402fee:	d02d      	beq.n	40304c <_malloc_r+0x23c>
  402ff0:	6869      	ldr	r1, [r5, #4]
  402ff2:	f021 0c03 	bic.w	ip, r1, #3
  402ff6:	ebc4 010c 	rsb	r1, r4, ip
  402ffa:	290f      	cmp	r1, #15
  402ffc:	dd13      	ble.n	403026 <_malloc_r+0x216>
  402ffe:	192b      	adds	r3, r5, r4
  403000:	f044 0401 	orr.w	r4, r4, #1
  403004:	68ea      	ldr	r2, [r5, #12]
  403006:	606c      	str	r4, [r5, #4]
  403008:	f855 0f08 	ldr.w	r0, [r5, #8]!
  40300c:	5059      	str	r1, [r3, r1]
  40300e:	60c2      	str	r2, [r0, #12]
  403010:	6090      	str	r0, [r2, #8]
  403012:	4a2b      	ldr	r2, [pc, #172]	; (4030c0 <_malloc_r+0x2b0>)
  403014:	f041 0001 	orr.w	r0, r1, #1
  403018:	6153      	str	r3, [r2, #20]
  40301a:	6113      	str	r3, [r2, #16]
  40301c:	3208      	adds	r2, #8
  40301e:	60da      	str	r2, [r3, #12]
  403020:	609a      	str	r2, [r3, #8]
  403022:	6058      	str	r0, [r3, #4]
  403024:	e00c      	b.n	403040 <_malloc_r+0x230>
  403026:	2900      	cmp	r1, #0
  403028:	db0e      	blt.n	403048 <_malloc_r+0x238>
  40302a:	eb05 000c 	add.w	r0, r5, ip
  40302e:	68e9      	ldr	r1, [r5, #12]
  403030:	6842      	ldr	r2, [r0, #4]
  403032:	f042 0301 	orr.w	r3, r2, #1
  403036:	6043      	str	r3, [r0, #4]
  403038:	f855 0f08 	ldr.w	r0, [r5, #8]!
  40303c:	60c1      	str	r1, [r0, #12]
  40303e:	6088      	str	r0, [r1, #8]
  403040:	4630      	mov	r0, r6
  403042:	f000 f919 	bl	403278 <__malloc_unlock>
  403046:	e0de      	b.n	403206 <_malloc_r+0x3f6>
  403048:	68ed      	ldr	r5, [r5, #12]
  40304a:	e7cf      	b.n	402fec <_malloc_r+0x1dc>
  40304c:	3001      	adds	r0, #1
  40304e:	0781      	lsls	r1, r0, #30
  403050:	f105 0708 	add.w	r7, r5, #8
  403054:	d1c9      	bne.n	402fea <_malloc_r+0x1da>
  403056:	4671      	mov	r1, lr
  403058:	0795      	lsls	r5, r2, #30
  40305a:	d105      	bne.n	403068 <_malloc_r+0x258>
  40305c:	4a18      	ldr	r2, [pc, #96]	; (4030c0 <_malloc_r+0x2b0>)
  40305e:	6855      	ldr	r5, [r2, #4]
  403060:	ea25 0503 	bic.w	r5, r5, r3
  403064:	6055      	str	r5, [r2, #4]
  403066:	e005      	b.n	403074 <_malloc_r+0x264>
  403068:	f1a1 0708 	sub.w	r7, r1, #8
  40306c:	6809      	ldr	r1, [r1, #0]
  40306e:	3a01      	subs	r2, #1
  403070:	42b9      	cmp	r1, r7
  403072:	d0f1      	beq.n	403058 <_malloc_r+0x248>
  403074:	4f12      	ldr	r7, [pc, #72]	; (4030c0 <_malloc_r+0x2b0>)
  403076:	687f      	ldr	r7, [r7, #4]
  403078:	005b      	lsls	r3, r3, #1
  40307a:	42bb      	cmp	r3, r7
  40307c:	d806      	bhi.n	40308c <_malloc_r+0x27c>
  40307e:	b12b      	cbz	r3, 40308c <_malloc_r+0x27c>
  403080:	4602      	mov	r2, r0
  403082:	423b      	tst	r3, r7
  403084:	d1ac      	bne.n	402fe0 <_malloc_r+0x1d0>
  403086:	3204      	adds	r2, #4
  403088:	005b      	lsls	r3, r3, #1
  40308a:	e7fa      	b.n	403082 <_malloc_r+0x272>
  40308c:	4b0c      	ldr	r3, [pc, #48]	; (4030c0 <_malloc_r+0x2b0>)
  40308e:	689f      	ldr	r7, [r3, #8]
  403090:	6878      	ldr	r0, [r7, #4]
  403092:	f020 0903 	bic.w	r9, r0, #3
  403096:	45a1      	cmp	r9, r4
  403098:	4619      	mov	r1, r3
  40309a:	d304      	bcc.n	4030a6 <_malloc_r+0x296>
  40309c:	ebc4 0009 	rsb	r0, r4, r9
  4030a0:	280f      	cmp	r0, #15
  4030a2:	f300 80a2 	bgt.w	4031ea <_malloc_r+0x3da>
  4030a6:	4a07      	ldr	r2, [pc, #28]	; (4030c4 <_malloc_r+0x2b4>)
  4030a8:	f8d1 3408 	ldr.w	r3, [r1, #1032]	; 0x408
  4030ac:	6815      	ldr	r5, [r2, #0]
  4030ae:	3301      	adds	r3, #1
  4030b0:	eb07 0a09 	add.w	sl, r7, r9
  4030b4:	eb04 0805 	add.w	r8, r4, r5
  4030b8:	d106      	bne.n	4030c8 <_malloc_r+0x2b8>
  4030ba:	f108 0810 	add.w	r8, r8, #16
  4030be:	e00b      	b.n	4030d8 <_malloc_r+0x2c8>
  4030c0:	200004c4 	.word	0x200004c4
  4030c4:	20000924 	.word	0x20000924
  4030c8:	f508 5080 	add.w	r0, r8, #4096	; 0x1000
  4030cc:	f100 010f 	add.w	r1, r0, #15
  4030d0:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
  4030d4:	f022 080f 	bic.w	r8, r2, #15
  4030d8:	4630      	mov	r0, r6
  4030da:	4641      	mov	r1, r8
  4030dc:	f000 fa3c 	bl	403558 <_sbrk_r>
  4030e0:	1c42      	adds	r2, r0, #1
  4030e2:	4605      	mov	r5, r0
  4030e4:	d071      	beq.n	4031ca <_malloc_r+0x3ba>
  4030e6:	4550      	cmp	r0, sl
  4030e8:	d202      	bcs.n	4030f0 <_malloc_r+0x2e0>
  4030ea:	4b48      	ldr	r3, [pc, #288]	; (40320c <_malloc_r+0x3fc>)
  4030ec:	429f      	cmp	r7, r3
  4030ee:	d16c      	bne.n	4031ca <_malloc_r+0x3ba>
  4030f0:	4847      	ldr	r0, [pc, #284]	; (403210 <_malloc_r+0x400>)
  4030f2:	4a46      	ldr	r2, [pc, #280]	; (40320c <_malloc_r+0x3fc>)
  4030f4:	6841      	ldr	r1, [r0, #4]
  4030f6:	4555      	cmp	r5, sl
  4030f8:	eb08 0301 	add.w	r3, r8, r1
  4030fc:	6043      	str	r3, [r0, #4]
  4030fe:	d107      	bne.n	403110 <_malloc_r+0x300>
  403100:	0529      	lsls	r1, r5, #20
  403102:	d105      	bne.n	403110 <_malloc_r+0x300>
  403104:	6895      	ldr	r5, [r2, #8]
  403106:	44c8      	add	r8, r9
  403108:	f048 0001 	orr.w	r0, r8, #1
  40310c:	6068      	str	r0, [r5, #4]
  40310e:	e051      	b.n	4031b4 <_malloc_r+0x3a4>
  403110:	f8d2 0408 	ldr.w	r0, [r2, #1032]	; 0x408
  403114:	1c42      	adds	r2, r0, #1
  403116:	d103      	bne.n	403120 <_malloc_r+0x310>
  403118:	4a3c      	ldr	r2, [pc, #240]	; (40320c <_malloc_r+0x3fc>)
  40311a:	f8c2 5408 	str.w	r5, [r2, #1032]	; 0x408
  40311e:	e005      	b.n	40312c <_malloc_r+0x31c>
  403120:	ebca 0a05 	rsb	sl, sl, r5
  403124:	eb03 010a 	add.w	r1, r3, sl
  403128:	4b39      	ldr	r3, [pc, #228]	; (403210 <_malloc_r+0x400>)
  40312a:	6059      	str	r1, [r3, #4]
  40312c:	f015 0007 	ands.w	r0, r5, #7
  403130:	bf1c      	itt	ne
  403132:	f1c0 0008 	rsbne	r0, r0, #8
  403136:	182d      	addne	r5, r5, r0
  403138:	eb05 0c08 	add.w	ip, r5, r8
  40313c:	f500 5180 	add.w	r1, r0, #4096	; 0x1000
  403140:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
  403144:	eba1 581e 	sub.w	r8, r1, lr, lsr #20
  403148:	4641      	mov	r1, r8
  40314a:	4630      	mov	r0, r6
  40314c:	f000 fa04 	bl	403558 <_sbrk_r>
  403150:	4a2f      	ldr	r2, [pc, #188]	; (403210 <_malloc_r+0x400>)
  403152:	1c43      	adds	r3, r0, #1
  403154:	6853      	ldr	r3, [r2, #4]
  403156:	bf08      	it	eq
  403158:	f04f 0800 	moveq.w	r8, #0
  40315c:	eb08 0103 	add.w	r1, r8, r3
  403160:	bf08      	it	eq
  403162:	4628      	moveq	r0, r5
  403164:	6051      	str	r1, [r2, #4]
  403166:	1b40      	subs	r0, r0, r5
  403168:	4a28      	ldr	r2, [pc, #160]	; (40320c <_malloc_r+0x3fc>)
  40316a:	eb00 0308 	add.w	r3, r0, r8
  40316e:	f043 0101 	orr.w	r1, r3, #1
  403172:	4297      	cmp	r7, r2
  403174:	6095      	str	r5, [r2, #8]
  403176:	6069      	str	r1, [r5, #4]
  403178:	d01c      	beq.n	4031b4 <_malloc_r+0x3a4>
  40317a:	f1b9 0f0f 	cmp.w	r9, #15
  40317e:	d802      	bhi.n	403186 <_malloc_r+0x376>
  403180:	2201      	movs	r2, #1
  403182:	606a      	str	r2, [r5, #4]
  403184:	e021      	b.n	4031ca <_malloc_r+0x3ba>
  403186:	687d      	ldr	r5, [r7, #4]
  403188:	f1a9 090c 	sub.w	r9, r9, #12
  40318c:	f029 0907 	bic.w	r9, r9, #7
  403190:	eb07 0309 	add.w	r3, r7, r9
  403194:	f005 0201 	and.w	r2, r5, #1
  403198:	2105      	movs	r1, #5
  40319a:	ea49 0002 	orr.w	r0, r9, r2
  40319e:	f1b9 0f0f 	cmp.w	r9, #15
  4031a2:	6078      	str	r0, [r7, #4]
  4031a4:	6059      	str	r1, [r3, #4]
  4031a6:	6099      	str	r1, [r3, #8]
  4031a8:	d904      	bls.n	4031b4 <_malloc_r+0x3a4>
  4031aa:	4630      	mov	r0, r6
  4031ac:	f107 0108 	add.w	r1, r7, #8
  4031b0:	f7ff fb1a 	bl	4027e8 <_free_r>
  4031b4:	4a16      	ldr	r2, [pc, #88]	; (403210 <_malloc_r+0x400>)
  4031b6:	6853      	ldr	r3, [r2, #4]
  4031b8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  4031ba:	6b15      	ldr	r5, [r2, #48]	; 0x30
  4031bc:	428b      	cmp	r3, r1
  4031be:	bf88      	it	hi
  4031c0:	62d3      	strhi	r3, [r2, #44]	; 0x2c
  4031c2:	42ab      	cmp	r3, r5
  4031c4:	bf84      	itt	hi
  4031c6:	4d12      	ldrhi	r5, [pc, #72]	; (403210 <_malloc_r+0x400>)
  4031c8:	632b      	strhi	r3, [r5, #48]	; 0x30
  4031ca:	4810      	ldr	r0, [pc, #64]	; (40320c <_malloc_r+0x3fc>)
  4031cc:	6882      	ldr	r2, [r0, #8]
  4031ce:	6853      	ldr	r3, [r2, #4]
  4031d0:	f023 0103 	bic.w	r1, r3, #3
  4031d4:	42a1      	cmp	r1, r4
  4031d6:	ebc4 0001 	rsb	r0, r4, r1
  4031da:	d301      	bcc.n	4031e0 <_malloc_r+0x3d0>
  4031dc:	280f      	cmp	r0, #15
  4031de:	dc04      	bgt.n	4031ea <_malloc_r+0x3da>
  4031e0:	4630      	mov	r0, r6
  4031e2:	f000 f849 	bl	403278 <__malloc_unlock>
  4031e6:	2500      	movs	r5, #0
  4031e8:	e00d      	b.n	403206 <_malloc_r+0x3f6>
  4031ea:	4a08      	ldr	r2, [pc, #32]	; (40320c <_malloc_r+0x3fc>)
  4031ec:	6895      	ldr	r5, [r2, #8]
  4031ee:	f044 0301 	orr.w	r3, r4, #1
  4031f2:	192c      	adds	r4, r5, r4
  4031f4:	f040 0101 	orr.w	r1, r0, #1
  4031f8:	606b      	str	r3, [r5, #4]
  4031fa:	6094      	str	r4, [r2, #8]
  4031fc:	6061      	str	r1, [r4, #4]
  4031fe:	4630      	mov	r0, r6
  403200:	f000 f83a 	bl	403278 <__malloc_unlock>
  403204:	3508      	adds	r5, #8
  403206:	4628      	mov	r0, r5
  403208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40320c:	200004c4 	.word	0x200004c4
  403210:	20000924 	.word	0x20000924

00403214 <memchr>:
  403214:	b510      	push	{r4, lr}
  403216:	b2c9      	uxtb	r1, r1
  403218:	4603      	mov	r3, r0
  40321a:	1882      	adds	r2, r0, r2
  40321c:	4293      	cmp	r3, r2
  40321e:	4618      	mov	r0, r3
  403220:	d004      	beq.n	40322c <memchr+0x18>
  403222:	7804      	ldrb	r4, [r0, #0]
  403224:	3301      	adds	r3, #1
  403226:	428c      	cmp	r4, r1
  403228:	d1f8      	bne.n	40321c <memchr+0x8>
  40322a:	e000      	b.n	40322e <memchr+0x1a>
  40322c:	2000      	movs	r0, #0
  40322e:	bd10      	pop	{r4, pc}

00403230 <memcpy>:
  403230:	b510      	push	{r4, lr}
  403232:	2300      	movs	r3, #0
  403234:	4293      	cmp	r3, r2
  403236:	d003      	beq.n	403240 <memcpy+0x10>
  403238:	5ccc      	ldrb	r4, [r1, r3]
  40323a:	54c4      	strb	r4, [r0, r3]
  40323c:	3301      	adds	r3, #1
  40323e:	e7f9      	b.n	403234 <memcpy+0x4>
  403240:	bd10      	pop	{r4, pc}

00403242 <memmove>:
  403242:	4281      	cmp	r1, r0
  403244:	b570      	push	{r4, r5, r6, lr}
  403246:	d20e      	bcs.n	403266 <memmove+0x24>
  403248:	188c      	adds	r4, r1, r2
  40324a:	42a0      	cmp	r0, r4
  40324c:	d20b      	bcs.n	403266 <memmove+0x24>
  40324e:	1885      	adds	r5, r0, r2
  403250:	4613      	mov	r3, r2
  403252:	f113 33ff 	adds.w	r3, r3, #4294967295
  403256:	d305      	bcc.n	403264 <memmove+0x22>
  403258:	4251      	negs	r1, r2
  40325a:	1866      	adds	r6, r4, r1
  40325c:	1869      	adds	r1, r5, r1
  40325e:	5cf6      	ldrb	r6, [r6, r3]
  403260:	54ce      	strb	r6, [r1, r3]
  403262:	e7f6      	b.n	403252 <memmove+0x10>
  403264:	bd70      	pop	{r4, r5, r6, pc}
  403266:	2300      	movs	r3, #0
  403268:	4293      	cmp	r3, r2
  40326a:	d003      	beq.n	403274 <memmove+0x32>
  40326c:	5ccc      	ldrb	r4, [r1, r3]
  40326e:	54c4      	strb	r4, [r0, r3]
  403270:	3301      	adds	r3, #1
  403272:	e7f9      	b.n	403268 <memmove+0x26>
  403274:	bd70      	pop	{r4, r5, r6, pc}

00403276 <__malloc_lock>:
  403276:	4770      	bx	lr

00403278 <__malloc_unlock>:
  403278:	4770      	bx	lr
	...

0040327c <_realloc_r>:
  40327c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403280:	4681      	mov	r9, r0
  403282:	4616      	mov	r6, r2
  403284:	460c      	mov	r4, r1
  403286:	b921      	cbnz	r1, 403292 <_realloc_r+0x16>
  403288:	4611      	mov	r1, r2
  40328a:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40328e:	f7ff bdbf 	b.w	402e10 <_malloc_r>
  403292:	f7ff fff0 	bl	403276 <__malloc_lock>
  403296:	f106 070b 	add.w	r7, r6, #11
  40329a:	f854 5c04 	ldr.w	r5, [r4, #-4]
  40329e:	2f16      	cmp	r7, #22
  4032a0:	f1a4 0b08 	sub.w	fp, r4, #8
  4032a4:	f025 0803 	bic.w	r8, r5, #3
  4032a8:	d903      	bls.n	4032b2 <_realloc_r+0x36>
  4032aa:	f037 0707 	bics.w	r7, r7, #7
  4032ae:	d501      	bpl.n	4032b4 <_realloc_r+0x38>
  4032b0:	e002      	b.n	4032b8 <_realloc_r+0x3c>
  4032b2:	2710      	movs	r7, #16
  4032b4:	42b7      	cmp	r7, r6
  4032b6:	d204      	bcs.n	4032c2 <_realloc_r+0x46>
  4032b8:	200c      	movs	r0, #12
  4032ba:	f8c9 0000 	str.w	r0, [r9]
  4032be:	2600      	movs	r6, #0
  4032c0:	e145      	b.n	40354e <_realloc_r+0x2d2>
  4032c2:	45b8      	cmp	r8, r7
  4032c4:	f280 811a 	bge.w	4034fc <_realloc_r+0x280>
  4032c8:	4aa2      	ldr	r2, [pc, #648]	; (403554 <_realloc_r+0x2d8>)
  4032ca:	6891      	ldr	r1, [r2, #8]
  4032cc:	eb0b 0308 	add.w	r3, fp, r8
  4032d0:	428b      	cmp	r3, r1
  4032d2:	d006      	beq.n	4032e2 <_realloc_r+0x66>
  4032d4:	6858      	ldr	r0, [r3, #4]
  4032d6:	f020 0201 	bic.w	r2, r0, #1
  4032da:	1898      	adds	r0, r3, r2
  4032dc:	6842      	ldr	r2, [r0, #4]
  4032de:	07d0      	lsls	r0, r2, #31
  4032e0:	d426      	bmi.n	403330 <_realloc_r+0xb4>
  4032e2:	685a      	ldr	r2, [r3, #4]
  4032e4:	428b      	cmp	r3, r1
  4032e6:	f022 0003 	bic.w	r0, r2, #3
  4032ea:	eb00 0a08 	add.w	sl, r0, r8
  4032ee:	d118      	bne.n	403322 <_realloc_r+0xa6>
  4032f0:	f107 0210 	add.w	r2, r7, #16
  4032f4:	4592      	cmp	sl, r2
  4032f6:	db1d      	blt.n	403334 <_realloc_r+0xb8>
  4032f8:	eb0b 0507 	add.w	r5, fp, r7
  4032fc:	ebc7 0a0a 	rsb	sl, r7, sl
  403300:	f04a 0101 	orr.w	r1, sl, #1
  403304:	6069      	str	r1, [r5, #4]
  403306:	f854 2c04 	ldr.w	r2, [r4, #-4]
  40330a:	4e92      	ldr	r6, [pc, #584]	; (403554 <_realloc_r+0x2d8>)
  40330c:	f002 0301 	and.w	r3, r2, #1
  403310:	431f      	orrs	r7, r3
  403312:	60b5      	str	r5, [r6, #8]
  403314:	f844 7c04 	str.w	r7, [r4, #-4]
  403318:	4648      	mov	r0, r9
  40331a:	f7ff ffad 	bl	403278 <__malloc_unlock>
  40331e:	4626      	mov	r6, r4
  403320:	e115      	b.n	40354e <_realloc_r+0x2d2>
  403322:	45ba      	cmp	sl, r7
  403324:	db06      	blt.n	403334 <_realloc_r+0xb8>
  403326:	68dd      	ldr	r5, [r3, #12]
  403328:	689e      	ldr	r6, [r3, #8]
  40332a:	60f5      	str	r5, [r6, #12]
  40332c:	60ae      	str	r6, [r5, #8]
  40332e:	e0e6      	b.n	4034fe <_realloc_r+0x282>
  403330:	2000      	movs	r0, #0
  403332:	4603      	mov	r3, r0
  403334:	07ea      	lsls	r2, r5, #31
  403336:	f100 8091 	bmi.w	40345c <_realloc_r+0x1e0>
  40333a:	f854 5c08 	ldr.w	r5, [r4, #-8]
  40333e:	ebc5 050b 	rsb	r5, r5, fp
  403342:	686a      	ldr	r2, [r5, #4]
  403344:	f022 0203 	bic.w	r2, r2, #3
  403348:	2b00      	cmp	r3, #0
  40334a:	d051      	beq.n	4033f0 <_realloc_r+0x174>
  40334c:	eb02 0a08 	add.w	sl, r2, r8
  403350:	428b      	cmp	r3, r1
  403352:	4482      	add	sl, r0
  403354:	d145      	bne.n	4033e2 <_realloc_r+0x166>
  403356:	f107 0310 	add.w	r3, r7, #16
  40335a:	459a      	cmp	sl, r3
  40335c:	db48      	blt.n	4033f0 <_realloc_r+0x174>
  40335e:	462e      	mov	r6, r5
  403360:	68e9      	ldr	r1, [r5, #12]
  403362:	f856 3f08 	ldr.w	r3, [r6, #8]!
  403366:	f1a8 0204 	sub.w	r2, r8, #4
  40336a:	2a24      	cmp	r2, #36	; 0x24
  40336c:	60d9      	str	r1, [r3, #12]
  40336e:	608b      	str	r3, [r1, #8]
  403370:	d825      	bhi.n	4033be <_realloc_r+0x142>
  403372:	2a13      	cmp	r2, #19
  403374:	d91b      	bls.n	4033ae <_realloc_r+0x132>
  403376:	6821      	ldr	r1, [r4, #0]
  403378:	60a9      	str	r1, [r5, #8]
  40337a:	6863      	ldr	r3, [r4, #4]
  40337c:	2a1b      	cmp	r2, #27
  40337e:	60eb      	str	r3, [r5, #12]
  403380:	d803      	bhi.n	40338a <_realloc_r+0x10e>
  403382:	f105 0010 	add.w	r0, r5, #16
  403386:	3408      	adds	r4, #8
  403388:	e012      	b.n	4033b0 <_realloc_r+0x134>
  40338a:	68a0      	ldr	r0, [r4, #8]
  40338c:	6128      	str	r0, [r5, #16]
  40338e:	68e1      	ldr	r1, [r4, #12]
  403390:	2a24      	cmp	r2, #36	; 0x24
  403392:	6169      	str	r1, [r5, #20]
  403394:	d003      	beq.n	40339e <_realloc_r+0x122>
  403396:	f105 0018 	add.w	r0, r5, #24
  40339a:	3410      	adds	r4, #16
  40339c:	e008      	b.n	4033b0 <_realloc_r+0x134>
  40339e:	6922      	ldr	r2, [r4, #16]
  4033a0:	61aa      	str	r2, [r5, #24]
  4033a2:	6963      	ldr	r3, [r4, #20]
  4033a4:	f105 0020 	add.w	r0, r5, #32
  4033a8:	61eb      	str	r3, [r5, #28]
  4033aa:	3418      	adds	r4, #24
  4033ac:	e000      	b.n	4033b0 <_realloc_r+0x134>
  4033ae:	4630      	mov	r0, r6
  4033b0:	6821      	ldr	r1, [r4, #0]
  4033b2:	6001      	str	r1, [r0, #0]
  4033b4:	6862      	ldr	r2, [r4, #4]
  4033b6:	6042      	str	r2, [r0, #4]
  4033b8:	68a3      	ldr	r3, [r4, #8]
  4033ba:	6083      	str	r3, [r0, #8]
  4033bc:	e003      	b.n	4033c6 <_realloc_r+0x14a>
  4033be:	4630      	mov	r0, r6
  4033c0:	4621      	mov	r1, r4
  4033c2:	f7ff ff3e 	bl	403242 <memmove>
  4033c6:	19e8      	adds	r0, r5, r7
  4033c8:	ebc7 0a0a 	rsb	sl, r7, sl
  4033cc:	f04a 0201 	orr.w	r2, sl, #1
  4033d0:	6042      	str	r2, [r0, #4]
  4033d2:	686b      	ldr	r3, [r5, #4]
  4033d4:	495f      	ldr	r1, [pc, #380]	; (403554 <_realloc_r+0x2d8>)
  4033d6:	6088      	str	r0, [r1, #8]
  4033d8:	f003 0001 	and.w	r0, r3, #1
  4033dc:	4307      	orrs	r7, r0
  4033de:	606f      	str	r7, [r5, #4]
  4033e0:	e088      	b.n	4034f4 <_realloc_r+0x278>
  4033e2:	45ba      	cmp	sl, r7
  4033e4:	db04      	blt.n	4033f0 <_realloc_r+0x174>
  4033e6:	68d9      	ldr	r1, [r3, #12]
  4033e8:	6898      	ldr	r0, [r3, #8]
  4033ea:	60c1      	str	r1, [r0, #12]
  4033ec:	6088      	str	r0, [r1, #8]
  4033ee:	e003      	b.n	4033f8 <_realloc_r+0x17c>
  4033f0:	eb02 0a08 	add.w	sl, r2, r8
  4033f4:	45ba      	cmp	sl, r7
  4033f6:	db31      	blt.n	40345c <_realloc_r+0x1e0>
  4033f8:	4628      	mov	r0, r5
  4033fa:	68eb      	ldr	r3, [r5, #12]
  4033fc:	f850 1f08 	ldr.w	r1, [r0, #8]!
  403400:	f1a8 0204 	sub.w	r2, r8, #4
  403404:	2a24      	cmp	r2, #36	; 0x24
  403406:	60cb      	str	r3, [r1, #12]
  403408:	6099      	str	r1, [r3, #8]
  40340a:	d823      	bhi.n	403454 <_realloc_r+0x1d8>
  40340c:	2a13      	cmp	r2, #19
  40340e:	d91a      	bls.n	403446 <_realloc_r+0x1ca>
  403410:	6820      	ldr	r0, [r4, #0]
  403412:	60a8      	str	r0, [r5, #8]
  403414:	6866      	ldr	r6, [r4, #4]
  403416:	2a1b      	cmp	r2, #27
  403418:	60ee      	str	r6, [r5, #12]
  40341a:	d803      	bhi.n	403424 <_realloc_r+0x1a8>
  40341c:	f105 0010 	add.w	r0, r5, #16
  403420:	3408      	adds	r4, #8
  403422:	e010      	b.n	403446 <_realloc_r+0x1ca>
  403424:	68a3      	ldr	r3, [r4, #8]
  403426:	612b      	str	r3, [r5, #16]
  403428:	68e1      	ldr	r1, [r4, #12]
  40342a:	2a24      	cmp	r2, #36	; 0x24
  40342c:	6169      	str	r1, [r5, #20]
  40342e:	d003      	beq.n	403438 <_realloc_r+0x1bc>
  403430:	f105 0018 	add.w	r0, r5, #24
  403434:	3410      	adds	r4, #16
  403436:	e006      	b.n	403446 <_realloc_r+0x1ca>
  403438:	6922      	ldr	r2, [r4, #16]
  40343a:	61aa      	str	r2, [r5, #24]
  40343c:	6960      	ldr	r0, [r4, #20]
  40343e:	3418      	adds	r4, #24
  403440:	61e8      	str	r0, [r5, #28]
  403442:	f105 0020 	add.w	r0, r5, #32
  403446:	6826      	ldr	r6, [r4, #0]
  403448:	6006      	str	r6, [r0, #0]
  40344a:	6863      	ldr	r3, [r4, #4]
  40344c:	6043      	str	r3, [r0, #4]
  40344e:	68a1      	ldr	r1, [r4, #8]
  403450:	6081      	str	r1, [r0, #8]
  403452:	e055      	b.n	403500 <_realloc_r+0x284>
  403454:	4621      	mov	r1, r4
  403456:	f7ff fef4 	bl	403242 <memmove>
  40345a:	e051      	b.n	403500 <_realloc_r+0x284>
  40345c:	4631      	mov	r1, r6
  40345e:	4648      	mov	r0, r9
  403460:	f7ff fcd6 	bl	402e10 <_malloc_r>
  403464:	4606      	mov	r6, r0
  403466:	2800      	cmp	r0, #0
  403468:	d044      	beq.n	4034f4 <_realloc_r+0x278>
  40346a:	f854 1c04 	ldr.w	r1, [r4, #-4]
  40346e:	f021 0301 	bic.w	r3, r1, #1
  403472:	f1a0 0208 	sub.w	r2, r0, #8
  403476:	eb0b 0103 	add.w	r1, fp, r3
  40347a:	428a      	cmp	r2, r1
  40347c:	d106      	bne.n	40348c <_realloc_r+0x210>
  40347e:	f850 6c04 	ldr.w	r6, [r0, #-4]
  403482:	f026 0503 	bic.w	r5, r6, #3
  403486:	eb05 0a08 	add.w	sl, r5, r8
  40348a:	e038      	b.n	4034fe <_realloc_r+0x282>
  40348c:	f1a8 0204 	sub.w	r2, r8, #4
  403490:	2a24      	cmp	r2, #36	; 0x24
  403492:	d828      	bhi.n	4034e6 <_realloc_r+0x26a>
  403494:	2a13      	cmp	r2, #19
  403496:	d91e      	bls.n	4034d6 <_realloc_r+0x25a>
  403498:	6823      	ldr	r3, [r4, #0]
  40349a:	6003      	str	r3, [r0, #0]
  40349c:	6861      	ldr	r1, [r4, #4]
  40349e:	2a1b      	cmp	r2, #27
  4034a0:	6041      	str	r1, [r0, #4]
  4034a2:	d804      	bhi.n	4034ae <_realloc_r+0x232>
  4034a4:	f100 0008 	add.w	r0, r0, #8
  4034a8:	f104 0208 	add.w	r2, r4, #8
  4034ac:	e014      	b.n	4034d8 <_realloc_r+0x25c>
  4034ae:	68a0      	ldr	r0, [r4, #8]
  4034b0:	60b0      	str	r0, [r6, #8]
  4034b2:	68e3      	ldr	r3, [r4, #12]
  4034b4:	2a24      	cmp	r2, #36	; 0x24
  4034b6:	60f3      	str	r3, [r6, #12]
  4034b8:	d004      	beq.n	4034c4 <_realloc_r+0x248>
  4034ba:	f106 0010 	add.w	r0, r6, #16
  4034be:	f104 0210 	add.w	r2, r4, #16
  4034c2:	e009      	b.n	4034d8 <_realloc_r+0x25c>
  4034c4:	6922      	ldr	r2, [r4, #16]
  4034c6:	6132      	str	r2, [r6, #16]
  4034c8:	6961      	ldr	r1, [r4, #20]
  4034ca:	f106 0018 	add.w	r0, r6, #24
  4034ce:	6171      	str	r1, [r6, #20]
  4034d0:	f104 0218 	add.w	r2, r4, #24
  4034d4:	e000      	b.n	4034d8 <_realloc_r+0x25c>
  4034d6:	4622      	mov	r2, r4
  4034d8:	6813      	ldr	r3, [r2, #0]
  4034da:	6003      	str	r3, [r0, #0]
  4034dc:	6851      	ldr	r1, [r2, #4]
  4034de:	6041      	str	r1, [r0, #4]
  4034e0:	6892      	ldr	r2, [r2, #8]
  4034e2:	6082      	str	r2, [r0, #8]
  4034e4:	e002      	b.n	4034ec <_realloc_r+0x270>
  4034e6:	4621      	mov	r1, r4
  4034e8:	f7ff feab 	bl	403242 <memmove>
  4034ec:	4648      	mov	r0, r9
  4034ee:	4621      	mov	r1, r4
  4034f0:	f7ff f97a 	bl	4027e8 <_free_r>
  4034f4:	4648      	mov	r0, r9
  4034f6:	f7ff febf 	bl	403278 <__malloc_unlock>
  4034fa:	e028      	b.n	40354e <_realloc_r+0x2d2>
  4034fc:	46c2      	mov	sl, r8
  4034fe:	465d      	mov	r5, fp
  403500:	ebc7 000a 	rsb	r0, r7, sl
  403504:	280f      	cmp	r0, #15
  403506:	686a      	ldr	r2, [r5, #4]
  403508:	d911      	bls.n	40352e <_realloc_r+0x2b2>
  40350a:	19e9      	adds	r1, r5, r7
  40350c:	f002 0601 	and.w	r6, r2, #1
  403510:	4337      	orrs	r7, r6
  403512:	f040 0301 	orr.w	r3, r0, #1
  403516:	1808      	adds	r0, r1, r0
  403518:	606f      	str	r7, [r5, #4]
  40351a:	604b      	str	r3, [r1, #4]
  40351c:	6842      	ldr	r2, [r0, #4]
  40351e:	f042 0601 	orr.w	r6, r2, #1
  403522:	6046      	str	r6, [r0, #4]
  403524:	3108      	adds	r1, #8
  403526:	4648      	mov	r0, r9
  403528:	f7ff f95e 	bl	4027e8 <_free_r>
  40352c:	e00a      	b.n	403544 <_realloc_r+0x2c8>
  40352e:	f002 0601 	and.w	r6, r2, #1
  403532:	eb05 010a 	add.w	r1, r5, sl
  403536:	ea4a 0306 	orr.w	r3, sl, r6
  40353a:	606b      	str	r3, [r5, #4]
  40353c:	6848      	ldr	r0, [r1, #4]
  40353e:	f040 0201 	orr.w	r2, r0, #1
  403542:	604a      	str	r2, [r1, #4]
  403544:	4648      	mov	r0, r9
  403546:	f7ff fe97 	bl	403278 <__malloc_unlock>
  40354a:	f105 0608 	add.w	r6, r5, #8
  40354e:	4630      	mov	r0, r6
  403550:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403554:	200004c4 	.word	0x200004c4

00403558 <_sbrk_r>:
  403558:	b538      	push	{r3, r4, r5, lr}
  40355a:	4c06      	ldr	r4, [pc, #24]	; (403574 <_sbrk_r+0x1c>)
  40355c:	2300      	movs	r3, #0
  40355e:	4605      	mov	r5, r0
  403560:	4608      	mov	r0, r1
  403562:	6023      	str	r3, [r4, #0]
  403564:	f7fd fb3e 	bl	400be4 <_sbrk>
  403568:	1c43      	adds	r3, r0, #1
  40356a:	d102      	bne.n	403572 <_sbrk_r+0x1a>
  40356c:	6821      	ldr	r1, [r4, #0]
  40356e:	b101      	cbz	r1, 403572 <_sbrk_r+0x1a>
  403570:	6029      	str	r1, [r5, #0]
  403572:	bd38      	pop	{r3, r4, r5, pc}
  403574:	20000964 	.word	0x20000964

00403578 <__sread>:
  403578:	b510      	push	{r4, lr}
  40357a:	460c      	mov	r4, r1
  40357c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403580:	f000 f9a4 	bl	4038cc <_read_r>
  403584:	2800      	cmp	r0, #0
  403586:	db03      	blt.n	403590 <__sread+0x18>
  403588:	6d22      	ldr	r2, [r4, #80]	; 0x50
  40358a:	1813      	adds	r3, r2, r0
  40358c:	6523      	str	r3, [r4, #80]	; 0x50
  40358e:	bd10      	pop	{r4, pc}
  403590:	89a3      	ldrh	r3, [r4, #12]
  403592:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
  403596:	81a1      	strh	r1, [r4, #12]
  403598:	bd10      	pop	{r4, pc}

0040359a <__seofread>:
  40359a:	2000      	movs	r0, #0
  40359c:	4770      	bx	lr

0040359e <__swrite>:
  40359e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4035a2:	461d      	mov	r5, r3
  4035a4:	898b      	ldrh	r3, [r1, #12]
  4035a6:	460c      	mov	r4, r1
  4035a8:	f403 7180 	and.w	r1, r3, #256	; 0x100
  4035ac:	4616      	mov	r6, r2
  4035ae:	b20a      	sxth	r2, r1
  4035b0:	4607      	mov	r7, r0
  4035b2:	b12a      	cbz	r2, 4035c0 <__swrite+0x22>
  4035b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4035b8:	2200      	movs	r2, #0
  4035ba:	2302      	movs	r3, #2
  4035bc:	f000 f974 	bl	4038a8 <_lseek_r>
  4035c0:	89a0      	ldrh	r0, [r4, #12]
  4035c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4035c6:	f420 5380 	bic.w	r3, r0, #4096	; 0x1000
  4035ca:	81a3      	strh	r3, [r4, #12]
  4035cc:	4638      	mov	r0, r7
  4035ce:	4632      	mov	r2, r6
  4035d0:	462b      	mov	r3, r5
  4035d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4035d6:	f000 b8d9 	b.w	40378c <_write_r>

004035da <__sseek>:
  4035da:	b510      	push	{r4, lr}
  4035dc:	460c      	mov	r4, r1
  4035de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4035e2:	f000 f961 	bl	4038a8 <_lseek_r>
  4035e6:	1c43      	adds	r3, r0, #1
  4035e8:	89a3      	ldrh	r3, [r4, #12]
  4035ea:	d103      	bne.n	4035f4 <__sseek+0x1a>
  4035ec:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
  4035f0:	81a2      	strh	r2, [r4, #12]
  4035f2:	bd10      	pop	{r4, pc}
  4035f4:	f443 5180 	orr.w	r1, r3, #4096	; 0x1000
  4035f8:	81a1      	strh	r1, [r4, #12]
  4035fa:	6520      	str	r0, [r4, #80]	; 0x50
  4035fc:	bd10      	pop	{r4, pc}

004035fe <__sclose>:
  4035fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403602:	f000 b8d5 	b.w	4037b0 <_close_r>

00403606 <strcmp>:
  403606:	f810 2b01 	ldrb.w	r2, [r0], #1
  40360a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40360e:	2a01      	cmp	r2, #1
  403610:	bf28      	it	cs
  403612:	429a      	cmpcs	r2, r3
  403614:	d0f7      	beq.n	403606 <strcmp>
  403616:	eba2 0003 	sub.w	r0, r2, r3
  40361a:	4770      	bx	lr

0040361c <strlen>:
  40361c:	4603      	mov	r3, r0
  40361e:	f813 2b01 	ldrb.w	r2, [r3], #1
  403622:	2a00      	cmp	r2, #0
  403624:	d1fb      	bne.n	40361e <strlen+0x2>
  403626:	1a18      	subs	r0, r3, r0
  403628:	3801      	subs	r0, #1
  40362a:	4770      	bx	lr

0040362c <__swbuf_r>:
  40362c:	b570      	push	{r4, r5, r6, lr}
  40362e:	460d      	mov	r5, r1
  403630:	4614      	mov	r4, r2
  403632:	4606      	mov	r6, r0
  403634:	b118      	cbz	r0, 40363e <__swbuf_r+0x12>
  403636:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403638:	b90b      	cbnz	r3, 40363e <__swbuf_r+0x12>
  40363a:	f7fe ff97 	bl	40256c <__sinit>
  40363e:	89a1      	ldrh	r1, [r4, #12]
  403640:	69a0      	ldr	r0, [r4, #24]
  403642:	f001 0208 	and.w	r2, r1, #8
  403646:	b213      	sxth	r3, r2
  403648:	60a0      	str	r0, [r4, #8]
  40364a:	b10b      	cbz	r3, 403650 <__swbuf_r+0x24>
  40364c:	6920      	ldr	r0, [r4, #16]
  40364e:	b958      	cbnz	r0, 403668 <__swbuf_r+0x3c>
  403650:	4630      	mov	r0, r6
  403652:	4621      	mov	r1, r4
  403654:	f7fe fe2a 	bl	4022ac <__swsetup_r>
  403658:	b130      	cbz	r0, 403668 <__swbuf_r+0x3c>
  40365a:	89a5      	ldrh	r5, [r4, #12]
  40365c:	2009      	movs	r0, #9
  40365e:	f045 0140 	orr.w	r1, r5, #64	; 0x40
  403662:	81a1      	strh	r1, [r4, #12]
  403664:	6030      	str	r0, [r6, #0]
  403666:	e017      	b.n	403698 <__swbuf_r+0x6c>
  403668:	89a1      	ldrh	r1, [r4, #12]
  40366a:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
  40366e:	b213      	sxth	r3, r2
  403670:	b2ed      	uxtb	r5, r5
  403672:	b933      	cbnz	r3, 403682 <__swbuf_r+0x56>
  403674:	f441 5000 	orr.w	r0, r1, #8192	; 0x2000
  403678:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40367a:	81a0      	strh	r0, [r4, #12]
  40367c:	f421 5200 	bic.w	r2, r1, #8192	; 0x2000
  403680:	6662      	str	r2, [r4, #100]	; 0x64
  403682:	6820      	ldr	r0, [r4, #0]
  403684:	6923      	ldr	r3, [r4, #16]
  403686:	6961      	ldr	r1, [r4, #20]
  403688:	1ac0      	subs	r0, r0, r3
  40368a:	4288      	cmp	r0, r1
  40368c:	db07      	blt.n	40369e <__swbuf_r+0x72>
  40368e:	4630      	mov	r0, r6
  403690:	4621      	mov	r1, r4
  403692:	f7fe fe77 	bl	402384 <_fflush_r>
  403696:	b110      	cbz	r0, 40369e <__swbuf_r+0x72>
  403698:	f04f 35ff 	mov.w	r5, #4294967295
  40369c:	e015      	b.n	4036ca <__swbuf_r+0x9e>
  40369e:	68a2      	ldr	r2, [r4, #8]
  4036a0:	6821      	ldr	r1, [r4, #0]
  4036a2:	1e53      	subs	r3, r2, #1
  4036a4:	60a3      	str	r3, [r4, #8]
  4036a6:	f801 5b01 	strb.w	r5, [r1], #1
  4036aa:	6962      	ldr	r2, [r4, #20]
  4036ac:	6021      	str	r1, [r4, #0]
  4036ae:	3001      	adds	r0, #1
  4036b0:	4290      	cmp	r0, r2
  4036b2:	d004      	beq.n	4036be <__swbuf_r+0x92>
  4036b4:	89a3      	ldrh	r3, [r4, #12]
  4036b6:	07db      	lsls	r3, r3, #31
  4036b8:	d507      	bpl.n	4036ca <__swbuf_r+0x9e>
  4036ba:	2d0a      	cmp	r5, #10
  4036bc:	d105      	bne.n	4036ca <__swbuf_r+0x9e>
  4036be:	4630      	mov	r0, r6
  4036c0:	4621      	mov	r1, r4
  4036c2:	f7fe fe5f 	bl	402384 <_fflush_r>
  4036c6:	2800      	cmp	r0, #0
  4036c8:	d1e6      	bne.n	403698 <__swbuf_r+0x6c>
  4036ca:	4628      	mov	r0, r5
  4036cc:	bd70      	pop	{r4, r5, r6, pc}

004036ce <__swbuf>:
  4036ce:	460a      	mov	r2, r1
  4036d0:	4902      	ldr	r1, [pc, #8]	; (4036dc <__swbuf+0xe>)
  4036d2:	4603      	mov	r3, r0
  4036d4:	6808      	ldr	r0, [r1, #0]
  4036d6:	4619      	mov	r1, r3
  4036d8:	f7ff bfa8 	b.w	40362c <__swbuf_r>
  4036dc:	20000018 	.word	0x20000018

004036e0 <_wcrtomb_r>:
  4036e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4036e4:	461d      	mov	r5, r3
  4036e6:	4b10      	ldr	r3, [pc, #64]	; (403728 <_wcrtomb_r+0x48>)
  4036e8:	b086      	sub	sp, #24
  4036ea:	4604      	mov	r4, r0
  4036ec:	4690      	mov	r8, r2
  4036ee:	460e      	mov	r6, r1
  4036f0:	681f      	ldr	r7, [r3, #0]
  4036f2:	b939      	cbnz	r1, 403704 <_wcrtomb_r+0x24>
  4036f4:	f7ff faee 	bl	402cd4 <__locale_charset>
  4036f8:	9500      	str	r5, [sp, #0]
  4036fa:	4603      	mov	r3, r0
  4036fc:	a903      	add	r1, sp, #12
  4036fe:	4620      	mov	r0, r4
  403700:	4632      	mov	r2, r6
  403702:	e006      	b.n	403712 <_wcrtomb_r+0x32>
  403704:	f7ff fae6 	bl	402cd4 <__locale_charset>
  403708:	9500      	str	r5, [sp, #0]
  40370a:	4603      	mov	r3, r0
  40370c:	4631      	mov	r1, r6
  40370e:	4620      	mov	r0, r4
  403710:	4642      	mov	r2, r8
  403712:	47b8      	blx	r7
  403714:	1c43      	adds	r3, r0, #1
  403716:	d103      	bne.n	403720 <_wcrtomb_r+0x40>
  403718:	2100      	movs	r1, #0
  40371a:	228a      	movs	r2, #138	; 0x8a
  40371c:	6029      	str	r1, [r5, #0]
  40371e:	6022      	str	r2, [r4, #0]
  403720:	b006      	add	sp, #24
  403722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403726:	bf00      	nop
  403728:	200008d4 	.word	0x200008d4

0040372c <wcrtomb>:
  40372c:	b530      	push	{r4, r5, lr}
  40372e:	4613      	mov	r3, r2
  403730:	4a04      	ldr	r2, [pc, #16]	; (403744 <wcrtomb+0x18>)
  403732:	4605      	mov	r5, r0
  403734:	460c      	mov	r4, r1
  403736:	6810      	ldr	r0, [r2, #0]
  403738:	4629      	mov	r1, r5
  40373a:	4622      	mov	r2, r4
  40373c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  403740:	f7ff bfce 	b.w	4036e0 <_wcrtomb_r>
  403744:	20000018 	.word	0x20000018

00403748 <__ascii_wctomb>:
  403748:	b149      	cbz	r1, 40375e <__ascii_wctomb+0x16>
  40374a:	2aff      	cmp	r2, #255	; 0xff
  40374c:	d904      	bls.n	403758 <__ascii_wctomb+0x10>
  40374e:	238a      	movs	r3, #138	; 0x8a
  403750:	6003      	str	r3, [r0, #0]
  403752:	f04f 30ff 	mov.w	r0, #4294967295
  403756:	4770      	bx	lr
  403758:	700a      	strb	r2, [r1, #0]
  40375a:	2001      	movs	r0, #1
  40375c:	4770      	bx	lr
  40375e:	4608      	mov	r0, r1
  403760:	4770      	bx	lr

00403762 <_wctomb_r>:
  403762:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  403766:	4698      	mov	r8, r3
  403768:	4b07      	ldr	r3, [pc, #28]	; (403788 <_wctomb_r+0x26>)
  40376a:	4605      	mov	r5, r0
  40376c:	460f      	mov	r7, r1
  40376e:	4616      	mov	r6, r2
  403770:	681c      	ldr	r4, [r3, #0]
  403772:	f7ff faaf 	bl	402cd4 <__locale_charset>
  403776:	f8cd 8000 	str.w	r8, [sp]
  40377a:	4603      	mov	r3, r0
  40377c:	4639      	mov	r1, r7
  40377e:	4628      	mov	r0, r5
  403780:	4632      	mov	r2, r6
  403782:	47a0      	blx	r4
  403784:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
  403788:	200008d4 	.word	0x200008d4

0040378c <_write_r>:
  40378c:	b538      	push	{r3, r4, r5, lr}
  40378e:	4c07      	ldr	r4, [pc, #28]	; (4037ac <_write_r+0x20>)
  403790:	4605      	mov	r5, r0
  403792:	2000      	movs	r0, #0
  403794:	6020      	str	r0, [r4, #0]
  403796:	4608      	mov	r0, r1
  403798:	4611      	mov	r1, r2
  40379a:	461a      	mov	r2, r3
  40379c:	f7fc fd80 	bl	4002a0 <_write>
  4037a0:	1c43      	adds	r3, r0, #1
  4037a2:	d102      	bne.n	4037aa <_write_r+0x1e>
  4037a4:	6823      	ldr	r3, [r4, #0]
  4037a6:	b103      	cbz	r3, 4037aa <_write_r+0x1e>
  4037a8:	602b      	str	r3, [r5, #0]
  4037aa:	bd38      	pop	{r3, r4, r5, pc}
  4037ac:	20000964 	.word	0x20000964

004037b0 <_close_r>:
  4037b0:	b538      	push	{r3, r4, r5, lr}
  4037b2:	4c06      	ldr	r4, [pc, #24]	; (4037cc <_close_r+0x1c>)
  4037b4:	2300      	movs	r3, #0
  4037b6:	4605      	mov	r5, r0
  4037b8:	4608      	mov	r0, r1
  4037ba:	6023      	str	r3, [r4, #0]
  4037bc:	f7fd fa38 	bl	400c30 <_close>
  4037c0:	1c43      	adds	r3, r0, #1
  4037c2:	d102      	bne.n	4037ca <_close_r+0x1a>
  4037c4:	6821      	ldr	r1, [r4, #0]
  4037c6:	b101      	cbz	r1, 4037ca <_close_r+0x1a>
  4037c8:	6029      	str	r1, [r5, #0]
  4037ca:	bd38      	pop	{r3, r4, r5, pc}
  4037cc:	20000964 	.word	0x20000964

004037d0 <_fclose_r>:
  4037d0:	b570      	push	{r4, r5, r6, lr}
  4037d2:	4605      	mov	r5, r0
  4037d4:	460c      	mov	r4, r1
  4037d6:	2900      	cmp	r1, #0
  4037d8:	d039      	beq.n	40384e <_fclose_r+0x7e>
  4037da:	f7fe ff2b 	bl	402634 <__sfp_lock_acquire>
  4037de:	b125      	cbz	r5, 4037ea <_fclose_r+0x1a>
  4037e0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4037e2:	b913      	cbnz	r3, 4037ea <_fclose_r+0x1a>
  4037e4:	4628      	mov	r0, r5
  4037e6:	f7fe fec1 	bl	40256c <__sinit>
  4037ea:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
  4037ee:	b35e      	cbz	r6, 403848 <_fclose_r+0x78>
  4037f0:	4628      	mov	r0, r5
  4037f2:	4621      	mov	r1, r4
  4037f4:	f7fe fdc6 	bl	402384 <_fflush_r>
  4037f8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4037fa:	4606      	mov	r6, r0
  4037fc:	b13a      	cbz	r2, 40380e <_fclose_r+0x3e>
  4037fe:	4628      	mov	r0, r5
  403800:	69e1      	ldr	r1, [r4, #28]
  403802:	4790      	blx	r2
  403804:	ea36 0620 	bics.w	r6, r6, r0, asr #32
  403808:	bf28      	it	cs
  40380a:	f04f 36ff 	movcs.w	r6, #4294967295
  40380e:	89a0      	ldrh	r0, [r4, #12]
  403810:	f000 0180 	and.w	r1, r0, #128	; 0x80
  403814:	b20b      	sxth	r3, r1
  403816:	b11b      	cbz	r3, 403820 <_fclose_r+0x50>
  403818:	4628      	mov	r0, r5
  40381a:	6921      	ldr	r1, [r4, #16]
  40381c:	f7fe ffe4 	bl	4027e8 <_free_r>
  403820:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403822:	b141      	cbz	r1, 403836 <_fclose_r+0x66>
  403824:	f104 0240 	add.w	r2, r4, #64	; 0x40
  403828:	4291      	cmp	r1, r2
  40382a:	d002      	beq.n	403832 <_fclose_r+0x62>
  40382c:	4628      	mov	r0, r5
  40382e:	f7fe ffdb 	bl	4027e8 <_free_r>
  403832:	2000      	movs	r0, #0
  403834:	6320      	str	r0, [r4, #48]	; 0x30
  403836:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403838:	b121      	cbz	r1, 403844 <_fclose_r+0x74>
  40383a:	4628      	mov	r0, r5
  40383c:	f7fe ffd4 	bl	4027e8 <_free_r>
  403840:	2100      	movs	r1, #0
  403842:	6461      	str	r1, [r4, #68]	; 0x44
  403844:	2300      	movs	r3, #0
  403846:	81a3      	strh	r3, [r4, #12]
  403848:	f7fe fef5 	bl	402636 <__sfp_lock_release>
  40384c:	e000      	b.n	403850 <_fclose_r+0x80>
  40384e:	460e      	mov	r6, r1
  403850:	4630      	mov	r0, r6
  403852:	bd70      	pop	{r4, r5, r6, pc}

00403854 <fclose>:
  403854:	4b02      	ldr	r3, [pc, #8]	; (403860 <fclose+0xc>)
  403856:	4601      	mov	r1, r0
  403858:	6818      	ldr	r0, [r3, #0]
  40385a:	f7ff bfb9 	b.w	4037d0 <_fclose_r>
  40385e:	bf00      	nop
  403860:	20000018 	.word	0x20000018

00403864 <_fstat_r>:
  403864:	b538      	push	{r3, r4, r5, lr}
  403866:	4c07      	ldr	r4, [pc, #28]	; (403884 <_fstat_r+0x20>)
  403868:	2300      	movs	r3, #0
  40386a:	4605      	mov	r5, r0
  40386c:	4608      	mov	r0, r1
  40386e:	4611      	mov	r1, r2
  403870:	6023      	str	r3, [r4, #0]
  403872:	f7fd f9e1 	bl	400c38 <_fstat>
  403876:	1c43      	adds	r3, r0, #1
  403878:	d102      	bne.n	403880 <_fstat_r+0x1c>
  40387a:	6821      	ldr	r1, [r4, #0]
  40387c:	b101      	cbz	r1, 403880 <_fstat_r+0x1c>
  40387e:	6029      	str	r1, [r5, #0]
  403880:	bd38      	pop	{r3, r4, r5, pc}
  403882:	bf00      	nop
  403884:	20000964 	.word	0x20000964

00403888 <_isatty_r>:
  403888:	b538      	push	{r3, r4, r5, lr}
  40388a:	4c06      	ldr	r4, [pc, #24]	; (4038a4 <_isatty_r+0x1c>)
  40388c:	2300      	movs	r3, #0
  40388e:	4605      	mov	r5, r0
  403890:	4608      	mov	r0, r1
  403892:	6023      	str	r3, [r4, #0]
  403894:	f7fd f9d6 	bl	400c44 <_isatty>
  403898:	1c43      	adds	r3, r0, #1
  40389a:	d102      	bne.n	4038a2 <_isatty_r+0x1a>
  40389c:	6821      	ldr	r1, [r4, #0]
  40389e:	b101      	cbz	r1, 4038a2 <_isatty_r+0x1a>
  4038a0:	6029      	str	r1, [r5, #0]
  4038a2:	bd38      	pop	{r3, r4, r5, pc}
  4038a4:	20000964 	.word	0x20000964

004038a8 <_lseek_r>:
  4038a8:	b538      	push	{r3, r4, r5, lr}
  4038aa:	4c07      	ldr	r4, [pc, #28]	; (4038c8 <_lseek_r+0x20>)
  4038ac:	4605      	mov	r5, r0
  4038ae:	2000      	movs	r0, #0
  4038b0:	6020      	str	r0, [r4, #0]
  4038b2:	4608      	mov	r0, r1
  4038b4:	4611      	mov	r1, r2
  4038b6:	461a      	mov	r2, r3
  4038b8:	f7fd f9c8 	bl	400c4c <_lseek>
  4038bc:	1c43      	adds	r3, r0, #1
  4038be:	d102      	bne.n	4038c6 <_lseek_r+0x1e>
  4038c0:	6823      	ldr	r3, [r4, #0]
  4038c2:	b103      	cbz	r3, 4038c6 <_lseek_r+0x1e>
  4038c4:	602b      	str	r3, [r5, #0]
  4038c6:	bd38      	pop	{r3, r4, r5, pc}
  4038c8:	20000964 	.word	0x20000964

004038cc <_read_r>:
  4038cc:	b538      	push	{r3, r4, r5, lr}
  4038ce:	4c07      	ldr	r4, [pc, #28]	; (4038ec <_read_r+0x20>)
  4038d0:	4605      	mov	r5, r0
  4038d2:	2000      	movs	r0, #0
  4038d4:	6020      	str	r0, [r4, #0]
  4038d6:	4608      	mov	r0, r1
  4038d8:	4611      	mov	r1, r2
  4038da:	461a      	mov	r2, r3
  4038dc:	f7fc fc9c 	bl	400218 <_read>
  4038e0:	1c43      	adds	r3, r0, #1
  4038e2:	d102      	bne.n	4038ea <_read_r+0x1e>
  4038e4:	6823      	ldr	r3, [r4, #0]
  4038e6:	b103      	cbz	r3, 4038ea <_read_r+0x1e>
  4038e8:	602b      	str	r3, [r5, #0]
  4038ea:	bd38      	pop	{r3, r4, r5, pc}
  4038ec:	20000964 	.word	0x20000964
  4038f0:	55202d2d 	.word	0x55202d2d
  4038f4:	20545241 	.word	0x20545241
  4038f8:	53202d2d 	.word	0x53202d2d
  4038fc:	35474d41 	.word	0x35474d41
  403900:	50585f33 	.word	0x50585f33
  403904:	4e49414c 	.word	0x4e49414c
  403908:	505f4445 	.word	0x505f4445
  40390c:	2d204f52 	.word	0x2d204f52
  403910:	6f43202d 	.word	0x6f43202d
  403914:	6c69706d 	.word	0x6c69706d
  403918:	203a6465 	.word	0x203a6465
  40391c:	20677541 	.word	0x20677541
  403920:	32203032 	.word	0x32203032
  403924:	20343130 	.word	0x20343130
  403928:	323a3232 	.word	0x323a3232
  40392c:	37333a38 	.word	0x37333a38
  403930:	0d0a0a20 	.word	0x0d0a0a20
  403934:	41554741 	.word	0x41554741
  403938:	4e414452 	.word	0x4e414452
  40393c:	53204f44 	.word	0x53204f44
  403940:	4c414e49 	.word	0x4c414e49
  403944:	20454420 	.word	0x20454420
  403948:	49564e45 	.word	0x49564e45
  40394c:	0a0d2e4f 	.word	0x0a0d2e4f
  403950:	00000d0a 	.word	0x00000d0a
  403954:	54202d2d 	.word	0x54202d2d
  403958:	57204f57 	.word	0x57204f57
  40395c:	20455249 	.word	0x20455249
  403960:	41532d2d 	.word	0x41532d2d
  403964:	3335474d 	.word	0x3335474d
  403968:	4c50585f 	.word	0x4c50585f
  40396c:	454e4941 	.word	0x454e4941
  403970:	52505f44 	.word	0x52505f44
  403974:	2d2d204f 	.word	0x2d2d204f
  403978:	6d6f4320 	.word	0x6d6f4320
  40397c:	656c6970 	.word	0x656c6970
  403980:	41203a64 	.word	0x41203a64
  403984:	32206775 	.word	0x32206775
  403988:	30322030 	.word	0x30322030
  40398c:	32203431 	.word	0x32203431
  403990:	38323a32 	.word	0x38323a32
  403994:	2037333a 	.word	0x2037333a
  403998:	0d0a2d2d 	.word	0x0d0a2d2d
  40399c:	00000d0a 	.word	0x00000d0a
  4039a0:	6d61540a 	.word	0x6d61540a
  4039a4:	6f686e61 	.word	0x6f686e61
  4039a8:	206f6420 	.word	0x206f6420
  4039ac:	6f746576 	.word	0x6f746576
  4039b0:	09203a72 	.word	0x09203a72
  4039b4:	0d0a6425 	.word	0x0d0a6425
  4039b8:	00000000 	.word	0x00000000
  4039bc:	746e6f43 	.word	0x746e6f43
  4039c0:	6f647565 	.word	0x6f647565
  4039c4:	20616420 	.word	0x20616420
  4039c8:	6f6d656d 	.word	0x6f6d656d
  4039cc:	3a616972 	.word	0x3a616972
  4039d0:	73250920 	.word	0x73250920
  4039d4:	00000d0a 	.word	0x00000d0a
  4039d8:	6e6f430a 	.word	0x6e6f430a
  4039dc:	75676966 	.word	0x75676966
  4039e0:	73206572 	.word	0x73206572
  4039e4:	65747379 	.word	0x65747379
  4039e8:	6974206d 	.word	0x6974206d
  4039ec:	74206b63 	.word	0x74206b63
  4039f0:	6567206f 	.word	0x6567206f
  4039f4:	6d312074 	.word	0x6d312074
  4039f8:	69742073 	.word	0x69742073
  4039fc:	70206b63 	.word	0x70206b63
  403a00:	6f697265 	.word	0x6f697265
  403a04:	0a0a2e64 	.word	0x0a0a2e64
  403a08:	0000000d 	.word	0x0000000d
  403a0c:	092d452d 	.word	0x092d452d
  403a10:	20495754 	.word	0x20495754
  403a14:	7473616d 	.word	0x7473616d
  403a18:	69207265 	.word	0x69207265
  403a1c:	6974696e 	.word	0x6974696e
  403a20:	7a696c61 	.word	0x7a696c61
  403a24:	6f697461 	.word	0x6f697461
  403a28:	6166206e 	.word	0x6166206e
  403a2c:	64656c69 	.word	0x64656c69
  403a30:	00000d2e 	.word	0x00000d2e
  403a34:	092d452d 	.word	0x092d452d
  403a38:	20495754 	.word	0x20495754
  403a3c:	7473616d 	.word	0x7473616d
  403a40:	77207265 	.word	0x77207265
  403a44:	65746972 	.word	0x65746972
  403a48:	63617020 	.word	0x63617020
  403a4c:	2074656b 	.word	0x2074656b
  403a50:	6c696166 	.word	0x6c696166
  403a54:	0d2e6465 	.word	0x0d2e6465
  403a58:	00000000 	.word	0x00000000
  403a5c:	74697257 	.word	0x74697257
  403a60:	4f093a65 	.word	0x4f093a65
  403a64:	0d0a214b 	.word	0x0d0a214b
  403a68:	00000000 	.word	0x00000000
  403a6c:	6f6c6156 	.word	0x6f6c6156
  403a70:	73652072 	.word	0x73652072
  403a74:	74697263 	.word	0x74697263
  403a78:	09203a6f 	.word	0x09203a6f
  403a7c:	0d0a7325 	.word	0x0d0a7325
  403a80:	00000000 	.word	0x00000000
  403a84:	092d452d 	.word	0x092d452d
  403a88:	20495754 	.word	0x20495754
  403a8c:	7473616d 	.word	0x7473616d
  403a90:	72207265 	.word	0x72207265
  403a94:	20646165 	.word	0x20646165
  403a98:	6b636170 	.word	0x6b636170
  403a9c:	66207465 	.word	0x66207465
  403aa0:	656c6961 	.word	0x656c6961
  403aa4:	000d2e64 	.word	0x000d2e64
  403aa8:	64616552 	.word	0x64616552
  403aac:	4b4f093a 	.word	0x4b4f093a
  403ab0:	000d0a21 	.word	0x000d0a21
  403ab4:	6f6c6156 	.word	0x6f6c6156
  403ab8:	696c2072 	.word	0x696c2072
  403abc:	203a6f64 	.word	0x203a6f64
  403ac0:	00732509 	.word	0x00732509
  403ac4:	61746144 	.word	0x61746144
  403ac8:	6d6f6320 	.word	0x6d6f6320
  403acc:	69726170 	.word	0x69726170
  403ad0:	3a6e6f73 	.word	0x3a6e6f73
  403ad4:	6d6e5509 	.word	0x6d6e5509
  403ad8:	68637461 	.word	0x68637461
  403adc:	0d216465 	.word	0x0d216465
  403ae0:	00000000 	.word	0x00000000
  403ae4:	7461440a 	.word	0x7461440a
  403ae8:	6f632061 	.word	0x6f632061
  403aec:	7261706d 	.word	0x7261706d
  403af0:	6e6f7369 	.word	0x6e6f7369
  403af4:	614d093a 	.word	0x614d093a
  403af8:	65686374 	.word	0x65686374
  403afc:	0d0a2164 	.word	0x0d0a2164
  403b00:	00000000 	.word	0x00000000
  403b04:	2a2a2a2a 	.word	0x2a2a2a2a
  403b08:	2a2a2a2a 	.word	0x2a2a2a2a
  403b0c:	2a2a2a2a 	.word	0x2a2a2a2a
  403b10:	2a2a2a2a 	.word	0x2a2a2a2a
  403b14:	2a2a2a2a 	.word	0x2a2a2a2a
  403b18:	2a2a2a2a 	.word	0x2a2a2a2a
  403b1c:	2a2a2a2a 	.word	0x2a2a2a2a
  403b20:	000d0a2a 	.word	0x000d0a2a

00403b24 <test_data_tx>:
  403b24:	4155414d 20544153 35313032 41202d20     MAUASAT 2015 - A
  403b34:	4c414e52 4f204f44 49564154 2045204f     RNALDO OTAVIO E 
  403b44:	47414954 0000004f                       TIAGO...

00403b4c <_global_impure_ptr>:
  403b4c:	20000020 20200043                                 .. C.

00403b52 <blanks.6678>:
  403b52:	20202020 20202020 20202020 20202020                     

00403b62 <zeroes.6679>:
  403b62:	30303030 30303030 30303030 30303030     0000000000000000
  403b72:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  403b82:	32313000 36353433 61393837 65646362     .0123456789abcde
  403b92:	4f500066 00584953 b5f8002e                       f.POSIX...

00403b9c <_init>:
  403b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403b9e:	bf00      	nop
  403ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403ba2:	bc08      	pop	{r3}
  403ba4:	469e      	mov	lr, r3
  403ba6:	4770      	bx	lr

00403ba8 <__init_array_start>:
  403ba8:	00402365 	.word	0x00402365

00403bac <__frame_dummy_init_array_entry>:
  403bac:	00400175                                u.@.

00403bb0 <_fini>:
  403bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403bb2:	bf00      	nop
  403bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403bb6:	bc08      	pop	{r3}
  403bb8:	469e      	mov	lr, r3
  403bba:	4770      	bx	lr

00403bbc <__fini_array_start>:
  403bbc:	0040014d 	.word	0x0040014d

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <g_interrupt_enabled>:
2000000c:	0001 0000                                   ....

20000010 <SystemCoreClock>:
20000010:	1200 007a 0000 0000                         ..z.....

20000018 <_impure_ptr>:
20000018:	0020 2000 0000 0000                          .. ....

20000020 <impure_data>:
20000020:	0000 0000 030c 2000 0374 2000 03dc 2000     ....... t.. ... 
	...
20000054:	3b50 0040 0000 0000 0000 0000 0000 0000     P;@.............
	...
200000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000448 <lc_ctype_charset>:
20000448:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

20000468 <__mb_cur_max>:
20000468:	0001 0000                                   ....

2000046c <lc_message_charset>:
2000046c:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

2000048c <lconv>:
2000048c:	3b9a 0040 3b9b 0040 3b9b 0040 3b9b 0040     .;@..;@..;@..;@.
2000049c:	3b9b 0040 3b9b 0040 3b9b 0040 3b9b 0040     .;@..;@..;@..;@.
200004ac:	3b9b 0040 3b9b 0040 ffff ffff ffff ffff     .;@..;@.........
200004bc:	ffff ffff ffff 0000                         ........

200004c4 <__malloc_av_>:
	...
200004cc:	04c4 2000 04c4 2000 04cc 2000 04cc 2000     ... ... ... ... 
200004dc:	04d4 2000 04d4 2000 04dc 2000 04dc 2000     ... ... ... ... 
200004ec:	04e4 2000 04e4 2000 04ec 2000 04ec 2000     ... ... ... ... 
200004fc:	04f4 2000 04f4 2000 04fc 2000 04fc 2000     ... ... ... ... 
2000050c:	0504 2000 0504 2000 050c 2000 050c 2000     ... ... ... ... 
2000051c:	0514 2000 0514 2000 051c 2000 051c 2000     ... ... ... ... 
2000052c:	0524 2000 0524 2000 052c 2000 052c 2000     $.. $.. ,.. ,.. 
2000053c:	0534 2000 0534 2000 053c 2000 053c 2000     4.. 4.. <.. <.. 
2000054c:	0544 2000 0544 2000 054c 2000 054c 2000     D.. D.. L.. L.. 
2000055c:	0554 2000 0554 2000 055c 2000 055c 2000     T.. T.. \.. \.. 
2000056c:	0564 2000 0564 2000 056c 2000 056c 2000     d.. d.. l.. l.. 
2000057c:	0574 2000 0574 2000 057c 2000 057c 2000     t.. t.. |.. |.. 
2000058c:	0584 2000 0584 2000 058c 2000 058c 2000     ... ... ... ... 
2000059c:	0594 2000 0594 2000 059c 2000 059c 2000     ... ... ... ... 
200005ac:	05a4 2000 05a4 2000 05ac 2000 05ac 2000     ... ... ... ... 
200005bc:	05b4 2000 05b4 2000 05bc 2000 05bc 2000     ... ... ... ... 
200005cc:	05c4 2000 05c4 2000 05cc 2000 05cc 2000     ... ... ... ... 
200005dc:	05d4 2000 05d4 2000 05dc 2000 05dc 2000     ... ... ... ... 
200005ec:	05e4 2000 05e4 2000 05ec 2000 05ec 2000     ... ... ... ... 
200005fc:	05f4 2000 05f4 2000 05fc 2000 05fc 2000     ... ... ... ... 
2000060c:	0604 2000 0604 2000 060c 2000 060c 2000     ... ... ... ... 
2000061c:	0614 2000 0614 2000 061c 2000 061c 2000     ... ... ... ... 
2000062c:	0624 2000 0624 2000 062c 2000 062c 2000     $.. $.. ,.. ,.. 
2000063c:	0634 2000 0634 2000 063c 2000 063c 2000     4.. 4.. <.. <.. 
2000064c:	0644 2000 0644 2000 064c 2000 064c 2000     D.. D.. L.. L.. 
2000065c:	0654 2000 0654 2000 065c 2000 065c 2000     T.. T.. \.. \.. 
2000066c:	0664 2000 0664 2000 066c 2000 066c 2000     d.. d.. l.. l.. 
2000067c:	0674 2000 0674 2000 067c 2000 067c 2000     t.. t.. |.. |.. 
2000068c:	0684 2000 0684 2000 068c 2000 068c 2000     ... ... ... ... 
2000069c:	0694 2000 0694 2000 069c 2000 069c 2000     ... ... ... ... 
200006ac:	06a4 2000 06a4 2000 06ac 2000 06ac 2000     ... ... ... ... 
200006bc:	06b4 2000 06b4 2000 06bc 2000 06bc 2000     ... ... ... ... 
200006cc:	06c4 2000 06c4 2000 06cc 2000 06cc 2000     ... ... ... ... 
200006dc:	06d4 2000 06d4 2000 06dc 2000 06dc 2000     ... ... ... ... 
200006ec:	06e4 2000 06e4 2000 06ec 2000 06ec 2000     ... ... ... ... 
200006fc:	06f4 2000 06f4 2000 06fc 2000 06fc 2000     ... ... ... ... 
2000070c:	0704 2000 0704 2000 070c 2000 070c 2000     ... ... ... ... 
2000071c:	0714 2000 0714 2000 071c 2000 071c 2000     ... ... ... ... 
2000072c:	0724 2000 0724 2000 072c 2000 072c 2000     $.. $.. ,.. ,.. 
2000073c:	0734 2000 0734 2000 073c 2000 073c 2000     4.. 4.. <.. <.. 
2000074c:	0744 2000 0744 2000 074c 2000 074c 2000     D.. D.. L.. L.. 
2000075c:	0754 2000 0754 2000 075c 2000 075c 2000     T.. T.. \.. \.. 
2000076c:	0764 2000 0764 2000 076c 2000 076c 2000     d.. d.. l.. l.. 
2000077c:	0774 2000 0774 2000 077c 2000 077c 2000     t.. t.. |.. |.. 
2000078c:	0784 2000 0784 2000 078c 2000 078c 2000     ... ... ... ... 
2000079c:	0794 2000 0794 2000 079c 2000 079c 2000     ... ... ... ... 
200007ac:	07a4 2000 07a4 2000 07ac 2000 07ac 2000     ... ... ... ... 
200007bc:	07b4 2000 07b4 2000 07bc 2000 07bc 2000     ... ... ... ... 
200007cc:	07c4 2000 07c4 2000 07cc 2000 07cc 2000     ... ... ... ... 
200007dc:	07d4 2000 07d4 2000 07dc 2000 07dc 2000     ... ... ... ... 
200007ec:	07e4 2000 07e4 2000 07ec 2000 07ec 2000     ... ... ... ... 
200007fc:	07f4 2000 07f4 2000 07fc 2000 07fc 2000     ... ... ... ... 
2000080c:	0804 2000 0804 2000 080c 2000 080c 2000     ... ... ... ... 
2000081c:	0814 2000 0814 2000 081c 2000 081c 2000     ... ... ... ... 
2000082c:	0824 2000 0824 2000 082c 2000 082c 2000     $.. $.. ,.. ,.. 
2000083c:	0834 2000 0834 2000 083c 2000 083c 2000     4.. 4.. <.. <.. 
2000084c:	0844 2000 0844 2000 084c 2000 084c 2000     D.. D.. L.. L.. 
2000085c:	0854 2000 0854 2000 085c 2000 085c 2000     T.. T.. \.. \.. 
2000086c:	0864 2000 0864 2000 086c 2000 086c 2000     d.. d.. l.. l.. 
2000087c:	0874 2000 0874 2000 087c 2000 087c 2000     t.. t.. |.. |.. 
2000088c:	0884 2000 0884 2000 088c 2000 088c 2000     ... ... ... ... 
2000089c:	0894 2000 0894 2000 089c 2000 089c 2000     ... ... ... ... 
200008ac:	08a4 2000 08a4 2000 08ac 2000 08ac 2000     ... ... ... ... 
200008bc:	08b4 2000 08b4 2000 08bc 2000 08bc 2000     ... ... ... ... 

200008cc <__malloc_sbrk_base>:
200008cc:	ffff ffff                                   ....

200008d0 <__malloc_trim_threshold>:
200008d0:	0000 0002                                   ....

200008d4 <__wctomb>:
200008d4:	3749 0040                                   I7@.
