<stg><name>crypto_sign_open</name>


<trans_list>

<trans id="116" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="empty_189" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="2" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="empty_189" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="11" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="ret_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="ret_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
:10  %pubkey_0_plaintext = alloca [32 x i8], align 1

]]></Node>
<StgValue><ssdm name="pubkey_0_plaintext"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
:11  %pubkey_0_ciphertext = alloca [32 x i8], align 1

]]></Node>
<StgValue><ssdm name="pubkey_0_ciphertext"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %pk_addr = getelementptr [33 x i8]* %pk, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pk_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="6">
<![CDATA[
:13  %pk_load = load i8* %pk_addr, align 1

]]></Node>
<StgValue><ssdm name="pk_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([3300 x i8]* %m) nounwind, !map !670

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1 x i64]* %mlen) nounwind, !map !676

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([37336 x i8]* %sm) nounwind, !map !680

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i64 %smlen) nounwind, !map !686

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([33 x i8]* %pk) nounwind, !map !692

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %smlen_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %smlen) nounwind

]]></Node>
<StgValue><ssdm name="smlen_read"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sm_addr = getelementptr [37336 x i8]* %sm, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sm_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %mlen_addr = getelementptr [1 x i64]* %mlen, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mlen_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !698

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @crypto_sign_open_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="6">
<![CDATA[
:13  %pk_load = load i8* %pk_addr, align 1

]]></Node>
<StgValue><ssdm name="pk_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="8">
<![CDATA[
:14  %pubkey_0_params = trunc i8 %pk_load to i4

]]></Node>
<StgValue><ssdm name="pubkey_0_params"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %empty = icmp eq i4 %pubkey_0_params, -1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:16  %empty_178 = icmp eq i4 %pubkey_0_params, -2

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %empty_179 = or i1 %empty_178, %empty

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:18  %empty_180 = icmp eq i4 %pubkey_0_params, -3

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %empty_181 = or i1 %empty_180, %empty_179

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:20  %empty_182 = icmp eq i4 %pubkey_0_params, -4

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %empty_183 = or i1 %empty_182, %empty_181

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:22  %empty_184 = icmp eq i4 %pubkey_0_params, -5

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %empty_185 = or i1 %empty_184, %empty_183

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %empty_186 = icmp eq i4 %pubkey_0_params, -6

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %empty_187 = or i1 %empty_186, %empty_185

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:26  %empty_188 = icmp eq i4 %pubkey_0_params, 0

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %empty_189 = or i1 %empty_188, %empty_187

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:28  br i1 %empty_189, label %._crit_edge7.i.i, label %.preheader1.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln555"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i.preheader:0  br label %.preheader1.i

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.i.i:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.i:0  %loop_0_i = phi i5 [ %loop_38, %1 ], [ 0, %.preheader1.i.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1.i:1  %icmp_ln576 = icmp eq i5 %loop_0_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln576"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.i:2  %empty_190 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1.i:3  %loop_38 = add i5 %loop_0_i, 1

]]></Node>
<StgValue><ssdm name="loop_38"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.i:4  br i1 %icmp_ln576, label %.preheader.i.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln577 = zext i5 %loop_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln577"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %pk_addr_1 = getelementptr [33 x i8]* %pk, i64 0, i64 %zext_ln577

]]></Node>
<StgValue><ssdm name="pk_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="6">
<![CDATA[
:2  %pk_load_1 = load i8* %pk_addr_1, align 1

]]></Node>
<StgValue><ssdm name="pk_load_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="6">
<![CDATA[
:2  %pk_load_1 = load i8* %pk_addr_1, align 1

]]></Node>
<StgValue><ssdm name="pk_load_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln577_1 = zext i5 %loop_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln577_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %pubkey_0_ciphertext_1 = getelementptr [32 x i8]* %pubkey_0_ciphertext, i64 0, i64 %zext_ln577_1

]]></Node>
<StgValue><ssdm name="pubkey_0_ciphertext_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:5  store i8 %pk_load_1, i8* %pubkey_0_ciphertext_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln577"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader1.i

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i:0  %loop_1_i = phi i5 [ %loop_39, %2 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="loop_1_i"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="5">
<![CDATA[
.preheader.i:1  %zext_ln581 = zext i5 %loop_1_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln581"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:2  %icmp_ln581 = icmp eq i5 %loop_1_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_191 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:4  %loop_39 = add i5 %loop_1_i, 1

]]></Node>
<StgValue><ssdm name="loop_39"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp_ln581, label %picnic_read_public_key.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %add_ln582_1 = add i6 %zext_ln581, 17

]]></Node>
<StgValue><ssdm name="add_ln582_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln582 = zext i6 %add_ln582_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln582"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %pk_addr_2 = getelementptr [33 x i8]* %pk, i64 0, i64 %zext_ln582

]]></Node>
<StgValue><ssdm name="pk_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="6">
<![CDATA[
:3  %pk_load_2 = load i8* %pk_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pk_load_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
picnic_read_public_key.exit:0  %sm_addr_1 = getelementptr [37336 x i8]* %sm, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sm_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="16">
<![CDATA[
picnic_read_public_key.exit:1  %sm_load = load i8* %sm_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sm_load"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
picnic_read_public_key.exit:2  %sm_addr_2 = getelementptr [37336 x i8]* %sm, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sm_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="16">
<![CDATA[
picnic_read_public_key.exit:3  %sm_load_1 = load i8* %sm_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sm_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="6">
<![CDATA[
:3  %pk_load_2 = load i8* %pk_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pk_load_2"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln582_1 = zext i5 %loop_1_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln582_1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %pubkey_0_plaintext_s = getelementptr [32 x i8]* %pubkey_0_plaintext, i64 0, i64 %zext_ln582_1

]]></Node>
<StgValue><ssdm name="pubkey_0_plaintext_s"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:6  store i8 %pk_load_2, i8* %pubkey_0_plaintext_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln582"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="16">
<![CDATA[
picnic_read_public_key.exit:1  %sm_load = load i8* %sm_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sm_load"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="16">
<![CDATA[
picnic_read_public_key.exit:3  %sm_load_1 = load i8* %sm_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sm_load_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
picnic_read_public_key.exit:4  %sm_addr_3 = getelementptr [37336 x i8]* %sm, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sm_addr_3"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="16">
<![CDATA[
picnic_read_public_key.exit:5  %sm_load_2 = load i8* %sm_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sm_load_2"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16">
<![CDATA[
picnic_read_public_key.exit:6  %sm_load_3 = load i8* %sm_addr, align 1

]]></Node>
<StgValue><ssdm name="sm_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="16">
<![CDATA[
picnic_read_public_key.exit:5  %sm_load_2 = load i8* %sm_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sm_load_2"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16">
<![CDATA[
picnic_read_public_key.exit:6  %sm_load_3 = load i8* %sm_addr, align 1

]]></Node>
<StgValue><ssdm name="sm_load_3"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
picnic_read_public_key.exit:7  %signature_len = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sm_load, i8 %sm_load_1, i8 %sm_load_2, i8 %sm_load_3)

]]></Node>
<StgValue><ssdm name="signature_len"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="32">
<![CDATA[
picnic_read_public_key.exit:8  %zext_ln142 = zext i32 %signature_len to i64

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
picnic_read_public_key.exit:9  %add_ln142 = add i64 %smlen_read, -5

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
picnic_read_public_key.exit:10  %icmp_ln142 = icmp ugt i64 %zext_ln142, %add_ln142

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
picnic_read_public_key.exit:11  br i1 %icmp_ln142, label %._crit_edge, label %3

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %sub_ln146 = sub i64 %smlen_read, %zext_ln142

]]></Node>
<StgValue><ssdm name="sub_ln146"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %message_len = add i64 %sub_ln146, -4

]]></Node>
<StgValue><ssdm name="message_len"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="94" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="6" op_9_bw="64" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8">
<![CDATA[
:2  %ret_2 = call fastcc i1 @picnic_verify(i4 %pubkey_0_params, [32 x i8]* %pubkey_0_plaintext, [32 x i8]* %pubkey_0_ciphertext, [37336 x i8]* %sm, i64 %message_len, i64 %sub_ln146, i32 %signature_len) nounwind

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="95" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="6" op_9_bw="64" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8">
<![CDATA[
:2  %ret_2 = call fastcc i1 @picnic_verify(i4 %pubkey_0_params, [32 x i8]* %pubkey_0_plaintext, [32 x i8]* %pubkey_0_ciphertext, [37336 x i8]* %sm, i64 %message_len, i64 %sub_ln146, i32 %signature_len) nounwind

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %ret_2, label %._crit_edge, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %loop_0 = phi i32 [ %loop, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
.preheader:1  %sext_ln154 = sext i32 %loop_0 to i64

]]></Node>
<StgValue><ssdm name="sext_ln154"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:2  %icmp_ln154 = icmp ult i64 %sext_ln154, %message_len

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %loop = add nsw i32 %loop_0, 1

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln154, label %4, label %5

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln155 = add nsw i32 %loop_0, 4

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln155 = sext i32 %add_ln155 to i64

]]></Node>
<StgValue><ssdm name="sext_ln155"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sm_addr_4 = getelementptr [37336 x i8]* %sm, i64 0, i64 %sext_ln155

]]></Node>
<StgValue><ssdm name="sm_addr_4"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="16">
<![CDATA[
:3  %sm_load_4 = load i8* %sm_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sm_load_4"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
:0  store i64 %message_len, i64* %mlen_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="109" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="16">
<![CDATA[
:3  %sm_load_4 = load i8* %sm_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sm_load_4"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %m_addr = getelementptr [3300 x i8]* %m, i64 0, i64 %sext_ln154

]]></Node>
<StgValue><ssdm name="m_addr"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
:5  store i8 %sm_load_4, i8* %m_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge:0  %p_0 = phi i2 [ 0, %5 ], [ -2, %picnic_read_public_key.exit ], [ -1, %3 ], [ -2, %._crit_edge7.i.i ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge:1  %sext_ln159 = sext i2 %p_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln159"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge:2  ret i32 %sext_ln159

]]></Node>
<StgValue><ssdm name="ret_ln159"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
