Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b9add4ee91041c6995f47095d146758 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_S_A_FSM_behav xil_defaultlib.test_S_A_FSM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.PISO
Compiling module xil_defaultlib.S_A_FSM_PISO_0_0
Compiling module xil_defaultlib.S_A_FSM_PISO_0_1
Compiling module xil_defaultlib.SIPO
Compiling module xil_defaultlib.S_A_FSM_SIPO_0_0
Compiling module xil_defaultlib.SerialAdder
Compiling module xil_defaultlib.S_A_FSM_SerialAdder_0_0
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.S_A_FSM_dff_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture s_a_fsm_rst_clk_100mhz_100m_0_arch of entity xil_defaultlib.S_A_FSM_rst_clk_100MHz_100M_0 [s_a_fsm_rst_clk_100mhz_100m_0_de...]
Compiling module xil_defaultlib.S_A_FSM
Compiling architecture tb of entity xil_defaultlib.test_s_a_fsm
Built simulation snapshot test_S_A_FSM_behav
