#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Mar 25 11:18:16 2021
# Process ID: 11336
# Current directory: E:/ELEC 4200/lab9/9_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11132 E:\ELEC 4200\lab9\9_3\9_3.xpr
# Log file: E:/ELEC 4200/lab9/9_3/vivado.log
# Journal file: E:/ELEC 4200/lab9/9_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/ELEC 4200/lab9/9_3/9_3.xpr}
update_compile_order -fileset sources_1
save_project_as 9_3_2018 {E:/ELEC 4200/lab9/9_3_2018} -force
import_files
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir {e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip}
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} CONFIG.CLKOUT1_JITTER {631.442} CONFIG.CLKOUT1_PHASE_ERROR {346.848}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
generate_target all [get_files  {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
launch_runs -jobs 4 clk_wiz_0_synth_1
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
launch_runs -jobs 4 clk_wiz_0_synth_1
export_ip_user_files -of_objects  [get_files {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -reset -force -quiet
remove_files  {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}
file delete -force {e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0}
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir {e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip}
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5.000} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} CONFIG.CLKOUT1_JITTER {631.442} CONFIG.CLKOUT1_PHASE_ERROR {346.848}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
generate_target all [get_files  {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {E:/ELEC 4200/lab9/9_3_2018/9_3_2018.ip_user_files/sim_scripts} -ip_user_files_dir {E:/ELEC 4200/lab9/9_3_2018/9_3_2018.ip_user_files} -ipstatic_source_dir {E:/ELEC 4200/lab9/9_3_2018/9_3_2018.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/ELEC 4200/lab9/9_3_2018/9_3_2018.cache/compile_simlib/modelsim} {questa=E:/ELEC 4200/lab9/9_3_2018/9_3_2018.cache/compile_simlib/questa} {riviera=E:/ELEC 4200/lab9/9_3_2018/9_3_2018.cache/compile_simlib/riviera} {activehdl=E:/ELEC 4200/lab9/9_3_2018/9_3_2018.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci}}] -no_script -reset -force -quiet
remove_files  {{E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci}}
file delete -force {E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0_1}
update_compile_order -fileset sources_1
launch_simulation
source tb_4x4.tcl
restart
current_wave_config {Untitled 1}
add_wave {{/tb_4x4/DUT/Product}} 
current_wave_config {Untitled 1}
add_wave {{/tb_4x4/DUT/clk_src_5MHz}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_4x4/DUT/clk_src_500Hz}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_4x4/DUT/pulse_at_500Hz}} 
run 20000 ns
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
source tb_4x4.tcl
close_sim
launch_simulation
source tb_4x4.tcl
close_sim
launch_simulation
source tb_4x4.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
