    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; A
A__0__DM__MASK EQU 0x07
A__0__DM__SHIFT EQU 0
A__0__DR EQU CYREG_PRT2_DR
A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
A__0__HSIOM_MASK EQU 0x0000000F
A__0__HSIOM_SHIFT EQU 0
A__0__INTCFG EQU CYREG_PRT2_INTCFG
A__0__INTSTAT EQU CYREG_PRT2_INTSTAT
A__0__MASK EQU 0x01
A__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
A__0__OUT_SEL_SHIFT EQU 0
A__0__OUT_SEL_VAL EQU 3
A__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
A__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
A__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
A__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
A__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
A__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
A__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
A__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
A__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
A__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
A__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
A__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
A__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
A__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
A__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
A__0__PC EQU CYREG_PRT2_PC
A__0__PC2 EQU CYREG_PRT2_PC2
A__0__PORT EQU 2
A__0__PS EQU CYREG_PRT2_PS
A__0__SHIFT EQU 0
A__DR EQU CYREG_PRT2_DR
A__INTCFG EQU CYREG_PRT2_INTCFG
A__INTSTAT EQU CYREG_PRT2_INTSTAT
A__MASK EQU 0x01
A__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
A__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
A__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
A__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
A__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
A__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
A__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
A__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
A__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
A__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
A__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
A__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
A__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
A__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
A__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
A__PC EQU CYREG_PRT2_PC
A__PC2 EQU CYREG_PRT2_PC2
A__PORT EQU 2
A__PS EQU CYREG_PRT2_PS
A__SHIFT EQU 0

; B
B__0__DM__MASK EQU 0x38
B__0__DM__SHIFT EQU 3
B__0__DR EQU CYREG_PRT2_DR
B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
B__0__HSIOM_MASK EQU 0x000000F0
B__0__HSIOM_SHIFT EQU 4
B__0__INTCFG EQU CYREG_PRT2_INTCFG
B__0__INTSTAT EQU CYREG_PRT2_INTSTAT
B__0__MASK EQU 0x02
B__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
B__0__OUT_SEL_SHIFT EQU 2
B__0__OUT_SEL_VAL EQU 0
B__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
B__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
B__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
B__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
B__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
B__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
B__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
B__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
B__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
B__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
B__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
B__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
B__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
B__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
B__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
B__0__PC EQU CYREG_PRT2_PC
B__0__PC2 EQU CYREG_PRT2_PC2
B__0__PORT EQU 2
B__0__PS EQU CYREG_PRT2_PS
B__0__SHIFT EQU 1
B__DR EQU CYREG_PRT2_DR
B__INTCFG EQU CYREG_PRT2_INTCFG
B__INTSTAT EQU CYREG_PRT2_INTSTAT
B__MASK EQU 0x02
B__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
B__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
B__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
B__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
B__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
B__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
B__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
B__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
B__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
B__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
B__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
B__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
B__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
B__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
B__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
B__PC EQU CYREG_PRT2_PC
B__PC2 EQU CYREG_PRT2_PC2
B__PORT EQU 2
B__PS EQU CYREG_PRT2_PS
B__SHIFT EQU 1

; C
C__0__DM__MASK EQU 0x1C0
C__0__DM__SHIFT EQU 6
C__0__DR EQU CYREG_PRT2_DR
C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
C__0__HSIOM_MASK EQU 0x00000F00
C__0__HSIOM_SHIFT EQU 8
C__0__INTCFG EQU CYREG_PRT2_INTCFG
C__0__INTSTAT EQU CYREG_PRT2_INTSTAT
C__0__MASK EQU 0x04
C__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
C__0__OUT_SEL_SHIFT EQU 4
C__0__OUT_SEL_VAL EQU 1
C__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
C__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
C__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
C__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
C__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
C__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
C__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
C__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
C__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
C__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
C__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
C__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
C__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
C__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
C__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
C__0__PC EQU CYREG_PRT2_PC
C__0__PC2 EQU CYREG_PRT2_PC2
C__0__PORT EQU 2
C__0__PS EQU CYREG_PRT2_PS
C__0__SHIFT EQU 2
C__DR EQU CYREG_PRT2_DR
C__INTCFG EQU CYREG_PRT2_INTCFG
C__INTSTAT EQU CYREG_PRT2_INTSTAT
C__MASK EQU 0x04
C__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
C__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
C__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
C__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
C__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
C__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
C__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
C__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
C__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
C__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
C__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
C__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
C__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
C__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
C__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
C__PC EQU CYREG_PRT2_PC
C__PC2 EQU CYREG_PRT2_PC2
C__PORT EQU 2
C__PS EQU CYREG_PRT2_PS
C__SHIFT EQU 2

; D
D__0__DM__MASK EQU 0xE00
D__0__DM__SHIFT EQU 9
D__0__DR EQU CYREG_PRT2_DR
D__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
D__0__HSIOM_MASK EQU 0x0000F000
D__0__HSIOM_SHIFT EQU 12
D__0__INTCFG EQU CYREG_PRT2_INTCFG
D__0__INTSTAT EQU CYREG_PRT2_INTSTAT
D__0__MASK EQU 0x08
D__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
D__0__OUT_SEL_SHIFT EQU 6
D__0__OUT_SEL_VAL EQU 2
D__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
D__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
D__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
D__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
D__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
D__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
D__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
D__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
D__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
D__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
D__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
D__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
D__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
D__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
D__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
D__0__PC EQU CYREG_PRT2_PC
D__0__PC2 EQU CYREG_PRT2_PC2
D__0__PORT EQU 2
D__0__PS EQU CYREG_PRT2_PS
D__0__SHIFT EQU 3
D__DR EQU CYREG_PRT2_DR
D__INTCFG EQU CYREG_PRT2_INTCFG
D__INTSTAT EQU CYREG_PRT2_INTSTAT
D__MASK EQU 0x08
D__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
D__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
D__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
D__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
D__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
D__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
D__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
D__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
D__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
D__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
D__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
D__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
D__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
D__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
D__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
D__PC EQU CYREG_PRT2_PC
D__PC2 EQU CYREG_PRT2_PC2
D__PORT EQU 2
D__PS EQU CYREG_PRT2_PS
D__SHIFT EQU 3

; I2CS_SCB
I2CS_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
I2CS_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
I2CS_SCB__CTRL EQU CYREG_SCB1_CTRL
I2CS_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
I2CS_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
I2CS_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
I2CS_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
I2CS_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
I2CS_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
I2CS_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
I2CS_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
I2CS_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
I2CS_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
I2CS_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2CS_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2CS_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2CS_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2CS_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2CS_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2CS_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2CS_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2CS_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2CS_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2CS_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2CS_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2CS_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2CS_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2CS_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2CS_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2CS_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2CS_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2CS_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2CS_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2CS_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2CS_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2CS_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2CS_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2CS_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2CS_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2CS_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2CS_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2CS_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2CS_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2CS_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2CS_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2CS_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2CS_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2CS_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2CS_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2CS_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2CS_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2CS_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2CS_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2CS_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2CS_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2CS_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2CS_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2CS_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2CS_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2CS_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2CS_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2CS_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2CS_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2CS_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2CS_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2CS_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2CS_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2CS_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2CS_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2CS_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2CS_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2CS_SCB__SS0_POSISTION EQU 0
I2CS_SCB__SS1_POSISTION EQU 1
I2CS_SCB__SS2_POSISTION EQU 2
I2CS_SCB__SS3_POSISTION EQU 3
I2CS_SCB__STATUS EQU CYREG_SCB1_STATUS
I2CS_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2CS_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2CS_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2CS_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2CS_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2CS_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2CS_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2CS_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; I2CS_SCB_IRQ
I2CS_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2CS_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2CS_SCB_IRQ__INTC_MASK EQU 0x800
I2CS_SCB_IRQ__INTC_NUMBER EQU 11
I2CS_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2CS_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2CS_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2CS_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2CS_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2CS_SCBCLK
I2CS_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2CS_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
I2CS_SCBCLK__ENABLE_MASK EQU 0x80000000
I2CS_SCBCLK__MASK EQU 0x80000000
I2CS_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; I2CS_scl
I2CS_scl__0__DM__MASK EQU 0x07
I2CS_scl__0__DM__SHIFT EQU 0
I2CS_scl__0__DR EQU CYREG_PRT3_DR
I2CS_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2CS_scl__0__HSIOM_GPIO EQU 0
I2CS_scl__0__HSIOM_I2C EQU 14
I2CS_scl__0__HSIOM_I2C_SCL EQU 14
I2CS_scl__0__HSIOM_MASK EQU 0x0000000F
I2CS_scl__0__HSIOM_SHIFT EQU 0
I2CS_scl__0__HSIOM_SPI EQU 15
I2CS_scl__0__HSIOM_SPI_MOSI EQU 15
I2CS_scl__0__HSIOM_UART EQU 9
I2CS_scl__0__HSIOM_UART_RX EQU 9
I2CS_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
I2CS_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CS_scl__0__MASK EQU 0x01
I2CS_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CS_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CS_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CS_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CS_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CS_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CS_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CS_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CS_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CS_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CS_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CS_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CS_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CS_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CS_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CS_scl__0__PC EQU CYREG_PRT3_PC
I2CS_scl__0__PC2 EQU CYREG_PRT3_PC2
I2CS_scl__0__PORT EQU 3
I2CS_scl__0__PS EQU CYREG_PRT3_PS
I2CS_scl__0__SHIFT EQU 0
I2CS_scl__DR EQU CYREG_PRT3_DR
I2CS_scl__INTCFG EQU CYREG_PRT3_INTCFG
I2CS_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CS_scl__MASK EQU 0x01
I2CS_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CS_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CS_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CS_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CS_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CS_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CS_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CS_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CS_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CS_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CS_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CS_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CS_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CS_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CS_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CS_scl__PC EQU CYREG_PRT3_PC
I2CS_scl__PC2 EQU CYREG_PRT3_PC2
I2CS_scl__PORT EQU 3
I2CS_scl__PS EQU CYREG_PRT3_PS
I2CS_scl__SHIFT EQU 0

; I2CS_sda
I2CS_sda__0__DM__MASK EQU 0x38
I2CS_sda__0__DM__SHIFT EQU 3
I2CS_sda__0__DR EQU CYREG_PRT3_DR
I2CS_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2CS_sda__0__HSIOM_GPIO EQU 0
I2CS_sda__0__HSIOM_I2C EQU 14
I2CS_sda__0__HSIOM_I2C_SDA EQU 14
I2CS_sda__0__HSIOM_MASK EQU 0x000000F0
I2CS_sda__0__HSIOM_SHIFT EQU 4
I2CS_sda__0__HSIOM_SPI EQU 15
I2CS_sda__0__HSIOM_SPI_MISO EQU 15
I2CS_sda__0__HSIOM_UART EQU 9
I2CS_sda__0__HSIOM_UART_TX EQU 9
I2CS_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
I2CS_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CS_sda__0__MASK EQU 0x02
I2CS_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CS_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CS_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CS_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CS_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CS_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CS_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CS_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CS_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CS_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CS_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CS_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CS_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CS_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CS_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CS_sda__0__PC EQU CYREG_PRT3_PC
I2CS_sda__0__PC2 EQU CYREG_PRT3_PC2
I2CS_sda__0__PORT EQU 3
I2CS_sda__0__PS EQU CYREG_PRT3_PS
I2CS_sda__0__SHIFT EQU 1
I2CS_sda__DR EQU CYREG_PRT3_DR
I2CS_sda__INTCFG EQU CYREG_PRT3_INTCFG
I2CS_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CS_sda__MASK EQU 0x02
I2CS_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CS_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CS_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CS_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CS_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CS_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CS_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CS_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CS_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CS_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CS_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CS_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CS_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CS_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CS_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CS_sda__PC EQU CYREG_PRT3_PC
I2CS_sda__PC2 EQU CYREG_PRT3_PC2
I2CS_sda__PORT EQU 3
I2CS_sda__PS EQU CYREG_PRT3_PS
I2CS_sda__SHIFT EQU 1

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_02
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_02
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02

; State_CtrlReg_Dir
State_CtrlReg_Dir_Sync_ctrl_reg__0__MASK EQU 0x01
State_CtrlReg_Dir_Sync_ctrl_reg__0__POS EQU 0
State_CtrlReg_Dir_Sync_ctrl_reg__1__MASK EQU 0x02
State_CtrlReg_Dir_Sync_ctrl_reg__1__POS EQU 1
State_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
State_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
State_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
State_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
State_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
State_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
State_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
State_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
State_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
State_CtrlReg_Dir_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
State_CtrlReg_Dir_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
State_CtrlReg_Dir_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
State_CtrlReg_Dir_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
State_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
State_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
State_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
State_CtrlReg_Dir_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
State_CtrlReg_Dir_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
State_CtrlReg_Dir_Sync_ctrl_reg__MASK EQU 0x03
State_CtrlReg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
State_CtrlReg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
State_CtrlReg_Dir_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00

; State_CtrlReg_Run
State_CtrlReg_Run_Sync_ctrl_reg__0__MASK EQU 0x01
State_CtrlReg_Run_Sync_ctrl_reg__0__POS EQU 0
State_CtrlReg_Run_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
State_CtrlReg_Run_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
State_CtrlReg_Run_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
State_CtrlReg_Run_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
State_CtrlReg_Run_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
State_CtrlReg_Run_Sync_ctrl_reg__MASK EQU 0x01
State_CtrlReg_Run_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
State_CtrlReg_Run_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
State_CtrlReg_Run_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
State_Forward_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
State_Forward_u0__A0_REG EQU CYREG_UDB_W8_A0_03
State_Forward_u0__A1_REG EQU CYREG_UDB_W8_A1_03
State_Forward_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
State_Forward_u0__D0_REG EQU CYREG_UDB_W8_D0_03
State_Forward_u0__D1_REG EQU CYREG_UDB_W8_D1_03
State_Forward_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
State_Forward_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
State_Forward_u0__F0_REG EQU CYREG_UDB_W8_F0_03
State_Forward_u0__F1_REG EQU CYREG_UDB_W8_F1_03
State_Forward_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
State_Forward_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
State_Pos_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
State_Pos_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
State_Pos_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
State_Pos_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
State_Pos_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
State_Pos_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
State_Pos_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
State_Pos_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
State_Pos_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
State_Pos_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
State_Pos_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
State_Pos_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
State_Pos_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
State_Pos_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
State_Pos_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
State_Pos_u0__A0_REG EQU CYREG_UDB_W8_A0_00
State_Pos_u0__A1_REG EQU CYREG_UDB_W8_A1_00
State_Pos_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
State_Pos_u0__D0_REG EQU CYREG_UDB_W8_D0_00
State_Pos_u0__D1_REG EQU CYREG_UDB_W8_D1_00
State_Pos_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
State_Pos_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
State_Pos_u0__F0_REG EQU CYREG_UDB_W8_F0_00
State_Pos_u0__F1_REG EQU CYREG_UDB_W8_F1_00
State_Pos_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
State_Pos_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00

; Clock_2
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_C00

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
