

================================================================
== Vitis HLS Report for 'clefia_Pipeline_ByteXor_label239'
================================================================
* Date:           Mon Dec 12 09:00:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |       17|       17|         3|          1|          1|    16|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     47|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      28|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      28|     83|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln121_51_fu_126_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln124_fu_95_p2      |         +|   0|  0|  13|           5|           1|
    |icmp_ln123_fu_89_p2     |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |rk_d0                   |       xor|   0|  0|   8|           8|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  47|          26|          24|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_i725_load  |   9|          2|    5|         10|
    |idx_i725_fu_38                  |   9|          2|    5|         10|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  36|          8|   12|         24|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                            |  1|   0|    1|          0|
    |ap_done_reg                          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |  1|   0|    1|          0|
    |con128_load_reg_170                  |  8|   0|    8|          0|
    |idx_i725_fu_38                       |  5|   0|    5|          0|
    |idx_i725_load_reg_150                |  5|   0|    5|          0|
    |idx_i725_load_reg_150_pp0_iter1_reg  |  5|   0|    5|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 28|   0|   28|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label239|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label239|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label239|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label239|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label239|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label239|  return value|
|lk_address0      |  out|    4|   ap_memory|                                lk|         array|
|lk_ce0           |  out|    1|   ap_memory|                                lk|         array|
|lk_q0            |   in|    8|   ap_memory|                                lk|         array|
|rk_address0      |  out|    8|   ap_memory|                                rk|         array|
|rk_ce0           |  out|    1|   ap_memory|                                rk|         array|
|rk_we0           |  out|    1|   ap_memory|                                rk|         array|
|rk_d0            |  out|    8|   ap_memory|                                rk|         array|
|con128_address0  |  out|    8|   ap_memory|                            con128|         array|
|con128_ce0       |  out|    1|   ap_memory|                            con128|         array|
|con128_q0        |   in|    8|   ap_memory|                            con128|         array|
+-----------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx_i725 = alloca i32 1"   --->   Operation 6 'alloca' 'idx_i725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %idx_i725"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i727"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idx_i725_load = load i5 %idx_i725" [clefia.c:124->clefia.c:310->clefia.c:396]   --->   Operation 9 'load' 'idx_i725_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln123 = icmp_eq  i5 %idx_i725_load, i5 16" [clefia.c:123->clefia.c:310->clefia.c:396]   --->   Operation 11 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.78ns)   --->   "%add_ln124 = add i5 %idx_i725_load, i5 1" [clefia.c:124->clefia.c:310->clefia.c:396]   --->   Operation 13 'add' 'add_ln124' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %while.body.split.i730, void %ByteXor.exit731.exitStub" [clefia.c:123->clefia.c:310->clefia.c:396]   --->   Operation 14 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln121_218_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %idx_i725_load" [clefia.c:121->clefia.c:310->clefia.c:396]   --->   Operation 15 'bitconcatenate' 'zext_ln121_218_cast' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %zext_ln121_218_cast" [clefia.c:121->clefia.c:310->clefia.c:396]   --->   Operation 16 'zext' 'zext_ln121' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%con128_addr = getelementptr i8 %con128, i64 0, i64 %zext_ln121" [clefia.c:121->clefia.c:310->clefia.c:396]   --->   Operation 17 'getelementptr' 'con128_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%con128_load = load i8 %con128_addr" [clefia.c:124->clefia.c:310->clefia.c:396]   --->   Operation 18 'load' 'con128_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln123 = store i5 %add_ln124, i5 %idx_i725" [clefia.c:123->clefia.c:310->clefia.c:396]   --->   Operation 19 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln121_10 = zext i5 %idx_i725_load" [clefia.c:121->clefia.c:310->clefia.c:396]   --->   Operation 20 'zext' 'zext_ln121_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%lk_addr = getelementptr i8 %lk, i64 0, i64 %zext_ln121_10" [clefia.c:121->clefia.c:310->clefia.c:396]   --->   Operation 21 'getelementptr' 'lk_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.32ns)   --->   "%lk_load = load i4 %lk_addr" [clefia.c:124->clefia.c:310->clefia.c:396]   --->   Operation 22 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%con128_load = load i8 %con128_addr" [clefia.c:124->clefia.c:310->clefia.c:396]   --->   Operation 23 'load' 'con128_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.56>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [clefia.c:121->clefia.c:310->clefia.c:396]   --->   Operation 24 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln121_217 = zext i5 %idx_i725_load" [clefia.c:121->clefia.c:310->clefia.c:396]   --->   Operation 25 'zext' 'zext_ln121_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.87ns)   --->   "%add_ln121_51 = add i7 %zext_ln121_217, i7 72" [clefia.c:121->clefia.c:310->clefia.c:396]   --->   Operation 26 'add' 'add_ln121_51' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln121_219 = zext i7 %add_ln121_51" [clefia.c:121->clefia.c:310->clefia.c:396]   --->   Operation 27 'zext' 'zext_ln121_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%rk_addr_73 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_219" [clefia.c:121->clefia.c:310->clefia.c:396]   --->   Operation 28 'getelementptr' 'rk_addr_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%lk_load = load i4 %lk_addr" [clefia.c:124->clefia.c:310->clefia.c:396]   --->   Operation 29 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 30 [1/1] (0.99ns)   --->   "%xor_ln124_32 = xor i8 %con128_load, i8 %lk_load" [clefia.c:124->clefia.c:310->clefia.c:396]   --->   Operation 30 'xor' 'xor_ln124_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_32, i8 %rk_addr_73" [clefia.c:124->clefia.c:310->clefia.c:396]   --->   Operation 31 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body.i727" [clefia.c:123->clefia.c:310->clefia.c:396]   --->   Operation 32 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ con128]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx_i725            (alloca           ) [ 0100]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
idx_i725_load       (load             ) [ 0111]
specpipeline_ln0    (specpipeline     ) [ 0000]
icmp_ln123          (icmp             ) [ 0110]
empty               (speclooptripcount) [ 0000]
add_ln124           (add              ) [ 0000]
br_ln123            (br               ) [ 0000]
zext_ln121_218_cast (bitconcatenate   ) [ 0000]
zext_ln121          (zext             ) [ 0000]
con128_addr         (getelementptr    ) [ 0110]
store_ln123         (store            ) [ 0000]
zext_ln121_10       (zext             ) [ 0000]
lk_addr             (getelementptr    ) [ 0101]
con128_load         (load             ) [ 0101]
specloopname_ln121  (specloopname     ) [ 0000]
zext_ln121_217      (zext             ) [ 0000]
add_ln121_51        (add              ) [ 0000]
zext_ln121_219      (zext             ) [ 0000]
rk_addr_73          (getelementptr    ) [ 0000]
lk_load             (load             ) [ 0000]
xor_ln124_32        (xor              ) [ 0000]
store_ln124         (store            ) [ 0000]
br_ln123            (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lk"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="con128">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="con128"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="idx_i725_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_i725/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="con128_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="8" slack="0"/>
<pin id="46" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="con128_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="8" slack="0"/>
<pin id="51" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="con128_load/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="lk_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="5" slack="0"/>
<pin id="59" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lk_load/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="rk_addr_73_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="7" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_73/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln124_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="5" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="idx_i725_load_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_i725_load/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln123_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="5" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="add_ln124_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln121_218_cast_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="3" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln121_218_cast/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln121_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln123_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="5" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln121_10_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_10/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln121_217_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="2"/>
<pin id="125" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_217/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln121_51_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="0"/>
<pin id="129" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_51/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln121_219_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_219/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="xor_ln124_32_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="1"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_32/3 "/>
</bind>
</comp>

<comp id="143" class="1005" name="idx_i725_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="idx_i725 "/>
</bind>
</comp>

<comp id="150" class="1005" name="idx_i725_load_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="1"/>
<pin id="152" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="idx_i725_load "/>
</bind>
</comp>

<comp id="156" class="1005" name="icmp_ln123_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="160" class="1005" name="con128_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="con128_addr "/>
</bind>
</comp>

<comp id="165" class="1005" name="lk_addr_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr "/>
</bind>
</comp>

<comp id="170" class="1005" name="con128_load_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="con128_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="30" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="30" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="86" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="86" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="86" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="118"><net_src comp="95" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="119" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="141"><net_src comp="62" pin="3"/><net_sink comp="137" pin=1"/></net>

<net id="142"><net_src comp="137" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="146"><net_src comp="38" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="153"><net_src comp="86" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="159"><net_src comp="89" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="42" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="168"><net_src comp="55" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="173"><net_src comp="49" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="137" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rk | {3 }
	Port: con128 | {}
 - Input state : 
	Port: clefia_Pipeline_ByteXor_label239 : lk | {2 3 }
	Port: clefia_Pipeline_ByteXor_label239 : con128 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		idx_i725_load : 1
		icmp_ln123 : 2
		add_ln124 : 2
		br_ln123 : 3
		zext_ln121_218_cast : 2
		zext_ln121 : 3
		con128_addr : 4
		con128_load : 5
		store_ln123 : 3
	State 2
		lk_addr : 1
		lk_load : 2
	State 3
		add_ln121_51 : 1
		zext_ln121_219 : 2
		rk_addr_73 : 3
		xor_ln124_32 : 1
		store_ln124 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln124_fu_95      |    0    |    13   |
|          |     add_ln121_51_fu_126    |    0    |    14   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln123_fu_89      |    0    |    9    |
|----------|----------------------------|---------|---------|
|    xor   |     xor_ln124_32_fu_137    |    0    |    8    |
|----------|----------------------------|---------|---------|
|bitconcatenate| zext_ln121_218_cast_fu_101 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln121_fu_109     |    0    |    0    |
|   zext   |    zext_ln121_10_fu_119    |    0    |    0    |
|          |    zext_ln121_217_fu_123   |    0    |    0    |
|          |    zext_ln121_219_fu_132   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    44   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| con128_addr_reg_160 |    8   |
| con128_load_reg_170 |    8   |
|  icmp_ln123_reg_156 |    1   |
|idx_i725_load_reg_150|    5   |
|   idx_i725_reg_143  |    5   |
|   lk_addr_reg_165   |    4   |
+---------------------+--------+
|        Total        |   31   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_62 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   31   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   31   |   62   |
+-----------+--------+--------+--------+
