----------------------------------------------------------------------------- 
-- Altera DSP Builder Advanced Flow Tools Release Version 13.1
-- Quartus II development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2013 Altera Corporation.  All rights reserved.    
-- Your use of  Altera  Corporation's design tools,  logic functions and other 
-- software and tools,  and its AMPP  partner logic functions, and  any output 
-- files  any of the  foregoing  device programming or simulation files),  and 
-- any associated  documentation or information are expressly subject  to  the 
-- terms and conditions  of the Altera Program License Subscription Agreement, 
-- Altera  MegaCore  Function  License  Agreement, or other applicable license 
-- agreement,  including,  without limitation,  that your use  is for the sole 
-- purpose of  programming  logic  devices  manufactured by Altera and sold by 
-- Altera or its authorized  distributors.  Please  refer  to  the  applicable 
-- agreement for further details.
----------------------------------------------------------------------------- 

-- VHDL created from fp_acos_double_s5
-- VHDL created on Thu Apr 18 10:17:45 2013


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
use work.dspba_library_package.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY lpm;
USE lpm.lpm_components.all;

entity fp_acos_double_s5 is
    port (
        a : in std_logic_vector(63 downto 0);
        en : in std_logic_vector(0 downto 0);
        q : out std_logic_vector(63 downto 0);
        clk : in std_logic;
        areset : in std_logic
        );
end;

architecture normal of fp_acos_double_s5 is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name NOT_GATE_PUSH_BACK OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410";

    signal GND_q : std_logic_vector (0 downto 0);
    signal VCC_q : std_logic_vector (0 downto 0);
    signal cstAllOWE_uid9_fpArccosXTest_q : std_logic_vector (10 downto 0);
    signal cstAllZWF_uid10_fpArccosXTest_q : std_logic_vector (51 downto 0);
    signal cstNaNWF_uid11_fpArccosXTest_q : std_logic_vector (51 downto 0);
    signal cstAllZWE_uid12_fpArccosXTest_q : std_logic_vector (10 downto 0);
    signal cstBias_uid13_fpArccosXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasM1_uid14_fpArccosXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasMwFMwShift_uid15_fpArccosXTest_q : std_logic_vector (11 downto 0);
    signal cstBiasM2_uid16_fpArccosXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasP1_uid17_fpArccosXTest_q : std_logic_vector (10 downto 0);
    signal shiftOutVal_uid45_fpArccosXTest_q : std_logic_vector (6 downto 0);
    signal cst01pWShift_uid48_fpArccosXTest_q : std_logic_vector (27 downto 0);
    signal pi_uid85_fpArccosXTest_q : std_logic_vector (56 downto 0);
    signal pi2_uid102_fpArccosXTest_q : std_logic_vector (55 downto 0);
    signal fracOutMuxSelEnc_uid118_fpArccosXTest_q : std_logic_vector(1 downto 0);
    signal xRegAndOutOfRange_uid126_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal xRegAndOutOfRange_uid126_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal xRegAndOutOfRange_uid126_fpArccosXTest_q_i : std_logic_vector(0 downto 0);
    signal xRegAndOutOfRange_uid126_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal rightShiftStage0Idx1Pad32_uid136_fxpX_uid50_fpArccosXTest_q : std_logic_vector (31 downto 0);
    signal rightShiftStage0Idx2Pad64_uid139_fxpX_uid50_fpArccosXTest_q : std_logic_vector (63 downto 0);
    signal rightShiftStage0Idx3_uid141_fxpX_uid50_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage1Idx1Pad8_uid145_fxpX_uid50_fpArccosXTest_q : std_logic_vector (7 downto 0);
    signal rightShiftStage1Idx2Pad16_uid148_fxpX_uid50_fpArccosXTest_q : std_logic_vector (15 downto 0);
    signal rightShiftStage1Idx3Pad24_uid151_fxpX_uid50_fpArccosXTest_q : std_logic_vector (23 downto 0);
    signal rightShiftStage2Idx1Pad2_uid156_fxpX_uid50_fpArccosXTest_q : std_logic_vector (1 downto 0);
    signal rightShiftStage2Idx2Pad4_uid159_fxpX_uid50_fpArccosXTest_q : std_logic_vector (3 downto 0);
    signal rightShiftStage2Idx3Pad6_uid162_fxpX_uid50_fpArccosXTest_q : std_logic_vector (5 downto 0);
    signal vCount_uid195_fpLOut1_uid57_fpArccosXTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid195_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid195_fpLOut1_uid57_fpArccosXTest_q_i : std_logic_vector(0 downto 0);
    signal vCount_uid195_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid209_fpLOut1_uid57_fpArccosXTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid209_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid209_fpLOut1_uid57_fpArccosXTest_q_i : std_logic_vector(0 downto 0);
    signal vCount_uid209_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal maxCountVal_uid222_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (6 downto 0);
    signal vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_a : std_logic_vector(9 downto 0);
    signal vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector(9 downto 0);
    signal vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_o : std_logic_vector (9 downto 0);
    signal vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_cin : std_logic_vector (0 downto 0);
    signal vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_c : std_logic_vector (0 downto 0);
    signal expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector (10 downto 0);
    signal InvSignX_uid262_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvSignX_uid262_sqrtFPL_uid63_fpArccosXTest_q_i : std_logic_vector(0 downto 0);
    signal InvSignX_uid262_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid263_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid263_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid263_sqrtFPL_uid63_fpArccosXTest_q_i : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid263_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal minReg_uid264_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal minReg_uid264_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal minReg_uid264_sqrtFPL_uid63_fpArccosXTest_q_i : std_logic_vector(0 downto 0);
    signal minReg_uid264_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal minInf_uid265_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal minInf_uid265_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal minInf_uid265_sqrtFPL_uid63_fpArccosXTest_q_i : std_logic_vector(0 downto 0);
    signal minInf_uid265_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(1 downto 0);
    signal negZero_uid278_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal negZero_uid278_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_i : std_logic_vector(0 downto 0);
    signal negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal rightShiftStage0Idx3Pad48_uid289_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (47 downto 0);
    signal rightShiftStage1Idx3Pad12_uid300_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (11 downto 0);
    signal rightShiftStage2Idx3Pad3_uid311_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (2 downto 0);
    signal rndBit_uid351_arcsinXO2XPolyEval_q : std_logic_vector (1 downto 0);
    signal rndBit_uid357_arcsinXO2XPolyEval_q : std_logic_vector (2 downto 0);
    signal InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_q_i : std_logic_vector(0 downto 0);
    signal InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid383_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid383_arcsinL_uid78_fpArccosXTest_q_i : std_logic_vector(0 downto 0);
    signal InvExc_I_uid383_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_i : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal expSum_uid402_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(11 downto 0);
    signal expSum_uid402_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(11 downto 0);
    signal expSum_uid402_arcsinL_uid78_fpArccosXTest_o : std_logic_vector (11 downto 0);
    signal expSum_uid402_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (11 downto 0);
    signal biasInc_uid403_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (12 downto 0);
    signal expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(14 downto 0);
    signal expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(14 downto 0);
    signal expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_o : std_logic_vector (14 downto 0);
    signal expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (13 downto 0);
    signal roundBitDetectionConstant_uid420_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (2 downto 0);
    signal signR_uid430_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal signR_uid430_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal signR_uid430_arcsinL_uid78_fpArccosXTest_q_i : std_logic_vector(0 downto 0);
    signal signR_uid430_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid446_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid446_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid446_arcsinL_uid78_fpArccosXTest_q_i : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid446_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_a : std_logic_vector (17 downto 0);
    signal prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_s1 : std_logic_vector (35 downto 0);
    signal prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_pr : SIGNED (36 downto 0);
    signal prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_q : std_logic_vector (35 downto 0);
    signal prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_a : std_logic_vector (25 downto 0);
    signal prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_b : std_logic_vector (27 downto 0);
    signal prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_pr : SIGNED (54 downto 0);
    signal prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_q : std_logic_vector (53 downto 0);
    signal prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_a : std_logic_vector (33 downto 0);
    signal prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_b : std_logic_vector (35 downto 0);
    signal prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_s1 : std_logic_vector (69 downto 0);
    signal prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_pr : SIGNED (70 downto 0);
    signal prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_q : std_logic_vector (69 downto 0);
    signal topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_a : std_logic_vector (26 downto 0);
    signal topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (26 downto 0);
    signal topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_pr : UNSIGNED (53 downto 0);
    signal topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (53 downto 0);
    signal sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_a : std_logic_vector (26 downto 0);
    signal sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (26 downto 0);
    signal sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_s1 : std_logic_vector (53 downto 0);
    signal sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_pr : UNSIGNED (53 downto 0);
    signal sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (53 downto 0);
    signal prodXY_uid648_pT1_uid514_arccosXO2PolyEval_a : std_logic_vector (17 downto 0);
    signal prodXY_uid648_pT1_uid514_arccosXO2PolyEval_b : std_logic_vector (17 downto 0);
    signal prodXY_uid648_pT1_uid514_arccosXO2PolyEval_s1 : std_logic_vector (35 downto 0);
    signal prodXY_uid648_pT1_uid514_arccosXO2PolyEval_pr : SIGNED (36 downto 0);
    signal prodXY_uid648_pT1_uid514_arccosXO2PolyEval_q : std_logic_vector (35 downto 0);
    signal prodXY_uid651_pT2_uid520_arccosXO2PolyEval_a : std_logic_vector (25 downto 0);
    signal prodXY_uid651_pT2_uid520_arccosXO2PolyEval_b : std_logic_vector (27 downto 0);
    signal prodXY_uid651_pT2_uid520_arccosXO2PolyEval_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid651_pT2_uid520_arccosXO2PolyEval_pr : SIGNED (54 downto 0);
    signal prodXY_uid651_pT2_uid520_arccosXO2PolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid656_pT3_uid526_arccosXO2PolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid656_pT3_uid526_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid656_pT3_uid526_arccosXO2PolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid656_pT3_uid526_arccosXO2PolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid656_pT3_uid526_arccosXO2PolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid673_pT4_uid532_arccosXO2PolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid673_pT4_uid532_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid673_pT4_uid532_arccosXO2PolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid673_pT4_uid532_arccosXO2PolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid673_pT4_uid532_arccosXO2PolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid690_pT5_uid538_arccosXO2PolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid690_pT5_uid538_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid690_pT5_uid538_arccosXO2PolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid690_pT5_uid538_arccosXO2PolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid690_pT5_uid538_arccosXO2PolyEval_q : std_logic_vector (53 downto 0);
    signal sm0_uid702_pT5_uid538_arccosXO2PolyEval_a : std_logic_vector (2 downto 0);
    signal sm0_uid702_pT5_uid538_arccosXO2PolyEval_b : std_logic_vector (2 downto 0);
    signal sm0_uid702_pT5_uid538_arccosXO2PolyEval_s1 : std_logic_vector (5 downto 0);
    signal sm0_uid702_pT5_uid538_arccosXO2PolyEval_pr : UNSIGNED (5 downto 0);
    attribute multstyle : string;
    attribute multstyle of sm0_uid702_pT5_uid538_arccosXO2PolyEval_pr: signal is "logic";
    signal sm0_uid702_pT5_uid538_arccosXO2PolyEval_q : std_logic_vector (5 downto 0);
    signal prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_a : std_logic_vector (16 downto 0);
    signal prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_b : std_logic_vector (16 downto 0);
    signal prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_pr : SIGNED (34 downto 0);
    signal prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_q : std_logic_vector (33 downto 0);
    signal prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a : std_logic_vector (23 downto 0);
    signal prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_b : std_logic_vector (25 downto 0);
    signal prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_s1 : std_logic_vector (49 downto 0);
    signal prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_pr : SIGNED (50 downto 0);
    signal prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_q : std_logic_vector (49 downto 0);
    signal prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a : std_logic_vector (32 downto 0);
    signal prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_b : std_logic_vector (34 downto 0);
    signal prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_s1 : std_logic_vector (67 downto 0);
    signal prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_pr : SIGNED (68 downto 0);
    signal prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_q : std_logic_vector (67 downto 0);
    signal topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_a : std_logic_vector (26 downto 0);
    signal topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_pr : SIGNED (54 downto 0);
    signal topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_q : std_logic_vector (53 downto 0);
    signal memoryC0_uid316_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid316_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC0_uid316_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid316_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid316_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC0_uid316_arcsinXO2XTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC0_uid317_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid317_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (18 downto 0);
    signal memoryC0_uid317_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid317_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid317_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (18 downto 0);
    signal memoryC0_uid317_arcsinXO2XTabGen_lutmem_q : std_logic_vector (18 downto 0);
    signal memoryC1_uid319_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid319_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC1_uid319_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid319_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid319_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC1_uid319_arcsinXO2XTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC1_uid320_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid320_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (7 downto 0);
    signal memoryC1_uid320_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid320_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid320_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (7 downto 0);
    signal memoryC1_uid320_arcsinXO2XTabGen_lutmem_q : std_logic_vector (7 downto 0);
    signal memoryC2_uid322_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid322_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC2_uid322_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid322_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid322_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC2_uid322_arcsinXO2XTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC3_uid325_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC3_uid325_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (33 downto 0);
    signal memoryC3_uid325_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC3_uid325_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC3_uid325_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (33 downto 0);
    signal memoryC3_uid325_arcsinXO2XTabGen_lutmem_q : std_logic_vector (33 downto 0);
    signal memoryC4_uid327_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC4_uid327_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (25 downto 0);
    signal memoryC4_uid327_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC4_uid327_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC4_uid327_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (25 downto 0);
    signal memoryC4_uid327_arcsinXO2XTabGen_lutmem_q : std_logic_vector (25 downto 0);
    signal memoryC5_uid329_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC5_uid329_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (17 downto 0);
    signal memoryC5_uid329_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC5_uid329_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC5_uid329_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (17 downto 0);
    signal memoryC5_uid329_arcsinXO2XTabGen_lutmem_q : std_logic_vector (17 downto 0);
    signal memoryC0_uid498_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid498_arccosXO2TabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC0_uid498_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid498_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid498_arccosXO2TabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC0_uid498_arccosXO2TabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC0_uid499_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid499_arccosXO2TabGen_lutmem_ia : std_logic_vector (18 downto 0);
    signal memoryC0_uid499_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid499_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid499_arccosXO2TabGen_lutmem_iq : std_logic_vector (18 downto 0);
    signal memoryC0_uid499_arccosXO2TabGen_lutmem_q : std_logic_vector (18 downto 0);
    signal memoryC1_uid501_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid501_arccosXO2TabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC1_uid501_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid501_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid501_arccosXO2TabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC1_uid501_arccosXO2TabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC1_uid502_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid502_arccosXO2TabGen_lutmem_ia : std_logic_vector (10 downto 0);
    signal memoryC1_uid502_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid502_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid502_arccosXO2TabGen_lutmem_iq : std_logic_vector (10 downto 0);
    signal memoryC1_uid502_arccosXO2TabGen_lutmem_q : std_logic_vector (10 downto 0);
    signal memoryC2_uid504_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid504_arccosXO2TabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC2_uid504_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid504_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid504_arccosXO2TabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC2_uid504_arccosXO2TabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC2_uid505_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid505_arccosXO2TabGen_lutmem_ia : std_logic_vector (0 downto 0);
    signal memoryC2_uid505_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid505_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid505_arccosXO2TabGen_lutmem_iq : std_logic_vector (0 downto 0);
    signal memoryC2_uid505_arccosXO2TabGen_lutmem_q : std_logic_vector (0 downto 0);
    signal memoryC3_uid507_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC3_uid507_arccosXO2TabGen_lutmem_ia : std_logic_vector (34 downto 0);
    signal memoryC3_uid507_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC3_uid507_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC3_uid507_arccosXO2TabGen_lutmem_iq : std_logic_vector (34 downto 0);
    signal memoryC3_uid507_arccosXO2TabGen_lutmem_q : std_logic_vector (34 downto 0);
    signal memoryC4_uid509_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC4_uid509_arccosXO2TabGen_lutmem_ia : std_logic_vector (25 downto 0);
    signal memoryC4_uid509_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC4_uid509_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC4_uid509_arccosXO2TabGen_lutmem_iq : std_logic_vector (25 downto 0);
    signal memoryC4_uid509_arccosXO2TabGen_lutmem_q : std_logic_vector (25 downto 0);
    signal memoryC5_uid511_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC5_uid511_arccosXO2TabGen_lutmem_ia : std_logic_vector (17 downto 0);
    signal memoryC5_uid511_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC5_uid511_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC5_uid511_arccosXO2TabGen_lutmem_iq : std_logic_vector (17 downto 0);
    signal memoryC5_uid511_arccosXO2TabGen_lutmem_q : std_logic_vector (17 downto 0);
    signal memoryC0_uid544_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC0_uid544_sqrtTableGenerator_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC0_uid544_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid544_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid544_sqrtTableGenerator_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC0_uid544_sqrtTableGenerator_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC0_uid545_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC0_uid545_sqrtTableGenerator_lutmem_ia : std_logic_vector (16 downto 0);
    signal memoryC0_uid545_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid545_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid545_sqrtTableGenerator_lutmem_iq : std_logic_vector (16 downto 0);
    signal memoryC0_uid545_sqrtTableGenerator_lutmem_q : std_logic_vector (16 downto 0);
    signal memoryC1_uid547_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC1_uid547_sqrtTableGenerator_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC1_uid547_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid547_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid547_sqrtTableGenerator_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC1_uid547_sqrtTableGenerator_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC1_uid548_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC1_uid548_sqrtTableGenerator_lutmem_ia : std_logic_vector (8 downto 0);
    signal memoryC1_uid548_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid548_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid548_sqrtTableGenerator_lutmem_iq : std_logic_vector (8 downto 0);
    signal memoryC1_uid548_sqrtTableGenerator_lutmem_q : std_logic_vector (8 downto 0);
    signal memoryC2_uid550_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC2_uid550_sqrtTableGenerator_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC2_uid550_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid550_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid550_sqrtTableGenerator_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC2_uid550_sqrtTableGenerator_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC3_uid552_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC3_uid552_sqrtTableGenerator_lutmem_ia : std_logic_vector (32 downto 0);
    signal memoryC3_uid552_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC3_uid552_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC3_uid552_sqrtTableGenerator_lutmem_iq : std_logic_vector (32 downto 0);
    signal memoryC3_uid552_sqrtTableGenerator_lutmem_q : std_logic_vector (32 downto 0);
    signal memoryC4_uid554_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC4_uid554_sqrtTableGenerator_lutmem_ia : std_logic_vector (23 downto 0);
    signal memoryC4_uid554_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC4_uid554_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC4_uid554_sqrtTableGenerator_lutmem_iq : std_logic_vector (23 downto 0);
    signal memoryC4_uid554_sqrtTableGenerator_lutmem_q : std_logic_vector (23 downto 0);
    signal memoryC5_uid556_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC5_uid556_sqrtTableGenerator_lutmem_ia : std_logic_vector (16 downto 0);
    signal memoryC5_uid556_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC5_uid556_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC5_uid556_sqrtTableGenerator_lutmem_iq : std_logic_vector (16 downto 0);
    signal memoryC5_uid556_sqrtTableGenerator_lutmem_q : std_logic_vector (16 downto 0);
    type multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_a : multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_a_type;
    attribute preserve : boolean;
    attribute preserve of multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_a : signal is true;
    type multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_c : multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_c : signal is true;
    type multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_l : multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_l_type;
    type multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_p : multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_p_type;
    type multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_w : multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_w_type;
    type multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_x : multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_x_type;
    type multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_y : multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_y_type;
    type multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_s : multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_s_type;
    signal multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_q : std_logic_vector (36 downto 0);
    type multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_a : multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_a : signal is true;
    type multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_c : multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_c : signal is true;
    type multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_l_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_l : multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_l_type;
    type multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_p : multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_p_type;
    type multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_w : multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_w_type;
    type multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_x : multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_x_type;
    type multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_y : multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_y_type;
    type multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_s : multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_s_type;
    signal multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_a : multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_a_type;
    attribute preserve of multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_a : signal is true;
    type multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_c_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_c : multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_c_type;
    attribute preserve of multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_c : signal is true;
    type multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_p_type is array(0 to 1) of UNSIGNED(53 downto 0);
    signal multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_p : multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_p_type;
    type multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_w_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_w : multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_w_type;
    type multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_x_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_x : multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_x_type;
    type multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_y_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_y : multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_y_type;
    type multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_s_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_s : multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_s_type;
    signal multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_a : multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_a_type;
    attribute preserve of multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_a : signal is true;
    type multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_c : multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_c_type;
    attribute preserve of multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_c : signal is true;
    type multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_l : multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_l_type;
    type multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_p : multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_p_type;
    type multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_w : multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_w_type;
    type multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_x : multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_x_type;
    type multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_y : multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_y_type;
    type multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_s : multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_s_type;
    signal multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_q : std_logic_vector (36 downto 0);
    type multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_a : multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_a_type;
    attribute preserve of multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_a : signal is true;
    type multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_c : multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_c_type;
    attribute preserve of multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_c : signal is true;
    type multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_l : multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_l_type;
    type multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_p : multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_p_type;
    type multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_w : multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_w_type;
    type multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_x : multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_x_type;
    type multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_y : multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_y_type;
    type multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_s : multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_s_type;
    signal multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_q : std_logic_vector (36 downto 0);
    type multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_a : multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_a_type;
    attribute preserve of multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_a : signal is true;
    type multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_c : multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_c_type;
    attribute preserve of multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_c : signal is true;
    type multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_l_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_l : multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_l_type;
    type multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_p : multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_p_type;
    type multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_w : multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_w_type;
    type multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_x : multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_x_type;
    type multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_y : multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_y_type;
    type multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_s : multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_s_type;
    signal multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_a : multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_a_type;
    attribute preserve of multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_a : signal is true;
    type multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_c : multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_c_type;
    attribute preserve of multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_c : signal is true;
    type multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_l : multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_l_type;
    type multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_p : multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_p_type;
    type multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_w : multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_w_type;
    type multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_x : multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_x_type;
    type multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_y : multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_y_type;
    type multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_s : multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_s_type;
    signal multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_q : std_logic_vector (36 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_a : std_logic_vector (26 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_pr : UNSIGNED (53 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_q : std_logic_vector (53 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_a : std_logic_vector (26 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_pr : UNSIGNED (53 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_q : std_logic_vector (53 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_a : std_logic_vector (26 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_b : std_logic_vector (26 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_pr : SIGNED (54 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_q : std_logic_vector (53 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_a : std_logic_vector (26 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_b : std_logic_vector (26 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_pr : SIGNED (54 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_q : std_logic_vector (53 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_a : std_logic_vector(84 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_b : std_logic_vector(84 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_o : std_logic_vector (84 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_q : std_logic_vector (83 downto 0);
    signal reg_exc_N_uid31_fpArccosXTest_0_to_excRNaN_uid127_fpArccosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_exc_I_uid29_fpArccosXTest_0_to_excRNaN_uid127_fpArccosXTest_2_q : std_logic_vector (0 downto 0);
    signal reg_rightShiftStageSel6Dto5_uid142_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_2_q : std_logic_vector (80 downto 0);
    signal reg_rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_2_q : std_logic_vector (80 downto 0);
    signal reg_rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_q : std_logic_vector (2 downto 0);
    signal reg_pad_o_uid18_uid54_fpArccosXTest_0_to_oMy_uid54_fpArccosXTest_0_q : std_logic_vector (79 downto 0);
    signal reg_y_uid52_fpArccosXTest_0_to_oMy_uid54_fpArccosXTest_1_q : std_logic_vector (78 downto 0);
    signal reg_rVStage_uid173_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid174_fpLOut1_uid57_fpArccosXTest_1_q : std_logic_vector (63 downto 0);
    signal reg_rVStage_uid180_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid181_fpLOut1_uid57_fpArccosXTest_1_q : std_logic_vector (31 downto 0);
    signal reg_vStagei_uid178_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid184_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_3_q : std_logic_vector (78 downto 0);
    signal reg_rVStage_uid187_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid188_fpLOut1_uid57_fpArccosXTest_1_q : std_logic_vector (15 downto 0);
    signal reg_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid191_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_3_q : std_logic_vector (78 downto 0);
    signal reg_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid199_fpLOut1_uid57_fpArccosXTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid198_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid199_fpLOut1_uid57_fpArccosXTest_3_q : std_logic_vector (78 downto 0);
    signal reg_vStagei_uid206_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid213_fpLOut1_uid57_fpArccosXTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid212_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid213_fpLOut1_uid57_fpArccosXTest_3_q : std_logic_vector (78 downto 0);
    signal reg_vCount_uid202_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_2_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid188_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_4_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid181_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_5_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid174_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_6_q : std_logic_vector (0 downto 0);
    signal reg_expX_uid228_sqrtFPL_uid63_fpArccosXTest_0_to_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_1_q : std_logic_vector (10 downto 0);
    signal reg_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_0_to_fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_1_q : std_logic_vector (51 downto 0);
    signal reg_signX_uid230_sqrtFPL_uid63_fpArccosXTest_0_to_minInf_uid265_sqrtFPL_uid63_fpArccosXTest_2_q : std_logic_vector (0 downto 0);
    signal reg_exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_0_to_excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_0_to_join_uid267_sqrtFPL_uid63_fpArccosXTest_0_q : std_logic_vector (0 downto 0);
    signal reg_signX_uid230_sqrtFPL_uid63_fpArccosXTest_0_to_fracSelIn_uid268_sqrtFPL_uid63_fpArccosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC1_uid547_sqrtTableGenerator_lutmem_0_to_os_uid549_sqrtTableGenerator_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC1_uid548_sqrtTableGenerator_lutmem_0_to_os_uid549_sqrtTableGenerator_1_q : std_logic_vector (8 downto 0);
    signal reg_yT1_uid558_sqrtPolynomialEvaluator_0_to_prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_0_q : std_logic_vector (16 downto 0);
    signal reg_memoryC5_uid556_sqrtTableGenerator_lutmem_0_to_prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_1_q : std_logic_vector (16 downto 0);
    signal reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC4_uid554_sqrtTableGenerator_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC4_uid554_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid562_sqrtPolynomialEvaluator_0_q : std_logic_vector (23 downto 0);
    signal reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q : std_logic_vector (23 downto 0);
    signal reg_s1_uid560_uid563_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_1_q : std_logic_vector (25 downto 0);
    signal reg_memoryC3_uid552_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid568_sqrtPolynomialEvaluator_0_q : std_logic_vector (32 downto 0);
    signal reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q : std_logic_vector (32 downto 0);
    signal reg_s2_uid566_uid569_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_1_q : std_logic_vector (34 downto 0);
    signal reg_memoryC2_uid550_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid574_sqrtPolynomialEvaluator_0_q : std_logic_vector (39 downto 0);
    signal reg_xTop18Bits_uid721_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid722_uid727_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid723_uid726_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid724_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid718_pT4_uid577_sqrtPolynomialEvaluator_0_to_topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid719_pT4_uid577_sqrtPolynomialEvaluator_0_to_topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid579_sqrtPolynomialEvaluator_0_to_ts4_uid580_sqrtPolynomialEvaluator_0_q : std_logic_vector (50 downto 0);
    signal reg_R_uid734_pT4_uid577_sqrtPolynomialEvaluator_0_to_ts4_uid580_sqrtPolynomialEvaluator_1_q : std_logic_vector (42 downto 0);
    signal reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_1_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_1_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_0_q : std_logic_vector (53 downto 0);
    signal reg_memoryC0_uid544_sqrtTableGenerator_lutmem_0_to_os_uid546_sqrtTableGenerator_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC0_uid545_sqrtTableGenerator_lutmem_0_to_os_uid546_sqrtTableGenerator_1_q : std_logic_vector (16 downto 0);
    signal reg_os_uid546_sqrtTableGenerator_0_to_sumAHighB_uid586_sqrtPolynomialEvaluator_0_q : std_logic_vector (56 downto 0);
    signal reg_highBBits_uid585_sqrtPolynomialEvaluator_0_to_sumAHighB_uid586_sqrtPolynomialEvaluator_1_q : std_logic_vector (49 downto 0);
    signal reg_lowRangeB_uid584_sqrtPolynomialEvaluator_0_to_s5_uid584_uid587_sqrtPolynomialEvaluator_0_q : std_logic_vector (1 downto 0);
    signal reg_fracR_uid261_sqrtFPL_uid63_fpArccosXTest_0_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_3_q : std_logic_vector (51 downto 0);
    signal reg_expOddSelect_uid254_sqrtFPL_uid63_fpArccosXTest_0_to_expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_rightShiftStageSel5Dto4_uid291_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_2_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_2_q : std_logic_vector (52 downto 0);
    signal reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_to_os_uid318_arcsinXO2XTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC0_uid317_arcsinXO2XTabGen_lutmem_0_to_os_uid318_arcsinXO2XTabGen_1_q : std_logic_vector (18 downto 0);
    signal reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q : std_logic_vector (7 downto 0);
    signal reg_yT1_uid331_arcsinXO2XPolyEval_0_to_prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_0_q : std_logic_vector (17 downto 0);
    signal reg_memoryC5_uid329_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_1_q : std_logic_vector (17 downto 0);
    signal reg_memoryC4_uid327_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid335_arcsinXO2XPolyEval_0_q : std_logic_vector (25 downto 0);
    signal reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_q : std_logic_vector (25 downto 0);
    signal reg_s1_uid333_uid336_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_1_q : std_logic_vector (27 downto 0);
    signal reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid341_arcsinXO2XPolyEval_0_q : std_logic_vector (33 downto 0);
    signal reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_q : std_logic_vector (33 downto 0);
    signal reg_s2_uid339_uid342_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_1_q : std_logic_vector (35 downto 0);
    signal reg_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_to_os_uid324_arcsinXO2XTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_xTop18Bits_uid601_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid602_uid607_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid603_uid606_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid604_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid598_pT4_uid350_arcsinXO2XPolyEval_0_to_topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid599_pT4_uid350_arcsinXO2XPolyEval_0_to_topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid352_arcsinXO2XPolyEval_0_to_ts4_uid353_arcsinXO2XPolyEval_0_q : std_logic_vector (49 downto 0);
    signal reg_R_uid614_pT4_uid350_arcsinXO2XPolyEval_0_to_ts4_uid353_arcsinXO2XPolyEval_1_q : std_logic_vector (43 downto 0);
    signal reg_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid618_uid622_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid358_arcsinXO2XPolyEval_0_to_ts5_uid359_arcsinXO2XPolyEval_0_q : std_logic_vector (61 downto 0);
    signal reg_R_uid629_pT5_uid356_arcsinXO2XPolyEval_0_to_ts5_uid359_arcsinXO2XPolyEval_1_q : std_logic_vector (51 downto 0);
    signal reg_expY_uid363_arcsinL_uid78_fpArccosXTest_0_to_expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_1_q : std_logic_vector (10 downto 0);
    signal reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_fracY_uid368_arcsinL_uid78_fpArccosXTest_0_to_fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_1_q : std_logic_vector (51 downto 0);
    signal reg_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_0_q : std_logic_vector (26 downto 0);
    signal reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_1_q : std_logic_vector (26 downto 0);
    signal reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_1_q : std_logic_vector (26 downto 0);
    signal reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_7_q : std_logic_vector (26 downto 0);
    signal reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_fracRPostNormLow_uid409_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_2_q : std_logic_vector (52 downto 0);
    signal reg_fracRPostNormHigh_uid408_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_3_q : std_logic_vector (52 downto 0);
    signal reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q : std_logic_vector (10 downto 0);
    signal reg_Prod51_uid412_arcsinL_uid78_fpArccosXTest_0_to_extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_3_q : std_logic_vector (0 downto 0);
    signal reg_stickyRange_uid411_arcsinL_uid78_fpArccosXTest_0_to_stickyExtendedRange_uid414_arcsinL_uid78_fpArccosXTest_0_q : std_logic_vector (50 downto 0);
    signal reg_lrs_uid419_arcsinL_uid78_fpArccosXTest_0_to_roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_1_q : std_logic_vector (2 downto 0);
    signal reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest_2_q : std_logic_vector (0 downto 0);
    signal reg_expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_0_to_expUdf_uid431_arcsinL_uid78_fpArccosXTest_1_q : std_logic_vector (14 downto 0);
    signal reg_exc_R_uid401_arcsinL_uid78_fpArccosXTest_0_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_2_q : std_logic_vector (0 downto 0);
    signal reg_exc_I_uid379_arcsinL_uid78_fpArccosXTest_0_to_excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_exc_N_uid397_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_2_q : std_logic_vector (0 downto 0);
    signal reg_concExc_uid448_arcsinL_uid78_fpArccosXTest_0_to_excREnc_uid449_arcsinL_uid78_fpArccosXTest_0_q : std_logic_vector (2 downto 0);
    signal reg_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_0_to_fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_3_q : std_logic_vector (51 downto 0);
    signal reg_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_0_to_expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_3_q : std_logic_vector (10 downto 0);
    signal reg_ArcsinL62dto52_uid81_fpArccosXTest_0_to_srValArcsinL_uid82_fpArccosXTest_1_q : std_logic_vector (10 downto 0);
    signal reg_rightShiftStageSel5Dto4_uid473_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_oFracArcsinL_uid80_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_2_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStage0Idx1_uid466_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_3_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStage0Idx2_uid469_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_4_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStage0Idx3_uid472_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_5_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_2_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_2_q : std_logic_vector (52 downto 0);
    signal reg_pad_fxpArcsinL_uid85_uid86_fpArccosXTest_0_to_path1NegCase_uid86_fpArccosXTest_1_q : std_logic_vector (55 downto 0);
    signal reg_path1NegCaseN_uid88_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_path1NegCaseFracLow_uid90_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_2_q : std_logic_vector (51 downto 0);
    signal reg_path1NegCaseFracHigh_uid89_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_3_q : std_logic_vector (51 downto 0);
    signal reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC0_uid498_arccosXO2TabGen_lutmem_0_to_os_uid500_arccosXO2TabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC0_uid499_arccosXO2TabGen_lutmem_0_to_os_uid500_arccosXO2TabGen_1_q : std_logic_vector (18 downto 0);
    signal reg_memoryC1_uid501_arccosXO2TabGen_lutmem_0_to_os_uid503_arccosXO2TabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC1_uid502_arccosXO2TabGen_lutmem_0_to_os_uid503_arccosXO2TabGen_1_q : std_logic_vector (10 downto 0);
    signal reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC2_uid504_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC2_uid505_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_1_q : std_logic_vector (0 downto 0);
    signal reg_yT1_uid513_arccosXO2PolyEval_0_to_prodXY_uid648_pT1_uid514_arccosXO2PolyEval_0_q : std_logic_vector (17 downto 0);
    signal reg_memoryC5_uid511_arccosXO2TabGen_lutmem_0_to_prodXY_uid648_pT1_uid514_arccosXO2PolyEval_1_q : std_logic_vector (17 downto 0);
    signal reg_memoryC4_uid509_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid517_arccosXO2PolyEval_0_q : std_logic_vector (25 downto 0);
    signal reg_yT2_uid519_arccosXO2PolyEval_0_to_prodXY_uid651_pT2_uid520_arccosXO2PolyEval_0_q : std_logic_vector (25 downto 0);
    signal reg_s1_uid515_uid518_arccosXO2PolyEval_0_to_prodXY_uid651_pT2_uid520_arccosXO2PolyEval_1_q : std_logic_vector (27 downto 0);
    signal reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC3_uid507_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid523_arccosXO2PolyEval_0_q : std_logic_vector (34 downto 0);
    signal reg_xTop18Bits_uid657_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid658_uid663_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid659_uid662_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid660_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid654_pT3_uid526_arccosXO2PolyEval_0_to_topProd_uid656_pT3_uid526_arccosXO2PolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid655_pT3_uid526_arccosXO2PolyEval_0_to_topProd_uid656_pT3_uid526_arccosXO2PolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid528_arccosXO2PolyEval_0_to_ts3_uid529_arccosXO2PolyEval_0_q : std_logic_vector (42 downto 0);
    signal reg_R_uid670_pT3_uid526_arccosXO2PolyEval_0_to_ts3_uid529_arccosXO2PolyEval_1_q : std_logic_vector (36 downto 0);
    signal reg_xTop18Bits_uid674_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid675_uid680_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid676_uid679_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid677_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid671_pT4_uid532_arccosXO2PolyEval_0_to_topProd_uid673_pT4_uid532_arccosXO2PolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid672_pT4_uid532_arccosXO2PolyEval_0_to_topProd_uid673_pT4_uid532_arccosXO2PolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid534_arccosXO2PolyEval_0_to_ts4_uid535_arccosXO2PolyEval_0_q : std_logic_vector (52 downto 0);
    signal reg_R_uid687_pT4_uid532_arccosXO2PolyEval_0_to_ts4_uid535_arccosXO2PolyEval_1_q : std_logic_vector (43 downto 0);
    signal reg_pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_yTop27Bits_uid689_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid700_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_0_q : std_logic_vector (2 downto 0);
    signal reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_q : std_logic_vector (2 downto 0);
    signal reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid540_arccosXO2PolyEval_0_to_ts5_uid541_arccosXO2PolyEval_0_q : std_logic_vector (61 downto 0);
    signal reg_R_uid708_pT5_uid538_arccosXO2PolyEval_0_to_ts5_uid541_arccosXO2PolyEval_1_q : std_logic_vector (54 downto 0);
    signal reg_pad_pi2_uid102_uid103_fpArccosXTest_0_to_path2Diff_uid103_fpArccosXTest_0_q : std_logic_vector (56 downto 0);
    signal reg_fxpArccosX_uid101_fpArccosXTest_0_to_path2Diff_uid103_fpArccosXTest_1_q : std_logic_vector (55 downto 0);
    signal reg_normBit_uid105_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_path2NegCaseFPS_uid110_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_2_q : std_logic_vector (63 downto 0);
    signal reg_path2NegCaseFPL_uid107_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_3_q : std_logic_vector (63 downto 0);
    signal reg_path2PosCaseFP_uid114_fpArccosXTest_0_to_path2ResFP_uid116_fpArccosXTest_2_q : std_logic_vector (63 downto 0);
    signal reg_Path1ResFP51dto0_uid121_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_2_q : std_logic_vector (51 downto 0);
    signal reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q : std_logic_vector (51 downto 0);
    signal reg_Path1ResFP62dto52_uid124_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_2_q : std_logic_vector (10 downto 0);
    signal reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q : std_logic_vector (10 downto 0);
    signal reg_outMuxSelEnc_uid129_fpArccosXTest_0_to_expRPostExc_uid131_fpArccosXTest_1_q : std_logic_vector (1 downto 0);
    signal ld_fracX_uid7_fpArccosXTest_b_to_oFracX_uid42_uid42_fpArccosXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_fpLOutFrac_uid59_fpArccosXTest_b_to_fpL_uid61_fpArccosXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_SqrtFPL51dto0_uid64_fpArccosXTest_b_to_oSqrtFPLFrac_uid65_fpArccosXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q_to_sPPolyEval_uid72_fpArccosXTest_a_q : std_logic_vector (52 downto 0);
    signal ld_ArcsinL51dto0_uid79_fpArccosXTest_b_to_oFracArcsinL_uid80_fpArccosXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_y_uid52_fpArccosXTest_b_to_mPPolyEval_uid99_fpArccosXTest_a_q : std_logic_vector (78 downto 0);
    signal ld_path2PosCaseFPFraction_uid113_fpArccosXTest_b_to_path2PosCaseFP_uid114_fpArccosXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_pathSelBits_uid117_fpArccosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_outMuxSelEnc_uid129_fpArccosXTest_q_to_fracRPostExc_uid130_fpArccosXTest_b_q : std_logic_vector (1 downto 0);
    signal ld_RightShiftStage080dto8_uid144_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx1_uid146_fxpX_uid50_fpArccosXTest_a_q : std_logic_vector (72 downto 0);
    signal ld_RightShiftStage080dto16_uid147_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx2_uid149_fxpX_uid50_fpArccosXTest_a_q : std_logic_vector (64 downto 0);
    signal ld_RightShiftStage080dto24_uid150_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx3_uid152_fxpX_uid50_fpArccosXTest_a_q : std_logic_vector (56 downto 0);
    signal ld_RightShiftStage180dto2_uid155_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx1_uid157_fxpX_uid50_fpArccosXTest_a_q : std_logic_vector (78 downto 0);
    signal ld_RightShiftStage180dto4_uid158_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx2_uid160_fxpX_uid50_fpArccosXTest_a_q : std_logic_vector (76 downto 0);
    signal ld_RightShiftStage180dto6_uid161_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx3_uid163_fxpX_uid50_fpArccosXTest_a_q : std_logic_vector (74 downto 0);
    signal ld_reg_rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_1_q_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_b_q : std_logic_vector (1 downto 0);
    signal ld_reg_rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_1_q_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_vStage_uid176_fpLOut1_uid57_fpArccosXTest_b_to_cStage_uid177_fpLOut1_uid57_fpArccosXTest_b_q : std_logic_vector (14 downto 0);
    signal ld_l_uid56_fpArccosXTest_b_to_vStagei_uid178_fpLOut1_uid57_fpArccosXTest_c_q : std_logic_vector (78 downto 0);
    signal ld_vCount_uid195_fpLOut1_uid57_fpArccosXTest_q_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_d_q : std_logic_vector (0 downto 0);
    signal ld_reg_vCount_uid181_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_5_q_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_f_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid221_fpLOut1_uid57_fpArccosXTest_q_to_vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_c_q : std_logic_vector (6 downto 0);
    signal ld_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b_to_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_signX_uid230_sqrtFPL_uid63_fpArccosXTest_b_to_minReg_uid264_sqrtFPL_uid63_fpArccosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_q_to_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_d_q : std_logic_vector (10 downto 0);
    signal ld_RightShiftStage052dto4_uid293_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx1_uid295_alignSqrt_uid69_fpArccosXTest_a_q : std_logic_vector (48 downto 0);
    signal ld_RightShiftStage052dto8_uid296_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx2_uid298_alignSqrt_uid69_fpArccosXTest_a_q : std_logic_vector (44 downto 0);
    signal ld_RightShiftStage052dto12_uid299_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx3_uid301_alignSqrt_uid69_fpArccosXTest_a_q : std_logic_vector (40 downto 0);
    signal ld_RightShiftStage152dto1_uid304_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx1_uid306_alignSqrt_uid69_fpArccosXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_RightShiftStage152dto2_uid307_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx2_uid309_alignSqrt_uid69_fpArccosXTest_a_q : std_logic_vector (50 downto 0);
    signal ld_RightShiftStage152dto3_uid310_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx3_uid312_alignSqrt_uid69_fpArccosXTest_a_q : std_logic_vector (49 downto 0);
    signal ld_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_q_to_expFracPreRound_uid423_arcsinL_uid78_fpArccosXTest_a_q : std_logic_vector (52 downto 0);
    signal ld_exc_R_uid385_arcsinL_uid78_fpArccosXTest_q_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_q_to_concExc_uid448_arcsinL_uid78_fpArccosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid430_arcsinL_uid78_fpArccosXTest_q_to_signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_q_to_R_uid461_arcsinL_uid78_fpArccosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_RightShiftStage052dto4_uid475_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx1_uid477_alignArcsinL_uid84_fpArccosXTest_a_q : std_logic_vector (48 downto 0);
    signal ld_RightShiftStage052dto8_uid478_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx2_uid480_alignArcsinL_uid84_fpArccosXTest_a_q : std_logic_vector (44 downto 0);
    signal ld_RightShiftStage052dto12_uid481_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx3_uid483_alignArcsinL_uid84_fpArccosXTest_a_q : std_logic_vector (40 downto 0);
    signal ld_RightShiftStage152dto1_uid486_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx1_uid488_alignArcsinL_uid84_fpArccosXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_RightShiftStage152dto2_uid489_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx2_uid491_alignArcsinL_uid84_fpArccosXTest_a_q : std_logic_vector (50 downto 0);
    signal ld_RightShiftStage152dto3_uid492_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx3_uid494_alignArcsinL_uid84_fpArccosXTest_a_q : std_logic_vector (49 downto 0);
    signal ld_reg_rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_1_q_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_b_q : std_logic_vector (1 downto 0);
    signal ld_reg_memoryC2_uid505_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_1_q_to_os_uid506_arccosXO2TabGen_b_q : std_logic_vector (0 downto 0);
    signal ld_reg_yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_0_to_topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_1_q_to_topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_b_q : std_logic_vector (26 downto 0);
    signal ld_yBottomBits_uid618_pT5_uid356_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid618_uid620_pT5_uid356_arcsinXO2XPolyEval_a_q : std_logic_vector (22 downto 0);
    signal ld_add_one_fracY_uid368_uid369_uid369_arcsinL_uid78_fpArccosXTest_q_to_yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_a_q : std_logic_vector (52 downto 0);
    signal ld_yBottomBits_uid691_pT5_uid538_arccosXO2PolyEval_b_to_pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval_b_q : std_logic_vector (25 downto 0);
    signal ld_TtopProdConcSoftProd_uid703_pT5_uid538_arccosXO2PolyEval_q_to_sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_a_q : std_logic_vector (59 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC4_uid327_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid327_arcsinXO2XTabGen_lutmem_a_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC4_uid509_arccosXO2TabGen_lutmem_0_q_to_memoryC4_uid509_arccosXO2TabGen_lutmem_a_q : std_logic_vector (7 downto 0);
    signal ld_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_1_a_q : std_logic_vector (55 downto 0);
    signal ld_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_2_a_q : std_logic_vector (53 downto 0);
    signal ld_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_b_to_reg_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_vCount_uid188_fpLOut1_uid57_fpArccosXTest_q_to_reg_vCount_uid188_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_4_a_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid174_fpLOut1_uid57_fpArccosXTest_q_to_reg_vCount_uid174_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_6_a_q : std_logic_vector (0 downto 0);
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC4_uid554_sqrtTableGenerator_lutmem_0_a_q : std_logic_vector (7 downto 0);
    signal ld_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_b_to_reg_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_b_to_reg_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_q_to_reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_1_a_q : std_logic_vector (26 downto 0);
    signal ld_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_0_a_q : std_logic_vector (26 downto 0);
    signal ld_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_b_to_reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest_2_a_q : std_logic_vector (0 downto 0);
    signal ld_exc_R_uid401_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_R_uid401_arcsinL_uid78_fpArccosXTest_0_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_2_a_q : std_logic_vector (0 downto 0);
    signal ld_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_b_to_reg_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_0_to_fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_3_a_q : std_logic_vector (51 downto 0);
    signal ld_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_b_to_reg_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_0_to_expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_3_a_q : std_logic_vector (10 downto 0);
    signal ld_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_b_to_reg_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q_to_sPPolyEval_uid72_fpArccosXTest_a_inputreg_q : std_logic_vector (52 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_inputreg_q : std_logic_vector (63 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_ia : std_logic_vector (63 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_iq : std_logic_vector (63 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_q : std_logic_vector (63 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdcnt_q : std_logic_vector(1 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdcnt_i : unsigned(1 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdreg_q : std_logic_vector (1 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_mem_top_q : std_logic_vector (2 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_sticky_ena_q : signal is true;
    signal ld_y_uid52_fpArccosXTest_b_to_mPPolyEval_uid99_fpArccosXTest_a_inputreg_q : std_logic_vector (78 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_sticky_ena_q : signal is true;
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_reset0 : std_logic;
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_eq : std_logic;
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_reset0 : std_logic;
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_sticky_ena_q : signal is true;
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b_to_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_a_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_inputreg_q : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena_q : signal is true;
    signal ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena_q : signal is true;
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_eq : std_logic;
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_sticky_ena_q : signal is true;
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_reset0 : std_logic;
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_eq : std_logic;
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_sticky_ena_q : signal is true;
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_inputreg_q : std_logic_vector (43 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_ia : std_logic_vector (43 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_iq : std_logic_vector (43 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_q : std_logic_vector (43 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_sticky_ena_q : signal is true;
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq : std_logic;
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : signal is true;
    signal ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_sticky_ena_q : signal is true;
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : signal is true;
    signal ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : signal is true;
    signal ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : signal is true;
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_inputreg_q : std_logic_vector (11 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia : std_logic_vector (11 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq : std_logic_vector (11 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_q : std_logic_vector (11 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q : std_logic_vector(0 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i : unsigned(0 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q : std_logic_vector (0 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : signal is true;
    signal ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : signal is true;
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq : std_logic;
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : signal is true;
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_inputreg_q : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_ia : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_iq : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_q : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_sticky_ena_q : signal is true;
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_ia : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_iq : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_q : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_sticky_ena_q : signal is true;
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_ia : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_iq : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_q : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_sticky_ena_q : signal is true;
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_inputreg_q : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_reset0 : std_logic;
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_sticky_ena_q : signal is true;
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_ia : std_logic_vector (43 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_iq : std_logic_vector (43 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_q : std_logic_vector (43 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_sticky_ena_q : signal is true;
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_inputreg_q : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_ia : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_iq : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_q : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_eq : std_logic;
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_sticky_ena_q : signal is true;
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_inputreg_q : std_logic_vector (52 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia : std_logic_vector (52 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq : std_logic_vector (52 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_q : std_logic_vector (52 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq : std_logic;
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_inputreg_q : std_logic_vector (25 downto 0);
    signal ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_sticky_ena_q : signal is true;
    signal ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_inputreg_q : std_logic_vector (26 downto 0);
    signal ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_sticky_ena_q : signal is true;
    signal ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_inputreg_q : std_logic_vector (25 downto 0);
    signal ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_sticky_ena_q : signal is true;
    signal ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_inputreg_q : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_ia : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_iq : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_q : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_sticky_ena_q : signal is true;
    signal ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_inputreg_q : std_logic_vector (23 downto 0);
    signal ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_ia : std_logic_vector (23 downto 0);
    signal ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_iq : std_logic_vector (23 downto 0);
    signal ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_q : std_logic_vector (23 downto 0);
    signal ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_sticky_ena_q : signal is true;
    signal ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_inputreg_q : std_logic_vector (32 downto 0);
    signal ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_ia : std_logic_vector (32 downto 0);
    signal ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_iq : std_logic_vector (32 downto 0);
    signal ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_q : std_logic_vector (32 downto 0);
    signal ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_sticky_ena_q : signal is true;
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_sticky_ena_q : signal is true;
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_reset0 : std_logic;
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q : signal is true;
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_inputreg_q : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_reset0 : std_logic;
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_sticky_ena_q : signal is true;
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq : std_logic;
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_inputreg_q : std_logic_vector (25 downto 0);
    signal ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_sticky_ena_q : signal is true;
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_inputreg_q : std_logic_vector (33 downto 0);
    signal ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_ia : std_logic_vector (33 downto 0);
    signal ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_iq : std_logic_vector (33 downto 0);
    signal ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_q : std_logic_vector (33 downto 0);
    signal ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_sticky_ena_q : signal is true;
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_reset0 : std_logic;
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena_q : signal is true;
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_reset0 : std_logic;
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena_q : signal is true;
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_inputreg_q : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_reset0 : std_logic;
    signal ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_sticky_ena_q : signal is true;
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_reset0 : std_logic;
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_sticky_ena_q : signal is true;
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_reset0 : std_logic;
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_sticky_ena_q : signal is true;
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_sticky_ena_q : signal is true;
    signal pad_o_uid18_uid54_fpArccosXTest_q : std_logic_vector (79 downto 0);
    signal pad_pi2_uid102_uid103_fpArccosXTest_q : std_logic_vector (56 downto 0);
    signal extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (0 downto 0);
    signal expUdf_uid431_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(17 downto 0);
    signal expUdf_uid431_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(17 downto 0);
    signal expUdf_uid431_arcsinL_uid78_fpArccosXTest_o : std_logic_vector (17 downto 0);
    signal expUdf_uid431_arcsinL_uid78_fpArccosXTest_cin : std_logic_vector (0 downto 0);
    signal expUdf_uid431_arcsinL_uid78_fpArccosXTest_n : std_logic_vector (0 downto 0);
    signal expOvf_uid433_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(17 downto 0);
    signal expOvf_uid433_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(17 downto 0);
    signal expOvf_uid433_arcsinL_uid78_fpArccosXTest_o : std_logic_vector (17 downto 0);
    signal expOvf_uid433_arcsinL_uid78_fpArccosXTest_cin : std_logic_vector (0 downto 0);
    signal expOvf_uid433_arcsinL_uid78_fpArccosXTest_n : std_logic_vector (0 downto 0);
    signal spad_yBottomBits_uid618_uid620_pT5_uid356_arcsinXO2XPolyEval_q : std_logic_vector (23 downto 0);
    signal pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_q : std_logic_vector (25 downto 0);
    signal pad_yBottomBits_uid618_uid622_pT5_uid356_arcsinXO2XPolyEval_q : std_logic_vector (26 downto 0);
    signal spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_q : std_logic_vector (26 downto 0);
    signal pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_q : std_logic_vector (25 downto 0);
    signal pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval_q : std_logic_vector (26 downto 0);
    signal path2PosCaseFP_uid114_fpArccosXTest_q : std_logic_vector (63 downto 0);
    signal excSelBits_uid128_fpArccosXTest_q : std_logic_vector (2 downto 0);
    signal rightShiftStage2Idx1_uid306_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2Idx1_uid488_alignArcsinL_uid84_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (26 downto 0);
    signal os_uid324_arcsinXO2XTabGen_q : std_logic_vector (40 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_a : std_logic_vector(56 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_b : std_logic_vector(56 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_o : std_logic_vector (56 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_q : std_logic_vector (55 downto 0);
    signal oFracX_uid42_uid42_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal oSqrtFPLFrac_uid65_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal oFracArcsinL_uid80_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdmux_q : std_logic_vector (1 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_a : std_logic_vector(0 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal expX_uid6_fpArccosXTest_in : std_logic_vector (62 downto 0);
    signal expX_uid6_fpArccosXTest_b : std_logic_vector (10 downto 0);
    signal fracX_uid7_fpArccosXTest_in : std_logic_vector (51 downto 0);
    signal fracX_uid7_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal singX_uid8_fpArccosXTest_in : std_logic_vector (63 downto 0);
    signal singX_uid8_fpArccosXTest_b : std_logic_vector (0 downto 0);
    signal expXIsZero_uid24_fpArccosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid24_fpArccosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid24_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid26_fpArccosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid26_fpArccosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid26_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid28_fpArccosXTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid28_fpArccosXTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid28_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid29_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid29_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid29_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal expGT0_uid36_fpArccosXTest_a : std_logic_vector(13 downto 0);
    signal expGT0_uid36_fpArccosXTest_b : std_logic_vector(13 downto 0);
    signal expGT0_uid36_fpArccosXTest_o : std_logic_vector (13 downto 0);
    signal expGT0_uid36_fpArccosXTest_cin : std_logic_vector (0 downto 0);
    signal expGT0_uid36_fpArccosXTest_c : std_logic_vector (0 downto 0);
    signal expEQ0_uid37_fpArccosXTest_a : std_logic_vector(10 downto 0);
    signal expEQ0_uid37_fpArccosXTest_b : std_logic_vector(10 downto 0);
    signal expEQ0_uid37_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid38_fpArccosXTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid38_fpArccosXTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid38_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal shiftValue_uid43_fpArccosXTest_a : std_logic_vector(14 downto 0);
    signal shiftValue_uid43_fpArccosXTest_b : std_logic_vector(14 downto 0);
    signal shiftValue_uid43_fpArccosXTest_o : std_logic_vector (14 downto 0);
    signal shiftValue_uid43_fpArccosXTest_cin : std_logic_vector (0 downto 0);
    signal shiftValue_uid43_fpArccosXTest_n : std_logic_vector (0 downto 0);
    signal shiftValuePre_uid44_fpArccosXTest_a : std_logic_vector(11 downto 0);
    signal shiftValuePre_uid44_fpArccosXTest_b : std_logic_vector(11 downto 0);
    signal shiftValuePre_uid44_fpArccosXTest_o : std_logic_vector (11 downto 0);
    signal shiftValuePre_uid44_fpArccosXTest_q : std_logic_vector (11 downto 0);
    signal oMy_uid54_fpArccosXTest_a : std_logic_vector(80 downto 0);
    signal oMy_uid54_fpArccosXTest_b : std_logic_vector(80 downto 0);
    signal oMy_uid54_fpArccosXTest_o : std_logic_vector (80 downto 0);
    signal oMy_uid54_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal srValArcsinL_uid82_fpArccosXTest_a : std_logic_vector(11 downto 0);
    signal srValArcsinL_uid82_fpArccosXTest_b : std_logic_vector(11 downto 0);
    signal srValArcsinL_uid82_fpArccosXTest_o : std_logic_vector (11 downto 0);
    signal srValArcsinL_uid82_fpArccosXTest_q : std_logic_vector (11 downto 0);
    signal path1NegCase_uid86_fpArccosXTest_a : std_logic_vector(57 downto 0);
    signal path1NegCase_uid86_fpArccosXTest_b : std_logic_vector(57 downto 0);
    signal path1NegCase_uid86_fpArccosXTest_o : std_logic_vector (57 downto 0);
    signal path1NegCase_uid86_fpArccosXTest_q : std_logic_vector (57 downto 0);
    signal path1NegCaseFrac_uid91_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal path1NegCaseFrac_uid91_fpArccosXTest_q : std_logic_vector (51 downto 0);
    signal path1NegCaseExp_uid92_fpArccosXTest_a : std_logic_vector(11 downto 0);
    signal path1NegCaseExp_uid92_fpArccosXTest_b : std_logic_vector(11 downto 0);
    signal path1NegCaseExp_uid92_fpArccosXTest_o : std_logic_vector (11 downto 0);
    signal path1NegCaseExp_uid92_fpArccosXTest_q : std_logic_vector (11 downto 0);
    signal path2Diff_uid103_fpArccosXTest_a : std_logic_vector(57 downto 0);
    signal path2Diff_uid103_fpArccosXTest_b : std_logic_vector(57 downto 0);
    signal path2Diff_uid103_fpArccosXTest_o : std_logic_vector (57 downto 0);
    signal path2Diff_uid103_fpArccosXTest_q : std_logic_vector (57 downto 0);
    signal path2NegCaseFP_uid112_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal path2NegCaseFP_uid112_fpArccosXTest_q : std_logic_vector (63 downto 0);
    signal path2ResFP_uid116_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal path2ResFP_uid116_fpArccosXTest_q : std_logic_vector (63 downto 0);
    signal expRCalc_uid125_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal expRCalc_uid125_fpArccosXTest_q : std_logic_vector (10 downto 0);
    signal excRNaN_uid127_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid127_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid127_fpArccosXTest_c : std_logic_vector(0 downto 0);
    signal excRNaN_uid127_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal outMuxSelEnc_uid129_fpArccosXTest_q : std_logic_vector(1 downto 0);
    signal expRPostExc_uid131_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid131_fpArccosXTest_q : std_logic_vector (10 downto 0);
    signal vCount_uid174_fpLOut1_uid57_fpArccosXTest_a : std_logic_vector(63 downto 0);
    signal vCount_uid174_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector(63 downto 0);
    signal vCount_uid174_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid181_fpLOut1_uid57_fpArccosXTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid181_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid181_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid185_fpLOut1_uid57_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid185_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid188_fpLOut1_uid57_fpArccosXTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid188_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid188_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid192_fpLOut1_uid57_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid192_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (78 downto 0);
    signal vStagei_uid199_fpLOut1_uid57_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid199_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (78 downto 0);
    signal vStagei_uid213_fpLOut1_uid57_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid213_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (78 downto 0);
    signal vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (6 downto 0);
    signal expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid237_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid237_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid237_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid240_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid240_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid240_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal expEvenSig_uid248_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(11 downto 0);
    signal expEvenSig_uid248_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector(11 downto 0);
    signal expEvenSig_uid248_sqrtFPL_uid63_fpArccosXTest_o : std_logic_vector (11 downto 0);
    signal expEvenSig_uid248_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector (11 downto 0);
    signal expOddSig_uid251_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(11 downto 0);
    signal expOddSig_uid251_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector(11 downto 0);
    signal expOddSig_uid251_sqrtFPL_uid63_fpArccosXTest_o : std_logic_vector (11 downto 0);
    signal expOddSig_uid251_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector (11 downto 0);
    signal excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_c : std_logic_vector(0 downto 0);
    signal excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector (10 downto 0);
    signal fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector (51 downto 0);
    signal ts4_uid353_arcsinXO2XPolyEval_a : std_logic_vector(50 downto 0);
    signal ts4_uid353_arcsinXO2XPolyEval_b : std_logic_vector(50 downto 0);
    signal ts4_uid353_arcsinXO2XPolyEval_o : std_logic_vector (50 downto 0);
    signal ts4_uid353_arcsinXO2XPolyEval_q : std_logic_vector (50 downto 0);
    signal ts5_uid359_arcsinXO2XPolyEval_a : std_logic_vector(62 downto 0);
    signal ts5_uid359_arcsinXO2XPolyEval_b : std_logic_vector(62 downto 0);
    signal ts5_uid359_arcsinXO2XPolyEval_o : std_logic_vector (62 downto 0);
    signal ts5_uid359_arcsinXO2XPolyEval_q : std_logic_vector (62 downto 0);
    signal exc_I_uid379_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid379_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid379_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal exc_R_uid385_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid385_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid385_arcsinL_uid78_fpArccosXTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid385_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid392_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid392_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid392_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid395_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid395_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid395_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(2 downto 0);
    signal roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(2 downto 0);
    signal roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal excZC3_uid437_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal excZC3_uid437_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal excZC3_uid437_arcsinL_uid78_fpArccosXTest_c : std_logic_vector(0 downto 0);
    signal excZC3_uid437_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal excRZero_uid438_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal excRZero_uid438_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal excRZero_uid438_arcsinL_uid78_fpArccosXTest_c : std_logic_vector(0 downto 0);
    signal excRZero_uid438_arcsinL_uid78_fpArccosXTest_d : std_logic_vector(0 downto 0);
    signal excRZero_uid438_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid442_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid442_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid442_arcsinL_uid78_fpArccosXTest_c : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid442_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal excRInf_uid443_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal excRInf_uid443_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal excRInf_uid443_arcsinL_uid78_fpArccosXTest_c : std_logic_vector(0 downto 0);
    signal excRInf_uid443_arcsinL_uid78_fpArccosXTest_d : std_logic_vector(0 downto 0);
    signal excRInf_uid443_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal excYZAndExcXI_uid444_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal excYZAndExcXI_uid444_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal excYZAndExcXI_uid444_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal excXZAndExcYI_uid445_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal excXZAndExcYI_uid445_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal excXZAndExcYI_uid445_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal excRNaN_uid447_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid447_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid447_arcsinL_uid78_fpArccosXTest_c : std_logic_vector(0 downto 0);
    signal excRNaN_uid447_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal excREnc_uid449_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(1 downto 0);
    signal fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (51 downto 0);
    signal expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (10 downto 0);
    signal rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal ts3_uid529_arccosXO2PolyEval_a : std_logic_vector(43 downto 0);
    signal ts3_uid529_arccosXO2PolyEval_b : std_logic_vector(43 downto 0);
    signal ts3_uid529_arccosXO2PolyEval_o : std_logic_vector (43 downto 0);
    signal ts3_uid529_arccosXO2PolyEval_q : std_logic_vector (43 downto 0);
    signal ts4_uid535_arccosXO2PolyEval_a : std_logic_vector(53 downto 0);
    signal ts4_uid535_arccosXO2PolyEval_b : std_logic_vector(53 downto 0);
    signal ts4_uid535_arccosXO2PolyEval_o : std_logic_vector (53 downto 0);
    signal ts4_uid535_arccosXO2PolyEval_q : std_logic_vector (53 downto 0);
    signal ts5_uid541_arccosXO2PolyEval_a : std_logic_vector(62 downto 0);
    signal ts5_uid541_arccosXO2PolyEval_b : std_logic_vector(62 downto 0);
    signal ts5_uid541_arccosXO2PolyEval_o : std_logic_vector (62 downto 0);
    signal ts5_uid541_arccosXO2PolyEval_q : std_logic_vector (62 downto 0);
    signal ts4_uid580_sqrtPolynomialEvaluator_a : std_logic_vector(51 downto 0);
    signal ts4_uid580_sqrtPolynomialEvaluator_b : std_logic_vector(51 downto 0);
    signal ts4_uid580_sqrtPolynomialEvaluator_o : std_logic_vector (51 downto 0);
    signal ts4_uid580_sqrtPolynomialEvaluator_q : std_logic_vector (51 downto 0);
    signal sumAHighB_uid586_sqrtPolynomialEvaluator_a : std_logic_vector(57 downto 0);
    signal sumAHighB_uid586_sqrtPolynomialEvaluator_b : std_logic_vector(57 downto 0);
    signal sumAHighB_uid586_sqrtPolynomialEvaluator_o : std_logic_vector (57 downto 0);
    signal sumAHighB_uid586_sqrtPolynomialEvaluator_q : std_logic_vector (57 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal expL_uid58_fpArccosXTest_a : std_logic_vector(11 downto 0);
    signal expL_uid58_fpArccosXTest_b : std_logic_vector(11 downto 0);
    signal expL_uid58_fpArccosXTest_o : std_logic_vector (11 downto 0);
    signal expL_uid58_fpArccosXTest_q : std_logic_vector (11 downto 0);
    signal oFracXExt_uid49_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal piF_uid119_fpArccosXTest_in : std_logic_vector (55 downto 0);
    signal piF_uid119_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal fracRCalc_uid122_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal fracRCalc_uid122_fpArccosXTest_q : std_logic_vector (51 downto 0);
    signal cStage_uid177_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (78 downto 0);
    signal rightShiftStage1Idx1_uid146_fxpX_uid50_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage1Idx2_uid298_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage1Idx2_uid480_alignArcsinL_uid84_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage1Idx2_uid149_fxpX_uid50_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage1Idx3_uid152_fxpX_uid50_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage2Idx1_uid157_fxpX_uid50_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage2Idx2_uid309_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2Idx2_uid491_alignArcsinL_uid84_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2Idx2_uid160_fxpX_uid50_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage1Idx1_uid295_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage1Idx1_uid477_alignArcsinL_uid84_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2Idx3_uid163_fxpX_uid50_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal join_uid267_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector (2 downto 0);
    signal rightShiftStage1Idx3_uid301_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage1Idx3_uid483_alignArcsinL_uid84_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2Idx3_uid312_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2Idx3_uid494_alignArcsinL_uid84_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal expFracPreRound_uid423_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (66 downto 0);
    signal prodXYTruncFR_uid590_pT1_uid332_arcsinXO2XPolyEval_in : std_logic_vector (35 downto 0);
    signal prodXYTruncFR_uid590_pT1_uid332_arcsinXO2XPolyEval_b : std_logic_vector (18 downto 0);
    signal prodXYTruncFR_uid593_pT2_uid338_arcsinXO2XPolyEval_in : std_logic_vector (53 downto 0);
    signal prodXYTruncFR_uid593_pT2_uid338_arcsinXO2XPolyEval_b : std_logic_vector (28 downto 0);
    signal prodXYTruncFR_uid596_pT3_uid344_arcsinXO2XPolyEval_in : std_logic_vector (69 downto 0);
    signal prodXYTruncFR_uid596_pT3_uid344_arcsinXO2XPolyEval_b : std_logic_vector (34 downto 0);
    signal TtopProdConcSoftProd_uid642_prod_uid405_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (107 downto 0);
    signal prodXYTruncFR_uid649_pT1_uid514_arccosXO2PolyEval_in : std_logic_vector (35 downto 0);
    signal prodXYTruncFR_uid649_pT1_uid514_arccosXO2PolyEval_b : std_logic_vector (18 downto 0);
    signal prodXYTruncFR_uid652_pT2_uid520_arccosXO2PolyEval_in : std_logic_vector (53 downto 0);
    signal prodXYTruncFR_uid652_pT2_uid520_arccosXO2PolyEval_b : std_logic_vector (28 downto 0);
    signal TtopProdConcSoftProd_uid703_pT5_uid538_arccosXO2PolyEval_q : std_logic_vector (59 downto 0);
    signal prodXYTruncFR_uid710_pT1_uid559_sqrtPolynomialEvaluator_in : std_logic_vector (33 downto 0);
    signal prodXYTruncFR_uid710_pT1_uid559_sqrtPolynomialEvaluator_b : std_logic_vector (17 downto 0);
    signal prodXYTruncFR_uid713_pT2_uid565_sqrtPolynomialEvaluator_in : std_logic_vector (49 downto 0);
    signal prodXYTruncFR_uid713_pT2_uid565_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal prodXYTruncFR_uid716_pT3_uid571_sqrtPolynomialEvaluator_in : std_logic_vector (67 downto 0);
    signal prodXYTruncFR_uid716_pT3_uid571_sqrtPolynomialEvaluator_b : std_logic_vector (33 downto 0);
    signal multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_b : std_logic_vector (35 downto 0);
    signal multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_b : std_logic_vector (51 downto 0);
    signal multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_b : std_logic_vector (29 downto 0);
    signal multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_b : std_logic_vector (35 downto 0);
    signal multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_b : std_logic_vector (53 downto 0);
    signal multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_b : std_logic_vector (34 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_0_q_int : std_logic_vector (53 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_0_q : std_logic_vector (53 downto 0);
    signal rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal fracSelIn_uid268_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector (3 downto 0);
    signal os_uid549_sqrtTableGenerator_q : std_logic_vector (48 downto 0);
    signal os_uid546_sqrtTableGenerator_q : std_logic_vector (56 downto 0);
    signal s5_uid584_uid587_sqrtPolynomialEvaluator_q : std_logic_vector (59 downto 0);
    signal rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal os_uid318_arcsinXO2XTabGen_q : std_logic_vector (58 downto 0);
    signal os_uid321_arcsinXO2XTabGen_q : std_logic_vector (47 downto 0);
    signal stickyExtendedRange_uid414_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (51 downto 0);
    signal rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal os_uid500_arccosXO2TabGen_q : std_logic_vector (58 downto 0);
    signal os_uid503_arccosXO2TabGen_q : std_logic_vector (50 downto 0);
    signal os_uid506_arccosXO2TabGen_q : std_logic_vector (40 downto 0);
    signal sPPolyEval_uid72_fpArccosXTest_in : std_logic_vector (44 downto 0);
    signal sPPolyEval_uid72_fpArccosXTest_b : std_logic_vector (43 downto 0);
    signal mPPolyEval_uid99_fpArccosXTest_in : std_logic_vector (70 downto 0);
    signal mPPolyEval_uid99_fpArccosXTest_b : std_logic_vector (43 downto 0);
    signal fracRPostExc_uid130_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid130_fpArccosXTest_q : std_logic_vector (51 downto 0);
    signal vStagei_uid178_fpLOut1_uid57_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid178_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (78 downto 0);
    signal FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_in : std_logic_vector (44 downto 0);
    signal FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector (44 downto 0);
    signal concExc_uid448_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (2 downto 0);
    signal R_uid461_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (63 downto 0);
    signal yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (26 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_1_q_int : std_logic_vector (82 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_1_q : std_logic_vector (82 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_2_q_int : std_logic_vector (107 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_2_q : std_logic_vector (107 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmp_a : std_logic_vector(2 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmp_b : std_logic_vector(2 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmp_a : std_logic_vector(6 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmp_b : std_logic_vector(6 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmp_a : std_logic_vector(6 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmp_b : std_logic_vector(6 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector (63 downto 0);
    signal ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmp_a : std_logic_vector(5 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmp_b : std_logic_vector(5 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmp_a : std_logic_vector(4 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmp_b : std_logic_vector(4 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid349_arcsinXO2XPolyEval_in : std_logic_vector (43 downto 0);
    signal yT4_uid349_arcsinXO2XPolyEval_b : std_logic_vector (40 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal yT2_uid519_arccosXO2PolyEval_in : std_logic_vector (43 downto 0);
    signal yT2_uid519_arccosXO2PolyEval_b : std_logic_vector (25 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal yT3_uid525_arccosXO2PolyEval_in : std_logic_vector (43 downto 0);
    signal yT3_uid525_arccosXO2PolyEval_b : std_logic_vector (34 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid531_arccosXO2PolyEval_in : std_logic_vector (43 downto 0);
    signal yT4_uid531_arccosXO2PolyEval_b : std_logic_vector (40 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid576_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT4_uid576_sqrtPolynomialEvaluator_b : std_logic_vector (39 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_nor_q : std_logic_vector(0 downto 0);
    signal xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_in : std_logic_vector (43 downto 0);
    signal xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmp_a : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmp_b : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_nor_q : std_logic_vector(0 downto 0);
    signal xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (26 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_in : std_logic_vector (26 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_1_in : std_logic_vector (53 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_1_b : std_logic_vector (26 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmp_a : std_logic_vector(6 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmp_b : std_logic_vector(6 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmp_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_nor_q : std_logic_vector(0 downto 0);
    signal X52dto16_uid282_alignSqrt_uid69_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal X52dto16_uid282_alignSqrt_uid69_fpArccosXTest_b : std_logic_vector (36 downto 0);
    signal X52dto32_uid285_alignSqrt_uid69_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal X52dto32_uid285_alignSqrt_uid69_fpArccosXTest_b : std_logic_vector (20 downto 0);
    signal X52dto48_uid288_alignSqrt_uid69_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal X52dto48_uid288_alignSqrt_uid69_fpArccosXTest_b : std_logic_vector (4 downto 0);
    signal xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (25 downto 0);
    signal xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (25 downto 0);
    signal X52dto16_uid464_alignArcsinL_uid84_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal X52dto16_uid464_alignArcsinL_uid84_fpArccosXTest_b : std_logic_vector (36 downto 0);
    signal X52dto32_uid467_alignArcsinL_uid84_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal X52dto32_uid467_alignArcsinL_uid84_fpArccosXTest_b : std_logic_vector (20 downto 0);
    signal X52dto48_uid470_alignArcsinL_uid84_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal X52dto48_uid470_alignArcsinL_uid84_fpArccosXTest_b : std_logic_vector (4 downto 0);
    signal InvExpXIsZero_uid34_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid34_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid30_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid30_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid33_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid33_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid39_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid39_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal fxpShifterBits_uid46_fpArccosXTest_in : std_logic_vector (6 downto 0);
    signal fxpShifterBits_uid46_fpArccosXTest_b : std_logic_vector (6 downto 0);
    signal l_uid56_fpArccosXTest_in : std_logic_vector (78 downto 0);
    signal l_uid56_fpArccosXTest_b : std_logic_vector (78 downto 0);
    signal srValArcsinLRange_uid83_fpArccosXTest_in : std_logic_vector (5 downto 0);
    signal srValArcsinLRange_uid83_fpArccosXTest_b : std_logic_vector (5 downto 0);
    signal path1NegCaseN_uid88_fpArccosXTest_in : std_logic_vector (56 downto 0);
    signal path1NegCaseN_uid88_fpArccosXTest_b : std_logic_vector (0 downto 0);
    signal path1NegCaseFracHigh_uid89_fpArccosXTest_in : std_logic_vector (55 downto 0);
    signal path1NegCaseFracHigh_uid89_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal path1NegCaseFracLow_uid90_fpArccosXTest_in : std_logic_vector (54 downto 0);
    signal path1NegCaseFracLow_uid90_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal path1NegCaseExpRange_uid93_fpArccosXTest_in : std_logic_vector (10 downto 0);
    signal path1NegCaseExpRange_uid93_fpArccosXTest_b : std_logic_vector (10 downto 0);
    signal normBit_uid105_fpArccosXTest_in : std_logic_vector (56 downto 0);
    signal normBit_uid105_fpArccosXTest_b : std_logic_vector (0 downto 0);
    signal path2NegCaseFPFrac_uid106_fpArccosXTest_in : std_logic_vector (55 downto 0);
    signal path2NegCaseFPFrac_uid106_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal path2NegCaseFPFrac_uid109_fpArccosXTest_in : std_logic_vector (54 downto 0);
    signal path2NegCaseFPFrac_uid109_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal Path2ResFP51dto0_uid120_fpArccosXTest_in : std_logic_vector (51 downto 0);
    signal Path2ResFP51dto0_uid120_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal Path2ResFP62dto52_uid123_fpArccosXTest_in : std_logic_vector (62 downto 0);
    signal Path2ResFP62dto52_uid123_fpArccosXTest_b : std_logic_vector (10 downto 0);
    signal sR_uid132_fpArccosXTest_q : std_logic_vector (63 downto 0);
    signal rVStage_uid187_fpLOut1_uid57_fpArccosXTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid187_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid190_fpLOut1_uid57_fpArccosXTest_in : std_logic_vector (62 downto 0);
    signal vStage_uid190_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector (62 downto 0);
    signal rVStage_uid194_fpLOut1_uid57_fpArccosXTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid194_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid197_fpLOut1_uid57_fpArccosXTest_in : std_logic_vector (70 downto 0);
    signal vStage_uid197_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector (70 downto 0);
    signal rVStage_uid201_fpLOut1_uid57_fpArccosXTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid201_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid204_fpLOut1_uid57_fpArccosXTest_in : std_logic_vector (74 downto 0);
    signal vStage_uid204_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector (74 downto 0);
    signal rVStage_uid215_fpLOut1_uid57_fpArccosXTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid215_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector (0 downto 0);
    signal vStage_uid218_fpLOut1_uid57_fpArccosXTest_in : std_logic_vector (77 downto 0);
    signal vStage_uid218_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector (77 downto 0);
    signal InvExpXIsZero_uid245_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid245_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid241_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid241_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid244_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid244_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal expREven_uid249_sqrtFPL_uid63_fpArccosXTest_in : std_logic_vector (11 downto 0);
    signal expREven_uid249_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector (10 downto 0);
    signal expROdd_uid252_sqrtFPL_uid63_fpArccosXTest_in : std_logic_vector (11 downto 0);
    signal expROdd_uid252_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector (10 downto 0);
    signal s4_uid354_arcsinXO2XPolyEval_in : std_logic_vector (50 downto 0);
    signal s4_uid354_arcsinXO2XPolyEval_b : std_logic_vector (49 downto 0);
    signal s5_uid360_arcsinXO2XPolyEval_in : std_logic_vector (62 downto 0);
    signal s5_uid360_arcsinXO2XPolyEval_b : std_logic_vector (61 downto 0);
    signal InvExpXIsZero_uid400_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid400_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid396_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid396_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid399_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid399_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal FracRPostNorm1dto0_uid418_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (1 downto 0);
    signal FracRPostNorm1dto0_uid418_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (1 downto 0);
    signal roundBit_uid422_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal roundBit_uid422_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal InvExcRNaN_uid459_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvExcRNaN_uid459_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal RightShiftStage052dto4_uid475_alignArcsinL_uid84_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto4_uid475_alignArcsinL_uid84_fpArccosXTest_b : std_logic_vector (48 downto 0);
    signal RightShiftStage052dto8_uid478_alignArcsinL_uid84_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto8_uid478_alignArcsinL_uid84_fpArccosXTest_b : std_logic_vector (44 downto 0);
    signal RightShiftStage052dto12_uid481_alignArcsinL_uid84_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto12_uid481_alignArcsinL_uid84_fpArccosXTest_b : std_logic_vector (40 downto 0);
    signal s3_uid530_arccosXO2PolyEval_in : std_logic_vector (43 downto 0);
    signal s3_uid530_arccosXO2PolyEval_b : std_logic_vector (42 downto 0);
    signal s4_uid536_arccosXO2PolyEval_in : std_logic_vector (53 downto 0);
    signal s4_uid536_arccosXO2PolyEval_b : std_logic_vector (52 downto 0);
    signal s5_uid542_arccosXO2PolyEval_in : std_logic_vector (62 downto 0);
    signal s5_uid542_arccosXO2PolyEval_b : std_logic_vector (61 downto 0);
    signal s4_uid581_sqrtPolynomialEvaluator_in : std_logic_vector (51 downto 0);
    signal s4_uid581_sqrtPolynomialEvaluator_b : std_logic_vector (50 downto 0);
    signal expLRange_uid60_fpArccosXTest_in : std_logic_vector (10 downto 0);
    signal expLRange_uid60_fpArccosXTest_b : std_logic_vector (10 downto 0);
    signal X80dto32_uid135_fxpX_uid50_fpArccosXTest_in : std_logic_vector (80 downto 0);
    signal X80dto32_uid135_fxpX_uid50_fpArccosXTest_b : std_logic_vector (48 downto 0);
    signal X80dto64_uid138_fxpX_uid50_fpArccosXTest_in : std_logic_vector (80 downto 0);
    signal X80dto64_uid138_fxpX_uid50_fpArccosXTest_b : std_logic_vector (16 downto 0);
    signal lowRangeB_uid333_arcsinXO2XPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid333_arcsinXO2XPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid334_arcsinXO2XPolyEval_in : std_logic_vector (18 downto 0);
    signal highBBits_uid334_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal lowRangeB_uid339_arcsinXO2XPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid339_arcsinXO2XPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid340_arcsinXO2XPolyEval_in : std_logic_vector (28 downto 0);
    signal highBBits_uid340_arcsinXO2XPolyEval_b : std_logic_vector (27 downto 0);
    signal lowRangeB_uid345_arcsinXO2XPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid345_arcsinXO2XPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid346_arcsinXO2XPolyEval_in : std_logic_vector (34 downto 0);
    signal highBBits_uid346_arcsinXO2XPolyEval_b : std_logic_vector (33 downto 0);
    signal lowRangeA_uid643_prod_uid405_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (26 downto 0);
    signal lowRangeA_uid643_prod_uid405_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (26 downto 0);
    signal highABits_uid644_prod_uid405_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (107 downto 0);
    signal highABits_uid644_prod_uid405_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (80 downto 0);
    signal lowRangeB_uid515_arccosXO2PolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid515_arccosXO2PolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid516_arccosXO2PolyEval_in : std_logic_vector (18 downto 0);
    signal highBBits_uid516_arccosXO2PolyEval_b : std_logic_vector (17 downto 0);
    signal lowRangeB_uid521_arccosXO2PolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid521_arccosXO2PolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid522_arccosXO2PolyEval_in : std_logic_vector (28 downto 0);
    signal highBBits_uid522_arccosXO2PolyEval_b : std_logic_vector (27 downto 0);
    signal lowRangeB_uid560_sqrtPolynomialEvaluator_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid560_sqrtPolynomialEvaluator_b : std_logic_vector (0 downto 0);
    signal highBBits_uid561_sqrtPolynomialEvaluator_in : std_logic_vector (17 downto 0);
    signal highBBits_uid561_sqrtPolynomialEvaluator_b : std_logic_vector (16 downto 0);
    signal lowRangeB_uid566_sqrtPolynomialEvaluator_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid566_sqrtPolynomialEvaluator_b : std_logic_vector (0 downto 0);
    signal highBBits_uid567_sqrtPolynomialEvaluator_in : std_logic_vector (26 downto 0);
    signal highBBits_uid567_sqrtPolynomialEvaluator_b : std_logic_vector (25 downto 0);
    signal lowRangeB_uid572_sqrtPolynomialEvaluator_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid572_sqrtPolynomialEvaluator_b : std_logic_vector (0 downto 0);
    signal highBBits_uid573_sqrtPolynomialEvaluator_in : std_logic_vector (33 downto 0);
    signal highBBits_uid573_sqrtPolynomialEvaluator_b : std_logic_vector (32 downto 0);
    signal lowRangeB_uid610_pT4_uid350_arcsinXO2XPolyEval_in : std_logic_vector (6 downto 0);
    signal lowRangeB_uid610_pT4_uid350_arcsinXO2XPolyEval_b : std_logic_vector (6 downto 0);
    signal highBBits_uid611_pT4_uid350_arcsinXO2XPolyEval_in : std_logic_vector (35 downto 0);
    signal highBBits_uid611_pT4_uid350_arcsinXO2XPolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid625_pT5_uid356_arcsinXO2XPolyEval_in : std_logic_vector (22 downto 0);
    signal lowRangeB_uid625_pT5_uid356_arcsinXO2XPolyEval_b : std_logic_vector (22 downto 0);
    signal highBBits_uid626_pT5_uid356_arcsinXO2XPolyEval_in : std_logic_vector (51 downto 0);
    signal highBBits_uid626_pT5_uid356_arcsinXO2XPolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid666_pT3_uid526_arccosXO2PolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid666_pT3_uid526_arccosXO2PolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid667_pT3_uid526_arccosXO2PolyEval_in : std_logic_vector (29 downto 0);
    signal highBBits_uid667_pT3_uid526_arccosXO2PolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid683_pT4_uid532_arccosXO2PolyEval_in : std_logic_vector (6 downto 0);
    signal lowRangeB_uid683_pT4_uid532_arccosXO2PolyEval_b : std_logic_vector (6 downto 0);
    signal highBBits_uid684_pT4_uid532_arccosXO2PolyEval_in : std_logic_vector (35 downto 0);
    signal highBBits_uid684_pT4_uid532_arccosXO2PolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid704_pT5_uid538_arccosXO2PolyEval_in : std_logic_vector (18 downto 0);
    signal lowRangeB_uid704_pT5_uid538_arccosXO2PolyEval_b : std_logic_vector (18 downto 0);
    signal highBBits_uid705_pT5_uid538_arccosXO2PolyEval_in : std_logic_vector (53 downto 0);
    signal highBBits_uid705_pT5_uid538_arccosXO2PolyEval_b : std_logic_vector (34 downto 0);
    signal lowRangeB_uid730_pT4_uid577_sqrtPolynomialEvaluator_in : std_logic_vector (5 downto 0);
    signal lowRangeB_uid730_pT4_uid577_sqrtPolynomialEvaluator_b : std_logic_vector (5 downto 0);
    signal highBBits_uid731_pT4_uid577_sqrtPolynomialEvaluator_in : std_logic_vector (34 downto 0);
    signal highBBits_uid731_pT4_uid577_sqrtPolynomialEvaluator_b : std_logic_vector (28 downto 0);
    signal RightShiftStage180dto2_uid155_fxpX_uid50_fpArccosXTest_in : std_logic_vector (80 downto 0);
    signal RightShiftStage180dto2_uid155_fxpX_uid50_fpArccosXTest_b : std_logic_vector (78 downto 0);
    signal RightShiftStage180dto4_uid158_fxpX_uid50_fpArccosXTest_in : std_logic_vector (80 downto 0);
    signal RightShiftStage180dto4_uid158_fxpX_uid50_fpArccosXTest_b : std_logic_vector (76 downto 0);
    signal RightShiftStage180dto6_uid161_fxpX_uid50_fpArccosXTest_in : std_logic_vector (80 downto 0);
    signal RightShiftStage180dto6_uid161_fxpX_uid50_fpArccosXTest_b : std_logic_vector (74 downto 0);
    signal RightShiftStage280dto1_uid166_fxpX_uid50_fpArccosXTest_in : std_logic_vector (80 downto 0);
    signal RightShiftStage280dto1_uid166_fxpX_uid50_fpArccosXTest_b : std_logic_vector (79 downto 0);
    signal cIncludingRoundingBit_uid579_sqrtPolynomialEvaluator_q : std_logic_vector (50 downto 0);
    signal fracR_uid261_sqrtFPL_uid63_fpArccosXTest_in : std_logic_vector (56 downto 0);
    signal fracR_uid261_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal RightShiftStage152dto1_uid304_alignSqrt_uid69_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto1_uid304_alignSqrt_uid69_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal RightShiftStage152dto2_uid307_alignSqrt_uid69_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto2_uid307_alignSqrt_uid69_fpArccosXTest_b : std_logic_vector (50 downto 0);
    signal RightShiftStage152dto3_uid310_alignSqrt_uid69_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto3_uid310_alignSqrt_uid69_fpArccosXTest_b : std_logic_vector (49 downto 0);
    signal sAddr_uid71_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal sAddr_uid71_fpArccosXTest_b : std_logic_vector (7 downto 0);
    signal cIncludingRoundingBit_uid358_arcsinXO2XPolyEval_q : std_logic_vector (61 downto 0);
    signal cIncludingRoundingBit_uid352_arcsinXO2XPolyEval_q : std_logic_vector (49 downto 0);
    signal stickyRangeComparator_uid416_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(51 downto 0);
    signal stickyRangeComparator_uid416_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(51 downto 0);
    signal stickyRangeComparator_uid416_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal RightShiftStage152dto1_uid486_alignArcsinL_uid84_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto1_uid486_alignArcsinL_uid84_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal RightShiftStage152dto2_uid489_alignArcsinL_uid84_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto2_uid489_alignArcsinL_uid84_fpArccosXTest_b : std_logic_vector (50 downto 0);
    signal RightShiftStage152dto3_uid492_alignArcsinL_uid84_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto3_uid492_alignArcsinL_uid84_fpArccosXTest_b : std_logic_vector (49 downto 0);
    signal pad_fxpArcsinL_uid85_uid86_fpArccosXTest_q : std_logic_vector (55 downto 0);
    signal cIncludingRoundingBit_uid540_arccosXO2PolyEval_q : std_logic_vector (61 downto 0);
    signal cIncludingRoundingBit_uid534_arccosXO2PolyEval_q : std_logic_vector (52 downto 0);
    signal cIncludingRoundingBit_uid528_arccosXO2PolyEval_q : std_logic_vector (42 downto 0);
    signal yT1_uid331_arcsinXO2XPolyEval_in : std_logic_vector (43 downto 0);
    signal yT1_uid331_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal yT2_uid337_arcsinXO2XPolyEval_in : std_logic_vector (43 downto 0);
    signal yT2_uid337_arcsinXO2XPolyEval_b : std_logic_vector (25 downto 0);
    signal yT3_uid343_arcsinXO2XPolyEval_in : std_logic_vector (43 downto 0);
    signal yT3_uid343_arcsinXO2XPolyEval_b : std_logic_vector (33 downto 0);
    signal xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_in : std_logic_vector (16 downto 0);
    signal xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b : std_logic_vector (16 downto 0);
    signal yT1_uid513_arccosXO2PolyEval_in : std_logic_vector (43 downto 0);
    signal yT1_uid513_arccosXO2PolyEval_b : std_logic_vector (17 downto 0);
    signal xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_in : std_logic_vector (43 downto 0);
    signal xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_in : std_logic_vector (16 downto 0);
    signal xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b : std_logic_vector (16 downto 0);
    signal sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_in : std_logic_vector (16 downto 0);
    signal sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b : std_logic_vector (2 downto 0);
    signal rVStage_uid180_fpLOut1_uid57_fpArccosXTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid180_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid183_fpLOut1_uid57_fpArccosXTest_in : std_logic_vector (46 downto 0);
    signal vStage_uid183_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector (46 downto 0);
    signal yT1_uid558_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT1_uid558_sqrtPolynomialEvaluator_b : std_logic_vector (16 downto 0);
    signal yT2_uid564_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT2_uid564_sqrtPolynomialEvaluator_b : std_logic_vector (23 downto 0);
    signal yT3_uid570_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT3_uid570_sqrtPolynomialEvaluator_b : std_logic_vector (32 downto 0);
    signal ArcsinL51dto0_uid79_fpArccosXTest_in : std_logic_vector (51 downto 0);
    signal ArcsinL51dto0_uid79_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal ArcsinL62dto52_uid81_fpArccosXTest_in : std_logic_vector (62 downto 0);
    signal ArcsinL62dto52_uid81_fpArccosXTest_b : std_logic_vector (10 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_1_0_a : std_logic_vector(108 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_1_0_b : std_logic_vector(108 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_1_0_o : std_logic_vector (108 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_1_0_q : std_logic_vector (108 downto 0);
    signal SqrtFPL51dto0_uid64_fpArccosXTest_in : std_logic_vector (51 downto 0);
    signal SqrtFPL51dto0_uid64_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal SqrtFPL62dto52_uid66_fpArccosXTest_in : std_logic_vector (62 downto 0);
    signal SqrtFPL62dto52_uid66_fpArccosXTest_b : std_logic_vector (10 downto 0);
    signal signX_uid364_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (63 downto 0);
    signal signX_uid364_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (0 downto 0);
    signal xTop27Bits_uid598_pT4_uid350_arcsinXO2XPolyEval_in : std_logic_vector (40 downto 0);
    signal xTop27Bits_uid598_pT4_uid350_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid601_pT4_uid350_arcsinXO2XPolyEval_in : std_logic_vector (40 downto 0);
    signal xTop18Bits_uid601_pT4_uid350_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid603_pT4_uid350_arcsinXO2XPolyEval_in : std_logic_vector (13 downto 0);
    signal xBottomBits_uid603_pT4_uid350_arcsinXO2XPolyEval_b : std_logic_vector (13 downto 0);
    signal xTop27Bits_uid654_pT3_uid526_arccosXO2PolyEval_in : std_logic_vector (34 downto 0);
    signal xTop27Bits_uid654_pT3_uid526_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid657_pT3_uid526_arccosXO2PolyEval_in : std_logic_vector (34 downto 0);
    signal xTop18Bits_uid657_pT3_uid526_arccosXO2PolyEval_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid659_pT3_uid526_arccosXO2PolyEval_in : std_logic_vector (7 downto 0);
    signal xBottomBits_uid659_pT3_uid526_arccosXO2PolyEval_b : std_logic_vector (7 downto 0);
    signal xTop27Bits_uid671_pT4_uid532_arccosXO2PolyEval_in : std_logic_vector (40 downto 0);
    signal xTop27Bits_uid671_pT4_uid532_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid674_pT4_uid532_arccosXO2PolyEval_in : std_logic_vector (40 downto 0);
    signal xTop18Bits_uid674_pT4_uid532_arccosXO2PolyEval_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid676_pT4_uid532_arccosXO2PolyEval_in : std_logic_vector (13 downto 0);
    signal xBottomBits_uid676_pT4_uid532_arccosXO2PolyEval_b : std_logic_vector (13 downto 0);
    signal xTop27Bits_uid718_pT4_uid577_sqrtPolynomialEvaluator_in : std_logic_vector (39 downto 0);
    signal xTop27Bits_uid718_pT4_uid577_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid721_pT4_uid577_sqrtPolynomialEvaluator_in : std_logic_vector (39 downto 0);
    signal xTop18Bits_uid721_pT4_uid577_sqrtPolynomialEvaluator_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid723_pT4_uid577_sqrtPolynomialEvaluator_in : std_logic_vector (12 downto 0);
    signal xBottomBits_uid723_pT4_uid577_sqrtPolynomialEvaluator_b : std_logic_vector (12 downto 0);
    signal rightShiftStage0Idx1_uid284_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage0Idx2_uid287_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage0Idx3_uid290_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage0Idx1_uid466_alignArcsinL_uid84_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage0Idx2_uid469_alignArcsinL_uid84_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage0Idx3_uid472_alignArcsinL_uid84_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal exc_N_uid31_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid31_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid31_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal expXZFracNotZero_uid40_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal expXZFracNotZero_uid40_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal expXZFracNotZero_uid40_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal shiftValue_uid47_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal shiftValue_uid47_fpArccosXTest_q : std_logic_vector (6 downto 0);
    signal rVStage_uid173_fpLOut1_uid57_fpArccosXTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid173_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector (63 downto 0);
    signal vStage_uid176_fpLOut1_uid57_fpArccosXTest_in : std_logic_vector (14 downto 0);
    signal vStage_uid176_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector (14 downto 0);
    signal rightShiftStageSel5Dto4_uid473_alignArcsinL_uid84_fpArccosXTest_in : std_logic_vector (5 downto 0);
    signal rightShiftStageSel5Dto4_uid473_alignArcsinL_uid84_fpArccosXTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_in : std_logic_vector (3 downto 0);
    signal rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_in : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_b : std_logic_vector (1 downto 0);
    signal path1NegCaseUR_uid94_fpArccosXTest_q : std_logic_vector (63 downto 0);
    signal path2NegCaseFPL_uid107_fpArccosXTest_q : std_logic_vector (63 downto 0);
    signal path2NegCaseFPS_uid110_fpArccosXTest_q : std_logic_vector (63 downto 0);
    signal cStage_uid191_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (78 downto 0);
    signal cStage_uid198_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid202_fpLOut1_uid57_fpArccosXTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid202_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid202_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid205_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid216_fpLOut1_uid57_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid216_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid216_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid219_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (78 downto 0);
    signal exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_in : std_logic_vector (49 downto 0);
    signal yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid618_pT5_uid356_arcsinXO2XPolyEval_in : std_logic_vector (22 downto 0);
    signal yBottomBits_uid618_pT5_uid356_arcsinXO2XPolyEval_b : std_logic_vector (22 downto 0);
    signal fxpArcSinXO2XRes_uid74_fpArccosXTest_in : std_logic_vector (59 downto 0);
    signal fxpArcSinXO2XRes_uid74_fpArccosXTest_b : std_logic_vector (54 downto 0);
    signal exc_N_uid397_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid397_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid397_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (54 downto 0);
    signal signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal yTop27Bits_uid672_pT4_uid532_arccosXO2PolyEval_in : std_logic_vector (42 downto 0);
    signal yTop27Bits_uid672_pT4_uid532_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid675_pT4_uid532_arccosXO2PolyEval_in : std_logic_vector (15 downto 0);
    signal yBottomBits_uid675_pT4_uid532_arccosXO2PolyEval_b : std_logic_vector (15 downto 0);
    signal yTop18Bits_uid677_pT4_uid532_arccosXO2PolyEval_in : std_logic_vector (42 downto 0);
    signal yTop18Bits_uid677_pT4_uid532_arccosXO2PolyEval_b : std_logic_vector (17 downto 0);
    signal yTop27Bits_uid689_pT5_uid538_arccosXO2PolyEval_in : std_logic_vector (52 downto 0);
    signal yTop27Bits_uid689_pT5_uid538_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid691_pT5_uid538_arccosXO2PolyEval_in : std_logic_vector (25 downto 0);
    signal yBottomBits_uid691_pT5_uid538_arccosXO2PolyEval_b : std_logic_vector (25 downto 0);
    signal sSM0H_uid700_pT5_uid538_arccosXO2PolyEval_in : std_logic_vector (25 downto 0);
    signal sSM0H_uid700_pT5_uid538_arccosXO2PolyEval_b : std_logic_vector (2 downto 0);
    signal fxpArccosX_uid101_fpArccosXTest_in : std_logic_vector (59 downto 0);
    signal fxpArccosX_uid101_fpArccosXTest_b : std_logic_vector (55 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_0_in : std_logic_vector (26 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_1_in : std_logic_vector (53 downto 0);
    signal prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_1_b : std_logic_vector (26 downto 0);
    signal fpL_uid61_fpArccosXTest_q : std_logic_vector (63 downto 0);
    signal rightShiftStage0Idx1_uid137_fxpX_uid50_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage0Idx2_uid140_fxpX_uid50_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal sumAHighB_uid335_arcsinXO2XPolyEval_a : std_logic_vector(26 downto 0);
    signal sumAHighB_uid335_arcsinXO2XPolyEval_b : std_logic_vector(26 downto 0);
    signal sumAHighB_uid335_arcsinXO2XPolyEval_o : std_logic_vector (26 downto 0);
    signal sumAHighB_uid335_arcsinXO2XPolyEval_q : std_logic_vector (26 downto 0);
    signal sumAHighB_uid341_arcsinXO2XPolyEval_a : std_logic_vector(34 downto 0);
    signal sumAHighB_uid341_arcsinXO2XPolyEval_b : std_logic_vector(34 downto 0);
    signal sumAHighB_uid341_arcsinXO2XPolyEval_o : std_logic_vector (34 downto 0);
    signal sumAHighB_uid341_arcsinXO2XPolyEval_q : std_logic_vector (34 downto 0);
    signal sumAHighB_uid347_arcsinXO2XPolyEval_a : std_logic_vector(41 downto 0);
    signal sumAHighB_uid347_arcsinXO2XPolyEval_b : std_logic_vector(41 downto 0);
    signal sumAHighB_uid347_arcsinXO2XPolyEval_o : std_logic_vector (41 downto 0);
    signal sumAHighB_uid347_arcsinXO2XPolyEval_q : std_logic_vector (41 downto 0);
    signal sumHighA_B_uid645_prod_uid405_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(81 downto 0);
    signal sumHighA_B_uid645_prod_uid405_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(81 downto 0);
    signal sumHighA_B_uid645_prod_uid405_arcsinL_uid78_fpArccosXTest_o : std_logic_vector (81 downto 0);
    signal sumHighA_B_uid645_prod_uid405_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (81 downto 0);
    signal sumAHighB_uid517_arccosXO2PolyEval_a : std_logic_vector(26 downto 0);
    signal sumAHighB_uid517_arccosXO2PolyEval_b : std_logic_vector(26 downto 0);
    signal sumAHighB_uid517_arccosXO2PolyEval_o : std_logic_vector (26 downto 0);
    signal sumAHighB_uid517_arccosXO2PolyEval_q : std_logic_vector (26 downto 0);
    signal sumAHighB_uid523_arccosXO2PolyEval_a : std_logic_vector(35 downto 0);
    signal sumAHighB_uid523_arccosXO2PolyEval_b : std_logic_vector(35 downto 0);
    signal sumAHighB_uid523_arccosXO2PolyEval_o : std_logic_vector (35 downto 0);
    signal sumAHighB_uid523_arccosXO2PolyEval_q : std_logic_vector (35 downto 0);
    signal sumAHighB_uid562_sqrtPolynomialEvaluator_a : std_logic_vector(24 downto 0);
    signal sumAHighB_uid562_sqrtPolynomialEvaluator_b : std_logic_vector(24 downto 0);
    signal sumAHighB_uid562_sqrtPolynomialEvaluator_o : std_logic_vector (24 downto 0);
    signal sumAHighB_uid562_sqrtPolynomialEvaluator_q : std_logic_vector (24 downto 0);
    signal sumAHighB_uid568_sqrtPolynomialEvaluator_a : std_logic_vector(33 downto 0);
    signal sumAHighB_uid568_sqrtPolynomialEvaluator_b : std_logic_vector(33 downto 0);
    signal sumAHighB_uid568_sqrtPolynomialEvaluator_o : std_logic_vector (33 downto 0);
    signal sumAHighB_uid568_sqrtPolynomialEvaluator_q : std_logic_vector (33 downto 0);
    signal sumAHighB_uid574_sqrtPolynomialEvaluator_a : std_logic_vector(40 downto 0);
    signal sumAHighB_uid574_sqrtPolynomialEvaluator_b : std_logic_vector(40 downto 0);
    signal sumAHighB_uid574_sqrtPolynomialEvaluator_o : std_logic_vector (40 downto 0);
    signal sumAHighB_uid574_sqrtPolynomialEvaluator_q : std_logic_vector (40 downto 0);
    signal sumAHighB_uid612_pT4_uid350_arcsinXO2XPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid612_pT4_uid350_arcsinXO2XPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid612_pT4_uid350_arcsinXO2XPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid612_pT4_uid350_arcsinXO2XPolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid627_pT5_uid356_arcsinXO2XPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid627_pT5_uid356_arcsinXO2XPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid627_pT5_uid356_arcsinXO2XPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid627_pT5_uid356_arcsinXO2XPolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid668_pT3_uid526_arccosXO2PolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid668_pT3_uid526_arccosXO2PolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid668_pT3_uid526_arccosXO2PolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid668_pT3_uid526_arccosXO2PolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid685_pT4_uid532_arccosXO2PolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid685_pT4_uid532_arccosXO2PolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid685_pT4_uid532_arccosXO2PolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid685_pT4_uid532_arccosXO2PolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_a : std_logic_vector(60 downto 0);
    signal sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_b : std_logic_vector(60 downto 0);
    signal sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_o : std_logic_vector (60 downto 0);
    signal sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_q : std_logic_vector (60 downto 0);
    signal sumAHighB_uid732_pT4_uid577_sqrtPolynomialEvaluator_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid732_pT4_uid577_sqrtPolynomialEvaluator_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid732_pT4_uid577_sqrtPolynomialEvaluator_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid732_pT4_uid577_sqrtPolynomialEvaluator_q : std_logic_vector (54 downto 0);
    signal rightShiftStage3Idx1_uid168_fxpX_uid50_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal sticky_uid417_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal sticky_uid417_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid184_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (78 downto 0);
    signal prodXYTruncFR_uid736_pT5_uid583_sqrtPolynomialEvaluator_in : std_logic_vector (95 downto 0);
    signal prodXYTruncFR_uid736_pT5_uid583_sqrtPolynomialEvaluator_b : std_logic_vector (51 downto 0);
    signal fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal srVal_uid67_fpArccosXTest_a : std_logic_vector(11 downto 0);
    signal srVal_uid67_fpArccosXTest_b : std_logic_vector(11 downto 0);
    signal srVal_uid67_fpArccosXTest_o : std_logic_vector (11 downto 0);
    signal srVal_uid67_fpArccosXTest_q : std_logic_vector (11 downto 0);
    signal expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal pad_xBottomBits_uid603_uid606_pT4_uid350_arcsinXO2XPolyEval_q : std_logic_vector (16 downto 0);
    signal pad_xBottomBits_uid659_uid662_pT3_uid526_arccosXO2PolyEval_q : std_logic_vector (16 downto 0);
    signal pad_xBottomBits_uid676_uid679_pT4_uid532_arccosXO2PolyEval_q : std_logic_vector (16 downto 0);
    signal pad_xBottomBits_uid723_uid726_pT4_uid577_sqrtPolynomialEvaluator_q : std_logic_vector (16 downto 0);
    signal rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal InvExc_N_uid32_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid32_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal inputOutOfRange_uid41_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal inputOutOfRange_uid41_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal inputOutOfRange_uid41_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal rightShiftStageSel6Dto5_uid142_fxpX_uid50_fpArccosXTest_in : std_logic_vector (6 downto 0);
    signal rightShiftStageSel6Dto5_uid142_fxpX_uid50_fpArccosXTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_in : std_logic_vector (4 downto 0);
    signal rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_in : std_logic_vector (2 downto 0);
    signal rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_in : std_logic_vector (0 downto 0);
    signal rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_b : std_logic_vector (0 downto 0);
    signal path1ResFP_uid96_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal path1ResFP_uid96_fpArccosXTest_q : std_logic_vector (63 downto 0);
    signal vStagei_uid206_fpLOut1_uid57_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid206_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (78 downto 0);
    signal vStagei_uid220_fpLOut1_uid57_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid220_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid221_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (6 downto 0);
    signal InvExc_N_uid243_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid243_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal fxpArcsinXO2XResWFRange_uid75_fpArccosXTest_in : std_logic_vector (53 downto 0);
    signal fxpArcsinXO2XResWFRange_uid75_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal InvExc_N_uid398_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid398_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal expFracRPostRounding_uid426_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(68 downto 0);
    signal expFracRPostRounding_uid426_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(68 downto 0);
    signal expFracRPostRounding_uid426_arcsinL_uid78_fpArccosXTest_o : std_logic_vector (68 downto 0);
    signal expFracRPostRounding_uid426_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (67 downto 0);
    signal spad_yBottomBits_uid675_uid678_pT4_uid532_arccosXO2PolyEval_q : std_logic_vector (16 downto 0);
    signal path2PosCaseFPFraction_uid113_fpArccosXTest_in : std_logic_vector (54 downto 0);
    signal path2PosCaseFPFraction_uid113_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal expX_uid228_sqrtFPL_uid63_fpArccosXTest_in : std_logic_vector (62 downto 0);
    signal expX_uid228_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector (10 downto 0);
    signal fracX_uid229_sqrtFPL_uid63_fpArccosXTest_in : std_logic_vector (51 downto 0);
    signal fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal signX_uid230_sqrtFPL_uid63_fpArccosXTest_in : std_logic_vector (63 downto 0);
    signal signX_uid230_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector (0 downto 0);
    signal rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal s1_uid333_uid336_arcsinXO2XPolyEval_q : std_logic_vector (27 downto 0);
    signal s2_uid339_uid342_arcsinXO2XPolyEval_q : std_logic_vector (35 downto 0);
    signal s3_uid345_uid348_arcsinXO2XPolyEval_q : std_logic_vector (42 downto 0);
    signal add0_uid643_uid646_prod_uid405_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (108 downto 0);
    signal s1_uid515_uid518_arccosXO2PolyEval_q : std_logic_vector (27 downto 0);
    signal s2_uid521_uid524_arccosXO2PolyEval_q : std_logic_vector (36 downto 0);
    signal s1_uid560_uid563_sqrtPolynomialEvaluator_q : std_logic_vector (25 downto 0);
    signal s2_uid566_uid569_sqrtPolynomialEvaluator_q : std_logic_vector (34 downto 0);
    signal s3_uid572_uid575_sqrtPolynomialEvaluator_q : std_logic_vector (41 downto 0);
    signal add0_uid610_uid613_pT4_uid350_arcsinXO2XPolyEval_q : std_logic_vector (61 downto 0);
    signal add0_uid625_uid628_pT5_uid356_arcsinXO2XPolyEval_q : std_logic_vector (77 downto 0);
    signal add0_uid666_uid669_pT3_uid526_arccosXO2PolyEval_q : std_logic_vector (55 downto 0);
    signal add0_uid683_uid686_pT4_uid532_arccosXO2PolyEval_q : std_logic_vector (61 downto 0);
    signal add0_uid704_uid707_pT5_uid538_arccosXO2PolyEval_q : std_logic_vector (79 downto 0);
    signal add0_uid730_uid733_pT4_uid577_sqrtPolynomialEvaluator_q : std_logic_vector (60 downto 0);
    signal rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_s : std_logic_vector (0 downto 0);
    signal rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_q : std_logic_vector (80 downto 0);
    signal lrs_uid419_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (2 downto 0);
    signal lowRangeB_uid584_sqrtPolynomialEvaluator_in : std_logic_vector (1 downto 0);
    signal lowRangeB_uid584_sqrtPolynomialEvaluator_b : std_logic_vector (1 downto 0);
    signal highBBits_uid585_sqrtPolynomialEvaluator_in : std_logic_vector (51 downto 0);
    signal highBBits_uid585_sqrtPolynomialEvaluator_b : std_logic_vector (49 downto 0);
    signal InvFracXIsZero_uid380_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid380_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal srValRange_uid68_fpArccosXTest_in : std_logic_vector (5 downto 0);
    signal srValRange_uid68_fpArccosXTest_b : std_logic_vector (5 downto 0);
    signal exc_N_uid381_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid381_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid381_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal RightShiftStage052dto4_uid293_alignSqrt_uid69_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto4_uid293_alignSqrt_uid69_fpArccosXTest_b : std_logic_vector (48 downto 0);
    signal RightShiftStage052dto8_uid296_alignSqrt_uid69_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto8_uid296_alignSqrt_uid69_fpArccosXTest_b : std_logic_vector (44 downto 0);
    signal RightShiftStage052dto12_uid299_alignSqrt_uid69_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto12_uid299_alignSqrt_uid69_fpArccosXTest_b : std_logic_vector (40 downto 0);
    signal exc_R_uid35_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid35_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid35_fpArccosXTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid35_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal Path1ResFP51dto0_uid121_fpArccosXTest_in : std_logic_vector (51 downto 0);
    signal Path1ResFP51dto0_uid121_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal Path1ResFP62dto52_uid124_fpArccosXTest_in : std_logic_vector (62 downto 0);
    signal Path1ResFP62dto52_uid124_fpArccosXTest_b : std_logic_vector (10 downto 0);
    signal rVStage_uid208_fpLOut1_uid57_fpArccosXTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid208_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid211_fpLOut1_uid57_fpArccosXTest_in : std_logic_vector (76 downto 0);
    signal vStage_uid211_fpLOut1_uid57_fpArccosXTest_b : std_logic_vector (76 downto 0);
    signal fpLOutFrac_uid59_fpArccosXTest_in : std_logic_vector (77 downto 0);
    signal fpLOutFrac_uid59_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal exc_R_uid246_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid246_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid246_sqrtFPL_uid63_fpArccosXTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid246_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal fpArcsinXO2XRes_uid76_fpArccosXTest_q : std_logic_vector (63 downto 0);
    signal exc_R_uid401_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid401_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid401_arcsinL_uid78_fpArccosXTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid401_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (52 downto 0);
    signal fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (67 downto 0);
    signal expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (14 downto 0);
    signal pad_yBottomBits_uid675_uid680_pT4_uid532_arccosXO2PolyEval_q : std_logic_vector (17 downto 0);
    signal expX0_uid253_sqrtFPL_uid63_fpArccosXTest_in : std_logic_vector (0 downto 0);
    signal expX0_uid253_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector (0 downto 0);
    signal fracXAddr_uid257_sqrtFPL_uid63_fpArccosXTest_in : std_logic_vector (51 downto 0);
    signal fracXAddr_uid257_sqrtFPL_uid63_fpArccosXTest_b : std_logic_vector (6 downto 0);
    signal RightShiftStage080dto8_uid144_fxpX_uid50_fpArccosXTest_in : std_logic_vector (80 downto 0);
    signal RightShiftStage080dto8_uid144_fxpX_uid50_fpArccosXTest_b : std_logic_vector (72 downto 0);
    signal RightShiftStage080dto16_uid147_fxpX_uid50_fpArccosXTest_in : std_logic_vector (80 downto 0);
    signal RightShiftStage080dto16_uid147_fxpX_uid50_fpArccosXTest_b : std_logic_vector (64 downto 0);
    signal RightShiftStage080dto24_uid150_fxpX_uid50_fpArccosXTest_in : std_logic_vector (80 downto 0);
    signal RightShiftStage080dto24_uid150_fxpX_uid50_fpArccosXTest_b : std_logic_vector (56 downto 0);
    signal yTop27Bits_uid599_pT4_uid350_arcsinXO2XPolyEval_in : std_logic_vector (42 downto 0);
    signal yTop27Bits_uid599_pT4_uid350_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid602_pT4_uid350_arcsinXO2XPolyEval_in : std_logic_vector (15 downto 0);
    signal yBottomBits_uid602_pT4_uid350_arcsinXO2XPolyEval_b : std_logic_vector (15 downto 0);
    signal yTop18Bits_uid604_pT4_uid350_arcsinXO2XPolyEval_in : std_logic_vector (42 downto 0);
    signal yTop18Bits_uid604_pT4_uid350_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal R_uid647_prod_uid405_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (107 downto 0);
    signal R_uid647_prod_uid405_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (105 downto 0);
    signal yTop27Bits_uid655_pT3_uid526_arccosXO2PolyEval_in : std_logic_vector (36 downto 0);
    signal yTop27Bits_uid655_pT3_uid526_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid658_pT3_uid526_arccosXO2PolyEval_in : std_logic_vector (9 downto 0);
    signal yBottomBits_uid658_pT3_uid526_arccosXO2PolyEval_b : std_logic_vector (9 downto 0);
    signal yTop18Bits_uid660_pT3_uid526_arccosXO2PolyEval_in : std_logic_vector (36 downto 0);
    signal yTop18Bits_uid660_pT3_uid526_arccosXO2PolyEval_b : std_logic_vector (17 downto 0);
    signal yTop27Bits_uid719_pT4_uid577_sqrtPolynomialEvaluator_in : std_logic_vector (41 downto 0);
    signal yTop27Bits_uid719_pT4_uid577_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid722_pT4_uid577_sqrtPolynomialEvaluator_in : std_logic_vector (14 downto 0);
    signal yBottomBits_uid722_pT4_uid577_sqrtPolynomialEvaluator_b : std_logic_vector (14 downto 0);
    signal yTop18Bits_uid724_pT4_uid577_sqrtPolynomialEvaluator_in : std_logic_vector (41 downto 0);
    signal yTop18Bits_uid724_pT4_uid577_sqrtPolynomialEvaluator_b : std_logic_vector (17 downto 0);
    signal R_uid614_pT4_uid350_arcsinXO2XPolyEval_in : std_logic_vector (60 downto 0);
    signal R_uid614_pT4_uid350_arcsinXO2XPolyEval_b : std_logic_vector (43 downto 0);
    signal R_uid629_pT5_uid356_arcsinXO2XPolyEval_in : std_logic_vector (76 downto 0);
    signal R_uid629_pT5_uid356_arcsinXO2XPolyEval_b : std_logic_vector (51 downto 0);
    signal R_uid670_pT3_uid526_arccosXO2PolyEval_in : std_logic_vector (54 downto 0);
    signal R_uid670_pT3_uid526_arccosXO2PolyEval_b : std_logic_vector (36 downto 0);
    signal R_uid687_pT4_uid532_arccosXO2PolyEval_in : std_logic_vector (60 downto 0);
    signal R_uid687_pT4_uid532_arccosXO2PolyEval_b : std_logic_vector (43 downto 0);
    signal R_uid708_pT5_uid538_arccosXO2PolyEval_in : std_logic_vector (78 downto 0);
    signal R_uid708_pT5_uid538_arccosXO2PolyEval_b : std_logic_vector (54 downto 0);
    signal R_uid734_pT4_uid577_sqrtPolynomialEvaluator_in : std_logic_vector (59 downto 0);
    signal R_uid734_pT4_uid577_sqrtPolynomialEvaluator_b : std_logic_vector (42 downto 0);
    signal inputIsMax_uid51_fpArccosXTest_in : std_logic_vector (80 downto 0);
    signal inputIsMax_uid51_fpArccosXTest_b : std_logic_vector (0 downto 0);
    signal y_uid52_fpArccosXTest_in : std_logic_vector (79 downto 0);
    signal y_uid52_fpArccosXTest_b : std_logic_vector (78 downto 0);
    signal rightShiftStageSel5Dto4_uid291_alignSqrt_uid69_fpArccosXTest_in : std_logic_vector (5 downto 0);
    signal rightShiftStageSel5Dto4_uid291_alignSqrt_uid69_fpArccosXTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_in : std_logic_vector (3 downto 0);
    signal rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_in : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_b : std_logic_vector (1 downto 0);
    signal cStage_uid212_fpLOut1_uid57_fpArccosXTest_q : std_logic_vector (78 downto 0);
    signal expY_uid363_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (62 downto 0);
    signal expY_uid363_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (10 downto 0);
    signal signY_uid365_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (63 downto 0);
    signal signY_uid365_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (0 downto 0);
    signal fracY_uid368_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (51 downto 0);
    signal fracY_uid368_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (51 downto 0);
    signal excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest_b : std_logic_vector(0 downto 0);
    signal excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (10 downto 0);
    signal expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (10 downto 0);
    signal expOddSelect_uid254_sqrtFPL_uid63_fpArccosXTest_a : std_logic_vector(0 downto 0);
    signal expOddSelect_uid254_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector(0 downto 0);
    signal addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q : std_logic_vector (7 downto 0);
    signal spad_yBottomBits_uid602_uid605_pT4_uid350_arcsinXO2XPolyEval_q : std_logic_vector (16 downto 0);
    signal normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (105 downto 0);
    signal normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (0 downto 0);
    signal fracRPostNormHigh_uid408_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (104 downto 0);
    signal fracRPostNormHigh_uid408_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (52 downto 0);
    signal fracRPostNormLow_uid409_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (103 downto 0);
    signal fracRPostNormLow_uid409_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (52 downto 0);
    signal stickyRange_uid411_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (50 downto 0);
    signal stickyRange_uid411_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (50 downto 0);
    signal Prod51_uid412_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (51 downto 0);
    signal Prod51_uid412_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (0 downto 0);
    signal spad_yBottomBits_uid658_uid661_pT3_uid526_arccosXO2PolyEval_q : std_logic_vector (10 downto 0);
    signal spad_yBottomBits_uid722_uid725_pT4_uid577_sqrtPolynomialEvaluator_q : std_logic_vector (15 downto 0);
    signal firstPath_uid53_fpArccosXTest_in : std_logic_vector (78 downto 0);
    signal firstPath_uid53_fpArccosXTest_b : std_logic_vector (0 downto 0);
    signal mAddr_uid98_fpArccosXTest_in : std_logic_vector (78 downto 0);
    signal mAddr_uid98_fpArccosXTest_b : std_logic_vector (7 downto 0);
    signal add_one_fracY_uid368_uid369_uid369_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (52 downto 0);
    signal pad_yBottomBits_uid602_uid607_pT4_uid350_arcsinXO2XPolyEval_q : std_logic_vector (17 downto 0);
    signal pad_yBottomBits_uid658_uid663_pT3_uid526_arccosXO2PolyEval_q : std_logic_vector (17 downto 0);
    signal pad_yBottomBits_uid722_uid727_pT4_uid577_sqrtPolynomialEvaluator_q : std_logic_vector (17 downto 0);
    signal pathSelBits_uid117_fpArccosXTest_q : std_logic_vector (2 downto 0);
    signal yBottomBits_uid634_prod_uid405_arcsinL_uid78_fpArccosXTest_in : std_logic_vector (25 downto 0);
    signal yBottomBits_uid634_prod_uid405_arcsinL_uid78_fpArccosXTest_b : std_logic_vector (25 downto 0);
    signal yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_q : std_logic_vector (26 downto 0);
begin


	--GND(CONSTANT,0)
    GND_q <= "0";

	--cstAllOWE_uid9_fpArccosXTest(CONSTANT,8)
    cstAllOWE_uid9_fpArccosXTest_q <= "11111111111";

	--cstBiasP1_uid17_fpArccosXTest(CONSTANT,16)
    cstBiasP1_uid17_fpArccosXTest_q <= "10000000000";

	--VCC(CONSTANT,1)
    VCC_q <= "1";

	--ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable(LOGICAL,2054)
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_a <= en;
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q <= not ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_a;

	--ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_nor(LOGICAL,2093)
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_nor_b <= ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_sticky_ena_q;
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_nor_q <= not (ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_nor_a or ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_nor_b);

	--ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_mem_top(CONSTANT,2076)
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_mem_top_q <= "0101111";

	--ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmp(LOGICAL,2090)
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmp_a <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_mem_top_q;
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_rdmux_q);
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmp_q <= "1" when ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmp_a = ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmp_b else "0";

	--ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmpReg(REG,2091)
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmpReg_q <= ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_sticky_ena(REG,2094)
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_nor_q = "1") THEN
                ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_sticky_ena_q <= ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_enaAnd(LOGICAL,2095)
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_enaAnd_a <= ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_sticky_ena_q;
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_enaAnd_b <= en;
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_enaAnd_q <= ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_enaAnd_a and ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_enaAnd_b;

	--RightShiftStage280dto1_uid166_fxpX_uid50_fpArccosXTest(BITSELECT,165)@3
    RightShiftStage280dto1_uid166_fxpX_uid50_fpArccosXTest_in <= rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_q;
    RightShiftStage280dto1_uid166_fxpX_uid50_fpArccosXTest_b <= RightShiftStage280dto1_uid166_fxpX_uid50_fpArccosXTest_in(80 downto 1);

	--rightShiftStage3Idx1_uid168_fxpX_uid50_fpArccosXTest(BITJOIN,167)@3
    rightShiftStage3Idx1_uid168_fxpX_uid50_fpArccosXTest_q <= GND_q & RightShiftStage280dto1_uid166_fxpX_uid50_fpArccosXTest_b;

	--rightShiftStage2Idx3Pad6_uid162_fxpX_uid50_fpArccosXTest(CONSTANT,161)
    rightShiftStage2Idx3Pad6_uid162_fxpX_uid50_fpArccosXTest_q <= "000000";

	--rightShiftStage1Idx3Pad24_uid151_fxpX_uid50_fpArccosXTest(CONSTANT,150)
    rightShiftStage1Idx3Pad24_uid151_fxpX_uid50_fpArccosXTest_q <= "000000000000000000000000";

	--rightShiftStage0Idx3_uid141_fxpX_uid50_fpArccosXTest(CONSTANT,140)
    rightShiftStage0Idx3_uid141_fxpX_uid50_fpArccosXTest_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--rightShiftStage0Idx2Pad64_uid139_fxpX_uid50_fpArccosXTest(CONSTANT,138)
    rightShiftStage0Idx2Pad64_uid139_fxpX_uid50_fpArccosXTest_q <= "0000000000000000000000000000000000000000000000000000000000000000";

	--X80dto64_uid138_fxpX_uid50_fpArccosXTest(BITSELECT,137)@1
    X80dto64_uid138_fxpX_uid50_fpArccosXTest_in <= oFracXExt_uid49_fpArccosXTest_q;
    X80dto64_uid138_fxpX_uid50_fpArccosXTest_b <= X80dto64_uid138_fxpX_uid50_fpArccosXTest_in(80 downto 64);

	--rightShiftStage0Idx2_uid140_fxpX_uid50_fpArccosXTest(BITJOIN,139)@1
    rightShiftStage0Idx2_uid140_fxpX_uid50_fpArccosXTest_q <= rightShiftStage0Idx2Pad64_uid139_fxpX_uid50_fpArccosXTest_q & X80dto64_uid138_fxpX_uid50_fpArccosXTest_b;

	--rightShiftStage0Idx1Pad32_uid136_fxpX_uid50_fpArccosXTest(CONSTANT,135)
    rightShiftStage0Idx1Pad32_uid136_fxpX_uid50_fpArccosXTest_q <= "00000000000000000000000000000000";

	--X80dto32_uid135_fxpX_uid50_fpArccosXTest(BITSELECT,134)@1
    X80dto32_uid135_fxpX_uid50_fpArccosXTest_in <= oFracXExt_uid49_fpArccosXTest_q;
    X80dto32_uid135_fxpX_uid50_fpArccosXTest_b <= X80dto32_uid135_fxpX_uid50_fpArccosXTest_in(80 downto 32);

	--rightShiftStage0Idx1_uid137_fxpX_uid50_fpArccosXTest(BITJOIN,136)@1
    rightShiftStage0Idx1_uid137_fxpX_uid50_fpArccosXTest_q <= rightShiftStage0Idx1Pad32_uid136_fxpX_uid50_fpArccosXTest_q & X80dto32_uid135_fxpX_uid50_fpArccosXTest_b;

	--fracX_uid7_fpArccosXTest(BITSELECT,6)@0
    fracX_uid7_fpArccosXTest_in <= a(51 downto 0);
    fracX_uid7_fpArccosXTest_b <= fracX_uid7_fpArccosXTest_in(51 downto 0);

	--ld_fracX_uid7_fpArccosXTest_b_to_oFracX_uid42_uid42_fpArccosXTest_a(DELAY,1038)@0
    ld_fracX_uid7_fpArccosXTest_b_to_oFracX_uid42_uid42_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracX_uid7_fpArccosXTest_b, xout => ld_fracX_uid7_fpArccosXTest_b_to_oFracX_uid42_uid42_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--oFracX_uid42_uid42_fpArccosXTest(BITJOIN,41)@1
    oFracX_uid42_uid42_fpArccosXTest_q <= VCC_q & ld_fracX_uid7_fpArccosXTest_b_to_oFracX_uid42_uid42_fpArccosXTest_a_q;

	--cst01pWShift_uid48_fpArccosXTest(CONSTANT,47)
    cst01pWShift_uid48_fpArccosXTest_q <= "0000000000000000000000000000";

	--oFracXExt_uid49_fpArccosXTest(BITJOIN,48)@1
    oFracXExt_uid49_fpArccosXTest_q <= oFracX_uid42_uid42_fpArccosXTest_q & cst01pWShift_uid48_fpArccosXTest_q;

	--shiftOutVal_uid45_fpArccosXTest(CONSTANT,44)
    shiftOutVal_uid45_fpArccosXTest_q <= "1010000";

	--expX_uid6_fpArccosXTest(BITSELECT,5)@0
    expX_uid6_fpArccosXTest_in <= a(62 downto 0);
    expX_uid6_fpArccosXTest_b <= expX_uid6_fpArccosXTest_in(62 downto 52);

	--cstBias_uid13_fpArccosXTest(CONSTANT,12)
    cstBias_uid13_fpArccosXTest_q <= "01111111111";

	--shiftValuePre_uid44_fpArccosXTest(SUB,43)@0
    shiftValuePre_uid44_fpArccosXTest_a <= STD_LOGIC_VECTOR("0" & cstBias_uid13_fpArccosXTest_q);
    shiftValuePre_uid44_fpArccosXTest_b <= STD_LOGIC_VECTOR("0" & expX_uid6_fpArccosXTest_b);
            shiftValuePre_uid44_fpArccosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(shiftValuePre_uid44_fpArccosXTest_a) - UNSIGNED(shiftValuePre_uid44_fpArccosXTest_b));
    shiftValuePre_uid44_fpArccosXTest_q <= shiftValuePre_uid44_fpArccosXTest_o(11 downto 0);


	--fxpShifterBits_uid46_fpArccosXTest(BITSELECT,45)@0
    fxpShifterBits_uid46_fpArccosXTest_in <= shiftValuePre_uid44_fpArccosXTest_q(6 downto 0);
    fxpShifterBits_uid46_fpArccosXTest_b <= fxpShifterBits_uid46_fpArccosXTest_in(6 downto 0);

	--cstBiasMwFMwShift_uid15_fpArccosXTest(CONSTANT,14)
    cstBiasMwFMwShift_uid15_fpArccosXTest_q <= "001110110000";

	--shiftValue_uid43_fpArccosXTest(COMPARE,42)@0
    shiftValue_uid43_fpArccosXTest_cin <= GND_q;
    shiftValue_uid43_fpArccosXTest_a <= STD_LOGIC_VECTOR((13 downto 12 => cstBiasMwFMwShift_uid15_fpArccosXTest_q(11)) & cstBiasMwFMwShift_uid15_fpArccosXTest_q) & '0';
    shiftValue_uid43_fpArccosXTest_b <= STD_LOGIC_VECTOR('0' & "00" & expX_uid6_fpArccosXTest_b) & shiftValue_uid43_fpArccosXTest_cin(0);
            shiftValue_uid43_fpArccosXTest_o <= STD_LOGIC_VECTOR(SIGNED(shiftValue_uid43_fpArccosXTest_a) - SIGNED(shiftValue_uid43_fpArccosXTest_b));
    shiftValue_uid43_fpArccosXTest_n(0) <= not shiftValue_uid43_fpArccosXTest_o(14);


	--shiftValue_uid47_fpArccosXTest(MUX,46)@0
    shiftValue_uid47_fpArccosXTest_s <= shiftValue_uid43_fpArccosXTest_n;
    shiftValue_uid47_fpArccosXTest: PROCESS (shiftValue_uid47_fpArccosXTest_s, en, fxpShifterBits_uid46_fpArccosXTest_b, shiftOutVal_uid45_fpArccosXTest_q)
    BEGIN
            CASE shiftValue_uid47_fpArccosXTest_s IS
                  WHEN "0" => shiftValue_uid47_fpArccosXTest_q <= fxpShifterBits_uid46_fpArccosXTest_b;
                  WHEN "1" => shiftValue_uid47_fpArccosXTest_q <= shiftOutVal_uid45_fpArccosXTest_q;
                  WHEN OTHERS => shiftValue_uid47_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rightShiftStageSel6Dto5_uid142_fxpX_uid50_fpArccosXTest(BITSELECT,141)@0
    rightShiftStageSel6Dto5_uid142_fxpX_uid50_fpArccosXTest_in <= shiftValue_uid47_fpArccosXTest_q;
    rightShiftStageSel6Dto5_uid142_fxpX_uid50_fpArccosXTest_b <= rightShiftStageSel6Dto5_uid142_fxpX_uid50_fpArccosXTest_in(6 downto 5);

	--reg_rightShiftStageSel6Dto5_uid142_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_1(REG,786)@0
    reg_rightShiftStageSel6Dto5_uid142_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel6Dto5_uid142_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel6Dto5_uid142_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_1_q <= rightShiftStageSel6Dto5_uid142_fxpX_uid50_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest(MUX,142)@1
    rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_s <= reg_rightShiftStageSel6Dto5_uid142_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_1_q;
    rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest: PROCESS (rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_s, en, oFracXExt_uid49_fpArccosXTest_q, rightShiftStage0Idx1_uid137_fxpX_uid50_fpArccosXTest_q, rightShiftStage0Idx2_uid140_fxpX_uid50_fpArccosXTest_q, rightShiftStage0Idx3_uid141_fxpX_uid50_fpArccosXTest_q)
    BEGIN
            CASE rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_s IS
                  WHEN "00" => rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_q <= oFracXExt_uid49_fpArccosXTest_q;
                  WHEN "01" => rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_q <= rightShiftStage0Idx1_uid137_fxpX_uid50_fpArccosXTest_q;
                  WHEN "10" => rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_q <= rightShiftStage0Idx2_uid140_fxpX_uid50_fpArccosXTest_q;
                  WHEN "11" => rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_q <= rightShiftStage0Idx3_uid141_fxpX_uid50_fpArccosXTest_q;
                  WHEN OTHERS => rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage080dto24_uid150_fxpX_uid50_fpArccosXTest(BITSELECT,149)@1
    RightShiftStage080dto24_uid150_fxpX_uid50_fpArccosXTest_in <= rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_q;
    RightShiftStage080dto24_uid150_fxpX_uid50_fpArccosXTest_b <= RightShiftStage080dto24_uid150_fxpX_uid50_fpArccosXTest_in(80 downto 24);

	--ld_RightShiftStage080dto24_uid150_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx3_uid152_fxpX_uid50_fpArccosXTest_a(DELAY,1146)@1
    ld_RightShiftStage080dto24_uid150_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx3_uid152_fxpX_uid50_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 57, depth => 1 )
    PORT MAP ( xin => RightShiftStage080dto24_uid150_fxpX_uid50_fpArccosXTest_b, xout => ld_RightShiftStage080dto24_uid150_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx3_uid152_fxpX_uid50_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx3_uid152_fxpX_uid50_fpArccosXTest(BITJOIN,151)@2
    rightShiftStage1Idx3_uid152_fxpX_uid50_fpArccosXTest_q <= rightShiftStage1Idx3Pad24_uid151_fxpX_uid50_fpArccosXTest_q & ld_RightShiftStage080dto24_uid150_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx3_uid152_fxpX_uid50_fpArccosXTest_a_q;

	--rightShiftStage1Idx2Pad16_uid148_fxpX_uid50_fpArccosXTest(CONSTANT,147)
    rightShiftStage1Idx2Pad16_uid148_fxpX_uid50_fpArccosXTest_q <= "0000000000000000";

	--RightShiftStage080dto16_uid147_fxpX_uid50_fpArccosXTest(BITSELECT,146)@1
    RightShiftStage080dto16_uid147_fxpX_uid50_fpArccosXTest_in <= rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_q;
    RightShiftStage080dto16_uid147_fxpX_uid50_fpArccosXTest_b <= RightShiftStage080dto16_uid147_fxpX_uid50_fpArccosXTest_in(80 downto 16);

	--ld_RightShiftStage080dto16_uid147_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx2_uid149_fxpX_uid50_fpArccosXTest_a(DELAY,1144)@1
    ld_RightShiftStage080dto16_uid147_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx2_uid149_fxpX_uid50_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 65, depth => 1 )
    PORT MAP ( xin => RightShiftStage080dto16_uid147_fxpX_uid50_fpArccosXTest_b, xout => ld_RightShiftStage080dto16_uid147_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx2_uid149_fxpX_uid50_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx2_uid149_fxpX_uid50_fpArccosXTest(BITJOIN,148)@2
    rightShiftStage1Idx2_uid149_fxpX_uid50_fpArccosXTest_q <= rightShiftStage1Idx2Pad16_uid148_fxpX_uid50_fpArccosXTest_q & ld_RightShiftStage080dto16_uid147_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx2_uid149_fxpX_uid50_fpArccosXTest_a_q;

	--rightShiftStage1Idx1Pad8_uid145_fxpX_uid50_fpArccosXTest(CONSTANT,144)
    rightShiftStage1Idx1Pad8_uid145_fxpX_uid50_fpArccosXTest_q <= "00000000";

	--RightShiftStage080dto8_uid144_fxpX_uid50_fpArccosXTest(BITSELECT,143)@1
    RightShiftStage080dto8_uid144_fxpX_uid50_fpArccosXTest_in <= rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_q;
    RightShiftStage080dto8_uid144_fxpX_uid50_fpArccosXTest_b <= RightShiftStage080dto8_uid144_fxpX_uid50_fpArccosXTest_in(80 downto 8);

	--ld_RightShiftStage080dto8_uid144_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx1_uid146_fxpX_uid50_fpArccosXTest_a(DELAY,1142)@1
    ld_RightShiftStage080dto8_uid144_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx1_uid146_fxpX_uid50_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 73, depth => 1 )
    PORT MAP ( xin => RightShiftStage080dto8_uid144_fxpX_uid50_fpArccosXTest_b, xout => ld_RightShiftStage080dto8_uid144_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx1_uid146_fxpX_uid50_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx1_uid146_fxpX_uid50_fpArccosXTest(BITJOIN,145)@2
    rightShiftStage1Idx1_uid146_fxpX_uid50_fpArccosXTest_q <= rightShiftStage1Idx1Pad8_uid145_fxpX_uid50_fpArccosXTest_q & ld_RightShiftStage080dto8_uid144_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage1Idx1_uid146_fxpX_uid50_fpArccosXTest_a_q;

	--reg_rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_2(REG,788)@1
    reg_rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_2_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_2_q <= rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest(BITSELECT,152)@0
    rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_in <= shiftValue_uid47_fpArccosXTest_q(4 downto 0);
    rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_b <= rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_in(4 downto 3);

	--ld_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_b_to_reg_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_1_a(DELAY,1817)@0
    ld_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_b_to_reg_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_b, xout => ld_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_b_to_reg_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_1(REG,787)@1
    reg_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_1_q <= ld_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_b_to_reg_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest(MUX,153)@2
    rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_s <= reg_rightShiftStageSel4Dto3_uid153_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_1_q;
    rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest: PROCESS (rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_s, en, reg_rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_2_q, rightShiftStage1Idx1_uid146_fxpX_uid50_fpArccosXTest_q, rightShiftStage1Idx2_uid149_fxpX_uid50_fpArccosXTest_q, rightShiftStage1Idx3_uid152_fxpX_uid50_fpArccosXTest_q)
    BEGIN
            CASE rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_s IS
                  WHEN "00" => rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_q <= reg_rightShiftStage0_uid143_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_2_q;
                  WHEN "01" => rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_q <= rightShiftStage1Idx1_uid146_fxpX_uid50_fpArccosXTest_q;
                  WHEN "10" => rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_q <= rightShiftStage1Idx2_uid149_fxpX_uid50_fpArccosXTest_q;
                  WHEN "11" => rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_q <= rightShiftStage1Idx3_uid152_fxpX_uid50_fpArccosXTest_q;
                  WHEN OTHERS => rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage180dto6_uid161_fxpX_uid50_fpArccosXTest(BITSELECT,160)@2
    RightShiftStage180dto6_uid161_fxpX_uid50_fpArccosXTest_in <= rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_q;
    RightShiftStage180dto6_uid161_fxpX_uid50_fpArccosXTest_b <= RightShiftStage180dto6_uid161_fxpX_uid50_fpArccosXTest_in(80 downto 6);

	--ld_RightShiftStage180dto6_uid161_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx3_uid163_fxpX_uid50_fpArccosXTest_a(DELAY,1158)@2
    ld_RightShiftStage180dto6_uid161_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx3_uid163_fxpX_uid50_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 75, depth => 1 )
    PORT MAP ( xin => RightShiftStage180dto6_uid161_fxpX_uid50_fpArccosXTest_b, xout => ld_RightShiftStage180dto6_uid161_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx3_uid163_fxpX_uid50_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx3_uid163_fxpX_uid50_fpArccosXTest(BITJOIN,162)@3
    rightShiftStage2Idx3_uid163_fxpX_uid50_fpArccosXTest_q <= rightShiftStage2Idx3Pad6_uid162_fxpX_uid50_fpArccosXTest_q & ld_RightShiftStage180dto6_uid161_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx3_uid163_fxpX_uid50_fpArccosXTest_a_q;

	--rightShiftStage2Idx2Pad4_uid159_fxpX_uid50_fpArccosXTest(CONSTANT,158)
    rightShiftStage2Idx2Pad4_uid159_fxpX_uid50_fpArccosXTest_q <= "0000";

	--RightShiftStage180dto4_uid158_fxpX_uid50_fpArccosXTest(BITSELECT,157)@2
    RightShiftStage180dto4_uid158_fxpX_uid50_fpArccosXTest_in <= rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_q;
    RightShiftStage180dto4_uid158_fxpX_uid50_fpArccosXTest_b <= RightShiftStage180dto4_uid158_fxpX_uid50_fpArccosXTest_in(80 downto 4);

	--ld_RightShiftStage180dto4_uid158_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx2_uid160_fxpX_uid50_fpArccosXTest_a(DELAY,1156)@2
    ld_RightShiftStage180dto4_uid158_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx2_uid160_fxpX_uid50_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 77, depth => 1 )
    PORT MAP ( xin => RightShiftStage180dto4_uid158_fxpX_uid50_fpArccosXTest_b, xout => ld_RightShiftStage180dto4_uid158_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx2_uid160_fxpX_uid50_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx2_uid160_fxpX_uid50_fpArccosXTest(BITJOIN,159)@3
    rightShiftStage2Idx2_uid160_fxpX_uid50_fpArccosXTest_q <= rightShiftStage2Idx2Pad4_uid159_fxpX_uid50_fpArccosXTest_q & ld_RightShiftStage180dto4_uid158_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx2_uid160_fxpX_uid50_fpArccosXTest_a_q;

	--rightShiftStage2Idx1Pad2_uid156_fxpX_uid50_fpArccosXTest(CONSTANT,155)
    rightShiftStage2Idx1Pad2_uid156_fxpX_uid50_fpArccosXTest_q <= "00";

	--RightShiftStage180dto2_uid155_fxpX_uid50_fpArccosXTest(BITSELECT,154)@2
    RightShiftStage180dto2_uid155_fxpX_uid50_fpArccosXTest_in <= rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_q;
    RightShiftStage180dto2_uid155_fxpX_uid50_fpArccosXTest_b <= RightShiftStage180dto2_uid155_fxpX_uid50_fpArccosXTest_in(80 downto 2);

	--ld_RightShiftStage180dto2_uid155_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx1_uid157_fxpX_uid50_fpArccosXTest_a(DELAY,1154)@2
    ld_RightShiftStage180dto2_uid155_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx1_uid157_fxpX_uid50_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 79, depth => 1 )
    PORT MAP ( xin => RightShiftStage180dto2_uid155_fxpX_uid50_fpArccosXTest_b, xout => ld_RightShiftStage180dto2_uid155_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx1_uid157_fxpX_uid50_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx1_uid157_fxpX_uid50_fpArccosXTest(BITJOIN,156)@3
    rightShiftStage2Idx1_uid157_fxpX_uid50_fpArccosXTest_q <= rightShiftStage2Idx1Pad2_uid156_fxpX_uid50_fpArccosXTest_q & ld_RightShiftStage180dto2_uid155_fxpX_uid50_fpArccosXTest_b_to_rightShiftStage2Idx1_uid157_fxpX_uid50_fpArccosXTest_a_q;

	--reg_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_2(REG,790)@2
    reg_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_2_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_2_q <= rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest(BITSELECT,163)@0
    rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_in <= shiftValue_uid47_fpArccosXTest_q(2 downto 0);
    rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_b <= rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_in(2 downto 1);

	--reg_rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_1(REG,789)@0
    reg_rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_1_q <= rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_1_q_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_b(DELAY,1160)@1
    ld_reg_rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_1_q_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 2 )
    PORT MAP ( xin => reg_rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_1_q, xout => ld_reg_rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_1_q_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest(MUX,164)@3
    rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_s <= ld_reg_rightShiftStageSel2Dto1_uid164_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_1_q_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_b_q;
    rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest: PROCESS (rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_s, en, reg_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_2_q, rightShiftStage2Idx1_uid157_fxpX_uid50_fpArccosXTest_q, rightShiftStage2Idx2_uid160_fxpX_uid50_fpArccosXTest_q, rightShiftStage2Idx3_uid163_fxpX_uid50_fpArccosXTest_q)
    BEGIN
            CASE rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_s IS
                  WHEN "00" => rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_q <= reg_rightShiftStage1_uid154_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_2_q;
                  WHEN "01" => rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_q <= rightShiftStage2Idx1_uid157_fxpX_uid50_fpArccosXTest_q;
                  WHEN "10" => rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_q <= rightShiftStage2Idx2_uid160_fxpX_uid50_fpArccosXTest_q;
                  WHEN "11" => rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_q <= rightShiftStage2Idx3_uid163_fxpX_uid50_fpArccosXTest_q;
                  WHEN OTHERS => rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest(BITSELECT,168)@0
    rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_in <= shiftValue_uid47_fpArccosXTest_q(0 downto 0);
    rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_b <= rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_in(0 downto 0);

	--reg_rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_1(REG,791)@0
    reg_rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_1_q <= rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_1_q_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_b(DELAY,1168)@1
    ld_reg_rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_1_q_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => reg_rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_1_q, xout => ld_reg_rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_1_q_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest(MUX,169)@3
    rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_s <= ld_reg_rightShiftStageSel0Dto0_uid169_fxpX_uid50_fpArccosXTest_0_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_1_q_to_rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_b_q;
    rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest: PROCESS (rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_s, en, rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_q, rightShiftStage3Idx1_uid168_fxpX_uid50_fpArccosXTest_q)
    BEGIN
            CASE rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_s IS
                  WHEN "0" => rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_q <= rightShiftStage2_uid165_fxpX_uid50_fpArccosXTest_q;
                  WHEN "1" => rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_q <= rightShiftStage3Idx1_uid168_fxpX_uid50_fpArccosXTest_q;
                  WHEN OTHERS => rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--y_uid52_fpArccosXTest(BITSELECT,51)@3
    y_uid52_fpArccosXTest_in <= rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_q(79 downto 0);
    y_uid52_fpArccosXTest_b <= y_uid52_fpArccosXTest_in(79 downto 1);

	--mAddr_uid98_fpArccosXTest(BITSELECT,97)@3
    mAddr_uid98_fpArccosXTest_in <= y_uid52_fpArccosXTest_b;
    mAddr_uid98_fpArccosXTest_b <= mAddr_uid98_fpArccosXTest_in(78 downto 71);

	--reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0(REG,954)@3
    reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q <= mAddr_uid98_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid511_arccosXO2TabGen_lutmem(DUALMEM,754)@4
    memoryC5_uid511_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC5_uid511_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC5_uid511_arccosXO2TabGen_lutmem_ab <= reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q;
    memoryC5_uid511_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 18,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 18,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC5_uid511_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC5_uid511_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC5_uid511_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC5_uid511_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC5_uid511_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC5_uid511_arccosXO2TabGen_lutmem_ia
    );
    memoryC5_uid511_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC5_uid511_arccosXO2TabGen_lutmem_q <= memoryC5_uid511_arccosXO2TabGen_lutmem_iq(17 downto 0);

	--reg_memoryC5_uid511_arccosXO2TabGen_lutmem_0_to_prodXY_uid648_pT1_uid514_arccosXO2PolyEval_1(REG,968)@6
    reg_memoryC5_uid511_arccosXO2TabGen_lutmem_0_to_prodXY_uid648_pT1_uid514_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC5_uid511_arccosXO2TabGen_lutmem_0_to_prodXY_uid648_pT1_uid514_arccosXO2PolyEval_1_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC5_uid511_arccosXO2TabGen_lutmem_0_to_prodXY_uid648_pT1_uid514_arccosXO2PolyEval_1_q <= memoryC5_uid511_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_y_uid52_fpArccosXTest_b_to_mPPolyEval_uid99_fpArccosXTest_a_inputreg(DELAY,2058)
    ld_y_uid52_fpArccosXTest_b_to_mPPolyEval_uid99_fpArccosXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 79, depth => 1 )
    PORT MAP ( xin => y_uid52_fpArccosXTest_b, xout => ld_y_uid52_fpArccosXTest_b_to_mPPolyEval_uid99_fpArccosXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_y_uid52_fpArccosXTest_b_to_mPPolyEval_uid99_fpArccosXTest_a(DELAY,1087)@3
    ld_y_uid52_fpArccosXTest_b_to_mPPolyEval_uid99_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 79, depth => 2 )
    PORT MAP ( xin => ld_y_uid52_fpArccosXTest_b_to_mPPolyEval_uid99_fpArccosXTest_a_inputreg_q, xout => ld_y_uid52_fpArccosXTest_b_to_mPPolyEval_uid99_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--mPPolyEval_uid99_fpArccosXTest(BITSELECT,98)@6
    mPPolyEval_uid99_fpArccosXTest_in <= ld_y_uid52_fpArccosXTest_b_to_mPPolyEval_uid99_fpArccosXTest_a_q(70 downto 0);
    mPPolyEval_uid99_fpArccosXTest_b <= mPPolyEval_uid99_fpArccosXTest_in(70 downto 27);

	--yT1_uid513_arccosXO2PolyEval(BITSELECT,512)@6
    yT1_uid513_arccosXO2PolyEval_in <= mPPolyEval_uid99_fpArccosXTest_b;
    yT1_uid513_arccosXO2PolyEval_b <= yT1_uid513_arccosXO2PolyEval_in(43 downto 26);

	--reg_yT1_uid513_arccosXO2PolyEval_0_to_prodXY_uid648_pT1_uid514_arccosXO2PolyEval_0(REG,967)@6
    reg_yT1_uid513_arccosXO2PolyEval_0_to_prodXY_uid648_pT1_uid514_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid513_arccosXO2PolyEval_0_to_prodXY_uid648_pT1_uid514_arccosXO2PolyEval_0_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid513_arccosXO2PolyEval_0_to_prodXY_uid648_pT1_uid514_arccosXO2PolyEval_0_q <= yT1_uid513_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid648_pT1_uid514_arccosXO2PolyEval(MULT,647)@7
    prodXY_uid648_pT1_uid514_arccosXO2PolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid648_pT1_uid514_arccosXO2PolyEval_a),19)) * SIGNED(prodXY_uid648_pT1_uid514_arccosXO2PolyEval_b);
    prodXY_uid648_pT1_uid514_arccosXO2PolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid648_pT1_uid514_arccosXO2PolyEval_a <= (others => '0');
            prodXY_uid648_pT1_uid514_arccosXO2PolyEval_b <= (others => '0');
            prodXY_uid648_pT1_uid514_arccosXO2PolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid648_pT1_uid514_arccosXO2PolyEval_a <= reg_yT1_uid513_arccosXO2PolyEval_0_to_prodXY_uid648_pT1_uid514_arccosXO2PolyEval_0_q;
                prodXY_uid648_pT1_uid514_arccosXO2PolyEval_b <= reg_memoryC5_uid511_arccosXO2TabGen_lutmem_0_to_prodXY_uid648_pT1_uid514_arccosXO2PolyEval_1_q;
                prodXY_uid648_pT1_uid514_arccosXO2PolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid648_pT1_uid514_arccosXO2PolyEval_pr,36));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid648_pT1_uid514_arccosXO2PolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid648_pT1_uid514_arccosXO2PolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid648_pT1_uid514_arccosXO2PolyEval_q <= prodXY_uid648_pT1_uid514_arccosXO2PolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid649_pT1_uid514_arccosXO2PolyEval(BITSELECT,648)@10
    prodXYTruncFR_uid649_pT1_uid514_arccosXO2PolyEval_in <= prodXY_uid648_pT1_uid514_arccosXO2PolyEval_q;
    prodXYTruncFR_uid649_pT1_uid514_arccosXO2PolyEval_b <= prodXYTruncFR_uid649_pT1_uid514_arccosXO2PolyEval_in(35 downto 17);

	--highBBits_uid516_arccosXO2PolyEval(BITSELECT,515)@10
    highBBits_uid516_arccosXO2PolyEval_in <= prodXYTruncFR_uid649_pT1_uid514_arccosXO2PolyEval_b;
    highBBits_uid516_arccosXO2PolyEval_b <= highBBits_uid516_arccosXO2PolyEval_in(18 downto 1);

	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC4_uid509_arccosXO2TabGen_lutmem_0_q_to_memoryC4_uid509_arccosXO2TabGen_lutmem_a(DELAY,1755)@4
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC4_uid509_arccosXO2TabGen_lutmem_0_q_to_memoryC4_uid509_arccosXO2TabGen_lutmem_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q, xout => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC4_uid509_arccosXO2TabGen_lutmem_0_q_to_memoryC4_uid509_arccosXO2TabGen_lutmem_a_q, ena => en(0), clk => clk, aclr => areset );

	--memoryC4_uid509_arccosXO2TabGen_lutmem(DUALMEM,753)@7
    memoryC4_uid509_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC4_uid509_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC4_uid509_arccosXO2TabGen_lutmem_ab <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC4_uid509_arccosXO2TabGen_lutmem_0_q_to_memoryC4_uid509_arccosXO2TabGen_lutmem_a_q;
    memoryC4_uid509_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 26,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC4_uid509_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid509_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid509_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid509_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC4_uid509_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC4_uid509_arccosXO2TabGen_lutmem_ia
    );
    memoryC4_uid509_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC4_uid509_arccosXO2TabGen_lutmem_q <= memoryC4_uid509_arccosXO2TabGen_lutmem_iq(25 downto 0);

	--reg_memoryC4_uid509_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid517_arccosXO2PolyEval_0(REG,970)@9
    reg_memoryC4_uid509_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid517_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid509_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid517_arccosXO2PolyEval_0_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid509_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid517_arccosXO2PolyEval_0_q <= memoryC4_uid509_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid517_arccosXO2PolyEval(ADD,516)@10
    sumAHighB_uid517_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((26 downto 26 => reg_memoryC4_uid509_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid517_arccosXO2PolyEval_0_q(25)) & reg_memoryC4_uid509_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid517_arccosXO2PolyEval_0_q);
    sumAHighB_uid517_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((26 downto 18 => highBBits_uid516_arccosXO2PolyEval_b(17)) & highBBits_uid516_arccosXO2PolyEval_b);
            sumAHighB_uid517_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid517_arccosXO2PolyEval_a) + SIGNED(sumAHighB_uid517_arccosXO2PolyEval_b));
    sumAHighB_uid517_arccosXO2PolyEval_q <= sumAHighB_uid517_arccosXO2PolyEval_o(26 downto 0);


	--lowRangeB_uid515_arccosXO2PolyEval(BITSELECT,514)@10
    lowRangeB_uid515_arccosXO2PolyEval_in <= prodXYTruncFR_uid649_pT1_uid514_arccosXO2PolyEval_b(0 downto 0);
    lowRangeB_uid515_arccosXO2PolyEval_b <= lowRangeB_uid515_arccosXO2PolyEval_in(0 downto 0);

	--s1_uid515_uid518_arccosXO2PolyEval(BITJOIN,517)@10
    s1_uid515_uid518_arccosXO2PolyEval_q <= sumAHighB_uid517_arccosXO2PolyEval_q & lowRangeB_uid515_arccosXO2PolyEval_b;

	--reg_s1_uid515_uid518_arccosXO2PolyEval_0_to_prodXY_uid651_pT2_uid520_arccosXO2PolyEval_1(REG,972)@10
    reg_s1_uid515_uid518_arccosXO2PolyEval_0_to_prodXY_uid651_pT2_uid520_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid515_uid518_arccosXO2PolyEval_0_to_prodXY_uid651_pT2_uid520_arccosXO2PolyEval_1_q <= "0000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid515_uid518_arccosXO2PolyEval_0_to_prodXY_uid651_pT2_uid520_arccosXO2PolyEval_1_q <= s1_uid515_uid518_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_nor(LOGICAL,2274)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_nor_b <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_nor_q <= not (ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_nor_a or ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_nor_b);

	--ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_cmpReg(REG,2235)
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_cmpReg_q <= VCC_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_sticky_ena(REG,2275)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_nor_q = "1") THEN
                ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_sticky_ena_q <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_enaAnd(LOGICAL,2276)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_enaAnd_a <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_enaAnd_b <= en;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_enaAnd_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_enaAnd_a and ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_enaAnd_b;

	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_inputreg(DELAY,2266)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 44, depth => 1 )
    PORT MAP ( xin => mPPolyEval_uid99_fpArccosXTest_b, xout => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt(COUNTER,2231)
    -- every=1, low=0, high=1, step=1, init=1
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,1);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i,1));


	--ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdreg(REG,2232)
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdmux(MUX,2233)
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_s <= en;
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdmux: PROCESS (ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_s, ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q, ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
                  WHEN "1" => ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem(DUALMEM,2267)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_ia <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_inputreg_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_aa <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_ab <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 44,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 44,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_iq,
        address_a => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_aa,
        data_a => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_ia
    );
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_reset0 <= areset;
        ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_iq(43 downto 0);

	--yT2_uid519_arccosXO2PolyEval(BITSELECT,518)@10
    yT2_uid519_arccosXO2PolyEval_in <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_replace_mem_q;
    yT2_uid519_arccosXO2PolyEval_b <= yT2_uid519_arccosXO2PolyEval_in(43 downto 18);

	--reg_yT2_uid519_arccosXO2PolyEval_0_to_prodXY_uid651_pT2_uid520_arccosXO2PolyEval_0(REG,971)@10
    reg_yT2_uid519_arccosXO2PolyEval_0_to_prodXY_uid651_pT2_uid520_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid519_arccosXO2PolyEval_0_to_prodXY_uid651_pT2_uid520_arccosXO2PolyEval_0_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid519_arccosXO2PolyEval_0_to_prodXY_uid651_pT2_uid520_arccosXO2PolyEval_0_q <= yT2_uid519_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid651_pT2_uid520_arccosXO2PolyEval(MULT,650)@11
    prodXY_uid651_pT2_uid520_arccosXO2PolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid651_pT2_uid520_arccosXO2PolyEval_a),27)) * SIGNED(prodXY_uid651_pT2_uid520_arccosXO2PolyEval_b);
    prodXY_uid651_pT2_uid520_arccosXO2PolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid651_pT2_uid520_arccosXO2PolyEval_a <= (others => '0');
            prodXY_uid651_pT2_uid520_arccosXO2PolyEval_b <= (others => '0');
            prodXY_uid651_pT2_uid520_arccosXO2PolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid651_pT2_uid520_arccosXO2PolyEval_a <= reg_yT2_uid519_arccosXO2PolyEval_0_to_prodXY_uid651_pT2_uid520_arccosXO2PolyEval_0_q;
                prodXY_uid651_pT2_uid520_arccosXO2PolyEval_b <= reg_s1_uid515_uid518_arccosXO2PolyEval_0_to_prodXY_uid651_pT2_uid520_arccosXO2PolyEval_1_q;
                prodXY_uid651_pT2_uid520_arccosXO2PolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid651_pT2_uid520_arccosXO2PolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid651_pT2_uid520_arccosXO2PolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid651_pT2_uid520_arccosXO2PolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid651_pT2_uid520_arccosXO2PolyEval_q <= prodXY_uid651_pT2_uid520_arccosXO2PolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid652_pT2_uid520_arccosXO2PolyEval(BITSELECT,651)@14
    prodXYTruncFR_uid652_pT2_uid520_arccosXO2PolyEval_in <= prodXY_uid651_pT2_uid520_arccosXO2PolyEval_q;
    prodXYTruncFR_uid652_pT2_uid520_arccosXO2PolyEval_b <= prodXYTruncFR_uid652_pT2_uid520_arccosXO2PolyEval_in(53 downto 25);

	--highBBits_uid522_arccosXO2PolyEval(BITSELECT,521)@14
    highBBits_uid522_arccosXO2PolyEval_in <= prodXYTruncFR_uid652_pT2_uid520_arccosXO2PolyEval_b;
    highBBits_uid522_arccosXO2PolyEval_b <= highBBits_uid522_arccosXO2PolyEval_in(28 downto 1);

	--ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_nor(LOGICAL,2685)
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_nor_b <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_nor_q <= not (ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_nor_a or ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_nor_b);

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_mem_top(CONSTANT,2513)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_mem_top_q <= "0100";

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmp(LOGICAL,2514)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmp_a <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_mem_top_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdmux_q);
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmp_q <= "1" when ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmp_a = ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmp_b else "0";

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmpReg(REG,2515)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmpReg_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_sticky_ena(REG,2686)
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_nor_q = "1") THEN
                ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_sticky_ena_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_enaAnd(LOGICAL,2687)
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_enaAnd_a <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_enaAnd_b <= en;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_enaAnd_q <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_enaAnd_a and ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_enaAnd_b;

	--ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_inputreg(DELAY,2649)
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => mAddr_uid98_fpArccosXTest_b, xout => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt(COUNTER,2509)
    -- every=1, low=0, high=4, step=1, init=1
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_i = 3 THEN
                      ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_i <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_i - 4;
                    ELSE
                        ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_i <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_i,3));


	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdreg(REG,2510)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdreg_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdmux(MUX,2511)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdmux_s <= en;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdmux: PROCESS (ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdmux_s, ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdreg_q, ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdmux_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdmux_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem(DUALMEM,2676)
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_ia <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_inputreg_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_aa <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_ab <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdmux_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_ia
    );
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_q <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0(REG,973)@10
    reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_q <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC3_uid507_arccosXO2TabGen_lutmem(DUALMEM,752)@11
    memoryC3_uid507_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC3_uid507_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC3_uid507_arccosXO2TabGen_lutmem_ab <= reg_mAddr_uid98_fpArccosXTest_0_to_memoryC3_uid507_arccosXO2TabGen_lutmem_0_q;
    memoryC3_uid507_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 35,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 35,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC3_uid507_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid507_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid507_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid507_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC3_uid507_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC3_uid507_arccosXO2TabGen_lutmem_ia
    );
    memoryC3_uid507_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC3_uid507_arccosXO2TabGen_lutmem_q <= memoryC3_uid507_arccosXO2TabGen_lutmem_iq(34 downto 0);

	--reg_memoryC3_uid507_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid523_arccosXO2PolyEval_0(REG,974)@13
    reg_memoryC3_uid507_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid523_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid507_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid523_arccosXO2PolyEval_0_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid507_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid523_arccosXO2PolyEval_0_q <= memoryC3_uid507_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid523_arccosXO2PolyEval(ADD,522)@14
    sumAHighB_uid523_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((35 downto 35 => reg_memoryC3_uid507_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid523_arccosXO2PolyEval_0_q(34)) & reg_memoryC3_uid507_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid523_arccosXO2PolyEval_0_q);
    sumAHighB_uid523_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((35 downto 28 => highBBits_uid522_arccosXO2PolyEval_b(27)) & highBBits_uid522_arccosXO2PolyEval_b);
            sumAHighB_uid523_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid523_arccosXO2PolyEval_a) + SIGNED(sumAHighB_uid523_arccosXO2PolyEval_b));
    sumAHighB_uid523_arccosXO2PolyEval_q <= sumAHighB_uid523_arccosXO2PolyEval_o(35 downto 0);


	--lowRangeB_uid521_arccosXO2PolyEval(BITSELECT,520)@14
    lowRangeB_uid521_arccosXO2PolyEval_in <= prodXYTruncFR_uid652_pT2_uid520_arccosXO2PolyEval_b(0 downto 0);
    lowRangeB_uid521_arccosXO2PolyEval_b <= lowRangeB_uid521_arccosXO2PolyEval_in(0 downto 0);

	--s2_uid521_uid524_arccosXO2PolyEval(BITJOIN,523)@14
    s2_uid521_uid524_arccosXO2PolyEval_q <= sumAHighB_uid523_arccosXO2PolyEval_q & lowRangeB_uid521_arccosXO2PolyEval_b;

	--yTop18Bits_uid660_pT3_uid526_arccosXO2PolyEval(BITSELECT,659)@14
    yTop18Bits_uid660_pT3_uid526_arccosXO2PolyEval_in <= s2_uid521_uid524_arccosXO2PolyEval_q;
    yTop18Bits_uid660_pT3_uid526_arccosXO2PolyEval_b <= yTop18Bits_uid660_pT3_uid526_arccosXO2PolyEval_in(36 downto 19);

	--reg_yTop18Bits_uid660_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_9(REG,978)@14
    reg_yTop18Bits_uid660_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid660_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid660_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_9_q <= yTop18Bits_uid660_pT3_uid526_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_nor(LOGICAL,2287)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_nor_b <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_nor_q <= not (ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_nor_a or ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_nor_b);

	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_mem_top(CONSTANT,2283)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_mem_top_q <= "0101";

	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmp(LOGICAL,2284)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmp_a <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_mem_top_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdmux_q);
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmp_q <= "1" when ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmp_a = ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmp_b else "0";

	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmpReg(REG,2285)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmpReg_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_sticky_ena(REG,2288)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_nor_q = "1") THEN
                ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_sticky_ena_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_enaAnd(LOGICAL,2289)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_enaAnd_a <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_enaAnd_b <= en;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_enaAnd_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_enaAnd_a and ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_enaAnd_b;

	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt(COUNTER,2279)
    -- every=1, low=0, high=5, step=1, init=1
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_i = 4 THEN
                      ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_i - 5;
                    ELSE
                        ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_i,3));


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdreg(REG,2280)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdreg_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdmux(MUX,2281)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdmux_s <= en;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdmux: PROCESS (ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdmux_s, ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdreg_q, ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem(DUALMEM,2278)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_ia <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_inputreg_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_aa <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdreg_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_ab <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdmux_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 44,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 44,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_iq,
        address_a => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_aa,
        data_a => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_ia
    );
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_reset0 <= areset;
        ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_iq(43 downto 0);

	--yT3_uid525_arccosXO2PolyEval(BITSELECT,524)@14
    yT3_uid525_arccosXO2PolyEval_in <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_mem_q;
    yT3_uid525_arccosXO2PolyEval_b <= yT3_uid525_arccosXO2PolyEval_in(43 downto 9);

	--xBottomBits_uid659_pT3_uid526_arccosXO2PolyEval(BITSELECT,658)@14
    xBottomBits_uid659_pT3_uid526_arccosXO2PolyEval_in <= yT3_uid525_arccosXO2PolyEval_b(7 downto 0);
    xBottomBits_uid659_pT3_uid526_arccosXO2PolyEval_b <= xBottomBits_uid659_pT3_uid526_arccosXO2PolyEval_in(7 downto 0);

	--pad_xBottomBits_uid659_uid662_pT3_uid526_arccosXO2PolyEval(BITJOIN,661)@14
    pad_xBottomBits_uid659_uid662_pT3_uid526_arccosXO2PolyEval_q <= xBottomBits_uid659_pT3_uid526_arccosXO2PolyEval_b & STD_LOGIC_VECTOR((8 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid659_uid662_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_7(REG,977)@14
    reg_pad_xBottomBits_uid659_uid662_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid659_uid662_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid659_uid662_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_7_q <= pad_xBottomBits_uid659_uid662_pT3_uid526_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid658_pT3_uid526_arccosXO2PolyEval(BITSELECT,657)@14
    yBottomBits_uid658_pT3_uid526_arccosXO2PolyEval_in <= s2_uid521_uid524_arccosXO2PolyEval_q(9 downto 0);
    yBottomBits_uid658_pT3_uid526_arccosXO2PolyEval_b <= yBottomBits_uid658_pT3_uid526_arccosXO2PolyEval_in(9 downto 0);

	--spad_yBottomBits_uid658_uid661_pT3_uid526_arccosXO2PolyEval(BITJOIN,660)@14
    spad_yBottomBits_uid658_uid661_pT3_uid526_arccosXO2PolyEval_q <= GND_q & yBottomBits_uid658_pT3_uid526_arccosXO2PolyEval_b;

	--pad_yBottomBits_uid658_uid663_pT3_uid526_arccosXO2PolyEval(BITJOIN,662)@14
    pad_yBottomBits_uid658_uid663_pT3_uid526_arccosXO2PolyEval_q <= spad_yBottomBits_uid658_uid661_pT3_uid526_arccosXO2PolyEval_q & STD_LOGIC_VECTOR((6 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid658_uid663_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_6(REG,976)@14
    reg_pad_yBottomBits_uid658_uid663_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid658_uid663_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid658_uid663_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_6_q <= pad_yBottomBits_uid658_uid663_pT3_uid526_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid657_pT3_uid526_arccosXO2PolyEval(BITSELECT,656)@14
    xTop18Bits_uid657_pT3_uid526_arccosXO2PolyEval_in <= yT3_uid525_arccosXO2PolyEval_b;
    xTop18Bits_uid657_pT3_uid526_arccosXO2PolyEval_b <= xTop18Bits_uid657_pT3_uid526_arccosXO2PolyEval_in(34 downto 17);

	--reg_xTop18Bits_uid657_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_4(REG,975)@14
    reg_xTop18Bits_uid657_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid657_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid657_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_4_q <= xTop18Bits_uid657_pT3_uid526_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma(CHAINMULTADD,766)@15
    multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_a(0),19));
    multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_a(1),19));
    multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_p(0) <= multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_l(0) * multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_c(0);
    multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_p(1) <= multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_l(1) * multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_c(1);
    multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_w(0) <= RESIZE(multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_p(0),38) + RESIZE(multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_p(1),38);
    multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_x(0) <= multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_w(0);
    multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_y(0) <= multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_x(0);
    multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid657_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_4_q),18);
            multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid659_uid662_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_7_q),18);
            multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid658_uid663_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_6_q),18);
            multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid660_pT3_uid526_arccosXO2PolyEval_0_to_multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_s(0) <= multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval(BITSELECT,664)@18
    multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_in <= multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_cma_q;
    multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_b <= multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_in(36 downto 7);

	--highBBits_uid667_pT3_uid526_arccosXO2PolyEval(BITSELECT,666)@18
    highBBits_uid667_pT3_uid526_arccosXO2PolyEval_in <= multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_b;
    highBBits_uid667_pT3_uid526_arccosXO2PolyEval_b <= highBBits_uid667_pT3_uid526_arccosXO2PolyEval_in(29 downto 1);

	--yTop27Bits_uid655_pT3_uid526_arccosXO2PolyEval(BITSELECT,654)@14
    yTop27Bits_uid655_pT3_uid526_arccosXO2PolyEval_in <= s2_uid521_uid524_arccosXO2PolyEval_q;
    yTop27Bits_uid655_pT3_uid526_arccosXO2PolyEval_b <= yTop27Bits_uid655_pT3_uid526_arccosXO2PolyEval_in(36 downto 10);

	--reg_yTop27Bits_uid655_pT3_uid526_arccosXO2PolyEval_0_to_topProd_uid656_pT3_uid526_arccosXO2PolyEval_1(REG,980)@14
    reg_yTop27Bits_uid655_pT3_uid526_arccosXO2PolyEval_0_to_topProd_uid656_pT3_uid526_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid655_pT3_uid526_arccosXO2PolyEval_0_to_topProd_uid656_pT3_uid526_arccosXO2PolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid655_pT3_uid526_arccosXO2PolyEval_0_to_topProd_uid656_pT3_uid526_arccosXO2PolyEval_1_q <= yTop27Bits_uid655_pT3_uid526_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid654_pT3_uid526_arccosXO2PolyEval(BITSELECT,653)@14
    xTop27Bits_uid654_pT3_uid526_arccosXO2PolyEval_in <= yT3_uid525_arccosXO2PolyEval_b;
    xTop27Bits_uid654_pT3_uid526_arccosXO2PolyEval_b <= xTop27Bits_uid654_pT3_uid526_arccosXO2PolyEval_in(34 downto 8);

	--reg_xTop27Bits_uid654_pT3_uid526_arccosXO2PolyEval_0_to_topProd_uid656_pT3_uid526_arccosXO2PolyEval_0(REG,979)@14
    reg_xTop27Bits_uid654_pT3_uid526_arccosXO2PolyEval_0_to_topProd_uid656_pT3_uid526_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid654_pT3_uid526_arccosXO2PolyEval_0_to_topProd_uid656_pT3_uid526_arccosXO2PolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid654_pT3_uid526_arccosXO2PolyEval_0_to_topProd_uid656_pT3_uid526_arccosXO2PolyEval_0_q <= xTop27Bits_uid654_pT3_uid526_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid656_pT3_uid526_arccosXO2PolyEval(MULT,655)@15
    topProd_uid656_pT3_uid526_arccosXO2PolyEval_pr <= signed(resize(UNSIGNED(topProd_uid656_pT3_uid526_arccosXO2PolyEval_a),28)) * SIGNED(topProd_uid656_pT3_uid526_arccosXO2PolyEval_b);
    topProd_uid656_pT3_uid526_arccosXO2PolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid656_pT3_uid526_arccosXO2PolyEval_a <= (others => '0');
            topProd_uid656_pT3_uid526_arccosXO2PolyEval_b <= (others => '0');
            topProd_uid656_pT3_uid526_arccosXO2PolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid656_pT3_uid526_arccosXO2PolyEval_a <= reg_xTop27Bits_uid654_pT3_uid526_arccosXO2PolyEval_0_to_topProd_uid656_pT3_uid526_arccosXO2PolyEval_0_q;
                topProd_uid656_pT3_uid526_arccosXO2PolyEval_b <= reg_yTop27Bits_uid655_pT3_uid526_arccosXO2PolyEval_0_to_topProd_uid656_pT3_uid526_arccosXO2PolyEval_1_q;
                topProd_uid656_pT3_uid526_arccosXO2PolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid656_pT3_uid526_arccosXO2PolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid656_pT3_uid526_arccosXO2PolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid656_pT3_uid526_arccosXO2PolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid656_pT3_uid526_arccosXO2PolyEval_q <= topProd_uid656_pT3_uid526_arccosXO2PolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid668_pT3_uid526_arccosXO2PolyEval(ADD,667)@18
    sumAHighB_uid668_pT3_uid526_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid656_pT3_uid526_arccosXO2PolyEval_q(53)) & topProd_uid656_pT3_uid526_arccosXO2PolyEval_q);
    sumAHighB_uid668_pT3_uid526_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid667_pT3_uid526_arccosXO2PolyEval_b(28)) & highBBits_uid667_pT3_uid526_arccosXO2PolyEval_b);
            sumAHighB_uid668_pT3_uid526_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid668_pT3_uid526_arccosXO2PolyEval_a) + SIGNED(sumAHighB_uid668_pT3_uid526_arccosXO2PolyEval_b));
    sumAHighB_uid668_pT3_uid526_arccosXO2PolyEval_q <= sumAHighB_uid668_pT3_uid526_arccosXO2PolyEval_o(54 downto 0);


	--lowRangeB_uid666_pT3_uid526_arccosXO2PolyEval(BITSELECT,665)@18
    lowRangeB_uid666_pT3_uid526_arccosXO2PolyEval_in <= multSumOfTwo18_uid661_pT3_uid526_arccosXO2PolyEval_b(0 downto 0);
    lowRangeB_uid666_pT3_uid526_arccosXO2PolyEval_b <= lowRangeB_uid666_pT3_uid526_arccosXO2PolyEval_in(0 downto 0);

	--add0_uid666_uid669_pT3_uid526_arccosXO2PolyEval(BITJOIN,668)@18
    add0_uid666_uid669_pT3_uid526_arccosXO2PolyEval_q <= sumAHighB_uid668_pT3_uid526_arccosXO2PolyEval_q & lowRangeB_uid666_pT3_uid526_arccosXO2PolyEval_b;

	--R_uid670_pT3_uid526_arccosXO2PolyEval(BITSELECT,669)@18
    R_uid670_pT3_uid526_arccosXO2PolyEval_in <= add0_uid666_uid669_pT3_uid526_arccosXO2PolyEval_q(54 downto 0);
    R_uid670_pT3_uid526_arccosXO2PolyEval_b <= R_uid670_pT3_uid526_arccosXO2PolyEval_in(54 downto 18);

	--reg_R_uid670_pT3_uid526_arccosXO2PolyEval_0_to_ts3_uid529_arccosXO2PolyEval_1(REG,982)@18
    reg_R_uid670_pT3_uid526_arccosXO2PolyEval_0_to_ts3_uid529_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid670_pT3_uid526_arccosXO2PolyEval_0_to_ts3_uid529_arccosXO2PolyEval_1_q <= "0000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid670_pT3_uid526_arccosXO2PolyEval_0_to_ts3_uid529_arccosXO2PolyEval_1_q <= R_uid670_pT3_uid526_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid505_arccosXO2TabGen_lutmem(DUALMEM,751)@4
    memoryC2_uid505_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC2_uid505_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC2_uid505_arccosXO2TabGen_lutmem_ab <= reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q;
    memoryC2_uid505_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 1,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC2_uid505_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid505_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid505_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid505_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC2_uid505_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC2_uid505_arccosXO2TabGen_lutmem_ia
    );
    memoryC2_uid505_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC2_uid505_arccosXO2TabGen_lutmem_q <= memoryC2_uid505_arccosXO2TabGen_lutmem_iq(0 downto 0);

	--reg_memoryC2_uid505_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_1(REG,965)@6
    reg_memoryC2_uid505_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid505_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid505_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_1_q <= memoryC2_uid505_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_memoryC2_uid505_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_1_q_to_os_uid506_arccosXO2TabGen_b(DELAY,1515)@7
    ld_reg_memoryC2_uid505_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_1_q_to_os_uid506_arccosXO2TabGen_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 11 )
    PORT MAP ( xin => reg_memoryC2_uid505_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_1_q, xout => ld_reg_memoryC2_uid505_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_1_q_to_os_uid506_arccosXO2TabGen_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_nor(LOGICAL,2672)
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_nor_b <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_nor_q <= not (ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_nor_a or ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_nor_b);

	--ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_mem_top(CONSTANT,2435)
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_mem_top_q <= "01000";

	--ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmp(LOGICAL,2436)
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmp_a <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_mem_top_q;
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q);
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmp_q <= "1" when ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmp_a = ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmp_b else "0";

	--ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmpReg(REG,2437)
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmpReg_q <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_sticky_ena(REG,2673)
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_nor_q = "1") THEN
                ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_sticky_ena_q <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_enaAnd(LOGICAL,2674)
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_enaAnd_a <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_enaAnd_b <= en;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_enaAnd_q <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_enaAnd_a and ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_enaAnd_b;

	--ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt(COUNTER,2431)
    -- every=1, low=0, high=8, step=1, init=1
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i = 7 THEN
                      ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i - 8;
                    ELSE
                        ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i,4));


	--ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdreg(REG,2432)
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdmux(MUX,2433)
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s <= en;
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdmux: PROCESS (ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s, ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q, ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem(DUALMEM,2663)
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_ia <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_inputreg_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_aa <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_ab <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_ia
    );
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_q <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0(REG,962)@14
    reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_q <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid504_arccosXO2TabGen_lutmem(DUALMEM,750)@15
    memoryC2_uid504_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC2_uid504_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC2_uid504_arccosXO2TabGen_lutmem_ab <= reg_mAddr_uid98_fpArccosXTest_0_to_memoryC2_uid504_arccosXO2TabGen_lutmem_0_q;
    memoryC2_uid504_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC2_uid504_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid504_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid504_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid504_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC2_uid504_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC2_uid504_arccosXO2TabGen_lutmem_ia
    );
    memoryC2_uid504_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC2_uid504_arccosXO2TabGen_lutmem_q <= memoryC2_uid504_arccosXO2TabGen_lutmem_iq(39 downto 0);

	--reg_memoryC2_uid504_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_0(REG,964)@17
    reg_memoryC2_uid504_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid504_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid504_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_0_q <= memoryC2_uid504_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid506_arccosXO2TabGen(BITJOIN,505)@18
    os_uid506_arccosXO2TabGen_q <= ld_reg_memoryC2_uid505_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_1_q_to_os_uid506_arccosXO2TabGen_b_q & reg_memoryC2_uid504_arccosXO2TabGen_lutmem_0_to_os_uid506_arccosXO2TabGen_0_q;

	--rndBit_uid351_arcsinXO2XPolyEval(CONSTANT,350)
    rndBit_uid351_arcsinXO2XPolyEval_q <= "01";

	--cIncludingRoundingBit_uid528_arccosXO2PolyEval(BITJOIN,527)@18
    cIncludingRoundingBit_uid528_arccosXO2PolyEval_q <= os_uid506_arccosXO2TabGen_q & rndBit_uid351_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid528_arccosXO2PolyEval_0_to_ts3_uid529_arccosXO2PolyEval_0(REG,981)@18
    reg_cIncludingRoundingBit_uid528_arccosXO2PolyEval_0_to_ts3_uid529_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid528_arccosXO2PolyEval_0_to_ts3_uid529_arccosXO2PolyEval_0_q <= "0000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid528_arccosXO2PolyEval_0_to_ts3_uid529_arccosXO2PolyEval_0_q <= cIncludingRoundingBit_uid528_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts3_uid529_arccosXO2PolyEval(ADD,528)@19
    ts3_uid529_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((43 downto 43 => reg_cIncludingRoundingBit_uid528_arccosXO2PolyEval_0_to_ts3_uid529_arccosXO2PolyEval_0_q(42)) & reg_cIncludingRoundingBit_uid528_arccosXO2PolyEval_0_to_ts3_uid529_arccosXO2PolyEval_0_q);
    ts3_uid529_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((43 downto 37 => reg_R_uid670_pT3_uid526_arccosXO2PolyEval_0_to_ts3_uid529_arccosXO2PolyEval_1_q(36)) & reg_R_uid670_pT3_uid526_arccosXO2PolyEval_0_to_ts3_uid529_arccosXO2PolyEval_1_q);
            ts3_uid529_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts3_uid529_arccosXO2PolyEval_a) + SIGNED(ts3_uid529_arccosXO2PolyEval_b));
    ts3_uid529_arccosXO2PolyEval_q <= ts3_uid529_arccosXO2PolyEval_o(43 downto 0);


	--s3_uid530_arccosXO2PolyEval(BITSELECT,529)@19
    s3_uid530_arccosXO2PolyEval_in <= ts3_uid529_arccosXO2PolyEval_q;
    s3_uid530_arccosXO2PolyEval_b <= s3_uid530_arccosXO2PolyEval_in(43 downto 1);

	--yTop18Bits_uid677_pT4_uid532_arccosXO2PolyEval(BITSELECT,676)@19
    yTop18Bits_uid677_pT4_uid532_arccosXO2PolyEval_in <= s3_uid530_arccosXO2PolyEval_b;
    yTop18Bits_uid677_pT4_uid532_arccosXO2PolyEval_b <= yTop18Bits_uid677_pT4_uid532_arccosXO2PolyEval_in(42 downto 25);

	--reg_yTop18Bits_uid677_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_9(REG,986)@19
    reg_yTop18Bits_uid677_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid677_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid677_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_9_q <= yTop18Bits_uid677_pT4_uid532_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_nor(LOGICAL,2300)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_nor_b <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_nor_q <= not (ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_nor_a or ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_nor_b);

	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_mem_top(CONSTANT,2296)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_mem_top_q <= "01010";

	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmp(LOGICAL,2297)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmp_a <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_mem_top_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdmux_q);
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmp_q <= "1" when ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmp_a = ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmp_b else "0";

	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmpReg(REG,2298)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmpReg_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_sticky_ena(REG,2301)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_nor_q = "1") THEN
                ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_sticky_ena_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_enaAnd(LOGICAL,2302)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_enaAnd_a <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_enaAnd_b <= en;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_enaAnd_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_enaAnd_a and ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_enaAnd_b;

	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt(COUNTER,2292)
    -- every=1, low=0, high=10, step=1, init=1
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_i = 9 THEN
                      ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_i - 10;
                    ELSE
                        ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_i,4));


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdreg(REG,2293)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdreg_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdmux(MUX,2294)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdmux_s <= en;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdmux: PROCESS (ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdmux_s, ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdreg_q, ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem(DUALMEM,2291)
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_ia <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT2_uid519_arccosXO2PolyEval_a_inputreg_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_aa <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdreg_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_ab <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdmux_q;
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 44,
        widthad_a => 4,
        numwords_a => 11,
        width_b => 44,
        widthad_b => 4,
        numwords_b => 11,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_iq,
        address_a => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_aa,
        data_a => ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_ia
    );
    ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_reset0 <= areset;
        ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_iq(43 downto 0);

	--yT4_uid531_arccosXO2PolyEval(BITSELECT,530)@19
    yT4_uid531_arccosXO2PolyEval_in <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_mem_q;
    yT4_uid531_arccosXO2PolyEval_b <= yT4_uid531_arccosXO2PolyEval_in(43 downto 3);

	--xBottomBits_uid676_pT4_uid532_arccosXO2PolyEval(BITSELECT,675)@19
    xBottomBits_uid676_pT4_uid532_arccosXO2PolyEval_in <= yT4_uid531_arccosXO2PolyEval_b(13 downto 0);
    xBottomBits_uid676_pT4_uid532_arccosXO2PolyEval_b <= xBottomBits_uid676_pT4_uid532_arccosXO2PolyEval_in(13 downto 0);

	--pad_xBottomBits_uid676_uid679_pT4_uid532_arccosXO2PolyEval(BITJOIN,678)@19
    pad_xBottomBits_uid676_uid679_pT4_uid532_arccosXO2PolyEval_q <= xBottomBits_uid676_pT4_uid532_arccosXO2PolyEval_b & STD_LOGIC_VECTOR((2 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid676_uid679_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_7(REG,985)@19
    reg_pad_xBottomBits_uid676_uid679_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid676_uid679_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid676_uid679_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_7_q <= pad_xBottomBits_uid676_uid679_pT4_uid532_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid675_pT4_uid532_arccosXO2PolyEval(BITSELECT,674)@19
    yBottomBits_uid675_pT4_uid532_arccosXO2PolyEval_in <= s3_uid530_arccosXO2PolyEval_b(15 downto 0);
    yBottomBits_uid675_pT4_uid532_arccosXO2PolyEval_b <= yBottomBits_uid675_pT4_uid532_arccosXO2PolyEval_in(15 downto 0);

	--spad_yBottomBits_uid675_uid678_pT4_uid532_arccosXO2PolyEval(BITJOIN,677)@19
    spad_yBottomBits_uid675_uid678_pT4_uid532_arccosXO2PolyEval_q <= GND_q & yBottomBits_uid675_pT4_uid532_arccosXO2PolyEval_b;

	--pad_yBottomBits_uid675_uid680_pT4_uid532_arccosXO2PolyEval(BITJOIN,679)@19
    pad_yBottomBits_uid675_uid680_pT4_uid532_arccosXO2PolyEval_q <= spad_yBottomBits_uid675_uid678_pT4_uid532_arccosXO2PolyEval_q & GND_q;

	--reg_pad_yBottomBits_uid675_uid680_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_6(REG,984)@19
    reg_pad_yBottomBits_uid675_uid680_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid675_uid680_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid675_uid680_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_6_q <= pad_yBottomBits_uid675_uid680_pT4_uid532_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid674_pT4_uid532_arccosXO2PolyEval(BITSELECT,673)@19
    xTop18Bits_uid674_pT4_uid532_arccosXO2PolyEval_in <= yT4_uid531_arccosXO2PolyEval_b;
    xTop18Bits_uid674_pT4_uid532_arccosXO2PolyEval_b <= xTop18Bits_uid674_pT4_uid532_arccosXO2PolyEval_in(40 downto 23);

	--reg_xTop18Bits_uid674_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_4(REG,983)@19
    reg_xTop18Bits_uid674_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid674_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid674_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_4_q <= xTop18Bits_uid674_pT4_uid532_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma(CHAINMULTADD,767)@20
    multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_a(0),19));
    multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_a(1),19));
    multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_p(0) <= multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_l(0) * multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_c(0);
    multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_p(1) <= multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_l(1) * multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_c(1);
    multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_w(0) <= RESIZE(multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_p(0),38) + RESIZE(multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_p(1),38);
    multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_x(0) <= multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_w(0);
    multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_y(0) <= multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_x(0);
    multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid674_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_4_q),18);
            multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid676_uid679_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_7_q),18);
            multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid675_uid680_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_6_q),18);
            multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid677_pT4_uid532_arccosXO2PolyEval_0_to_multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_s(0) <= multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval(BITSELECT,681)@23
    multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_in <= multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_cma_q;
    multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_b <= multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_in(36 downto 1);

	--highBBits_uid684_pT4_uid532_arccosXO2PolyEval(BITSELECT,683)@23
    highBBits_uid684_pT4_uid532_arccosXO2PolyEval_in <= multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_b;
    highBBits_uid684_pT4_uid532_arccosXO2PolyEval_b <= highBBits_uid684_pT4_uid532_arccosXO2PolyEval_in(35 downto 7);

	--yTop27Bits_uid672_pT4_uid532_arccosXO2PolyEval(BITSELECT,671)@19
    yTop27Bits_uid672_pT4_uid532_arccosXO2PolyEval_in <= s3_uid530_arccosXO2PolyEval_b;
    yTop27Bits_uid672_pT4_uid532_arccosXO2PolyEval_b <= yTop27Bits_uid672_pT4_uid532_arccosXO2PolyEval_in(42 downto 16);

	--reg_yTop27Bits_uid672_pT4_uid532_arccosXO2PolyEval_0_to_topProd_uid673_pT4_uid532_arccosXO2PolyEval_1(REG,988)@19
    reg_yTop27Bits_uid672_pT4_uid532_arccosXO2PolyEval_0_to_topProd_uid673_pT4_uid532_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid672_pT4_uid532_arccosXO2PolyEval_0_to_topProd_uid673_pT4_uid532_arccosXO2PolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid672_pT4_uid532_arccosXO2PolyEval_0_to_topProd_uid673_pT4_uid532_arccosXO2PolyEval_1_q <= yTop27Bits_uid672_pT4_uid532_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid671_pT4_uid532_arccosXO2PolyEval(BITSELECT,670)@19
    xTop27Bits_uid671_pT4_uid532_arccosXO2PolyEval_in <= yT4_uid531_arccosXO2PolyEval_b;
    xTop27Bits_uid671_pT4_uid532_arccosXO2PolyEval_b <= xTop27Bits_uid671_pT4_uid532_arccosXO2PolyEval_in(40 downto 14);

	--reg_xTop27Bits_uid671_pT4_uid532_arccosXO2PolyEval_0_to_topProd_uid673_pT4_uid532_arccosXO2PolyEval_0(REG,987)@19
    reg_xTop27Bits_uid671_pT4_uid532_arccosXO2PolyEval_0_to_topProd_uid673_pT4_uid532_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid671_pT4_uid532_arccosXO2PolyEval_0_to_topProd_uid673_pT4_uid532_arccosXO2PolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid671_pT4_uid532_arccosXO2PolyEval_0_to_topProd_uid673_pT4_uid532_arccosXO2PolyEval_0_q <= xTop27Bits_uid671_pT4_uid532_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid673_pT4_uid532_arccosXO2PolyEval(MULT,672)@20
    topProd_uid673_pT4_uid532_arccosXO2PolyEval_pr <= signed(resize(UNSIGNED(topProd_uid673_pT4_uid532_arccosXO2PolyEval_a),28)) * SIGNED(topProd_uid673_pT4_uid532_arccosXO2PolyEval_b);
    topProd_uid673_pT4_uid532_arccosXO2PolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid673_pT4_uid532_arccosXO2PolyEval_a <= (others => '0');
            topProd_uid673_pT4_uid532_arccosXO2PolyEval_b <= (others => '0');
            topProd_uid673_pT4_uid532_arccosXO2PolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid673_pT4_uid532_arccosXO2PolyEval_a <= reg_xTop27Bits_uid671_pT4_uid532_arccosXO2PolyEval_0_to_topProd_uid673_pT4_uid532_arccosXO2PolyEval_0_q;
                topProd_uid673_pT4_uid532_arccosXO2PolyEval_b <= reg_yTop27Bits_uid672_pT4_uid532_arccosXO2PolyEval_0_to_topProd_uid673_pT4_uid532_arccosXO2PolyEval_1_q;
                topProd_uid673_pT4_uid532_arccosXO2PolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid673_pT4_uid532_arccosXO2PolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid673_pT4_uid532_arccosXO2PolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid673_pT4_uid532_arccosXO2PolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid673_pT4_uid532_arccosXO2PolyEval_q <= topProd_uid673_pT4_uid532_arccosXO2PolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid685_pT4_uid532_arccosXO2PolyEval(ADD,684)@23
    sumAHighB_uid685_pT4_uid532_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid673_pT4_uid532_arccosXO2PolyEval_q(53)) & topProd_uid673_pT4_uid532_arccosXO2PolyEval_q);
    sumAHighB_uid685_pT4_uid532_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid684_pT4_uid532_arccosXO2PolyEval_b(28)) & highBBits_uid684_pT4_uid532_arccosXO2PolyEval_b);
            sumAHighB_uid685_pT4_uid532_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid685_pT4_uid532_arccosXO2PolyEval_a) + SIGNED(sumAHighB_uid685_pT4_uid532_arccosXO2PolyEval_b));
    sumAHighB_uid685_pT4_uid532_arccosXO2PolyEval_q <= sumAHighB_uid685_pT4_uid532_arccosXO2PolyEval_o(54 downto 0);


	--lowRangeB_uid683_pT4_uid532_arccosXO2PolyEval(BITSELECT,682)@23
    lowRangeB_uid683_pT4_uid532_arccosXO2PolyEval_in <= multSumOfTwo18_uid678_pT4_uid532_arccosXO2PolyEval_b(6 downto 0);
    lowRangeB_uid683_pT4_uid532_arccosXO2PolyEval_b <= lowRangeB_uid683_pT4_uid532_arccosXO2PolyEval_in(6 downto 0);

	--add0_uid683_uid686_pT4_uid532_arccosXO2PolyEval(BITJOIN,685)@23
    add0_uid683_uid686_pT4_uid532_arccosXO2PolyEval_q <= sumAHighB_uid685_pT4_uid532_arccosXO2PolyEval_q & lowRangeB_uid683_pT4_uid532_arccosXO2PolyEval_b;

	--R_uid687_pT4_uid532_arccosXO2PolyEval(BITSELECT,686)@23
    R_uid687_pT4_uid532_arccosXO2PolyEval_in <= add0_uid683_uid686_pT4_uid532_arccosXO2PolyEval_q(60 downto 0);
    R_uid687_pT4_uid532_arccosXO2PolyEval_b <= R_uid687_pT4_uid532_arccosXO2PolyEval_in(60 downto 17);

	--reg_R_uid687_pT4_uid532_arccosXO2PolyEval_0_to_ts4_uid535_arccosXO2PolyEval_1(REG,990)@23
    reg_R_uid687_pT4_uid532_arccosXO2PolyEval_0_to_ts4_uid535_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid687_pT4_uid532_arccosXO2PolyEval_0_to_ts4_uid535_arccosXO2PolyEval_1_q <= "00000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid687_pT4_uid532_arccosXO2PolyEval_0_to_ts4_uid535_arccosXO2PolyEval_1_q <= R_uid687_pT4_uid532_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_nor(LOGICAL,2465)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_nor_b <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_nor_q <= not (ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_nor_a or ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_nor_b);

	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_mem_top(CONSTANT,2461)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_mem_top_q <= "01101";

	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmp(LOGICAL,2462)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmp_a <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_mem_top_q;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdmux_q);
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmp_q <= "1" when ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmp_a = ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmp_b else "0";

	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmpReg(REG,2463)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmpReg_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_sticky_ena(REG,2466)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_sticky_ena_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_enaAnd(LOGICAL,2467)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_enaAnd_a <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_enaAnd_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_enaAnd_a and ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_enaAnd_b;

	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_inputreg(DELAY,2442)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q, xout => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt(COUNTER,2457)
    -- every=1, low=0, high=13, step=1, init=1
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_i = 12 THEN
                      ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_i <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_i - 13;
                    ELSE
                        ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_i <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_i,4));


	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdreg(REG,2458)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdreg_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdmux(MUX,2459)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdmux_s <= en;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdmux: PROCESS (ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdmux_s, ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdreg_q, ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdmux_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdmux_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem(DUALMEM,2456)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_ia <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_inputreg_q;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_aa <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_ab <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_rdmux_q;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 14,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 14,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC1_uid502_arccosXO2TabGen_lutmem(DUALMEM,749)@20
    memoryC1_uid502_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC1_uid502_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC1_uid502_arccosXO2TabGen_lutmem_ab <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_q;
    memoryC1_uid502_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 11,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC1_uid502_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid502_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid502_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid502_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC1_uid502_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC1_uid502_arccosXO2TabGen_lutmem_ia
    );
    memoryC1_uid502_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC1_uid502_arccosXO2TabGen_lutmem_q <= memoryC1_uid502_arccosXO2TabGen_lutmem_iq(10 downto 0);

	--reg_memoryC1_uid502_arccosXO2TabGen_lutmem_0_to_os_uid503_arccosXO2TabGen_1(REG,961)@22
    reg_memoryC1_uid502_arccosXO2TabGen_lutmem_0_to_os_uid503_arccosXO2TabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid502_arccosXO2TabGen_lutmem_0_to_os_uid503_arccosXO2TabGen_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid502_arccosXO2TabGen_lutmem_0_to_os_uid503_arccosXO2TabGen_1_q <= memoryC1_uid502_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid501_arccosXO2TabGen_lutmem(DUALMEM,748)@20
    memoryC1_uid501_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC1_uid501_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC1_uid501_arccosXO2TabGen_lutmem_ab <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC1_uid501_arccosXO2TabGen_lutmem_0_q_to_memoryC1_uid501_arccosXO2TabGen_lutmem_a_replace_mem_q;
    memoryC1_uid501_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC1_uid501_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid501_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid501_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid501_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC1_uid501_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC1_uid501_arccosXO2TabGen_lutmem_ia
    );
    memoryC1_uid501_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC1_uid501_arccosXO2TabGen_lutmem_q <= memoryC1_uid501_arccosXO2TabGen_lutmem_iq(39 downto 0);

	--reg_memoryC1_uid501_arccosXO2TabGen_lutmem_0_to_os_uid503_arccosXO2TabGen_0(REG,960)@22
    reg_memoryC1_uid501_arccosXO2TabGen_lutmem_0_to_os_uid503_arccosXO2TabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid501_arccosXO2TabGen_lutmem_0_to_os_uid503_arccosXO2TabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid501_arccosXO2TabGen_lutmem_0_to_os_uid503_arccosXO2TabGen_0_q <= memoryC1_uid501_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid503_arccosXO2TabGen(BITJOIN,502)@23
    os_uid503_arccosXO2TabGen_q <= reg_memoryC1_uid502_arccosXO2TabGen_lutmem_0_to_os_uid503_arccosXO2TabGen_1_q & reg_memoryC1_uid501_arccosXO2TabGen_lutmem_0_to_os_uid503_arccosXO2TabGen_0_q;

	--cIncludingRoundingBit_uid534_arccosXO2PolyEval(BITJOIN,533)@23
    cIncludingRoundingBit_uid534_arccosXO2PolyEval_q <= os_uid503_arccosXO2TabGen_q & rndBit_uid351_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid534_arccosXO2PolyEval_0_to_ts4_uid535_arccosXO2PolyEval_0(REG,989)@23
    reg_cIncludingRoundingBit_uid534_arccosXO2PolyEval_0_to_ts4_uid535_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid534_arccosXO2PolyEval_0_to_ts4_uid535_arccosXO2PolyEval_0_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid534_arccosXO2PolyEval_0_to_ts4_uid535_arccosXO2PolyEval_0_q <= cIncludingRoundingBit_uid534_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid535_arccosXO2PolyEval(ADD,534)@24
    ts4_uid535_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((53 downto 53 => reg_cIncludingRoundingBit_uid534_arccosXO2PolyEval_0_to_ts4_uid535_arccosXO2PolyEval_0_q(52)) & reg_cIncludingRoundingBit_uid534_arccosXO2PolyEval_0_to_ts4_uid535_arccosXO2PolyEval_0_q);
    ts4_uid535_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((53 downto 44 => reg_R_uid687_pT4_uid532_arccosXO2PolyEval_0_to_ts4_uid535_arccosXO2PolyEval_1_q(43)) & reg_R_uid687_pT4_uid532_arccosXO2PolyEval_0_to_ts4_uid535_arccosXO2PolyEval_1_q);
            ts4_uid535_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid535_arccosXO2PolyEval_a) + SIGNED(ts4_uid535_arccosXO2PolyEval_b));
    ts4_uid535_arccosXO2PolyEval_q <= ts4_uid535_arccosXO2PolyEval_o(53 downto 0);


	--s4_uid536_arccosXO2PolyEval(BITSELECT,535)@24
    s4_uid536_arccosXO2PolyEval_in <= ts4_uid535_arccosXO2PolyEval_q;
    s4_uid536_arccosXO2PolyEval_b <= s4_uid536_arccosXO2PolyEval_in(53 downto 1);

	--yTop27Bits_uid689_pT5_uid538_arccosXO2PolyEval(BITSELECT,688)@24
    yTop27Bits_uid689_pT5_uid538_arccosXO2PolyEval_in <= s4_uid536_arccosXO2PolyEval_b;
    yTop27Bits_uid689_pT5_uid538_arccosXO2PolyEval_b <= yTop27Bits_uid689_pT5_uid538_arccosXO2PolyEval_in(52 downto 26);

	--reg_yTop27Bits_uid689_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_9(REG,994)@24
    reg_yTop27Bits_uid689_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid689_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid689_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_9_q <= yTop27Bits_uid689_pT5_uid538_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_nor(LOGICAL,2402)
    ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_nor_b <= ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_nor_q <= not (ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_nor_a or ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_nor_b);

	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_mem_top(CONSTANT,2322)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_mem_top_q <= "01111";

	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmp(LOGICAL,2323)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmp_a <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_mem_top_q;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux_q);
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmp_q <= "1" when ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmp_a = ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmp_b else "0";

	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmpReg(REG,2324)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmpReg_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_sticky_ena(REG,2403)
    ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_nor_q = "1") THEN
                ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_sticky_ena_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_enaAnd(LOGICAL,2404)
    ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_enaAnd_a <= ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_enaAnd_b <= en;
    ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_enaAnd_q <= ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_enaAnd_a and ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_enaAnd_b;

	--xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval(BITSELECT,691)@6
    xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_in <= mPPolyEval_uid99_fpArccosXTest_b(16 downto 0);
    xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b <= xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_in(16 downto 0);

	--ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_inputreg(DELAY,2392)
    ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_inputreg : dspba_delay
    GENERIC MAP ( width => 17, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b, xout => ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdcnt(COUNTER,2318)
    -- every=1, low=0, high=15, step=1, init=1
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdcnt_i <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdcnt_i,4));


	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdreg(REG,2319)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdreg_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux(MUX,2320)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux_s <= en;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux: PROCESS (ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux_s, ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdreg_q, ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem(DUALMEM,2393)
    ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_ia <= ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_inputreg_q;
    ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_aa <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_ab <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 17,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_ia
    );
    ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_reset0 <= areset;
        ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_q <= ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_iq(16 downto 0);

	--pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval(BITJOIN,695)@24
    pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_q <= ld_xBottomBits_uid692_pT5_uid538_arccosXO2PolyEval_b_to_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_b_replace_mem_q & STD_LOGIC_VECTOR((8 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_7(REG,993)@24
    reg_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_7_q <= pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_nor(LOGICAL,2389)
    ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_nor_b <= ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_sticky_ena_q;
    ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_nor_q <= not (ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_nor_a or ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_nor_b);

	--ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_mem_top(CONSTANT,2144)
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_mem_top_q <= "01100";

	--ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmp(LOGICAL,2145)
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmp_a <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_mem_top_q;
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux_q);
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmp_q <= "1" when ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmp_a = ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmp_b else "0";

	--ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmpReg(REG,2146)
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmpReg_q <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_sticky_ena(REG,2390)
    ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_nor_q = "1") THEN
                ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_sticky_ena_q <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_enaAnd(LOGICAL,2391)
    ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_enaAnd_a <= ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_sticky_ena_q;
    ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_enaAnd_b <= en;
    ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_enaAnd_q <= ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_enaAnd_a and ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_enaAnd_b;

	--ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_inputreg(DELAY,2379)
    ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => yT2_uid519_arccosXO2PolyEval_b, xout => ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt(COUNTER,2140)
    -- every=1, low=0, high=12, step=1, init=1
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_i = 11 THEN
                      ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_eq = '1') THEN
                        ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_i <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_i - 12;
                    ELSE
                        ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_i <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_i,4));


	--ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdreg(REG,2141)
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdreg_q <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux(MUX,2142)
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux_s <= en;
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux: PROCESS (ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux_s, ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdreg_q, ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux_s IS
                  WHEN "0" => ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux_q <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdreg_q;
                  WHEN "1" => ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux_q <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem(DUALMEM,2380)
    ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_ia <= ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_inputreg_q;
    ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_aa <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdreg_q;
    ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_ab <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux_q;
    ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 26,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_iq,
        address_a => ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_aa,
        data_a => ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_ia
    );
    ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_reset0 <= areset;
        ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_q <= ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_iq(25 downto 0);

	--spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval(BITJOIN,694)@25
    spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_q <= GND_q & ld_yT2_uid519_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_a_replace_mem_q;

	--reg_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_6(REG,992)@25
    reg_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_6_q <= spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid691_pT5_uid538_arccosXO2PolyEval(BITSELECT,690)@24
    yBottomBits_uid691_pT5_uid538_arccosXO2PolyEval_in <= s4_uid536_arccosXO2PolyEval_b(25 downto 0);
    yBottomBits_uid691_pT5_uid538_arccosXO2PolyEval_b <= yBottomBits_uid691_pT5_uid538_arccosXO2PolyEval_in(25 downto 0);

	--ld_yBottomBits_uid691_pT5_uid538_arccosXO2PolyEval_b_to_pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval_b(DELAY,1696)@24
    ld_yBottomBits_uid691_pT5_uid538_arccosXO2PolyEval_b_to_pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval_b : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => yBottomBits_uid691_pT5_uid538_arccosXO2PolyEval_b, xout => ld_yBottomBits_uid691_pT5_uid538_arccosXO2PolyEval_b_to_pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval_b_q, ena => en(0), clk => clk, aclr => areset );

	--pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval(BITJOIN,696)@25
    pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval_q <= ld_yBottomBits_uid691_pT5_uid538_arccosXO2PolyEval_b_to_pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval_b_q & GND_q;

	--reg_pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_4(REG,991)@25
    reg_pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_4_q <= pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma(CHAINMULTADD,768)@26
    multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_a(0),28));
    multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_a(1),28));
    multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_p(0) <= multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_l(0) * multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_c(0);
    multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_p(1) <= multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_l(1) * multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_c(1);
    multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_p(0),56);
    multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_p(1),56);
    multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_x(0) <= multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_w(0);
    multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_x(1) <= multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_w(1);
    multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_y(0) <= multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_s(1) + multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_x(0);
    multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_y(1) <= multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_x(1);
    multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_pad_yBottomBits_uid691_uid697_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_4_q),27);
            multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid692_uid696_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_7_q),27);
            multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_c(0) <= RESIZE(SIGNED(reg_spad_xTop26Bits_uid693_uid695_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_6_q),27);
            multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop27Bits_uid689_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_s(0) <= multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_y(0);
                multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_s(1) <= multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval(BITSELECT,698)@29
    multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_in <= multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_q;
    multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_b <= multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_in(54 downto 1);

	--highBBits_uid705_pT5_uid538_arccosXO2PolyEval(BITSELECT,704)@29
    highBBits_uid705_pT5_uid538_arccosXO2PolyEval_in <= multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_b;
    highBBits_uid705_pT5_uid538_arccosXO2PolyEval_b <= highBBits_uid705_pT5_uid538_arccosXO2PolyEval_in(53 downto 19);

	--ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_nor(LOGICAL,2376)
    ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_nor_b <= ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_sticky_ena_q;
    ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_nor_q <= not (ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_nor_a or ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_nor_b);

	--ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_sticky_ena(REG,2377)
    ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_nor_q = "1") THEN
                ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_sticky_ena_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_enaAnd(LOGICAL,2378)
    ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_enaAnd_a <= ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_sticky_ena_q;
    ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_enaAnd_b <= en;
    ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_enaAnd_q <= ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_enaAnd_a and ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_enaAnd_b;

	--xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval(BITSELECT,687)@6
    xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_in <= mPPolyEval_uid99_fpArccosXTest_b;
    xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_b <= xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_in(43 downto 17);

	--reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0(REG,997)@6
    reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q <= xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_inputreg(DELAY,2366)
    ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q, xout => ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem(DUALMEM,2367)
    ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_ia <= ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_inputreg_q;
    ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_aa <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_ab <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 27,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_iq,
        address_a => ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_aa,
        data_a => ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_ia
    );
    ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_reset0 <= areset;
        ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_q <= ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_iq(26 downto 0);

	--topProd_uid690_pT5_uid538_arccosXO2PolyEval(MULT,689)@25
    topProd_uid690_pT5_uid538_arccosXO2PolyEval_pr <= signed(resize(UNSIGNED(topProd_uid690_pT5_uid538_arccosXO2PolyEval_a),28)) * SIGNED(topProd_uid690_pT5_uid538_arccosXO2PolyEval_b);
    topProd_uid690_pT5_uid538_arccosXO2PolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid690_pT5_uid538_arccosXO2PolyEval_a <= (others => '0');
            topProd_uid690_pT5_uid538_arccosXO2PolyEval_b <= (others => '0');
            topProd_uid690_pT5_uid538_arccosXO2PolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid690_pT5_uid538_arccosXO2PolyEval_a <= ld_reg_xTop27Bits_uid688_pT5_uid538_arccosXO2PolyEval_0_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_0_q_to_topProd_uid690_pT5_uid538_arccosXO2PolyEval_a_replace_mem_q;
                topProd_uid690_pT5_uid538_arccosXO2PolyEval_b <= reg_yTop27Bits_uid689_pT5_uid538_arccosXO2PolyEval_0_to_multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_cma_9_q;
                topProd_uid690_pT5_uid538_arccosXO2PolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid690_pT5_uid538_arccosXO2PolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid690_pT5_uid538_arccosXO2PolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid690_pT5_uid538_arccosXO2PolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid690_pT5_uid538_arccosXO2PolyEval_q <= topProd_uid690_pT5_uid538_arccosXO2PolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_nor(LOGICAL,2698)
    ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_nor_b <= ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_sticky_ena_q;
    ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_nor_q <= not (ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_nor_a or ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_nor_b);

	--ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_sticky_ena(REG,2699)
    ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_nor_q = "1") THEN
                ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_sticky_ena_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_enaAnd(LOGICAL,2700)
    ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_enaAnd_a <= ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_sticky_ena_q;
    ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_enaAnd_b <= en;
    ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_enaAnd_q <= ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_enaAnd_a and ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_enaAnd_b;

	--sSM0W_uid701_pT5_uid538_arccosXO2PolyEval(BITSELECT,700)@6
    sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_in <= mPPolyEval_uid99_fpArccosXTest_b(16 downto 0);
    sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b <= sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_in(16 downto 14);

	--ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_inputreg(DELAY,2688)
    ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_inputreg : dspba_delay
    GENERIC MAP ( width => 3, depth => 1 )
    PORT MAP ( xin => sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b, xout => ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem(DUALMEM,2689)
    ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_ia <= ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_inputreg_q;
    ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_aa <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_ab <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 3,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_iq,
        address_a => ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_aa,
        data_a => ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_ia
    );
    ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_reset0 <= areset;
        ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_q <= ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_iq(2 downto 0);

	--reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1(REG,996)@24
    reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_q <= ld_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_b_to_reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--sSM0H_uid700_pT5_uid538_arccosXO2PolyEval(BITSELECT,699)@24
    sSM0H_uid700_pT5_uid538_arccosXO2PolyEval_in <= s4_uid536_arccosXO2PolyEval_b(25 downto 0);
    sSM0H_uid700_pT5_uid538_arccosXO2PolyEval_b <= sSM0H_uid700_pT5_uid538_arccosXO2PolyEval_in(25 downto 23);

	--reg_sSM0H_uid700_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_0(REG,995)@24
    reg_sSM0H_uid700_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid700_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid700_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_0_q <= sSM0H_uid700_pT5_uid538_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid702_pT5_uid538_arccosXO2PolyEval(MULT,701)@25
    sm0_uid702_pT5_uid538_arccosXO2PolyEval_pr <= UNSIGNED(sm0_uid702_pT5_uid538_arccosXO2PolyEval_a) * UNSIGNED(sm0_uid702_pT5_uid538_arccosXO2PolyEval_b);
    sm0_uid702_pT5_uid538_arccosXO2PolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid702_pT5_uid538_arccosXO2PolyEval_a <= (others => '0');
            sm0_uid702_pT5_uid538_arccosXO2PolyEval_b <= (others => '0');
            sm0_uid702_pT5_uid538_arccosXO2PolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid702_pT5_uid538_arccosXO2PolyEval_a <= reg_sSM0H_uid700_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_0_q;
                sm0_uid702_pT5_uid538_arccosXO2PolyEval_b <= reg_sSM0W_uid701_pT5_uid538_arccosXO2PolyEval_0_to_sm0_uid702_pT5_uid538_arccosXO2PolyEval_1_q;
                sm0_uid702_pT5_uid538_arccosXO2PolyEval_s1 <= STD_LOGIC_VECTOR(sm0_uid702_pT5_uid538_arccosXO2PolyEval_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid702_pT5_uid538_arccosXO2PolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid702_pT5_uid538_arccosXO2PolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid702_pT5_uid538_arccosXO2PolyEval_q <= sm0_uid702_pT5_uid538_arccosXO2PolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--TtopProdConcSoftProd_uid703_pT5_uid538_arccosXO2PolyEval(BITJOIN,702)@28
    TtopProdConcSoftProd_uid703_pT5_uid538_arccosXO2PolyEval_q <= topProd_uid690_pT5_uid538_arccosXO2PolyEval_q & sm0_uid702_pT5_uid538_arccosXO2PolyEval_q;

	--ld_TtopProdConcSoftProd_uid703_pT5_uid538_arccosXO2PolyEval_q_to_sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_a(DELAY,1706)@28
    ld_TtopProdConcSoftProd_uid703_pT5_uid538_arccosXO2PolyEval_q_to_sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_a : dspba_delay
    GENERIC MAP ( width => 60, depth => 1 )
    PORT MAP ( xin => TtopProdConcSoftProd_uid703_pT5_uid538_arccosXO2PolyEval_q, xout => ld_TtopProdConcSoftProd_uid703_pT5_uid538_arccosXO2PolyEval_q_to_sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval(ADD,705)@29
    sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((60 downto 60 => ld_TtopProdConcSoftProd_uid703_pT5_uid538_arccosXO2PolyEval_q_to_sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_a_q(59)) & ld_TtopProdConcSoftProd_uid703_pT5_uid538_arccosXO2PolyEval_q_to_sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_a_q);
    sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((60 downto 35 => highBBits_uid705_pT5_uid538_arccosXO2PolyEval_b(34)) & highBBits_uid705_pT5_uid538_arccosXO2PolyEval_b);
            sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_a) + SIGNED(sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_b));
    sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_q <= sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_o(60 downto 0);


	--lowRangeB_uid704_pT5_uid538_arccosXO2PolyEval(BITSELECT,703)@29
    lowRangeB_uid704_pT5_uid538_arccosXO2PolyEval_in <= multSumOfTwo27_uid695_pT5_uid538_arccosXO2PolyEval_b(18 downto 0);
    lowRangeB_uid704_pT5_uid538_arccosXO2PolyEval_b <= lowRangeB_uid704_pT5_uid538_arccosXO2PolyEval_in(18 downto 0);

	--add0_uid704_uid707_pT5_uid538_arccosXO2PolyEval(BITJOIN,706)@29
    add0_uid704_uid707_pT5_uid538_arccosXO2PolyEval_q <= sumAHighB_uid706_pT5_uid538_arccosXO2PolyEval_q & lowRangeB_uid704_pT5_uid538_arccosXO2PolyEval_b;

	--R_uid708_pT5_uid538_arccosXO2PolyEval(BITSELECT,707)@29
    R_uid708_pT5_uid538_arccosXO2PolyEval_in <= add0_uid704_uid707_pT5_uid538_arccosXO2PolyEval_q(78 downto 0);
    R_uid708_pT5_uid538_arccosXO2PolyEval_b <= R_uid708_pT5_uid538_arccosXO2PolyEval_in(78 downto 24);

	--reg_R_uid708_pT5_uid538_arccosXO2PolyEval_0_to_ts5_uid541_arccosXO2PolyEval_1(REG,1000)@29
    reg_R_uid708_pT5_uid538_arccosXO2PolyEval_0_to_ts5_uid541_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid708_pT5_uid538_arccosXO2PolyEval_0_to_ts5_uid541_arccosXO2PolyEval_1_q <= "0000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid708_pT5_uid538_arccosXO2PolyEval_0_to_ts5_uid541_arccosXO2PolyEval_1_q <= R_uid708_pT5_uid538_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_nor(LOGICAL,2659)
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_nor_b <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_nor_q <= not (ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_nor_a or ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_nor_b);

	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_mem_top(CONSTANT,2448)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_mem_top_q <= "010011";

	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmp(LOGICAL,2449)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmp_a <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_mem_top_q;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdmux_q);
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmp_q <= "1" when ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmp_a = ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmp_b else "0";

	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmpReg(REG,2450)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmpReg_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_sticky_ena(REG,2660)
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_nor_q = "1") THEN
                ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_sticky_ena_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_enaAnd(LOGICAL,2661)
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_enaAnd_a <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_enaAnd_b <= en;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_enaAnd_q <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_enaAnd_a and ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_enaAnd_b;

	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt(COUNTER,2444)
    -- every=1, low=0, high=19, step=1, init=1
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_i = 18 THEN
                      ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_i <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_i - 19;
                    ELSE
                        ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_i <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_i,5));


	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdreg(REG,2445)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdreg_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdmux(MUX,2446)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdmux_s <= en;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdmux: PROCESS (ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdmux_s, ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdreg_q, ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdmux_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdmux_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem(DUALMEM,2650)
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_ia <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_inputreg_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_aa <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_ab <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdmux_q;
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_ia
    );
    ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_q <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0(REG,955)@25
    reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_q <= ld_mAddr_uid98_fpArccosXTest_b_to_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid499_arccosXO2TabGen_lutmem(DUALMEM,747)@26
    memoryC0_uid499_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC0_uid499_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC0_uid499_arccosXO2TabGen_lutmem_ab <= reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid499_arccosXO2TabGen_lutmem_0_q;
    memoryC0_uid499_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 19,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 19,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC0_uid499_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid499_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid499_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid499_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC0_uid499_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC0_uid499_arccosXO2TabGen_lutmem_ia
    );
    memoryC0_uid499_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC0_uid499_arccosXO2TabGen_lutmem_q <= memoryC0_uid499_arccosXO2TabGen_lutmem_iq(18 downto 0);

	--reg_memoryC0_uid499_arccosXO2TabGen_lutmem_0_to_os_uid500_arccosXO2TabGen_1(REG,957)@28
    reg_memoryC0_uid499_arccosXO2TabGen_lutmem_0_to_os_uid500_arccosXO2TabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid499_arccosXO2TabGen_lutmem_0_to_os_uid500_arccosXO2TabGen_1_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid499_arccosXO2TabGen_lutmem_0_to_os_uid500_arccosXO2TabGen_1_q <= memoryC0_uid499_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_nor(LOGICAL,2452)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_nor_b <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_nor_q <= not (ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_nor_a or ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_nor_b);

	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_sticky_ena(REG,2453)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_sticky_ena_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_enaAnd(LOGICAL,2454)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_enaAnd_a <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_enaAnd_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_enaAnd_a and ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_enaAnd_b;

	--ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem(DUALMEM,2443)
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_ia <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_inputreg_q;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_aa <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_ab <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdmux_q;
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC0_uid498_arccosXO2TabGen_lutmem(DUALMEM,746)@26
    memoryC0_uid498_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC0_uid498_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC0_uid498_arccosXO2TabGen_lutmem_ab <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_mem_q;
    memoryC0_uid498_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC0_uid498_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid498_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid498_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid498_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC0_uid498_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC0_uid498_arccosXO2TabGen_lutmem_ia
    );
    memoryC0_uid498_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC0_uid498_arccosXO2TabGen_lutmem_q <= memoryC0_uid498_arccosXO2TabGen_lutmem_iq(39 downto 0);

	--reg_memoryC0_uid498_arccosXO2TabGen_lutmem_0_to_os_uid500_arccosXO2TabGen_0(REG,956)@28
    reg_memoryC0_uid498_arccosXO2TabGen_lutmem_0_to_os_uid500_arccosXO2TabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid498_arccosXO2TabGen_lutmem_0_to_os_uid500_arccosXO2TabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid498_arccosXO2TabGen_lutmem_0_to_os_uid500_arccosXO2TabGen_0_q <= memoryC0_uid498_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid500_arccosXO2TabGen(BITJOIN,499)@29
    os_uid500_arccosXO2TabGen_q <= reg_memoryC0_uid499_arccosXO2TabGen_lutmem_0_to_os_uid500_arccosXO2TabGen_1_q & reg_memoryC0_uid498_arccosXO2TabGen_lutmem_0_to_os_uid500_arccosXO2TabGen_0_q;

	--rndBit_uid357_arcsinXO2XPolyEval(CONSTANT,356)
    rndBit_uid357_arcsinXO2XPolyEval_q <= "001";

	--cIncludingRoundingBit_uid540_arccosXO2PolyEval(BITJOIN,539)@29
    cIncludingRoundingBit_uid540_arccosXO2PolyEval_q <= os_uid500_arccosXO2TabGen_q & rndBit_uid357_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid540_arccosXO2PolyEval_0_to_ts5_uid541_arccosXO2PolyEval_0(REG,999)@29
    reg_cIncludingRoundingBit_uid540_arccosXO2PolyEval_0_to_ts5_uid541_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid540_arccosXO2PolyEval_0_to_ts5_uid541_arccosXO2PolyEval_0_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid540_arccosXO2PolyEval_0_to_ts5_uid541_arccosXO2PolyEval_0_q <= cIncludingRoundingBit_uid540_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts5_uid541_arccosXO2PolyEval(ADD,540)@30
    ts5_uid541_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((62 downto 62 => reg_cIncludingRoundingBit_uid540_arccosXO2PolyEval_0_to_ts5_uid541_arccosXO2PolyEval_0_q(61)) & reg_cIncludingRoundingBit_uid540_arccosXO2PolyEval_0_to_ts5_uid541_arccosXO2PolyEval_0_q);
    ts5_uid541_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((62 downto 55 => reg_R_uid708_pT5_uid538_arccosXO2PolyEval_0_to_ts5_uid541_arccosXO2PolyEval_1_q(54)) & reg_R_uid708_pT5_uid538_arccosXO2PolyEval_0_to_ts5_uid541_arccosXO2PolyEval_1_q);
            ts5_uid541_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts5_uid541_arccosXO2PolyEval_a) + SIGNED(ts5_uid541_arccosXO2PolyEval_b));
    ts5_uid541_arccosXO2PolyEval_q <= ts5_uid541_arccosXO2PolyEval_o(62 downto 0);


	--s5_uid542_arccosXO2PolyEval(BITSELECT,541)@30
    s5_uid542_arccosXO2PolyEval_in <= ts5_uid541_arccosXO2PolyEval_q;
    s5_uid542_arccosXO2PolyEval_b <= s5_uid542_arccosXO2PolyEval_in(62 downto 1);

	--fxpArccosX_uid101_fpArccosXTest(BITSELECT,100)@30
    fxpArccosX_uid101_fpArccosXTest_in <= s5_uid542_arccosXO2PolyEval_b(59 downto 0);
    fxpArccosX_uid101_fpArccosXTest_b <= fxpArccosX_uid101_fpArccosXTest_in(59 downto 4);

	--reg_fxpArccosX_uid101_fpArccosXTest_0_to_path2Diff_uid103_fpArccosXTest_1(REG,1002)@30
    reg_fxpArccosX_uid101_fpArccosXTest_0_to_path2Diff_uid103_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fxpArccosX_uid101_fpArccosXTest_0_to_path2Diff_uid103_fpArccosXTest_1_q <= "00000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fxpArccosX_uid101_fpArccosXTest_0_to_path2Diff_uid103_fpArccosXTest_1_q <= fxpArccosX_uid101_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--pi2_uid102_fpArccosXTest(CONSTANT,101)
    pi2_uid102_fpArccosXTest_q <= "11001001000011111101101010100010001000010110100011000010";

	--pad_pi2_uid102_uid103_fpArccosXTest(BITJOIN,102)@30
    pad_pi2_uid102_uid103_fpArccosXTest_q <= pi2_uid102_fpArccosXTest_q & GND_q;

	--reg_pad_pi2_uid102_uid103_fpArccosXTest_0_to_path2Diff_uid103_fpArccosXTest_0(REG,1001)@30
    reg_pad_pi2_uid102_uid103_fpArccosXTest_0_to_path2Diff_uid103_fpArccosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_pi2_uid102_uid103_fpArccosXTest_0_to_path2Diff_uid103_fpArccosXTest_0_q <= "000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_pi2_uid102_uid103_fpArccosXTest_0_to_path2Diff_uid103_fpArccosXTest_0_q <= pad_pi2_uid102_uid103_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--path2Diff_uid103_fpArccosXTest(SUB,103)@31
    path2Diff_uid103_fpArccosXTest_a <= STD_LOGIC_VECTOR("0" & reg_pad_pi2_uid102_uid103_fpArccosXTest_0_to_path2Diff_uid103_fpArccosXTest_0_q);
    path2Diff_uid103_fpArccosXTest_b <= STD_LOGIC_VECTOR("00" & reg_fxpArccosX_uid101_fpArccosXTest_0_to_path2Diff_uid103_fpArccosXTest_1_q);
            path2Diff_uid103_fpArccosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(path2Diff_uid103_fpArccosXTest_a) - UNSIGNED(path2Diff_uid103_fpArccosXTest_b));
    path2Diff_uid103_fpArccosXTest_q <= path2Diff_uid103_fpArccosXTest_o(57 downto 0);


	--path2NegCaseFPFrac_uid106_fpArccosXTest(BITSELECT,105)@31
    path2NegCaseFPFrac_uid106_fpArccosXTest_in <= path2Diff_uid103_fpArccosXTest_q(55 downto 0);
    path2NegCaseFPFrac_uid106_fpArccosXTest_b <= path2NegCaseFPFrac_uid106_fpArccosXTest_in(55 downto 4);

	--path2NegCaseFPL_uid107_fpArccosXTest(BITJOIN,106)@31
    path2NegCaseFPL_uid107_fpArccosXTest_q <= GND_q & cstBiasP1_uid17_fpArccosXTest_q & path2NegCaseFPFrac_uid106_fpArccosXTest_b;

	--reg_path2NegCaseFPL_uid107_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_3(REG,1005)@31
    reg_path2NegCaseFPL_uid107_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path2NegCaseFPL_uid107_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path2NegCaseFPL_uid107_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_3_q <= path2NegCaseFPL_uid107_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--path2NegCaseFPFrac_uid109_fpArccosXTest(BITSELECT,108)@31
    path2NegCaseFPFrac_uid109_fpArccosXTest_in <= path2Diff_uid103_fpArccosXTest_q(54 downto 0);
    path2NegCaseFPFrac_uid109_fpArccosXTest_b <= path2NegCaseFPFrac_uid109_fpArccosXTest_in(54 downto 3);

	--path2NegCaseFPS_uid110_fpArccosXTest(BITJOIN,109)@31
    path2NegCaseFPS_uid110_fpArccosXTest_q <= GND_q & cstBias_uid13_fpArccosXTest_q & path2NegCaseFPFrac_uid109_fpArccosXTest_b;

	--reg_path2NegCaseFPS_uid110_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_2(REG,1004)@31
    reg_path2NegCaseFPS_uid110_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path2NegCaseFPS_uid110_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path2NegCaseFPS_uid110_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_2_q <= path2NegCaseFPS_uid110_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--normBit_uid105_fpArccosXTest(BITSELECT,104)@31
    normBit_uid105_fpArccosXTest_in <= path2Diff_uid103_fpArccosXTest_q(56 downto 0);
    normBit_uid105_fpArccosXTest_b <= normBit_uid105_fpArccosXTest_in(56 downto 56);

	--reg_normBit_uid105_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_1(REG,1003)@31
    reg_normBit_uid105_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_normBit_uid105_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_normBit_uid105_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_1_q <= normBit_uid105_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--path2NegCaseFP_uid112_fpArccosXTest(MUX,111)@32
    path2NegCaseFP_uid112_fpArccosXTest_s <= reg_normBit_uid105_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_1_q;
    path2NegCaseFP_uid112_fpArccosXTest: PROCESS (path2NegCaseFP_uid112_fpArccosXTest_s, en, reg_path2NegCaseFPS_uid110_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_2_q, reg_path2NegCaseFPL_uid107_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_3_q)
    BEGIN
            CASE path2NegCaseFP_uid112_fpArccosXTest_s IS
                  WHEN "0" => path2NegCaseFP_uid112_fpArccosXTest_q <= reg_path2NegCaseFPS_uid110_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_2_q;
                  WHEN "1" => path2NegCaseFP_uid112_fpArccosXTest_q <= reg_path2NegCaseFPL_uid107_fpArccosXTest_0_to_path2NegCaseFP_uid112_fpArccosXTest_3_q;
                  WHEN OTHERS => path2NegCaseFP_uid112_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--path2PosCaseFPFraction_uid113_fpArccosXTest(BITSELECT,112)@30
    path2PosCaseFPFraction_uid113_fpArccosXTest_in <= fxpArccosX_uid101_fpArccosXTest_b(54 downto 0);
    path2PosCaseFPFraction_uid113_fpArccosXTest_b <= path2PosCaseFPFraction_uid113_fpArccosXTest_in(54 downto 3);

	--ld_path2PosCaseFPFraction_uid113_fpArccosXTest_b_to_path2PosCaseFP_uid114_fpArccosXTest_a(DELAY,1100)@30
    ld_path2PosCaseFPFraction_uid113_fpArccosXTest_b_to_path2PosCaseFP_uid114_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => path2PosCaseFPFraction_uid113_fpArccosXTest_b, xout => ld_path2PosCaseFPFraction_uid113_fpArccosXTest_b_to_path2PosCaseFP_uid114_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--path2PosCaseFP_uid114_fpArccosXTest(BITJOIN,113)@31
    path2PosCaseFP_uid114_fpArccosXTest_q <= GND_q & cstBias_uid13_fpArccosXTest_q & ld_path2PosCaseFPFraction_uid113_fpArccosXTest_b_to_path2PosCaseFP_uid114_fpArccosXTest_a_q;

	--reg_path2PosCaseFP_uid114_fpArccosXTest_0_to_path2ResFP_uid116_fpArccosXTest_2(REG,1006)@31
    reg_path2PosCaseFP_uid114_fpArccosXTest_0_to_path2ResFP_uid116_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path2PosCaseFP_uid114_fpArccosXTest_0_to_path2ResFP_uid116_fpArccosXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path2PosCaseFP_uid114_fpArccosXTest_0_to_path2ResFP_uid116_fpArccosXTest_2_q <= path2PosCaseFP_uid114_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_nor(LOGICAL,2069)
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_nor_b <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_sticky_ena_q;
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_nor_q <= not (ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_nor_a or ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_nor_b);

	--ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_mem_top(CONSTANT,2065)
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_mem_top_q <= "011101";

	--ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmp(LOGICAL,2066)
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmp_a <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_mem_top_q;
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdmux_q);
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmp_q <= "1" when ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmp_a = ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmp_b else "0";

	--ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmpReg(REG,2067)
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmpReg_q <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_sticky_ena(REG,2070)
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_nor_q = "1") THEN
                ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_sticky_ena_q <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_enaAnd(LOGICAL,2071)
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_enaAnd_a <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_sticky_ena_q;
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_enaAnd_b <= en;
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_enaAnd_q <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_enaAnd_a and ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_enaAnd_b;

	--singX_uid8_fpArccosXTest(BITSELECT,7)@0
    singX_uid8_fpArccosXTest_in <= a;
    singX_uid8_fpArccosXTest_b <= singX_uid8_fpArccosXTest_in(63 downto 63);

	--ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_inputreg(DELAY,2043)
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => singX_uid8_fpArccosXTest_b, xout => ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt(COUNTER,2061)
    -- every=1, low=0, high=29, step=1, init=1
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_i = 28 THEN
                      ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_i <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_i - 29;
                    ELSE
                        ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_i <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_i,5));


	--ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdreg(REG,2062)
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdreg_q <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdmux(MUX,2063)
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdmux_s <= en;
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdmux: PROCESS (ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdmux_s, ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdreg_q, ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdmux_q <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdmux_q <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem(DUALMEM,2060)
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_ia <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_inputreg_q;
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_aa <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdreg_q;
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_ab <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_rdmux_q;
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 30,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 30,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_iq,
        address_a => ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_aa,
        data_a => ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_ia
    );
    ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_reset0 <= areset;
        ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_q <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_iq(0 downto 0);

	--path2ResFP_uid116_fpArccosXTest(MUX,115)@32
    path2ResFP_uid116_fpArccosXTest_s <= ld_singX_uid8_fpArccosXTest_b_to_path2ResFP_uid116_fpArccosXTest_b_replace_mem_q;
    path2ResFP_uid116_fpArccosXTest: PROCESS (path2ResFP_uid116_fpArccosXTest_s, en, reg_path2PosCaseFP_uid114_fpArccosXTest_0_to_path2ResFP_uid116_fpArccosXTest_2_q, path2NegCaseFP_uid112_fpArccosXTest_q)
    BEGIN
            CASE path2ResFP_uid116_fpArccosXTest_s IS
                  WHEN "0" => path2ResFP_uid116_fpArccosXTest_q <= reg_path2PosCaseFP_uid114_fpArccosXTest_0_to_path2ResFP_uid116_fpArccosXTest_2_q;
                  WHEN "1" => path2ResFP_uid116_fpArccosXTest_q <= path2NegCaseFP_uid112_fpArccosXTest_q;
                  WHEN OTHERS => path2ResFP_uid116_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Path2ResFP62dto52_uid123_fpArccosXTest(BITSELECT,122)@32
    Path2ResFP62dto52_uid123_fpArccosXTest_in <= path2ResFP_uid116_fpArccosXTest_q(62 downto 0);
    Path2ResFP62dto52_uid123_fpArccosXTest_b <= Path2ResFP62dto52_uid123_fpArccosXTest_in(62 downto 52);

	--reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3(REG,1010)@32
    reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q <= Path2ResFP62dto52_uid123_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_inputreg(DELAY,2083)
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q, xout => ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt(COUNTER,2074)
    -- every=1, low=0, high=47, step=1, init=1
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_i = 46 THEN
                      ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_eq = '1') THEN
                        ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_i <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_i - 47;
                    ELSE
                        ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_i <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_i,6));


	--ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_wrreg(REG,2075)
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_wrreg_q <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_rdmux(MUX,2087)
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_rdmux_s <= en;
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_rdmux: PROCESS (ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_rdmux_s, ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_wrreg_q, ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_rdmux_s IS
                  WHEN "0" => ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_rdmux_q <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_wrreg_q;
                  WHEN "1" => ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_rdmux_q <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem(DUALMEM,2084)
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_ia <= ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_inputreg_q;
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_aa <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_wrreg_q;
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_ab <= ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_rdmux_q;
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 6,
        numwords_a => 48,
        width_b => 11,
        widthad_b => 6,
        numwords_b => 48,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_iq,
        address_a => ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_aa,
        data_a => ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_ia
    );
    ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_reset0 <= areset;
        ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_q <= ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_iq(10 downto 0);

	--rightShiftStage2Idx3Pad3_uid311_alignSqrt_uid69_fpArccosXTest(CONSTANT,310)
    rightShiftStage2Idx3Pad3_uid311_alignSqrt_uid69_fpArccosXTest_q <= "000";

	--rightShiftStage1Idx3Pad12_uid300_alignSqrt_uid69_fpArccosXTest(CONSTANT,299)
    rightShiftStage1Idx3Pad12_uid300_alignSqrt_uid69_fpArccosXTest_q <= "000000000000";

	--rightShiftStage0Idx3Pad48_uid289_alignSqrt_uid69_fpArccosXTest(CONSTANT,288)
    rightShiftStage0Idx3Pad48_uid289_alignSqrt_uid69_fpArccosXTest_q <= "000000000000000000000000000000000000000000000000";

	--ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_nor(LOGICAL,2187)
    ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_nor_b <= ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_sticky_ena_q;
    ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_nor_q <= not (ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_nor_a or ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_nor_b);

	--ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_mem_top(CONSTANT,2170)
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_mem_top_q <= "011010";

	--ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmp(LOGICAL,2171)
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmp_a <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_mem_top_q;
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q);
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmp_q <= "1" when ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmp_a = ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmp_b else "0";

	--ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmpReg(REG,2172)
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmpReg_q <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_sticky_ena(REG,2188)
    ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_nor_q = "1") THEN
                ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_sticky_ena_q <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_enaAnd(LOGICAL,2189)
    ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_enaAnd_a <= ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_sticky_ena_q;
    ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_enaAnd_b <= en;
    ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_enaAnd_q <= ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_enaAnd_a and ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_enaAnd_b;

	--cstAllZWF_uid10_fpArccosXTest(CONSTANT,9)
    cstAllZWF_uid10_fpArccosXTest_q <= "0000000000000000000000000000000000000000000000000000";

	--ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_nor(LOGICAL,2135)
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_nor_b <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_sticky_ena_q;
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_nor_q <= not (ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_nor_a or ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_nor_b);

	--ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_mem_top(CONSTANT,2131)
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_mem_top_q <= "010111";

	--ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmp(LOGICAL,2132)
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmp_a <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_mem_top_q;
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdmux_q);
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmp_q <= "1" when ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmp_a = ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmp_b else "0";

	--ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmpReg(REG,2133)
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmpReg_q <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_sticky_ena(REG,2136)
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_nor_q = "1") THEN
                ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_sticky_ena_q <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_enaAnd(LOGICAL,2137)
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_enaAnd_a <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_sticky_ena_q;
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_enaAnd_b <= en;
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_enaAnd_q <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_enaAnd_a and ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_enaAnd_b;

	--maxCountVal_uid222_fpLOut1_uid57_fpArccosXTest(CONSTANT,221)
    maxCountVal_uid222_fpLOut1_uid57_fpArccosXTest_q <= "1001111";

	--reg_y_uid52_fpArccosXTest_0_to_oMy_uid54_fpArccosXTest_1(REG,794)@3
    reg_y_uid52_fpArccosXTest_0_to_oMy_uid54_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_y_uid52_fpArccosXTest_0_to_oMy_uid54_fpArccosXTest_1_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_y_uid52_fpArccosXTest_0_to_oMy_uid54_fpArccosXTest_1_q <= y_uid52_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--pad_o_uid18_uid54_fpArccosXTest(BITJOIN,53)@3
    pad_o_uid18_uid54_fpArccosXTest_q <= VCC_q & STD_LOGIC_VECTOR((78 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_o_uid18_uid54_fpArccosXTest_0_to_oMy_uid54_fpArccosXTest_0(REG,793)@3
    reg_pad_o_uid18_uid54_fpArccosXTest_0_to_oMy_uid54_fpArccosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_o_uid18_uid54_fpArccosXTest_0_to_oMy_uid54_fpArccosXTest_0_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_o_uid18_uid54_fpArccosXTest_0_to_oMy_uid54_fpArccosXTest_0_q <= pad_o_uid18_uid54_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--oMy_uid54_fpArccosXTest(SUB,54)@4
    oMy_uid54_fpArccosXTest_a <= STD_LOGIC_VECTOR("0" & reg_pad_o_uid18_uid54_fpArccosXTest_0_to_oMy_uid54_fpArccosXTest_0_q);
    oMy_uid54_fpArccosXTest_b <= STD_LOGIC_VECTOR("00" & reg_y_uid52_fpArccosXTest_0_to_oMy_uid54_fpArccosXTest_1_q);
            oMy_uid54_fpArccosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(oMy_uid54_fpArccosXTest_a) - UNSIGNED(oMy_uid54_fpArccosXTest_b));
    oMy_uid54_fpArccosXTest_q <= oMy_uid54_fpArccosXTest_o(80 downto 0);


	--l_uid56_fpArccosXTest(BITSELECT,55)@4
    l_uid56_fpArccosXTest_in <= oMy_uid54_fpArccosXTest_q(78 downto 0);
    l_uid56_fpArccosXTest_b <= l_uid56_fpArccosXTest_in(78 downto 0);

	--rVStage_uid173_fpLOut1_uid57_fpArccosXTest(BITSELECT,172)@4
    rVStage_uid173_fpLOut1_uid57_fpArccosXTest_in <= l_uid56_fpArccosXTest_b;
    rVStage_uid173_fpLOut1_uid57_fpArccosXTest_b <= rVStage_uid173_fpLOut1_uid57_fpArccosXTest_in(78 downto 15);

	--reg_rVStage_uid173_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid174_fpLOut1_uid57_fpArccosXTest_1(REG,795)@4
    reg_rVStage_uid173_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid174_fpLOut1_uid57_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid173_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid174_fpLOut1_uid57_fpArccosXTest_1_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid173_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid174_fpLOut1_uid57_fpArccosXTest_1_q <= rVStage_uid173_fpLOut1_uid57_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid174_fpLOut1_uid57_fpArccosXTest(LOGICAL,173)@5
    vCount_uid174_fpLOut1_uid57_fpArccosXTest_a <= reg_rVStage_uid173_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid174_fpLOut1_uid57_fpArccosXTest_1_q;
    vCount_uid174_fpLOut1_uid57_fpArccosXTest_b <= rightShiftStage0Idx2Pad64_uid139_fxpX_uid50_fpArccosXTest_q;
    vCount_uid174_fpLOut1_uid57_fpArccosXTest_q <= "1" when vCount_uid174_fpLOut1_uid57_fpArccosXTest_a = vCount_uid174_fpLOut1_uid57_fpArccosXTest_b else "0";

	--ld_vCount_uid174_fpLOut1_uid57_fpArccosXTest_q_to_reg_vCount_uid174_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_6_a(DELAY,1839)@5
    ld_vCount_uid174_fpLOut1_uid57_fpArccosXTest_q_to_reg_vCount_uid174_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_6_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => vCount_uid174_fpLOut1_uid57_fpArccosXTest_q, xout => ld_vCount_uid174_fpLOut1_uid57_fpArccosXTest_q_to_reg_vCount_uid174_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_6_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_vCount_uid174_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_6(REG,809)@8
    reg_vCount_uid174_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid174_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_6_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid174_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_6_q <= ld_vCount_uid174_fpLOut1_uid57_fpArccosXTest_q_to_reg_vCount_uid174_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_6_a_q;
            END IF;
        END IF;
    END PROCESS;


	--vStage_uid176_fpLOut1_uid57_fpArccosXTest(BITSELECT,175)@4
    vStage_uid176_fpLOut1_uid57_fpArccosXTest_in <= l_uid56_fpArccosXTest_b(14 downto 0);
    vStage_uid176_fpLOut1_uid57_fpArccosXTest_b <= vStage_uid176_fpLOut1_uid57_fpArccosXTest_in(14 downto 0);

	--ld_vStage_uid176_fpLOut1_uid57_fpArccosXTest_b_to_cStage_uid177_fpLOut1_uid57_fpArccosXTest_b(DELAY,1174)@4
    ld_vStage_uid176_fpLOut1_uid57_fpArccosXTest_b_to_cStage_uid177_fpLOut1_uid57_fpArccosXTest_b : dspba_delay
    GENERIC MAP ( width => 15, depth => 1 )
    PORT MAP ( xin => vStage_uid176_fpLOut1_uid57_fpArccosXTest_b, xout => ld_vStage_uid176_fpLOut1_uid57_fpArccosXTest_b_to_cStage_uid177_fpLOut1_uid57_fpArccosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--cStage_uid177_fpLOut1_uid57_fpArccosXTest(BITJOIN,176)@5
    cStage_uid177_fpLOut1_uid57_fpArccosXTest_q <= ld_vStage_uid176_fpLOut1_uid57_fpArccosXTest_b_to_cStage_uid177_fpLOut1_uid57_fpArccosXTest_b_q & rightShiftStage0Idx2Pad64_uid139_fxpX_uid50_fpArccosXTest_q;

	--ld_l_uid56_fpArccosXTest_b_to_vStagei_uid178_fpLOut1_uid57_fpArccosXTest_c(DELAY,1176)@4
    ld_l_uid56_fpArccosXTest_b_to_vStagei_uid178_fpLOut1_uid57_fpArccosXTest_c : dspba_delay
    GENERIC MAP ( width => 79, depth => 1 )
    PORT MAP ( xin => l_uid56_fpArccosXTest_b, xout => ld_l_uid56_fpArccosXTest_b_to_vStagei_uid178_fpLOut1_uid57_fpArccosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid178_fpLOut1_uid57_fpArccosXTest(MUX,177)@5
    vStagei_uid178_fpLOut1_uid57_fpArccosXTest_s <= vCount_uid174_fpLOut1_uid57_fpArccosXTest_q;
    vStagei_uid178_fpLOut1_uid57_fpArccosXTest: PROCESS (vStagei_uid178_fpLOut1_uid57_fpArccosXTest_s, en, ld_l_uid56_fpArccosXTest_b_to_vStagei_uid178_fpLOut1_uid57_fpArccosXTest_c_q, cStage_uid177_fpLOut1_uid57_fpArccosXTest_q)
    BEGIN
            CASE vStagei_uid178_fpLOut1_uid57_fpArccosXTest_s IS
                  WHEN "0" => vStagei_uid178_fpLOut1_uid57_fpArccosXTest_q <= ld_l_uid56_fpArccosXTest_b_to_vStagei_uid178_fpLOut1_uid57_fpArccosXTest_c_q;
                  WHEN "1" => vStagei_uid178_fpLOut1_uid57_fpArccosXTest_q <= cStage_uid177_fpLOut1_uid57_fpArccosXTest_q;
                  WHEN OTHERS => vStagei_uid178_fpLOut1_uid57_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid180_fpLOut1_uid57_fpArccosXTest(BITSELECT,179)@5
    rVStage_uid180_fpLOut1_uid57_fpArccosXTest_in <= vStagei_uid178_fpLOut1_uid57_fpArccosXTest_q;
    rVStage_uid180_fpLOut1_uid57_fpArccosXTest_b <= rVStage_uid180_fpLOut1_uid57_fpArccosXTest_in(78 downto 47);

	--reg_rVStage_uid180_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid181_fpLOut1_uid57_fpArccosXTest_1(REG,796)@5
    reg_rVStage_uid180_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid181_fpLOut1_uid57_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid180_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid181_fpLOut1_uid57_fpArccosXTest_1_q <= "00000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid180_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid181_fpLOut1_uid57_fpArccosXTest_1_q <= rVStage_uid180_fpLOut1_uid57_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid181_fpLOut1_uid57_fpArccosXTest(LOGICAL,180)@6
    vCount_uid181_fpLOut1_uid57_fpArccosXTest_a <= reg_rVStage_uid180_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid181_fpLOut1_uid57_fpArccosXTest_1_q;
    vCount_uid181_fpLOut1_uid57_fpArccosXTest_b <= rightShiftStage0Idx1Pad32_uid136_fxpX_uid50_fpArccosXTest_q;
    vCount_uid181_fpLOut1_uid57_fpArccosXTest_q <= "1" when vCount_uid181_fpLOut1_uid57_fpArccosXTest_a = vCount_uid181_fpLOut1_uid57_fpArccosXTest_b else "0";

	--reg_vCount_uid181_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_5(REG,808)@6
    reg_vCount_uid181_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid181_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_5_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid181_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_5_q <= vCount_uid181_fpLOut1_uid57_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_vCount_uid181_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_5_q_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_f(DELAY,1225)@7
    ld_reg_vCount_uid181_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_5_q_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => reg_vCount_uid181_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_5_q, xout => ld_reg_vCount_uid181_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_5_q_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_f_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid183_fpLOut1_uid57_fpArccosXTest(BITSELECT,182)@5
    vStage_uid183_fpLOut1_uid57_fpArccosXTest_in <= vStagei_uid178_fpLOut1_uid57_fpArccosXTest_q(46 downto 0);
    vStage_uid183_fpLOut1_uid57_fpArccosXTest_b <= vStage_uid183_fpLOut1_uid57_fpArccosXTest_in(46 downto 0);

	--cStage_uid184_fpLOut1_uid57_fpArccosXTest(BITJOIN,183)@5
    cStage_uid184_fpLOut1_uid57_fpArccosXTest_q <= vStage_uid183_fpLOut1_uid57_fpArccosXTest_b & rightShiftStage0Idx1Pad32_uid136_fxpX_uid50_fpArccosXTest_q;

	--reg_cStage_uid184_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_3(REG,798)@5
    reg_cStage_uid184_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid184_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid184_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_3_q <= cStage_uid184_fpLOut1_uid57_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid178_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_2(REG,797)@5
    reg_vStagei_uid178_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid178_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid178_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_2_q <= vStagei_uid178_fpLOut1_uid57_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid185_fpLOut1_uid57_fpArccosXTest(MUX,184)@6
    vStagei_uid185_fpLOut1_uid57_fpArccosXTest_s <= vCount_uid181_fpLOut1_uid57_fpArccosXTest_q;
    vStagei_uid185_fpLOut1_uid57_fpArccosXTest: PROCESS (vStagei_uid185_fpLOut1_uid57_fpArccosXTest_s, en, reg_vStagei_uid178_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_2_q, reg_cStage_uid184_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_3_q)
    BEGIN
            CASE vStagei_uid185_fpLOut1_uid57_fpArccosXTest_s IS
                  WHEN "0" => vStagei_uid185_fpLOut1_uid57_fpArccosXTest_q <= reg_vStagei_uid178_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_2_q;
                  WHEN "1" => vStagei_uid185_fpLOut1_uid57_fpArccosXTest_q <= reg_cStage_uid184_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_3_q;
                  WHEN OTHERS => vStagei_uid185_fpLOut1_uid57_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid187_fpLOut1_uid57_fpArccosXTest(BITSELECT,186)@6
    rVStage_uid187_fpLOut1_uid57_fpArccosXTest_in <= vStagei_uid185_fpLOut1_uid57_fpArccosXTest_q;
    rVStage_uid187_fpLOut1_uid57_fpArccosXTest_b <= rVStage_uid187_fpLOut1_uid57_fpArccosXTest_in(78 downto 63);

	--reg_rVStage_uid187_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid188_fpLOut1_uid57_fpArccosXTest_1(REG,799)@6
    reg_rVStage_uid187_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid188_fpLOut1_uid57_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid187_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid188_fpLOut1_uid57_fpArccosXTest_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid187_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid188_fpLOut1_uid57_fpArccosXTest_1_q <= rVStage_uid187_fpLOut1_uid57_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid188_fpLOut1_uid57_fpArccosXTest(LOGICAL,187)@7
    vCount_uid188_fpLOut1_uid57_fpArccosXTest_a <= reg_rVStage_uid187_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid188_fpLOut1_uid57_fpArccosXTest_1_q;
    vCount_uid188_fpLOut1_uid57_fpArccosXTest_b <= rightShiftStage1Idx2Pad16_uid148_fxpX_uid50_fpArccosXTest_q;
    vCount_uid188_fpLOut1_uid57_fpArccosXTest_q <= "1" when vCount_uid188_fpLOut1_uid57_fpArccosXTest_a = vCount_uid188_fpLOut1_uid57_fpArccosXTest_b else "0";

	--ld_vCount_uid188_fpLOut1_uid57_fpArccosXTest_q_to_reg_vCount_uid188_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_4_a(DELAY,1837)@7
    ld_vCount_uid188_fpLOut1_uid57_fpArccosXTest_q_to_reg_vCount_uid188_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_4_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid188_fpLOut1_uid57_fpArccosXTest_q, xout => ld_vCount_uid188_fpLOut1_uid57_fpArccosXTest_q_to_reg_vCount_uid188_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_4_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_vCount_uid188_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_4(REG,807)@8
    reg_vCount_uid188_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid188_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_4_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid188_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_4_q <= ld_vCount_uid188_fpLOut1_uid57_fpArccosXTest_q_to_reg_vCount_uid188_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_4_a_q;
            END IF;
        END IF;
    END PROCESS;


	--vStage_uid190_fpLOut1_uid57_fpArccosXTest(BITSELECT,189)@6
    vStage_uid190_fpLOut1_uid57_fpArccosXTest_in <= vStagei_uid185_fpLOut1_uid57_fpArccosXTest_q(62 downto 0);
    vStage_uid190_fpLOut1_uid57_fpArccosXTest_b <= vStage_uid190_fpLOut1_uid57_fpArccosXTest_in(62 downto 0);

	--cStage_uid191_fpLOut1_uid57_fpArccosXTest(BITJOIN,190)@6
    cStage_uid191_fpLOut1_uid57_fpArccosXTest_q <= vStage_uid190_fpLOut1_uid57_fpArccosXTest_b & rightShiftStage1Idx2Pad16_uid148_fxpX_uid50_fpArccosXTest_q;

	--reg_cStage_uid191_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_3(REG,801)@6
    reg_cStage_uid191_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid191_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid191_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_3_q <= cStage_uid191_fpLOut1_uid57_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_2(REG,800)@6
    reg_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_2_q <= vStagei_uid185_fpLOut1_uid57_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid192_fpLOut1_uid57_fpArccosXTest(MUX,191)@7
    vStagei_uid192_fpLOut1_uid57_fpArccosXTest_s <= vCount_uid188_fpLOut1_uid57_fpArccosXTest_q;
    vStagei_uid192_fpLOut1_uid57_fpArccosXTest: PROCESS (vStagei_uid192_fpLOut1_uid57_fpArccosXTest_s, en, reg_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_2_q, reg_cStage_uid191_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_3_q)
    BEGIN
            CASE vStagei_uid192_fpLOut1_uid57_fpArccosXTest_s IS
                  WHEN "0" => vStagei_uid192_fpLOut1_uid57_fpArccosXTest_q <= reg_vStagei_uid185_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_2_q;
                  WHEN "1" => vStagei_uid192_fpLOut1_uid57_fpArccosXTest_q <= reg_cStage_uid191_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_3_q;
                  WHEN OTHERS => vStagei_uid192_fpLOut1_uid57_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid194_fpLOut1_uid57_fpArccosXTest(BITSELECT,193)@7
    rVStage_uid194_fpLOut1_uid57_fpArccosXTest_in <= vStagei_uid192_fpLOut1_uid57_fpArccosXTest_q;
    rVStage_uid194_fpLOut1_uid57_fpArccosXTest_b <= rVStage_uid194_fpLOut1_uid57_fpArccosXTest_in(78 downto 71);

	--vCount_uid195_fpLOut1_uid57_fpArccosXTest(LOGICAL,194)@7
    vCount_uid195_fpLOut1_uid57_fpArccosXTest_a <= rVStage_uid194_fpLOut1_uid57_fpArccosXTest_b;
    vCount_uid195_fpLOut1_uid57_fpArccosXTest_b <= rightShiftStage1Idx1Pad8_uid145_fxpX_uid50_fpArccosXTest_q;
    vCount_uid195_fpLOut1_uid57_fpArccosXTest_q_i <= "1" when vCount_uid195_fpLOut1_uid57_fpArccosXTest_a = vCount_uid195_fpLOut1_uid57_fpArccosXTest_b else "0";
    vCount_uid195_fpLOut1_uid57_fpArccosXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => vCount_uid195_fpLOut1_uid57_fpArccosXTest_q, xin => vCount_uid195_fpLOut1_uid57_fpArccosXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_vCount_uid195_fpLOut1_uid57_fpArccosXTest_q_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_d(DELAY,1223)@8
    ld_vCount_uid195_fpLOut1_uid57_fpArccosXTest_q_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid195_fpLOut1_uid57_fpArccosXTest_q, xout => ld_vCount_uid195_fpLOut1_uid57_fpArccosXTest_q_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid197_fpLOut1_uid57_fpArccosXTest(BITSELECT,196)@7
    vStage_uid197_fpLOut1_uid57_fpArccosXTest_in <= vStagei_uid192_fpLOut1_uid57_fpArccosXTest_q(70 downto 0);
    vStage_uid197_fpLOut1_uid57_fpArccosXTest_b <= vStage_uid197_fpLOut1_uid57_fpArccosXTest_in(70 downto 0);

	--cStage_uid198_fpLOut1_uid57_fpArccosXTest(BITJOIN,197)@7
    cStage_uid198_fpLOut1_uid57_fpArccosXTest_q <= vStage_uid197_fpLOut1_uid57_fpArccosXTest_b & rightShiftStage1Idx1Pad8_uid145_fxpX_uid50_fpArccosXTest_q;

	--reg_cStage_uid198_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid199_fpLOut1_uid57_fpArccosXTest_3(REG,803)@7
    reg_cStage_uid198_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid199_fpLOut1_uid57_fpArccosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid198_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid199_fpLOut1_uid57_fpArccosXTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid198_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid199_fpLOut1_uid57_fpArccosXTest_3_q <= cStage_uid198_fpLOut1_uid57_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid199_fpLOut1_uid57_fpArccosXTest_2(REG,802)@7
    reg_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid199_fpLOut1_uid57_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid199_fpLOut1_uid57_fpArccosXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid199_fpLOut1_uid57_fpArccosXTest_2_q <= vStagei_uid192_fpLOut1_uid57_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid199_fpLOut1_uid57_fpArccosXTest(MUX,198)@8
    vStagei_uid199_fpLOut1_uid57_fpArccosXTest_s <= vCount_uid195_fpLOut1_uid57_fpArccosXTest_q;
    vStagei_uid199_fpLOut1_uid57_fpArccosXTest: PROCESS (vStagei_uid199_fpLOut1_uid57_fpArccosXTest_s, en, reg_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid199_fpLOut1_uid57_fpArccosXTest_2_q, reg_cStage_uid198_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid199_fpLOut1_uid57_fpArccosXTest_3_q)
    BEGIN
            CASE vStagei_uid199_fpLOut1_uid57_fpArccosXTest_s IS
                  WHEN "0" => vStagei_uid199_fpLOut1_uid57_fpArccosXTest_q <= reg_vStagei_uid192_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid199_fpLOut1_uid57_fpArccosXTest_2_q;
                  WHEN "1" => vStagei_uid199_fpLOut1_uid57_fpArccosXTest_q <= reg_cStage_uid198_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid199_fpLOut1_uid57_fpArccosXTest_3_q;
                  WHEN OTHERS => vStagei_uid199_fpLOut1_uid57_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid201_fpLOut1_uid57_fpArccosXTest(BITSELECT,200)@8
    rVStage_uid201_fpLOut1_uid57_fpArccosXTest_in <= vStagei_uid199_fpLOut1_uid57_fpArccosXTest_q;
    rVStage_uid201_fpLOut1_uid57_fpArccosXTest_b <= rVStage_uid201_fpLOut1_uid57_fpArccosXTest_in(78 downto 75);

	--vCount_uid202_fpLOut1_uid57_fpArccosXTest(LOGICAL,201)@8
    vCount_uid202_fpLOut1_uid57_fpArccosXTest_a <= rVStage_uid201_fpLOut1_uid57_fpArccosXTest_b;
    vCount_uid202_fpLOut1_uid57_fpArccosXTest_b <= rightShiftStage2Idx2Pad4_uid159_fxpX_uid50_fpArccosXTest_q;
    vCount_uid202_fpLOut1_uid57_fpArccosXTest_q <= "1" when vCount_uid202_fpLOut1_uid57_fpArccosXTest_a = vCount_uid202_fpLOut1_uid57_fpArccosXTest_b else "0";

	--reg_vCount_uid202_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_2(REG,806)@8
    reg_vCount_uid202_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid202_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid202_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_2_q <= vCount_uid202_fpLOut1_uid57_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStage_uid204_fpLOut1_uid57_fpArccosXTest(BITSELECT,203)@8
    vStage_uid204_fpLOut1_uid57_fpArccosXTest_in <= vStagei_uid199_fpLOut1_uid57_fpArccosXTest_q(74 downto 0);
    vStage_uid204_fpLOut1_uid57_fpArccosXTest_b <= vStage_uid204_fpLOut1_uid57_fpArccosXTest_in(74 downto 0);

	--cStage_uid205_fpLOut1_uid57_fpArccosXTest(BITJOIN,204)@8
    cStage_uid205_fpLOut1_uid57_fpArccosXTest_q <= vStage_uid204_fpLOut1_uid57_fpArccosXTest_b & rightShiftStage2Idx2Pad4_uid159_fxpX_uid50_fpArccosXTest_q;

	--vStagei_uid206_fpLOut1_uid57_fpArccosXTest(MUX,205)@8
    vStagei_uid206_fpLOut1_uid57_fpArccosXTest_s <= vCount_uid202_fpLOut1_uid57_fpArccosXTest_q;
    vStagei_uid206_fpLOut1_uid57_fpArccosXTest: PROCESS (vStagei_uid206_fpLOut1_uid57_fpArccosXTest_s, en, vStagei_uid199_fpLOut1_uid57_fpArccosXTest_q, cStage_uid205_fpLOut1_uid57_fpArccosXTest_q)
    BEGIN
            CASE vStagei_uid206_fpLOut1_uid57_fpArccosXTest_s IS
                  WHEN "0" => vStagei_uid206_fpLOut1_uid57_fpArccosXTest_q <= vStagei_uid199_fpLOut1_uid57_fpArccosXTest_q;
                  WHEN "1" => vStagei_uid206_fpLOut1_uid57_fpArccosXTest_q <= cStage_uid205_fpLOut1_uid57_fpArccosXTest_q;
                  WHEN OTHERS => vStagei_uid206_fpLOut1_uid57_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid208_fpLOut1_uid57_fpArccosXTest(BITSELECT,207)@8
    rVStage_uid208_fpLOut1_uid57_fpArccosXTest_in <= vStagei_uid206_fpLOut1_uid57_fpArccosXTest_q;
    rVStage_uid208_fpLOut1_uid57_fpArccosXTest_b <= rVStage_uid208_fpLOut1_uid57_fpArccosXTest_in(78 downto 77);

	--vCount_uid209_fpLOut1_uid57_fpArccosXTest(LOGICAL,208)@8
    vCount_uid209_fpLOut1_uid57_fpArccosXTest_a <= rVStage_uid208_fpLOut1_uid57_fpArccosXTest_b;
    vCount_uid209_fpLOut1_uid57_fpArccosXTest_b <= rightShiftStage2Idx1Pad2_uid156_fxpX_uid50_fpArccosXTest_q;
    vCount_uid209_fpLOut1_uid57_fpArccosXTest_q_i <= "1" when vCount_uid209_fpLOut1_uid57_fpArccosXTest_a = vCount_uid209_fpLOut1_uid57_fpArccosXTest_b else "0";
    vCount_uid209_fpLOut1_uid57_fpArccosXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => vCount_uid209_fpLOut1_uid57_fpArccosXTest_q, xin => vCount_uid209_fpLOut1_uid57_fpArccosXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--vStage_uid211_fpLOut1_uid57_fpArccosXTest(BITSELECT,210)@8
    vStage_uid211_fpLOut1_uid57_fpArccosXTest_in <= vStagei_uid206_fpLOut1_uid57_fpArccosXTest_q(76 downto 0);
    vStage_uid211_fpLOut1_uid57_fpArccosXTest_b <= vStage_uid211_fpLOut1_uid57_fpArccosXTest_in(76 downto 0);

	--cStage_uid212_fpLOut1_uid57_fpArccosXTest(BITJOIN,211)@8
    cStage_uid212_fpLOut1_uid57_fpArccosXTest_q <= vStage_uid211_fpLOut1_uid57_fpArccosXTest_b & rightShiftStage2Idx1Pad2_uid156_fxpX_uid50_fpArccosXTest_q;

	--reg_cStage_uid212_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid213_fpLOut1_uid57_fpArccosXTest_3(REG,805)@8
    reg_cStage_uid212_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid213_fpLOut1_uid57_fpArccosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid212_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid213_fpLOut1_uid57_fpArccosXTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid212_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid213_fpLOut1_uid57_fpArccosXTest_3_q <= cStage_uid212_fpLOut1_uid57_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid206_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid213_fpLOut1_uid57_fpArccosXTest_2(REG,804)@8
    reg_vStagei_uid206_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid213_fpLOut1_uid57_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid206_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid213_fpLOut1_uid57_fpArccosXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid206_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid213_fpLOut1_uid57_fpArccosXTest_2_q <= vStagei_uid206_fpLOut1_uid57_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid213_fpLOut1_uid57_fpArccosXTest(MUX,212)@9
    vStagei_uid213_fpLOut1_uid57_fpArccosXTest_s <= vCount_uid209_fpLOut1_uid57_fpArccosXTest_q;
    vStagei_uid213_fpLOut1_uid57_fpArccosXTest: PROCESS (vStagei_uid213_fpLOut1_uid57_fpArccosXTest_s, en, reg_vStagei_uid206_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid213_fpLOut1_uid57_fpArccosXTest_2_q, reg_cStage_uid212_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid213_fpLOut1_uid57_fpArccosXTest_3_q)
    BEGIN
            CASE vStagei_uid213_fpLOut1_uid57_fpArccosXTest_s IS
                  WHEN "0" => vStagei_uid213_fpLOut1_uid57_fpArccosXTest_q <= reg_vStagei_uid206_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid213_fpLOut1_uid57_fpArccosXTest_2_q;
                  WHEN "1" => vStagei_uid213_fpLOut1_uid57_fpArccosXTest_q <= reg_cStage_uid212_fpLOut1_uid57_fpArccosXTest_0_to_vStagei_uid213_fpLOut1_uid57_fpArccosXTest_3_q;
                  WHEN OTHERS => vStagei_uid213_fpLOut1_uid57_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid215_fpLOut1_uid57_fpArccosXTest(BITSELECT,214)@9
    rVStage_uid215_fpLOut1_uid57_fpArccosXTest_in <= vStagei_uid213_fpLOut1_uid57_fpArccosXTest_q;
    rVStage_uid215_fpLOut1_uid57_fpArccosXTest_b <= rVStage_uid215_fpLOut1_uid57_fpArccosXTest_in(78 downto 78);

	--vCount_uid216_fpLOut1_uid57_fpArccosXTest(LOGICAL,215)@9
    vCount_uid216_fpLOut1_uid57_fpArccosXTest_a <= rVStage_uid215_fpLOut1_uid57_fpArccosXTest_b;
    vCount_uid216_fpLOut1_uid57_fpArccosXTest_b <= GND_q;
    vCount_uid216_fpLOut1_uid57_fpArccosXTest_q <= "1" when vCount_uid216_fpLOut1_uid57_fpArccosXTest_a = vCount_uid216_fpLOut1_uid57_fpArccosXTest_b else "0";

	--vCount_uid221_fpLOut1_uid57_fpArccosXTest(BITJOIN,220)@9
    vCount_uid221_fpLOut1_uid57_fpArccosXTest_q <= reg_vCount_uid174_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_6_q & ld_reg_vCount_uid181_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_5_q_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_f_q & reg_vCount_uid188_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_4_q & ld_vCount_uid195_fpLOut1_uid57_fpArccosXTest_q_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_d_q & reg_vCount_uid202_fpLOut1_uid57_fpArccosXTest_0_to_vCount_uid221_fpLOut1_uid57_fpArccosXTest_2_q & vCount_uid209_fpLOut1_uid57_fpArccosXTest_q & vCount_uid216_fpLOut1_uid57_fpArccosXTest_q;

	--ld_vCount_uid221_fpLOut1_uid57_fpArccosXTest_q_to_vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_c(DELAY,1229)@9
    ld_vCount_uid221_fpLOut1_uid57_fpArccosXTest_q_to_vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_c : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => vCount_uid221_fpLOut1_uid57_fpArccosXTest_q, xout => ld_vCount_uid221_fpLOut1_uid57_fpArccosXTest_q_to_vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vCountBig_uid223_fpLOut1_uid57_fpArccosXTest(COMPARE,222)@9
    vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_cin <= GND_q;
    vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_a <= STD_LOGIC_VECTOR("00" & maxCountVal_uid222_fpLOut1_uid57_fpArccosXTest_q) & '0';
    vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_b <= STD_LOGIC_VECTOR("00" & vCount_uid221_fpLOut1_uid57_fpArccosXTest_q) & vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_cin(0);
    vCountBig_uid223_fpLOut1_uid57_fpArccosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_a) - UNSIGNED(vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_b));
            END IF;
        END IF;
    END PROCESS;
    vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_c(0) <= vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_o(9);


	--vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest(MUX,224)@10
    vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_s <= vCountBig_uid223_fpLOut1_uid57_fpArccosXTest_c;
    vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest: PROCESS (vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_s, en, ld_vCount_uid221_fpLOut1_uid57_fpArccosXTest_q_to_vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_c_q, maxCountVal_uid222_fpLOut1_uid57_fpArccosXTest_q)
    BEGIN
            CASE vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_s IS
                  WHEN "0" => vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_q <= ld_vCount_uid221_fpLOut1_uid57_fpArccosXTest_q_to_vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_c_q;
                  WHEN "1" => vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_q <= maxCountVal_uid222_fpLOut1_uid57_fpArccosXTest_q;
                  WHEN OTHERS => vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--cstBiasM2_uid16_fpArccosXTest(CONSTANT,15)
    cstBiasM2_uid16_fpArccosXTest_q <= "01111111101";

	--expL_uid58_fpArccosXTest(SUB,57)@10
    expL_uid58_fpArccosXTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM2_uid16_fpArccosXTest_q);
    expL_uid58_fpArccosXTest_b <= STD_LOGIC_VECTOR("00000" & vCountFinal_uid225_fpLOut1_uid57_fpArccosXTest_q);
            expL_uid58_fpArccosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expL_uid58_fpArccosXTest_a) - UNSIGNED(expL_uid58_fpArccosXTest_b));
    expL_uid58_fpArccosXTest_q <= expL_uid58_fpArccosXTest_o(11 downto 0);


	--expLRange_uid60_fpArccosXTest(BITSELECT,59)@10
    expLRange_uid60_fpArccosXTest_in <= expL_uid58_fpArccosXTest_q(10 downto 0);
    expLRange_uid60_fpArccosXTest_b <= expLRange_uid60_fpArccosXTest_in(10 downto 0);

	--vStage_uid218_fpLOut1_uid57_fpArccosXTest(BITSELECT,217)@9
    vStage_uid218_fpLOut1_uid57_fpArccosXTest_in <= vStagei_uid213_fpLOut1_uid57_fpArccosXTest_q(77 downto 0);
    vStage_uid218_fpLOut1_uid57_fpArccosXTest_b <= vStage_uid218_fpLOut1_uid57_fpArccosXTest_in(77 downto 0);

	--cStage_uid219_fpLOut1_uid57_fpArccosXTest(BITJOIN,218)@9
    cStage_uid219_fpLOut1_uid57_fpArccosXTest_q <= vStage_uid218_fpLOut1_uid57_fpArccosXTest_b & GND_q;

	--vStagei_uid220_fpLOut1_uid57_fpArccosXTest(MUX,219)@9
    vStagei_uid220_fpLOut1_uid57_fpArccosXTest_s <= vCount_uid216_fpLOut1_uid57_fpArccosXTest_q;
    vStagei_uid220_fpLOut1_uid57_fpArccosXTest: PROCESS (vStagei_uid220_fpLOut1_uid57_fpArccosXTest_s, en, vStagei_uid213_fpLOut1_uid57_fpArccosXTest_q, cStage_uid219_fpLOut1_uid57_fpArccosXTest_q)
    BEGIN
            CASE vStagei_uid220_fpLOut1_uid57_fpArccosXTest_s IS
                  WHEN "0" => vStagei_uid220_fpLOut1_uid57_fpArccosXTest_q <= vStagei_uid213_fpLOut1_uid57_fpArccosXTest_q;
                  WHEN "1" => vStagei_uid220_fpLOut1_uid57_fpArccosXTest_q <= cStage_uid219_fpLOut1_uid57_fpArccosXTest_q;
                  WHEN OTHERS => vStagei_uid220_fpLOut1_uid57_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fpLOutFrac_uid59_fpArccosXTest(BITSELECT,58)@9
    fpLOutFrac_uid59_fpArccosXTest_in <= vStagei_uid220_fpLOut1_uid57_fpArccosXTest_q(77 downto 0);
    fpLOutFrac_uid59_fpArccosXTest_b <= fpLOutFrac_uid59_fpArccosXTest_in(77 downto 26);

	--ld_fpLOutFrac_uid59_fpArccosXTest_b_to_fpL_uid61_fpArccosXTest_a(DELAY,1054)@9
    ld_fpLOutFrac_uid59_fpArccosXTest_b_to_fpL_uid61_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fpLOutFrac_uid59_fpArccosXTest_b, xout => ld_fpLOutFrac_uid59_fpArccosXTest_b_to_fpL_uid61_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--fpL_uid61_fpArccosXTest(BITJOIN,60)@10
    fpL_uid61_fpArccosXTest_q <= GND_q & expLRange_uid60_fpArccosXTest_b & ld_fpLOutFrac_uid59_fpArccosXTest_b_to_fpL_uid61_fpArccosXTest_a_q;

	--signX_uid230_sqrtFPL_uid63_fpArccosXTest(BITSELECT,229)@10
    signX_uid230_sqrtFPL_uid63_fpArccosXTest_in <= fpL_uid61_fpArccosXTest_q;
    signX_uid230_sqrtFPL_uid63_fpArccosXTest_b <= signX_uid230_sqrtFPL_uid63_fpArccosXTest_in(63 downto 63);

	--reg_signX_uid230_sqrtFPL_uid63_fpArccosXTest_0_to_minInf_uid265_sqrtFPL_uid63_fpArccosXTest_2(REG,813)@10
    reg_signX_uid230_sqrtFPL_uid63_fpArccosXTest_0_to_minInf_uid265_sqrtFPL_uid63_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_signX_uid230_sqrtFPL_uid63_fpArccosXTest_0_to_minInf_uid265_sqrtFPL_uid63_fpArccosXTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_signX_uid230_sqrtFPL_uid63_fpArccosXTest_0_to_minInf_uid265_sqrtFPL_uid63_fpArccosXTest_2_q <= signX_uid230_sqrtFPL_uid63_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expX_uid228_sqrtFPL_uid63_fpArccosXTest(BITSELECT,227)@10
    expX_uid228_sqrtFPL_uid63_fpArccosXTest_in <= fpL_uid61_fpArccosXTest_q(62 downto 0);
    expX_uid228_sqrtFPL_uid63_fpArccosXTest_b <= expX_uid228_sqrtFPL_uid63_fpArccosXTest_in(62 downto 52);

	--reg_expX_uid228_sqrtFPL_uid63_fpArccosXTest_0_to_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_1(REG,810)@10
    reg_expX_uid228_sqrtFPL_uid63_fpArccosXTest_0_to_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expX_uid228_sqrtFPL_uid63_fpArccosXTest_0_to_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expX_uid228_sqrtFPL_uid63_fpArccosXTest_0_to_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_1_q <= expX_uid228_sqrtFPL_uid63_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest(LOGICAL,234)@11
    expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_a <= reg_expX_uid228_sqrtFPL_uid63_fpArccosXTest_0_to_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_1_q;
    expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_b <= cstAllZWE_uid12_fpArccosXTest_q;
    expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_q <= "1" when expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_a = expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_b else "0";

	--negZero_uid278_sqrtFPL_uid63_fpArccosXTest(LOGICAL,277)@11
    negZero_uid278_sqrtFPL_uid63_fpArccosXTest_a <= expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_q;
    negZero_uid278_sqrtFPL_uid63_fpArccosXTest_b <= reg_signX_uid230_sqrtFPL_uid63_fpArccosXTest_0_to_minInf_uid265_sqrtFPL_uid63_fpArccosXTest_2_q;
    negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_i <= negZero_uid278_sqrtFPL_uid63_fpArccosXTest_a and negZero_uid278_sqrtFPL_uid63_fpArccosXTest_b;
    negZero_uid278_sqrtFPL_uid63_fpArccosXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q, xin => negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_inputreg(DELAY,2125)
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q, xout => ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt(COUNTER,2127)
    -- every=1, low=0, high=23, step=1, init=1
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_i = 22 THEN
                      ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_eq = '1') THEN
                        ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_i <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_i - 23;
                    ELSE
                        ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_i <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_i,5));


	--ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdreg(REG,2128)
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdreg_q <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdmux(MUX,2129)
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdmux_s <= en;
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdmux: PROCESS (ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdmux_s, ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdreg_q, ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdmux_q <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdreg_q;
                  WHEN "1" => ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdmux_q <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem(DUALMEM,2126)
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_ia <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_inputreg_q;
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_aa <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdreg_q;
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_ab <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_rdmux_q;
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 24,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 24,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_iq,
        address_a => ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_aa,
        data_a => ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_ia
    );
    ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_reset0 <= areset;
        ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_q <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_iq(0 downto 0);

	--ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_nor(LOGICAL,2122)
    ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_nor_b <= ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena_q;
    ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_nor_q <= not (ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_nor_a or ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_nor_b);

	--ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_mem_top(CONSTANT,2105)
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_mem_top_q <= "010110";

	--ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmp(LOGICAL,2106)
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmp_a <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_mem_top_q;
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdmux_q);
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmp_q <= "1" when ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmp_a = ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmp_b else "0";

	--ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmpReg(REG,2107)
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmpReg_q <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena(REG,2123)
    ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_nor_q = "1") THEN
                ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena_q <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_enaAnd(LOGICAL,2124)
    ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_a <= ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena_q;
    ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_b <= en;
    ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_q <= ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_a and ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_b;

	--cstBiasM1_uid14_fpArccosXTest(CONSTANT,13)
    cstBiasM1_uid14_fpArccosXTest_q <= "01111111110";

	--expOddSig_uid251_sqrtFPL_uid63_fpArccosXTest(ADD,250)@11
    expOddSig_uid251_sqrtFPL_uid63_fpArccosXTest_a <= STD_LOGIC_VECTOR("0" & reg_expX_uid228_sqrtFPL_uid63_fpArccosXTest_0_to_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_1_q);
    expOddSig_uid251_sqrtFPL_uid63_fpArccosXTest_b <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid14_fpArccosXTest_q);
            expOddSig_uid251_sqrtFPL_uid63_fpArccosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expOddSig_uid251_sqrtFPL_uid63_fpArccosXTest_a) + UNSIGNED(expOddSig_uid251_sqrtFPL_uid63_fpArccosXTest_b));
    expOddSig_uid251_sqrtFPL_uid63_fpArccosXTest_q <= expOddSig_uid251_sqrtFPL_uid63_fpArccosXTest_o(11 downto 0);


	--expROdd_uid252_sqrtFPL_uid63_fpArccosXTest(BITSELECT,251)@11
    expROdd_uid252_sqrtFPL_uid63_fpArccosXTest_in <= expOddSig_uid251_sqrtFPL_uid63_fpArccosXTest_q;
    expROdd_uid252_sqrtFPL_uid63_fpArccosXTest_b <= expROdd_uid252_sqrtFPL_uid63_fpArccosXTest_in(11 downto 1);

	--expEvenSig_uid248_sqrtFPL_uid63_fpArccosXTest(ADD,247)@11
    expEvenSig_uid248_sqrtFPL_uid63_fpArccosXTest_a <= STD_LOGIC_VECTOR("0" & reg_expX_uid228_sqrtFPL_uid63_fpArccosXTest_0_to_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_1_q);
    expEvenSig_uid248_sqrtFPL_uid63_fpArccosXTest_b <= STD_LOGIC_VECTOR("0" & cstBias_uid13_fpArccosXTest_q);
            expEvenSig_uid248_sqrtFPL_uid63_fpArccosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expEvenSig_uid248_sqrtFPL_uid63_fpArccosXTest_a) + UNSIGNED(expEvenSig_uid248_sqrtFPL_uid63_fpArccosXTest_b));
    expEvenSig_uid248_sqrtFPL_uid63_fpArccosXTest_q <= expEvenSig_uid248_sqrtFPL_uid63_fpArccosXTest_o(11 downto 0);


	--expREven_uid249_sqrtFPL_uid63_fpArccosXTest(BITSELECT,248)@11
    expREven_uid249_sqrtFPL_uid63_fpArccosXTest_in <= expEvenSig_uid248_sqrtFPL_uid63_fpArccosXTest_q;
    expREven_uid249_sqrtFPL_uid63_fpArccosXTest_b <= expREven_uid249_sqrtFPL_uid63_fpArccosXTest_in(11 downto 1);

	--expX0_uid253_sqrtFPL_uid63_fpArccosXTest(BITSELECT,252)@10
    expX0_uid253_sqrtFPL_uid63_fpArccosXTest_in <= expX_uid228_sqrtFPL_uid63_fpArccosXTest_b(0 downto 0);
    expX0_uid253_sqrtFPL_uid63_fpArccosXTest_b <= expX0_uid253_sqrtFPL_uid63_fpArccosXTest_in(0 downto 0);

	--expOddSelect_uid254_sqrtFPL_uid63_fpArccosXTest(LOGICAL,253)@10
    expOddSelect_uid254_sqrtFPL_uid63_fpArccosXTest_a <= expX0_uid253_sqrtFPL_uid63_fpArccosXTest_b;
    expOddSelect_uid254_sqrtFPL_uid63_fpArccosXTest_q <= not expOddSelect_uid254_sqrtFPL_uid63_fpArccosXTest_a;

	--reg_expOddSelect_uid254_sqrtFPL_uid63_fpArccosXTest_0_to_expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_1(REG,861)@10
    reg_expOddSelect_uid254_sqrtFPL_uid63_fpArccosXTest_0_to_expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expOddSelect_uid254_sqrtFPL_uid63_fpArccosXTest_0_to_expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expOddSelect_uid254_sqrtFPL_uid63_fpArccosXTest_0_to_expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_1_q <= expOddSelect_uid254_sqrtFPL_uid63_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expRMux_uid255_sqrtFPL_uid63_fpArccosXTest(MUX,254)@11
    expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_s <= reg_expOddSelect_uid254_sqrtFPL_uid63_fpArccosXTest_0_to_expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_1_q;
    expRMux_uid255_sqrtFPL_uid63_fpArccosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_s IS
                      WHEN "0" => expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_q <= expREven_uid249_sqrtFPL_uid63_fpArccosXTest_b;
                      WHEN "1" => expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_q <= expROdd_uid252_sqrtFPL_uid63_fpArccosXTest_b;
                      WHEN OTHERS => expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_q_to_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_d(DELAY,1278)@12
    ld_expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_q_to_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_d : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_q, xout => ld_expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_q_to_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_signX_uid230_sqrtFPL_uid63_fpArccosXTest_b_to_minReg_uid264_sqrtFPL_uid63_fpArccosXTest_b(DELAY,1265)@10
    ld_signX_uid230_sqrtFPL_uid63_fpArccosXTest_b_to_minReg_uid264_sqrtFPL_uid63_fpArccosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signX_uid230_sqrtFPL_uid63_fpArccosXTest_b, xout => ld_signX_uid230_sqrtFPL_uid63_fpArccosXTest_b_to_minReg_uid264_sqrtFPL_uid63_fpArccosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--reg_signX_uid230_sqrtFPL_uid63_fpArccosXTest_0_to_fracSelIn_uid268_sqrtFPL_uid63_fpArccosXTest_1(REG,816)@11
    reg_signX_uid230_sqrtFPL_uid63_fpArccosXTest_0_to_fracSelIn_uid268_sqrtFPL_uid63_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_signX_uid230_sqrtFPL_uid63_fpArccosXTest_0_to_fracSelIn_uid268_sqrtFPL_uid63_fpArccosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_signX_uid230_sqrtFPL_uid63_fpArccosXTest_0_to_fracSelIn_uid268_sqrtFPL_uid63_fpArccosXTest_1_q <= ld_signX_uid230_sqrtFPL_uid63_fpArccosXTest_b_to_minReg_uid264_sqrtFPL_uid63_fpArccosXTest_b_q;
            END IF;
        END IF;
    END PROCESS;


	--fracX_uid229_sqrtFPL_uid63_fpArccosXTest(BITSELECT,228)@10
    fracX_uid229_sqrtFPL_uid63_fpArccosXTest_in <= fpL_uid61_fpArccosXTest_q(51 downto 0);
    fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b <= fracX_uid229_sqrtFPL_uid63_fpArccosXTest_in(51 downto 0);

	--reg_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_0_to_fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_1(REG,812)@10
    reg_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_0_to_fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_0_to_fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_0_to_fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_1_q <= fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest(LOGICAL,238)@11
    fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_a <= reg_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_0_to_fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_1_q;
    fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_b <= cstAllZWF_uid10_fpArccosXTest_q;
    fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_q <= "1" when fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_a = fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_b else "0";

	--InvFracXIsZero_uid241_sqrtFPL_uid63_fpArccosXTest(LOGICAL,240)@11
    InvFracXIsZero_uid241_sqrtFPL_uid63_fpArccosXTest_a <= fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_q;
    InvFracXIsZero_uid241_sqrtFPL_uid63_fpArccosXTest_q <= not InvFracXIsZero_uid241_sqrtFPL_uid63_fpArccosXTest_a;

	--expXIsMax_uid237_sqrtFPL_uid63_fpArccosXTest(LOGICAL,236)@11
    expXIsMax_uid237_sqrtFPL_uid63_fpArccosXTest_a <= reg_expX_uid228_sqrtFPL_uid63_fpArccosXTest_0_to_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_1_q;
    expXIsMax_uid237_sqrtFPL_uid63_fpArccosXTest_b <= cstAllOWE_uid9_fpArccosXTest_q;
    expXIsMax_uid237_sqrtFPL_uid63_fpArccosXTest_q <= "1" when expXIsMax_uid237_sqrtFPL_uid63_fpArccosXTest_a = expXIsMax_uid237_sqrtFPL_uid63_fpArccosXTest_b else "0";

	--exc_N_uid242_sqrtFPL_uid63_fpArccosXTest(LOGICAL,241)@11
    exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_a <= expXIsMax_uid237_sqrtFPL_uid63_fpArccosXTest_q;
    exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_b <= InvFracXIsZero_uid241_sqrtFPL_uid63_fpArccosXTest_q;
    exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_q <= exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_a and exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_b;

	--InvExc_N_uid243_sqrtFPL_uid63_fpArccosXTest(LOGICAL,242)@11
    InvExc_N_uid243_sqrtFPL_uid63_fpArccosXTest_a <= exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_q;
    InvExc_N_uid243_sqrtFPL_uid63_fpArccosXTest_q <= not InvExc_N_uid243_sqrtFPL_uid63_fpArccosXTest_a;

	--exc_I_uid240_sqrtFPL_uid63_fpArccosXTest(LOGICAL,239)@11
    exc_I_uid240_sqrtFPL_uid63_fpArccosXTest_a <= expXIsMax_uid237_sqrtFPL_uid63_fpArccosXTest_q;
    exc_I_uid240_sqrtFPL_uid63_fpArccosXTest_b <= fracXIsZero_uid239_sqrtFPL_uid63_fpArccosXTest_q;
    exc_I_uid240_sqrtFPL_uid63_fpArccosXTest_q <= exc_I_uid240_sqrtFPL_uid63_fpArccosXTest_a and exc_I_uid240_sqrtFPL_uid63_fpArccosXTest_b;

	--InvExc_I_uid244_sqrtFPL_uid63_fpArccosXTest(LOGICAL,243)@11
    InvExc_I_uid244_sqrtFPL_uid63_fpArccosXTest_a <= exc_I_uid240_sqrtFPL_uid63_fpArccosXTest_q;
    InvExc_I_uid244_sqrtFPL_uid63_fpArccosXTest_q <= not InvExc_I_uid244_sqrtFPL_uid63_fpArccosXTest_a;

	--InvExpXIsZero_uid245_sqrtFPL_uid63_fpArccosXTest(LOGICAL,244)@11
    InvExpXIsZero_uid245_sqrtFPL_uid63_fpArccosXTest_a <= expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_q;
    InvExpXIsZero_uid245_sqrtFPL_uid63_fpArccosXTest_q <= not InvExpXIsZero_uid245_sqrtFPL_uid63_fpArccosXTest_a;

	--exc_R_uid246_sqrtFPL_uid63_fpArccosXTest(LOGICAL,245)@11
    exc_R_uid246_sqrtFPL_uid63_fpArccosXTest_a <= InvExpXIsZero_uid245_sqrtFPL_uid63_fpArccosXTest_q;
    exc_R_uid246_sqrtFPL_uid63_fpArccosXTest_b <= InvExc_I_uid244_sqrtFPL_uid63_fpArccosXTest_q;
    exc_R_uid246_sqrtFPL_uid63_fpArccosXTest_c <= InvExc_N_uid243_sqrtFPL_uid63_fpArccosXTest_q;
    exc_R_uid246_sqrtFPL_uid63_fpArccosXTest_q <= exc_R_uid246_sqrtFPL_uid63_fpArccosXTest_a and exc_R_uid246_sqrtFPL_uid63_fpArccosXTest_b and exc_R_uid246_sqrtFPL_uid63_fpArccosXTest_c;

	--minReg_uid264_sqrtFPL_uid63_fpArccosXTest(LOGICAL,263)@11
    minReg_uid264_sqrtFPL_uid63_fpArccosXTest_a <= exc_R_uid246_sqrtFPL_uid63_fpArccosXTest_q;
    minReg_uid264_sqrtFPL_uid63_fpArccosXTest_b <= ld_signX_uid230_sqrtFPL_uid63_fpArccosXTest_b_to_minReg_uid264_sqrtFPL_uid63_fpArccosXTest_b_q;
    minReg_uid264_sqrtFPL_uid63_fpArccosXTest_q_i <= minReg_uid264_sqrtFPL_uid63_fpArccosXTest_a and minReg_uid264_sqrtFPL_uid63_fpArccosXTest_b;
    minReg_uid264_sqrtFPL_uid63_fpArccosXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => minReg_uid264_sqrtFPL_uid63_fpArccosXTest_q, xin => minReg_uid264_sqrtFPL_uid63_fpArccosXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--minInf_uid265_sqrtFPL_uid63_fpArccosXTest(LOGICAL,264)@11
    minInf_uid265_sqrtFPL_uid63_fpArccosXTest_a <= exc_I_uid240_sqrtFPL_uid63_fpArccosXTest_q;
    minInf_uid265_sqrtFPL_uid63_fpArccosXTest_b <= reg_signX_uid230_sqrtFPL_uid63_fpArccosXTest_0_to_minInf_uid265_sqrtFPL_uid63_fpArccosXTest_2_q;
    minInf_uid265_sqrtFPL_uid63_fpArccosXTest_q_i <= minInf_uid265_sqrtFPL_uid63_fpArccosXTest_a and minInf_uid265_sqrtFPL_uid63_fpArccosXTest_b;
    minInf_uid265_sqrtFPL_uid63_fpArccosXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => minInf_uid265_sqrtFPL_uid63_fpArccosXTest_q, xin => minInf_uid265_sqrtFPL_uid63_fpArccosXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--reg_exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_0_to_excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_1(REG,814)@11
    reg_exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_0_to_excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_0_to_excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_0_to_excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_1_q <= exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest(LOGICAL,265)@12
    excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_a <= reg_exc_N_uid242_sqrtFPL_uid63_fpArccosXTest_0_to_excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_1_q;
    excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_b <= minInf_uid265_sqrtFPL_uid63_fpArccosXTest_q;
    excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_c <= minReg_uid264_sqrtFPL_uid63_fpArccosXTest_q;
    excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_q <= excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_a or excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_b or excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_c;

	--InvSignX_uid262_sqrtFPL_uid63_fpArccosXTest(LOGICAL,261)@10
    InvSignX_uid262_sqrtFPL_uid63_fpArccosXTest_a <= signX_uid230_sqrtFPL_uid63_fpArccosXTest_b;
    InvSignX_uid262_sqrtFPL_uid63_fpArccosXTest_q_i <= not InvSignX_uid262_sqrtFPL_uid63_fpArccosXTest_a;
    InvSignX_uid262_sqrtFPL_uid63_fpArccosXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => InvSignX_uid262_sqrtFPL_uid63_fpArccosXTest_q, xin => InvSignX_uid262_sqrtFPL_uid63_fpArccosXTest_q_i, clk => clk, aclr => areset);

	--inInfAndNotNeg_uid263_sqrtFPL_uid63_fpArccosXTest(LOGICAL,262)@11
    inInfAndNotNeg_uid263_sqrtFPL_uid63_fpArccosXTest_a <= exc_I_uid240_sqrtFPL_uid63_fpArccosXTest_q;
    inInfAndNotNeg_uid263_sqrtFPL_uid63_fpArccosXTest_b <= InvSignX_uid262_sqrtFPL_uid63_fpArccosXTest_q;
    inInfAndNotNeg_uid263_sqrtFPL_uid63_fpArccosXTest_q_i <= inInfAndNotNeg_uid263_sqrtFPL_uid63_fpArccosXTest_a and inInfAndNotNeg_uid263_sqrtFPL_uid63_fpArccosXTest_b;
    inInfAndNotNeg_uid263_sqrtFPL_uid63_fpArccosXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => inInfAndNotNeg_uid263_sqrtFPL_uid63_fpArccosXTest_q, xin => inInfAndNotNeg_uid263_sqrtFPL_uid63_fpArccosXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--reg_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_0_to_join_uid267_sqrtFPL_uid63_fpArccosXTest_0(REG,815)@11
    reg_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_0_to_join_uid267_sqrtFPL_uid63_fpArccosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_0_to_join_uid267_sqrtFPL_uid63_fpArccosXTest_0_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_0_to_join_uid267_sqrtFPL_uid63_fpArccosXTest_0_q <= expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--join_uid267_sqrtFPL_uid63_fpArccosXTest(BITJOIN,266)@12
    join_uid267_sqrtFPL_uid63_fpArccosXTest_q <= excRNaN_uid266_sqrtFPL_uid63_fpArccosXTest_q & inInfAndNotNeg_uid263_sqrtFPL_uid63_fpArccosXTest_q & reg_expXIsZero_uid235_sqrtFPL_uid63_fpArccosXTest_0_to_join_uid267_sqrtFPL_uid63_fpArccosXTest_0_q;

	--fracSelIn_uid268_sqrtFPL_uid63_fpArccosXTest(BITJOIN,267)@12
    fracSelIn_uid268_sqrtFPL_uid63_fpArccosXTest_q <= reg_signX_uid230_sqrtFPL_uid63_fpArccosXTest_0_to_fracSelIn_uid268_sqrtFPL_uid63_fpArccosXTest_1_q & join_uid267_sqrtFPL_uid63_fpArccosXTest_q;

	--fracSel_uid269_sqrtFPL_uid63_fpArccosXTest(LOOKUP,268)@12
    fracSel_uid269_sqrtFPL_uid63_fpArccosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "01";
        ELSIF rising_edge(clk) THEN
        IF (en = "1") THEN
            CASE (fracSelIn_uid268_sqrtFPL_uid63_fpArccosXTest_q) IS
                WHEN "0000" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "01";
                WHEN "0001" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "00";
                WHEN "0010" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "10";
                WHEN "0011" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "00";
                WHEN "0100" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "11";
                WHEN "0101" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "00";
                WHEN "0110" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "10";
                WHEN "0111" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "00";
                WHEN "1000" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "11";
                WHEN "1001" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "00";
                WHEN "1010" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "11";
                WHEN "1011" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "11";
                WHEN "1100" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "11";
                WHEN "1101" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "11";
                WHEN "1110" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "11";
                WHEN "1111" =>  fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= "11";
                WHEN OTHERS =>
                    fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q <= (others => '-');
            END CASE;
        END IF;
        END IF;
    END PROCESS;


	--expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest(MUX,272)@13
    expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_s <= fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q;
    expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest: PROCESS (expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_s, en, cstAllZWE_uid12_fpArccosXTest_q, ld_expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_q_to_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_d_q, cstAllOWE_uid9_fpArccosXTest_q, cstAllOWE_uid9_fpArccosXTest_q)
    BEGIN
            CASE expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_s IS
                  WHEN "00" => expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q <= cstAllZWE_uid12_fpArccosXTest_q;
                  WHEN "01" => expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q <= ld_expRMux_uid255_sqrtFPL_uid63_fpArccosXTest_q_to_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_d_q;
                  WHEN "10" => expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q <= cstAllOWE_uid9_fpArccosXTest_q;
                  WHEN "11" => expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q <= cstAllOWE_uid9_fpArccosXTest_q;
                  WHEN OTHERS => expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_inputreg(DELAY,2112)
    ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q, xout => ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt(COUNTER,2101)
    -- every=1, low=0, high=22, step=1, init=1
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_i = 21 THEN
                      ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_i <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_i - 22;
                    ELSE
                        ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_i <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_i,5));


	--ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdreg(REG,2102)
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdreg_q <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdmux(MUX,2103)
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdmux_s <= en;
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdmux: PROCESS (ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdmux_s, ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdreg_q, ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdmux_q <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdmux_q <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem(DUALMEM,2113)
    ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_ia <= ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_inputreg_q;
    ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_aa <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdreg_q;
    ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_ab <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdmux_q;
    ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 5,
        numwords_a => 23,
        width_b => 11,
        widthad_b => 5,
        numwords_b => 23,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_iq,
        address_a => ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_aa,
        data_a => ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_ia
    );
    ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_reset0 <= areset;
        ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_q <= ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_iq(10 downto 0);

	--cstNaNWF_uid11_fpArccosXTest(CONSTANT,10)
    cstNaNWF_uid11_fpArccosXTest_q <= "0000000000000000000000000000000000000000000000000001";

	--fracXAddr_uid257_sqrtFPL_uid63_fpArccosXTest(BITSELECT,256)@10
    fracXAddr_uid257_sqrtFPL_uid63_fpArccosXTest_in <= fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b;
    fracXAddr_uid257_sqrtFPL_uid63_fpArccosXTest_b <= fracXAddr_uid257_sqrtFPL_uid63_fpArccosXTest_in(51 downto 45);

	--addrTable_uid258_sqrtFPL_uid63_fpArccosXTest(BITJOIN,257)@10
    addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q <= expOddSelect_uid254_sqrtFPL_uid63_fpArccosXTest_q & fracXAddr_uid257_sqrtFPL_uid63_fpArccosXTest_b;

	--reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0(REG,817)@10
    reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q <= addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid556_sqrtTableGenerator_lutmem(DUALMEM,762)@11
    memoryC5_uid556_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC5_uid556_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC5_uid556_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q;
    memoryC5_uid556_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 17,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC5_uid556_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC5_uid556_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC5_uid556_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC5_uid556_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC5_uid556_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC5_uid556_sqrtTableGenerator_lutmem_ia
    );
    memoryC5_uid556_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC5_uid556_sqrtTableGenerator_lutmem_q <= memoryC5_uid556_sqrtTableGenerator_lutmem_iq(16 downto 0);

	--reg_memoryC5_uid556_sqrtTableGenerator_lutmem_0_to_prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_1(REG,823)@13
    reg_memoryC5_uid556_sqrtTableGenerator_lutmem_0_to_prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC5_uid556_sqrtTableGenerator_lutmem_0_to_prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC5_uid556_sqrtTableGenerator_lutmem_0_to_prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_1_q <= memoryC5_uid556_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b_to_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_a_inputreg(DELAY,2098)
    ld_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b_to_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b, xout => ld_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b_to_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b_to_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_a(DELAY,1259)@10
    ld_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b_to_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 2 )
    PORT MAP ( xin => ld_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b_to_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_a_inputreg_q, xout => ld_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b_to_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest(BITSELECT,258)@13
    FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_in <= ld_fracX_uid229_sqrtFPL_uid63_fpArccosXTest_b_to_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_a_q(44 downto 0);
    FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b <= FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_in(44 downto 0);

	--yT1_uid558_sqrtPolynomialEvaluator(BITSELECT,557)@13
    yT1_uid558_sqrtPolynomialEvaluator_in <= FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b;
    yT1_uid558_sqrtPolynomialEvaluator_b <= yT1_uid558_sqrtPolynomialEvaluator_in(44 downto 28);

	--reg_yT1_uid558_sqrtPolynomialEvaluator_0_to_prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_0(REG,822)@13
    reg_yT1_uid558_sqrtPolynomialEvaluator_0_to_prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid558_sqrtPolynomialEvaluator_0_to_prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_0_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid558_sqrtPolynomialEvaluator_0_to_prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_0_q <= yT1_uid558_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator(MULT,708)@14
    prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_a),18)) * SIGNED(prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_b);
    prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_a <= (others => '0');
            prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_b <= (others => '0');
            prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_a <= reg_yT1_uid558_sqrtPolynomialEvaluator_0_to_prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_0_q;
                prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_b <= reg_memoryC5_uid556_sqrtTableGenerator_lutmem_0_to_prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_1_q;
                prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_pr,34));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_q <= prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid710_pT1_uid559_sqrtPolynomialEvaluator(BITSELECT,709)@17
    prodXYTruncFR_uid710_pT1_uid559_sqrtPolynomialEvaluator_in <= prodXY_uid709_pT1_uid559_sqrtPolynomialEvaluator_q;
    prodXYTruncFR_uid710_pT1_uid559_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid710_pT1_uid559_sqrtPolynomialEvaluator_in(33 downto 16);

	--highBBits_uid561_sqrtPolynomialEvaluator(BITSELECT,560)@17
    highBBits_uid561_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid710_pT1_uid559_sqrtPolynomialEvaluator_b;
    highBBits_uid561_sqrtPolynomialEvaluator_b <= highBBits_uid561_sqrtPolynomialEvaluator_in(17 downto 1);

	--ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC4_uid554_sqrtTableGenerator_lutmem_0_a(DELAY,1854)@10
    ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC4_uid554_sqrtTableGenerator_lutmem_0_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q, xout => ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC4_uid554_sqrtTableGenerator_lutmem_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC4_uid554_sqrtTableGenerator_lutmem_0(REG,824)@13
    reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC4_uid554_sqrtTableGenerator_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC4_uid554_sqrtTableGenerator_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC4_uid554_sqrtTableGenerator_lutmem_0_q <= ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC4_uid554_sqrtTableGenerator_lutmem_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC4_uid554_sqrtTableGenerator_lutmem(DUALMEM,761)@14
    memoryC4_uid554_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC4_uid554_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC4_uid554_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC4_uid554_sqrtTableGenerator_lutmem_0_q;
    memoryC4_uid554_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 24,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 24,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC4_uid554_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid554_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid554_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid554_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC4_uid554_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC4_uid554_sqrtTableGenerator_lutmem_ia
    );
    memoryC4_uid554_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC4_uid554_sqrtTableGenerator_lutmem_q <= memoryC4_uid554_sqrtTableGenerator_lutmem_iq(23 downto 0);

	--reg_memoryC4_uid554_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid562_sqrtPolynomialEvaluator_0(REG,825)@16
    reg_memoryC4_uid554_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid562_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid554_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid562_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid554_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid562_sqrtPolynomialEvaluator_0_q <= memoryC4_uid554_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid562_sqrtPolynomialEvaluator(ADD,561)@17
    sumAHighB_uid562_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((24 downto 24 => reg_memoryC4_uid554_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid562_sqrtPolynomialEvaluator_0_q(23)) & reg_memoryC4_uid554_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid562_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid562_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((24 downto 17 => highBBits_uid561_sqrtPolynomialEvaluator_b(16)) & highBBits_uid561_sqrtPolynomialEvaluator_b);
            sumAHighB_uid562_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid562_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid562_sqrtPolynomialEvaluator_b));
    sumAHighB_uid562_sqrtPolynomialEvaluator_q <= sumAHighB_uid562_sqrtPolynomialEvaluator_o(24 downto 0);


	--lowRangeB_uid560_sqrtPolynomialEvaluator(BITSELECT,559)@17
    lowRangeB_uid560_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid710_pT1_uid559_sqrtPolynomialEvaluator_b(0 downto 0);
    lowRangeB_uid560_sqrtPolynomialEvaluator_b <= lowRangeB_uid560_sqrtPolynomialEvaluator_in(0 downto 0);

	--s1_uid560_uid563_sqrtPolynomialEvaluator(BITJOIN,562)@17
    s1_uid560_uid563_sqrtPolynomialEvaluator_q <= sumAHighB_uid562_sqrtPolynomialEvaluator_q & lowRangeB_uid560_sqrtPolynomialEvaluator_b;

	--reg_s1_uid560_uid563_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_1(REG,827)@17
    reg_s1_uid560_uid563_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid560_uid563_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_1_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid560_uid563_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_1_q <= s1_uid560_uid563_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_nor(LOGICAL,2413)
    ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_nor_b <= ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_nor_q <= not (ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_nor_a or ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_nor_b);

	--ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_sticky_ena(REG,2414)
    ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_nor_q = "1") THEN
                ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_sticky_ena_q <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_enaAnd(LOGICAL,2415)
    ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_enaAnd_a <= ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_enaAnd_b <= en;
    ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_enaAnd_q <= ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_enaAnd_a and ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_enaAnd_b;

	--yT2_uid564_sqrtPolynomialEvaluator(BITSELECT,563)@13
    yT2_uid564_sqrtPolynomialEvaluator_in <= FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b;
    yT2_uid564_sqrtPolynomialEvaluator_b <= yT2_uid564_sqrtPolynomialEvaluator_in(44 downto 21);

	--reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0(REG,826)@13
    reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q <= yT2_uid564_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_inputreg(DELAY,2405)
    ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_inputreg : dspba_delay
    GENERIC MAP ( width => 24, depth => 1 )
    PORT MAP ( xin => reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q, xout => ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem(DUALMEM,2406)
    ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_ia <= ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_inputreg_q;
    ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_aa <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
    ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_ab <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q;
    ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 24,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 24,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_iq,
        address_a => ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_aa,
        data_a => ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_ia
    );
    ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_reset0 <= areset;
        ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_q <= ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_iq(23 downto 0);

	--prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator(MULT,711)@18
    prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a),25)) * SIGNED(prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_b);
    prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a <= (others => '0');
            prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_b <= (others => '0');
            prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a <= ld_reg_yT2_uid564_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_0_q_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_a_replace_mem_q;
                prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_b <= reg_s1_uid560_uid563_sqrtPolynomialEvaluator_0_to_prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_1_q;
                prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_pr,50));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_q <= prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid713_pT2_uid565_sqrtPolynomialEvaluator(BITSELECT,712)@21
    prodXYTruncFR_uid713_pT2_uid565_sqrtPolynomialEvaluator_in <= prodXY_uid712_pT2_uid565_sqrtPolynomialEvaluator_q;
    prodXYTruncFR_uid713_pT2_uid565_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid713_pT2_uid565_sqrtPolynomialEvaluator_in(49 downto 23);

	--highBBits_uid567_sqrtPolynomialEvaluator(BITSELECT,566)@21
    highBBits_uid567_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid713_pT2_uid565_sqrtPolynomialEvaluator_b;
    highBBits_uid567_sqrtPolynomialEvaluator_b <= highBBits_uid567_sqrtPolynomialEvaluator_in(26 downto 1);

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_nor(LOGICAL,2517)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_nor_b <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_nor_q <= not (ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_nor_a or ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_nor_b);

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_sticky_ena(REG,2518)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_nor_q = "1") THEN
                ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_sticky_ena_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_enaAnd(LOGICAL,2519)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_enaAnd_a <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_enaAnd_b <= en;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_enaAnd_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_enaAnd_a and ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_enaAnd_b;

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_inputreg(DELAY,2468)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q, xout => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem(DUALMEM,2508)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_ia <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_inputreg_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_aa <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_ab <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdmux_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_iq,
        address_a => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_aa,
        data_a => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_ia
    );
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC3_uid552_sqrtTableGenerator_lutmem(DUALMEM,760)@18
    memoryC3_uid552_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC3_uid552_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC3_uid552_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_mem_q;
    memoryC3_uid552_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 33,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 33,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC3_uid552_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid552_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid552_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid552_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC3_uid552_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC3_uid552_sqrtTableGenerator_lutmem_ia
    );
    memoryC3_uid552_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC3_uid552_sqrtTableGenerator_lutmem_q <= memoryC3_uid552_sqrtTableGenerator_lutmem_iq(32 downto 0);

	--reg_memoryC3_uid552_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid568_sqrtPolynomialEvaluator_0(REG,829)@20
    reg_memoryC3_uid552_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid568_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid552_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid568_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid552_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid568_sqrtPolynomialEvaluator_0_q <= memoryC3_uid552_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid568_sqrtPolynomialEvaluator(ADD,567)@21
    sumAHighB_uid568_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((33 downto 33 => reg_memoryC3_uid552_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid568_sqrtPolynomialEvaluator_0_q(32)) & reg_memoryC3_uid552_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid568_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid568_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((33 downto 26 => highBBits_uid567_sqrtPolynomialEvaluator_b(25)) & highBBits_uid567_sqrtPolynomialEvaluator_b);
            sumAHighB_uid568_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid568_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid568_sqrtPolynomialEvaluator_b));
    sumAHighB_uid568_sqrtPolynomialEvaluator_q <= sumAHighB_uid568_sqrtPolynomialEvaluator_o(33 downto 0);


	--lowRangeB_uid566_sqrtPolynomialEvaluator(BITSELECT,565)@21
    lowRangeB_uid566_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid713_pT2_uid565_sqrtPolynomialEvaluator_b(0 downto 0);
    lowRangeB_uid566_sqrtPolynomialEvaluator_b <= lowRangeB_uid566_sqrtPolynomialEvaluator_in(0 downto 0);

	--s2_uid566_uid569_sqrtPolynomialEvaluator(BITJOIN,568)@21
    s2_uid566_uid569_sqrtPolynomialEvaluator_q <= sumAHighB_uid568_sqrtPolynomialEvaluator_q & lowRangeB_uid566_sqrtPolynomialEvaluator_b;

	--reg_s2_uid566_uid569_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_1(REG,831)@21
    reg_s2_uid566_uid569_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s2_uid566_uid569_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_1_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s2_uid566_uid569_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_1_q <= s2_uid566_uid569_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_nor(LOGICAL,2426)
    ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_nor_b <= ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_nor_q <= not (ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_nor_a or ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_nor_b);

	--ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_sticky_ena(REG,2427)
    ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_nor_q = "1") THEN
                ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_sticky_ena_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_enaAnd(LOGICAL,2428)
    ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_enaAnd_a <= ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_enaAnd_b <= en;
    ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_enaAnd_q <= ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_enaAnd_a and ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_enaAnd_b;

	--yT3_uid570_sqrtPolynomialEvaluator(BITSELECT,569)@13
    yT3_uid570_sqrtPolynomialEvaluator_in <= FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b;
    yT3_uid570_sqrtPolynomialEvaluator_b <= yT3_uid570_sqrtPolynomialEvaluator_in(44 downto 12);

	--reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0(REG,830)@13
    reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q <= yT3_uid570_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_inputreg(DELAY,2416)
    ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_inputreg : dspba_delay
    GENERIC MAP ( width => 33, depth => 1 )
    PORT MAP ( xin => reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q, xout => ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem(DUALMEM,2417)
    ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_ia <= ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_inputreg_q;
    ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_aa <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdreg_q;
    ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_ab <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdmux_q;
    ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 33,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 33,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_iq,
        address_a => ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_aa,
        data_a => ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_ia
    );
    ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_reset0 <= areset;
        ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_q <= ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_iq(32 downto 0);

	--prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator(MULT,714)@22
    prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a),34)) * SIGNED(prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_b);
    prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a <= (others => '0');
            prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_b <= (others => '0');
            prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a <= ld_reg_yT3_uid570_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_0_q_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_a_replace_mem_q;
                prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_b <= reg_s2_uid566_uid569_sqrtPolynomialEvaluator_0_to_prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_1_q;
                prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_pr,68));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_q <= prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid716_pT3_uid571_sqrtPolynomialEvaluator(BITSELECT,715)@25
    prodXYTruncFR_uid716_pT3_uid571_sqrtPolynomialEvaluator_in <= prodXY_uid715_pT3_uid571_sqrtPolynomialEvaluator_q;
    prodXYTruncFR_uid716_pT3_uid571_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid716_pT3_uid571_sqrtPolynomialEvaluator_in(67 downto 34);

	--highBBits_uid573_sqrtPolynomialEvaluator(BITSELECT,572)@25
    highBBits_uid573_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid716_pT3_uid571_sqrtPolynomialEvaluator_b;
    highBBits_uid573_sqrtPolynomialEvaluator_b <= highBBits_uid573_sqrtPolynomialEvaluator_in(33 downto 1);

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_nor(LOGICAL,2504)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_nor_b <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_nor_q <= not (ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_nor_a or ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_nor_b);

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_sticky_ena(REG,2505)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_nor_q = "1") THEN
                ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_sticky_ena_q <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_enaAnd(LOGICAL,2506)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_enaAnd_a <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_enaAnd_b <= en;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_enaAnd_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_enaAnd_a and ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_enaAnd_b;

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem(DUALMEM,2495)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_ia <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_inputreg_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_aa <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_ab <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_iq,
        address_a => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_aa,
        data_a => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_ia
    );
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC2_uid550_sqrtTableGenerator_lutmem(DUALMEM,759)@22
    memoryC2_uid550_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC2_uid550_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC2_uid550_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC2_uid550_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid550_sqrtTableGenerator_lutmem_a_replace_mem_q;
    memoryC2_uid550_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC2_uid550_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid550_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid550_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid550_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC2_uid550_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC2_uid550_sqrtTableGenerator_lutmem_ia
    );
    memoryC2_uid550_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC2_uid550_sqrtTableGenerator_lutmem_q <= memoryC2_uid550_sqrtTableGenerator_lutmem_iq(39 downto 0);

	--reg_memoryC2_uid550_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid574_sqrtPolynomialEvaluator_0(REG,833)@24
    reg_memoryC2_uid550_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid574_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid550_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid574_sqrtPolynomialEvaluator_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid550_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid574_sqrtPolynomialEvaluator_0_q <= memoryC2_uid550_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid574_sqrtPolynomialEvaluator(ADD,573)@25
    sumAHighB_uid574_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((40 downto 40 => reg_memoryC2_uid550_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid574_sqrtPolynomialEvaluator_0_q(39)) & reg_memoryC2_uid550_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid574_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid574_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((40 downto 33 => highBBits_uid573_sqrtPolynomialEvaluator_b(32)) & highBBits_uid573_sqrtPolynomialEvaluator_b);
            sumAHighB_uid574_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid574_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid574_sqrtPolynomialEvaluator_b));
    sumAHighB_uid574_sqrtPolynomialEvaluator_q <= sumAHighB_uid574_sqrtPolynomialEvaluator_o(40 downto 0);


	--lowRangeB_uid572_sqrtPolynomialEvaluator(BITSELECT,571)@25
    lowRangeB_uid572_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid716_pT3_uid571_sqrtPolynomialEvaluator_b(0 downto 0);
    lowRangeB_uid572_sqrtPolynomialEvaluator_b <= lowRangeB_uid572_sqrtPolynomialEvaluator_in(0 downto 0);

	--s3_uid572_uid575_sqrtPolynomialEvaluator(BITJOIN,574)@25
    s3_uid572_uid575_sqrtPolynomialEvaluator_q <= sumAHighB_uid574_sqrtPolynomialEvaluator_q & lowRangeB_uid572_sqrtPolynomialEvaluator_b;

	--yTop18Bits_uid724_pT4_uid577_sqrtPolynomialEvaluator(BITSELECT,723)@25
    yTop18Bits_uid724_pT4_uid577_sqrtPolynomialEvaluator_in <= s3_uid572_uid575_sqrtPolynomialEvaluator_q;
    yTop18Bits_uid724_pT4_uid577_sqrtPolynomialEvaluator_b <= yTop18Bits_uid724_pT4_uid577_sqrtPolynomialEvaluator_in(41 downto 24);

	--reg_yTop18Bits_uid724_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_9(REG,837)@25
    reg_yTop18Bits_uid724_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid724_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid724_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_9_q <= yTop18Bits_uid724_pT4_uid577_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_nor(LOGICAL,2313)
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_nor_b <= ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_nor_q <= not (ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_nor_a or ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_nor_b);

	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_mem_top(CONSTANT,2157)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_mem_top_q <= "01001";

	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmp(LOGICAL,2158)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmp_a <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_mem_top_q;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdmux_q);
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmp_q <= "1" when ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmp_a = ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmp_b else "0";

	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmpReg(REG,2159)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmpReg_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_sticky_ena(REG,2314)
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_nor_q = "1") THEN
                ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_sticky_ena_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_enaAnd(LOGICAL,2315)
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_enaAnd_a <= ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_enaAnd_b <= en;
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_enaAnd_q <= ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_enaAnd_a and ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_enaAnd_b;

	--ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_inputreg(DELAY,2303)
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_inputreg : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b, xout => ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt(COUNTER,2153)
    -- every=1, low=0, high=9, step=1, init=1
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_i = 8 THEN
                      ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_i <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_i - 9;
                    ELSE
                        ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_i <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_i,4));


	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdreg(REG,2154)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdreg_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdmux(MUX,2155)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdmux_s <= en;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdmux: PROCESS (ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdmux_s, ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdreg_q, ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem(DUALMEM,2304)
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_ia <= ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_inputreg_q;
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_aa <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_ab <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 45,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_iq,
        address_a => ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_aa,
        data_a => ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_ia
    );
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_reset0 <= areset;
        ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_q <= ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_iq(44 downto 0);

	--yT4_uid576_sqrtPolynomialEvaluator(BITSELECT,575)@25
    yT4_uid576_sqrtPolynomialEvaluator_in <= ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_replace_mem_q;
    yT4_uid576_sqrtPolynomialEvaluator_b <= yT4_uid576_sqrtPolynomialEvaluator_in(44 downto 5);

	--xBottomBits_uid723_pT4_uid577_sqrtPolynomialEvaluator(BITSELECT,722)@25
    xBottomBits_uid723_pT4_uid577_sqrtPolynomialEvaluator_in <= yT4_uid576_sqrtPolynomialEvaluator_b(12 downto 0);
    xBottomBits_uid723_pT4_uid577_sqrtPolynomialEvaluator_b <= xBottomBits_uid723_pT4_uid577_sqrtPolynomialEvaluator_in(12 downto 0);

	--pad_xBottomBits_uid723_uid726_pT4_uid577_sqrtPolynomialEvaluator(BITJOIN,725)@25
    pad_xBottomBits_uid723_uid726_pT4_uid577_sqrtPolynomialEvaluator_q <= xBottomBits_uid723_pT4_uid577_sqrtPolynomialEvaluator_b & STD_LOGIC_VECTOR((3 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid723_uid726_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_7(REG,836)@25
    reg_pad_xBottomBits_uid723_uid726_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid723_uid726_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid723_uid726_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_7_q <= pad_xBottomBits_uid723_uid726_pT4_uid577_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid722_pT4_uid577_sqrtPolynomialEvaluator(BITSELECT,721)@25
    yBottomBits_uid722_pT4_uid577_sqrtPolynomialEvaluator_in <= s3_uid572_uid575_sqrtPolynomialEvaluator_q(14 downto 0);
    yBottomBits_uid722_pT4_uid577_sqrtPolynomialEvaluator_b <= yBottomBits_uid722_pT4_uid577_sqrtPolynomialEvaluator_in(14 downto 0);

	--spad_yBottomBits_uid722_uid725_pT4_uid577_sqrtPolynomialEvaluator(BITJOIN,724)@25
    spad_yBottomBits_uid722_uid725_pT4_uid577_sqrtPolynomialEvaluator_q <= GND_q & yBottomBits_uid722_pT4_uid577_sqrtPolynomialEvaluator_b;

	--pad_yBottomBits_uid722_uid727_pT4_uid577_sqrtPolynomialEvaluator(BITJOIN,726)@25
    pad_yBottomBits_uid722_uid727_pT4_uid577_sqrtPolynomialEvaluator_q <= spad_yBottomBits_uid722_uid725_pT4_uid577_sqrtPolynomialEvaluator_q & STD_LOGIC_VECTOR((1 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid722_uid727_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_6(REG,835)@25
    reg_pad_yBottomBits_uid722_uid727_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid722_uid727_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid722_uid727_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_6_q <= pad_yBottomBits_uid722_uid727_pT4_uid577_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid721_pT4_uid577_sqrtPolynomialEvaluator(BITSELECT,720)@25
    xTop18Bits_uid721_pT4_uid577_sqrtPolynomialEvaluator_in <= yT4_uid576_sqrtPolynomialEvaluator_b;
    xTop18Bits_uid721_pT4_uid577_sqrtPolynomialEvaluator_b <= xTop18Bits_uid721_pT4_uid577_sqrtPolynomialEvaluator_in(39 downto 22);

	--reg_xTop18Bits_uid721_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_4(REG,834)@25
    reg_xTop18Bits_uid721_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid721_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid721_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_4_q <= xTop18Bits_uid721_pT4_uid577_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma(CHAINMULTADD,769)@26
    multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_a(0),19));
    multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_a(1),19));
    multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_p(0) <= multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_l(0) * multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_c(0);
    multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_p(1) <= multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_l(1) * multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_c(1);
    multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_w(0) <= RESIZE(multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_p(0),38) + RESIZE(multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_p(1),38);
    multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_x(0) <= multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_w(0);
    multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_y(0) <= multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_x(0);
    multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid721_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_4_q),18);
            multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid723_uid726_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_7_q),18);
            multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid722_uid727_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_6_q),18);
            multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid724_pT4_uid577_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_s(0) <= multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator(BITSELECT,728)@29
    multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_in <= multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_cma_q;
    multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_b <= multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_in(36 downto 2);

	--highBBits_uid731_pT4_uid577_sqrtPolynomialEvaluator(BITSELECT,730)@29
    highBBits_uid731_pT4_uid577_sqrtPolynomialEvaluator_in <= multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_b;
    highBBits_uid731_pT4_uid577_sqrtPolynomialEvaluator_b <= highBBits_uid731_pT4_uid577_sqrtPolynomialEvaluator_in(34 downto 6);

	--yTop27Bits_uid719_pT4_uid577_sqrtPolynomialEvaluator(BITSELECT,718)@25
    yTop27Bits_uid719_pT4_uid577_sqrtPolynomialEvaluator_in <= s3_uid572_uid575_sqrtPolynomialEvaluator_q;
    yTop27Bits_uid719_pT4_uid577_sqrtPolynomialEvaluator_b <= yTop27Bits_uid719_pT4_uid577_sqrtPolynomialEvaluator_in(41 downto 15);

	--reg_yTop27Bits_uid719_pT4_uid577_sqrtPolynomialEvaluator_0_to_topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_1(REG,839)@25
    reg_yTop27Bits_uid719_pT4_uid577_sqrtPolynomialEvaluator_0_to_topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid719_pT4_uid577_sqrtPolynomialEvaluator_0_to_topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid719_pT4_uid577_sqrtPolynomialEvaluator_0_to_topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_1_q <= yTop27Bits_uid719_pT4_uid577_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid718_pT4_uid577_sqrtPolynomialEvaluator(BITSELECT,717)@25
    xTop27Bits_uid718_pT4_uid577_sqrtPolynomialEvaluator_in <= yT4_uid576_sqrtPolynomialEvaluator_b;
    xTop27Bits_uid718_pT4_uid577_sqrtPolynomialEvaluator_b <= xTop27Bits_uid718_pT4_uid577_sqrtPolynomialEvaluator_in(39 downto 13);

	--reg_xTop27Bits_uid718_pT4_uid577_sqrtPolynomialEvaluator_0_to_topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_0(REG,838)@25
    reg_xTop27Bits_uid718_pT4_uid577_sqrtPolynomialEvaluator_0_to_topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid718_pT4_uid577_sqrtPolynomialEvaluator_0_to_topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid718_pT4_uid577_sqrtPolynomialEvaluator_0_to_topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_0_q <= xTop27Bits_uid718_pT4_uid577_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator(MULT,719)@26
    topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_a),28)) * SIGNED(topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_b);
    topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_a <= (others => '0');
            topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_b <= (others => '0');
            topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_a <= reg_xTop27Bits_uid718_pT4_uid577_sqrtPolynomialEvaluator_0_to_topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_0_q;
                topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_b <= reg_yTop27Bits_uid719_pT4_uid577_sqrtPolynomialEvaluator_0_to_topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_1_q;
                topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_q <= topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid732_pT4_uid577_sqrtPolynomialEvaluator(ADD,731)@29
    sumAHighB_uid732_pT4_uid577_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_q(53)) & topProd_uid720_pT4_uid577_sqrtPolynomialEvaluator_q);
    sumAHighB_uid732_pT4_uid577_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid731_pT4_uid577_sqrtPolynomialEvaluator_b(28)) & highBBits_uid731_pT4_uid577_sqrtPolynomialEvaluator_b);
            sumAHighB_uid732_pT4_uid577_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid732_pT4_uid577_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid732_pT4_uid577_sqrtPolynomialEvaluator_b));
    sumAHighB_uid732_pT4_uid577_sqrtPolynomialEvaluator_q <= sumAHighB_uid732_pT4_uid577_sqrtPolynomialEvaluator_o(54 downto 0);


	--lowRangeB_uid730_pT4_uid577_sqrtPolynomialEvaluator(BITSELECT,729)@29
    lowRangeB_uid730_pT4_uid577_sqrtPolynomialEvaluator_in <= multSumOfTwo18_uid725_pT4_uid577_sqrtPolynomialEvaluator_b(5 downto 0);
    lowRangeB_uid730_pT4_uid577_sqrtPolynomialEvaluator_b <= lowRangeB_uid730_pT4_uid577_sqrtPolynomialEvaluator_in(5 downto 0);

	--add0_uid730_uid733_pT4_uid577_sqrtPolynomialEvaluator(BITJOIN,732)@29
    add0_uid730_uid733_pT4_uid577_sqrtPolynomialEvaluator_q <= sumAHighB_uid732_pT4_uid577_sqrtPolynomialEvaluator_q & lowRangeB_uid730_pT4_uid577_sqrtPolynomialEvaluator_b;

	--R_uid734_pT4_uid577_sqrtPolynomialEvaluator(BITSELECT,733)@29
    R_uid734_pT4_uid577_sqrtPolynomialEvaluator_in <= add0_uid730_uid733_pT4_uid577_sqrtPolynomialEvaluator_q(59 downto 0);
    R_uid734_pT4_uid577_sqrtPolynomialEvaluator_b <= R_uid734_pT4_uid577_sqrtPolynomialEvaluator_in(59 downto 17);

	--reg_R_uid734_pT4_uid577_sqrtPolynomialEvaluator_0_to_ts4_uid580_sqrtPolynomialEvaluator_1(REG,841)@29
    reg_R_uid734_pT4_uid577_sqrtPolynomialEvaluator_0_to_ts4_uid580_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid734_pT4_uid577_sqrtPolynomialEvaluator_0_to_ts4_uid580_sqrtPolynomialEvaluator_1_q <= "0000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid734_pT4_uid577_sqrtPolynomialEvaluator_0_to_ts4_uid580_sqrtPolynomialEvaluator_1_q <= R_uid734_pT4_uid577_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_nor(LOGICAL,2557)
    ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_nor_b <= ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_nor_q <= not (ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_nor_a or ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_nor_b);

	--ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_sticky_ena(REG,2558)
    ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_nor_q = "1") THEN
                ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_enaAnd(LOGICAL,2559)
    ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_enaAnd_a <= ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_enaAnd_b <= en;
    ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_enaAnd_q <= ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_enaAnd_a and ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_enaAnd_b;

	--ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_inputreg(DELAY,2547)
    ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q, xout => ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem(DUALMEM,2548)
    ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_ia <= ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_inputreg_q;
    ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_aa <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdreg_q;
    ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_ab <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux_q;
    ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_iq,
        address_a => ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_aa,
        data_a => ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_ia
    );
    ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_q <= ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0(REG,818)@25
    reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_q <= ld_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_q_to_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid548_sqrtTableGenerator_lutmem(DUALMEM,758)@26
    memoryC1_uid548_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC1_uid548_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC1_uid548_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid548_sqrtTableGenerator_lutmem_0_q;
    memoryC1_uid548_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 9,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 9,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC1_uid548_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid548_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid548_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid548_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC1_uid548_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC1_uid548_sqrtTableGenerator_lutmem_ia
    );
    memoryC1_uid548_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC1_uid548_sqrtTableGenerator_lutmem_q <= memoryC1_uid548_sqrtTableGenerator_lutmem_iq(8 downto 0);

	--reg_memoryC1_uid548_sqrtTableGenerator_lutmem_0_to_os_uid549_sqrtTableGenerator_1(REG,820)@28
    reg_memoryC1_uid548_sqrtTableGenerator_lutmem_0_to_os_uid549_sqrtTableGenerator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid548_sqrtTableGenerator_lutmem_0_to_os_uid549_sqrtTableGenerator_1_q <= "000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid548_sqrtTableGenerator_lutmem_0_to_os_uid549_sqrtTableGenerator_1_q <= memoryC1_uid548_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_nor(LOGICAL,2491)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_nor_b <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_nor_q <= not (ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_nor_a or ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_nor_b);

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_sticky_ena(REG,2492)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_nor_q = "1") THEN
                ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_sticky_ena_q <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_enaAnd(LOGICAL,2493)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_enaAnd_a <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_enaAnd_b <= en;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_enaAnd_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_enaAnd_a and ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_enaAnd_b;

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem(DUALMEM,2482)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_ia <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_inputreg_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_aa <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdreg_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_ab <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_iq,
        address_a => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_aa,
        data_a => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_ia
    );
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC1_uid547_sqrtTableGenerator_lutmem(DUALMEM,757)@26
    memoryC1_uid547_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC1_uid547_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC1_uid547_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC1_uid547_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid547_sqrtTableGenerator_lutmem_a_replace_mem_q;
    memoryC1_uid547_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC1_uid547_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid547_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid547_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid547_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC1_uid547_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC1_uid547_sqrtTableGenerator_lutmem_ia
    );
    memoryC1_uid547_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC1_uid547_sqrtTableGenerator_lutmem_q <= memoryC1_uid547_sqrtTableGenerator_lutmem_iq(39 downto 0);

	--reg_memoryC1_uid547_sqrtTableGenerator_lutmem_0_to_os_uid549_sqrtTableGenerator_0(REG,819)@28
    reg_memoryC1_uid547_sqrtTableGenerator_lutmem_0_to_os_uid549_sqrtTableGenerator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid547_sqrtTableGenerator_lutmem_0_to_os_uid549_sqrtTableGenerator_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid547_sqrtTableGenerator_lutmem_0_to_os_uid549_sqrtTableGenerator_0_q <= memoryC1_uid547_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid549_sqrtTableGenerator(BITJOIN,548)@29
    os_uid549_sqrtTableGenerator_q <= reg_memoryC1_uid548_sqrtTableGenerator_lutmem_0_to_os_uid549_sqrtTableGenerator_1_q & reg_memoryC1_uid547_sqrtTableGenerator_lutmem_0_to_os_uid549_sqrtTableGenerator_0_q;

	--cIncludingRoundingBit_uid579_sqrtPolynomialEvaluator(BITJOIN,578)@29
    cIncludingRoundingBit_uid579_sqrtPolynomialEvaluator_q <= os_uid549_sqrtTableGenerator_q & rndBit_uid351_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid579_sqrtPolynomialEvaluator_0_to_ts4_uid580_sqrtPolynomialEvaluator_0(REG,840)@29
    reg_cIncludingRoundingBit_uid579_sqrtPolynomialEvaluator_0_to_ts4_uid580_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid579_sqrtPolynomialEvaluator_0_to_ts4_uid580_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid579_sqrtPolynomialEvaluator_0_to_ts4_uid580_sqrtPolynomialEvaluator_0_q <= cIncludingRoundingBit_uid579_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid580_sqrtPolynomialEvaluator(ADD,579)@30
    ts4_uid580_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((51 downto 51 => reg_cIncludingRoundingBit_uid579_sqrtPolynomialEvaluator_0_to_ts4_uid580_sqrtPolynomialEvaluator_0_q(50)) & reg_cIncludingRoundingBit_uid579_sqrtPolynomialEvaluator_0_to_ts4_uid580_sqrtPolynomialEvaluator_0_q);
    ts4_uid580_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((51 downto 43 => reg_R_uid734_pT4_uid577_sqrtPolynomialEvaluator_0_to_ts4_uid580_sqrtPolynomialEvaluator_1_q(42)) & reg_R_uid734_pT4_uid577_sqrtPolynomialEvaluator_0_to_ts4_uid580_sqrtPolynomialEvaluator_1_q);
            ts4_uid580_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid580_sqrtPolynomialEvaluator_a) + SIGNED(ts4_uid580_sqrtPolynomialEvaluator_b));
    ts4_uid580_sqrtPolynomialEvaluator_q <= ts4_uid580_sqrtPolynomialEvaluator_o(51 downto 0);


	--s4_uid581_sqrtPolynomialEvaluator(BITSELECT,580)@30
    s4_uid581_sqrtPolynomialEvaluator_in <= ts4_uid580_sqrtPolynomialEvaluator_q;
    s4_uid581_sqrtPolynomialEvaluator_b <= s4_uid581_sqrtPolynomialEvaluator_in(51 downto 1);

	--prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_1(BITSELECT,773)@30
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_1_in <= STD_LOGIC_VECTOR((53 downto 51 => s4_uid581_sqrtPolynomialEvaluator_b(50)) & s4_uid581_sqrtPolynomialEvaluator_b);
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_1_b <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_1_in(53 downto 27);

	--reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_1(REG,847)@30
    reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_1_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_nor(LOGICAL,2530)
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_nor_b <= ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q;
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_nor_q <= not (ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_nor_a or ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_nor_b);

	--ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_mem_top(CONSTANT,2335)
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_mem_top_q <= "01110";

	--ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmp(LOGICAL,2336)
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmp_a <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_mem_top_q;
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdmux_q);
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmp_q <= "1" when ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmp_a = ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmp_b else "0";

	--ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmpReg(REG,2337)
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmpReg_q <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_sticky_ena(REG,2531)
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_nor_q = "1") THEN
                ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_enaAnd(LOGICAL,2532)
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_enaAnd_a <= ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q;
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_enaAnd_b <= en;
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_enaAnd_q <= ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_enaAnd_a and ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_enaAnd_b;

	--ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt(COUNTER,2331)
    -- every=1, low=0, high=14, step=1, init=1
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_i = 13 THEN
                      ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_eq = '1') THEN
                        ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_i - 14;
                    ELSE
                        ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_i,4));


	--ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdreg(REG,2332)
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdreg_q <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdmux(MUX,2333)
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdmux_s <= en;
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdmux: PROCESS (ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdmux_s, ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdreg_q, ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_q)
    BEGIN
            CASE ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdmux_s IS
                  WHEN "0" => ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdreg_q;
                  WHEN "1" => ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem(DUALMEM,2521)
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_ia <= ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_yT4_uid576_sqrtPolynomialEvaluator_a_inputreg_q;
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_aa <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdreg_q;
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_ab <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdmux_q;
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 4,
        numwords_a => 15,
        width_b => 45,
        widthad_b => 4,
        numwords_b => 15,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_iq,
        address_a => ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_aa,
        data_a => ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_ia
    );
    ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_reset0 <= areset;
        ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_q <= ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_iq(44 downto 0);

	--prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_1(BITSELECT,771)@30
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_1_in <= STD_LOGIC_VECTOR("000000000" & ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_q);
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_1_b <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_1_in(53 downto 27);

	--reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_0(REG,844)@30
    reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_0_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1(MULT,777)@31
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_pr <= signed(resize(UNSIGNED(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_a),28)) * SIGNED(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_b);
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_a <= (others => '0');
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_b <= (others => '0');
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_a <= reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_0_q;
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_b <= reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_1_q;
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_2_a(DELAY,1809)@34
    ld_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_2_a : dspba_delay
    GENERIC MAP ( width => 54, depth => 2 )
    PORT MAP ( xin => prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_q, xout => ld_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_2(BITSHIFT,781)@36
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_2_q_int <= ld_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_2_a_q & "000000000000000000000000000000000000000000000000000000";
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_2_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_2_q_int(107 downto 0);

	--prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0(BITSELECT,770)@30
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_in <= ld_FracX44dto0_uid259_sqrtFPL_uid63_fpArccosXTest_b_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_a_replace_mem_q(26 downto 0);
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_b <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_in(26 downto 0);

	--reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_0(REG,842)@30
    reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_0_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1(MULT,776)@31
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_pr <= signed(resize(UNSIGNED(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_a),28)) * SIGNED(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_b);
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_a <= (others => '0');
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_b <= (others => '0');
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_a <= reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_0_q;
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_b <= reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_1_q;
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_0(BITSELECT,772)@30
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_0_in <= s4_uid581_sqrtPolynomialEvaluator_b(26 downto 0);
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_0_b <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_0_in(26 downto 0);

	--reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_1(REG,843)@30
    reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_1_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0(MULT,775)@31
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_pr <= UNSIGNED(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_a) * UNSIGNED(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_b);
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_a <= (others => '0');
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_b <= (others => '0');
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_a <= reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_0_q;
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_b <= reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_1_q;
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_s1 <= STD_LOGIC_VECTOR(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0(ADD,778)@34
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_a <= STD_LOGIC_VECTOR('0' & "00" & prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a1_b0_q);
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_b <= STD_LOGIC_VECTOR((56 downto 54 => prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_q(53)) & prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b1_q);
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_a) + SIGNED(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_b));
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_o(55 downto 0);


	--ld_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_1_a(DELAY,1808)@34
    ld_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_1_a : dspba_delay
    GENERIC MAP ( width => 56, depth => 1 )
    PORT MAP ( xin => prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_q, xout => ld_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_1(BITSHIFT,780)@35
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_1_q_int <= ld_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_1_a_q & "000000000000000000000000000";
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_1_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_1_q_int(82 downto 0);

	--prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0(MULT,774)@31
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_pr <= UNSIGNED(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_a) * UNSIGNED(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_b);
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_a <= (others => '0');
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_b <= (others => '0');
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_a <= reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_0_q;
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_b <= reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_1_q;
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_s1 <= STD_LOGIC_VECTOR(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_0(BITSHIFT,779)@34
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_0_q_int <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_a0_b0_q;
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_0_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_0_q_int(53 downto 0);

	--reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_0(REG,848)@34
    reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_0_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_0_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_0_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0(ADD,782)@35
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_a <= STD_LOGIC_VECTOR('0' & "000000000000000000000000000000" & reg_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_0_q);
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_b <= STD_LOGIC_VECTOR((84 downto 83 => prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_1_q(82)) & prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_1_q);
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_a) + SIGNED(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_b));
        END IF;
    END PROCESS;
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_o(83 downto 0);


	--prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_1_0(ADD,783)@36
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_1_0_a <= STD_LOGIC_VECTOR((108 downto 84 => prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_q(83)) & prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_0_0_q);
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_1_0_b <= STD_LOGIC_VECTOR((108 downto 108 => prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_2_q(107)) & prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_align_2_q);
            prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_1_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_1_0_a) + SIGNED(prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_1_0_b));
    prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_1_0_q <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_1_0_o(108 downto 0);


	--prodXYTruncFR_uid736_pT5_uid583_sqrtPolynomialEvaluator(BITSELECT,735)@36
    prodXYTruncFR_uid736_pT5_uid583_sqrtPolynomialEvaluator_in <= prodXY_uid735_pT5_uid583_sqrtPolynomialEvaluator_result_add_1_0_q(95 downto 0);
    prodXYTruncFR_uid736_pT5_uid583_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid736_pT5_uid583_sqrtPolynomialEvaluator_in(95 downto 44);

	--highBBits_uid585_sqrtPolynomialEvaluator(BITSELECT,584)@36
    highBBits_uid585_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid736_pT5_uid583_sqrtPolynomialEvaluator_b;
    highBBits_uid585_sqrtPolynomialEvaluator_b <= highBBits_uid585_sqrtPolynomialEvaluator_in(51 downto 2);

	--reg_highBBits_uid585_sqrtPolynomialEvaluator_0_to_sumAHighB_uid586_sqrtPolynomialEvaluator_1(REG,856)@36
    reg_highBBits_uid585_sqrtPolynomialEvaluator_0_to_sumAHighB_uid586_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highBBits_uid585_sqrtPolynomialEvaluator_0_to_sumAHighB_uid586_sqrtPolynomialEvaluator_1_q <= "00000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_highBBits_uid585_sqrtPolynomialEvaluator_0_to_sumAHighB_uid586_sqrtPolynomialEvaluator_1_q <= highBBits_uid585_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_nor(LOGICAL,2478)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_nor_b <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_nor_q <= not (ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_nor_a or ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_nor_b);

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_sticky_ena(REG,2479)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_nor_q = "1") THEN
                ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_sticky_ena_q <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_enaAnd(LOGICAL,2480)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_enaAnd_a <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_enaAnd_b <= en;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_enaAnd_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_enaAnd_a and ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_enaAnd_b;

	--ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem(DUALMEM,2469)
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_ia <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_inputreg_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_aa <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_ab <= ld_reg_mAddr_uid98_fpArccosXTest_0_to_memoryC0_uid498_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid498_arccosXO2TabGen_lutmem_a_replace_rdmux_q;
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_iq,
        address_a => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_aa,
        data_a => ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_ia
    );
    ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC0_uid545_sqrtTableGenerator_lutmem(DUALMEM,756)@33
    memoryC0_uid545_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC0_uid545_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC0_uid545_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_q;
    memoryC0_uid545_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 17,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC0_uid545_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid545_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid545_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid545_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC0_uid545_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC0_uid545_sqrtTableGenerator_lutmem_ia
    );
    memoryC0_uid545_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC0_uid545_sqrtTableGenerator_lutmem_q <= memoryC0_uid545_sqrtTableGenerator_lutmem_iq(16 downto 0);

	--reg_memoryC0_uid545_sqrtTableGenerator_lutmem_0_to_os_uid546_sqrtTableGenerator_1(REG,854)@35
    reg_memoryC0_uid545_sqrtTableGenerator_lutmem_0_to_os_uid546_sqrtTableGenerator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid545_sqrtTableGenerator_lutmem_0_to_os_uid546_sqrtTableGenerator_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid545_sqrtTableGenerator_lutmem_0_to_os_uid546_sqrtTableGenerator_1_q <= memoryC0_uid545_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid544_sqrtTableGenerator_lutmem(DUALMEM,755)@33
    memoryC0_uid544_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC0_uid544_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC0_uid544_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC0_uid544_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid544_sqrtTableGenerator_lutmem_a_replace_mem_q;
    memoryC0_uid544_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC0_uid544_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid544_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid544_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid544_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC0_uid544_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC0_uid544_sqrtTableGenerator_lutmem_ia
    );
    memoryC0_uid544_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC0_uid544_sqrtTableGenerator_lutmem_q <= memoryC0_uid544_sqrtTableGenerator_lutmem_iq(39 downto 0);

	--reg_memoryC0_uid544_sqrtTableGenerator_lutmem_0_to_os_uid546_sqrtTableGenerator_0(REG,853)@35
    reg_memoryC0_uid544_sqrtTableGenerator_lutmem_0_to_os_uid546_sqrtTableGenerator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid544_sqrtTableGenerator_lutmem_0_to_os_uid546_sqrtTableGenerator_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid544_sqrtTableGenerator_lutmem_0_to_os_uid546_sqrtTableGenerator_0_q <= memoryC0_uid544_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid546_sqrtTableGenerator(BITJOIN,545)@36
    os_uid546_sqrtTableGenerator_q <= reg_memoryC0_uid545_sqrtTableGenerator_lutmem_0_to_os_uid546_sqrtTableGenerator_1_q & reg_memoryC0_uid544_sqrtTableGenerator_lutmem_0_to_os_uid546_sqrtTableGenerator_0_q;

	--reg_os_uid546_sqrtTableGenerator_0_to_sumAHighB_uid586_sqrtPolynomialEvaluator_0(REG,855)@36
    reg_os_uid546_sqrtTableGenerator_0_to_sumAHighB_uid586_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_os_uid546_sqrtTableGenerator_0_to_sumAHighB_uid586_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_os_uid546_sqrtTableGenerator_0_to_sumAHighB_uid586_sqrtPolynomialEvaluator_0_q <= os_uid546_sqrtTableGenerator_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid586_sqrtPolynomialEvaluator(ADD,585)@37
    sumAHighB_uid586_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((57 downto 57 => reg_os_uid546_sqrtTableGenerator_0_to_sumAHighB_uid586_sqrtPolynomialEvaluator_0_q(56)) & reg_os_uid546_sqrtTableGenerator_0_to_sumAHighB_uid586_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid586_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((57 downto 50 => reg_highBBits_uid585_sqrtPolynomialEvaluator_0_to_sumAHighB_uid586_sqrtPolynomialEvaluator_1_q(49)) & reg_highBBits_uid585_sqrtPolynomialEvaluator_0_to_sumAHighB_uid586_sqrtPolynomialEvaluator_1_q);
            sumAHighB_uid586_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid586_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid586_sqrtPolynomialEvaluator_b));
    sumAHighB_uid586_sqrtPolynomialEvaluator_q <= sumAHighB_uid586_sqrtPolynomialEvaluator_o(57 downto 0);


	--lowRangeB_uid584_sqrtPolynomialEvaluator(BITSELECT,583)@36
    lowRangeB_uid584_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid736_pT5_uid583_sqrtPolynomialEvaluator_b(1 downto 0);
    lowRangeB_uid584_sqrtPolynomialEvaluator_b <= lowRangeB_uid584_sqrtPolynomialEvaluator_in(1 downto 0);

	--reg_lowRangeB_uid584_sqrtPolynomialEvaluator_0_to_s5_uid584_uid587_sqrtPolynomialEvaluator_0(REG,857)@36
    reg_lowRangeB_uid584_sqrtPolynomialEvaluator_0_to_s5_uid584_uid587_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_lowRangeB_uid584_sqrtPolynomialEvaluator_0_to_s5_uid584_uid587_sqrtPolynomialEvaluator_0_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_lowRangeB_uid584_sqrtPolynomialEvaluator_0_to_s5_uid584_uid587_sqrtPolynomialEvaluator_0_q <= lowRangeB_uid584_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--s5_uid584_uid587_sqrtPolynomialEvaluator(BITJOIN,586)@37
    s5_uid584_uid587_sqrtPolynomialEvaluator_q <= sumAHighB_uid586_sqrtPolynomialEvaluator_q & reg_lowRangeB_uid584_sqrtPolynomialEvaluator_0_to_s5_uid584_uid587_sqrtPolynomialEvaluator_0_q;

	--fracR_uid261_sqrtFPL_uid63_fpArccosXTest(BITSELECT,260)@37
    fracR_uid261_sqrtFPL_uid63_fpArccosXTest_in <= s5_uid584_uid587_sqrtPolynomialEvaluator_q(56 downto 0);
    fracR_uid261_sqrtFPL_uid63_fpArccosXTest_b <= fracR_uid261_sqrtFPL_uid63_fpArccosXTest_in(56 downto 5);

	--reg_fracR_uid261_sqrtFPL_uid63_fpArccosXTest_0_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_3(REG,858)@37
    reg_fracR_uid261_sqrtFPL_uid63_fpArccosXTest_0_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracR_uid261_sqrtFPL_uid63_fpArccosXTest_0_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracR_uid261_sqrtFPL_uid63_fpArccosXTest_0_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_3_q <= fracR_uid261_sqrtFPL_uid63_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_nor(LOGICAL,2109)
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_nor_b <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena_q;
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_nor_q <= not (ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_nor_a or ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_nor_b);

	--ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena(REG,2110)
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_nor_q = "1") THEN
                ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena_q <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_enaAnd(LOGICAL,2111)
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_a <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_sticky_ena_q;
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_b <= en;
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_q <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_a and ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_b;

	--ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_inputreg(DELAY,2099)
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q, xout => ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem(DUALMEM,2100)
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_ia <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_inputreg_q;
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_aa <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdreg_q;
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_ab <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_rdmux_q;
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 5,
        numwords_a => 23,
        width_b => 2,
        widthad_b => 5,
        numwords_b => 23,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_iq,
        address_a => ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_aa,
        data_a => ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_ia
    );
    ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_reset0 <= areset;
        ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_q <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_iq(1 downto 0);

	--fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest(MUX,276)@38
    fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_s <= ld_fracSel_uid269_sqrtFPL_uid63_fpArccosXTest_q_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_q;
    fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest: PROCESS (fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_s, en, cstAllZWF_uid10_fpArccosXTest_q, reg_fracR_uid261_sqrtFPL_uid63_fpArccosXTest_0_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_3_q, cstAllZWF_uid10_fpArccosXTest_q, cstNaNWF_uid11_fpArccosXTest_q)
    BEGIN
            CASE fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_s IS
                  WHEN "00" => fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_q <= cstAllZWF_uid10_fpArccosXTest_q;
                  WHEN "01" => fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_q <= reg_fracR_uid261_sqrtFPL_uid63_fpArccosXTest_0_to_fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_3_q;
                  WHEN "10" => fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_q <= cstAllZWF_uid10_fpArccosXTest_q;
                  WHEN "11" => fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_q <= cstNaNWF_uid11_fpArccosXTest_q;
                  WHEN OTHERS => fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest(BITJOIN,278)@38
    RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_q <= ld_negZero_uid278_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_c_replace_mem_q & ld_expRPostExc_uid273_sqrtFPL_uid63_fpArccosXTest_q_to_RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_b_replace_mem_q & fracRPostExc_uid277_sqrtFPL_uid63_fpArccosXTest_q;

	--SqrtFPL51dto0_uid64_fpArccosXTest(BITSELECT,63)@38
    SqrtFPL51dto0_uid64_fpArccosXTest_in <= RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_q(51 downto 0);
    SqrtFPL51dto0_uid64_fpArccosXTest_b <= SqrtFPL51dto0_uid64_fpArccosXTest_in(51 downto 0);

	--fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest(LOGICAL,377)@38
    fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_a <= SqrtFPL51dto0_uid64_fpArccosXTest_b;
    fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_b <= cstAllZWF_uid10_fpArccosXTest_q;
    fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q <= "1" when fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_a = fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_b else "0";

	--ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_inputreg(DELAY,2177)
    ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q, xout => ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt(COUNTER,2166)
    -- every=1, low=0, high=26, step=1, init=1
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i = 25 THEN
                      ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq = '1') THEN
                        ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i - 26;
                    ELSE
                        ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i,5));


	--ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg(REG,2167)
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux(MUX,2168)
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_s <= en;
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux: PROCESS (ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_s, ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q, ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
                  WHEN "1" => ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem(DUALMEM,2178)
    ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_ia <= ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_inputreg_q;
    ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_aa <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
    ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_ab <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q;
    ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_iq,
        address_a => ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_aa,
        data_a => ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_ia
    );
    ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_reset0 <= areset;
        ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_q <= ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_iq(0 downto 0);

	--ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_nor(LOGICAL,2174)
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_nor_b <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_nor_q <= not (ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_nor_a or ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_nor_b);

	--ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_sticky_ena(REG,2175)
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_nor_q = "1") THEN
                ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_enaAnd(LOGICAL,2176)
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_enaAnd_a <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_enaAnd_b <= en;
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_enaAnd_q <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_enaAnd_a and ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_enaAnd_b;

	--SqrtFPL62dto52_uid66_fpArccosXTest(BITSELECT,65)@38
    SqrtFPL62dto52_uid66_fpArccosXTest_in <= RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_q(62 downto 0);
    SqrtFPL62dto52_uid66_fpArccosXTest_b <= SqrtFPL62dto52_uid66_fpArccosXTest_in(62 downto 52);

	--expXIsMax_uid376_arcsinL_uid78_fpArccosXTest(LOGICAL,375)@38
    expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_a <= SqrtFPL62dto52_uid66_fpArccosXTest_b;
    expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_b <= cstAllOWE_uid9_fpArccosXTest_q;
    expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q <= "1" when expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_a = expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_b else "0";

	--ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_inputreg(DELAY,2164)
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q, xout => ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem(DUALMEM,2165)
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_inputreg_q;
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q;
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq,
        address_a => ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa,
        data_a => ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia
    );
    ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 <= areset;
        ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_q <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq(0 downto 0);

	--exc_I_uid379_arcsinL_uid78_fpArccosXTest(LOGICAL,378)@67
    exc_I_uid379_arcsinL_uid78_fpArccosXTest_a <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_mem_q;
    exc_I_uid379_arcsinL_uid78_fpArccosXTest_b <= ld_fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_b_replace_mem_q;
    exc_I_uid379_arcsinL_uid78_fpArccosXTest_q <= exc_I_uid379_arcsinL_uid78_fpArccosXTest_a and exc_I_uid379_arcsinL_uid78_fpArccosXTest_b;

	--reg_exc_I_uid379_arcsinL_uid78_fpArccosXTest_0_to_excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_1(REG,929)@67
    reg_exc_I_uid379_arcsinL_uid78_fpArccosXTest_0_to_excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_I_uid379_arcsinL_uid78_fpArccosXTest_0_to_excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_I_uid379_arcsinL_uid78_fpArccosXTest_0_to_excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_1_q <= exc_I_uid379_arcsinL_uid78_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--X52dto48_uid288_alignSqrt_uid69_fpArccosXTest(BITSELECT,287)@39
    X52dto48_uid288_alignSqrt_uid69_fpArccosXTest_in <= oSqrtFPLFrac_uid65_fpArccosXTest_q;
    X52dto48_uid288_alignSqrt_uid69_fpArccosXTest_b <= X52dto48_uid288_alignSqrt_uid69_fpArccosXTest_in(52 downto 48);

	--rightShiftStage0Idx3_uid290_alignSqrt_uid69_fpArccosXTest(BITJOIN,289)@39
    rightShiftStage0Idx3_uid290_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage0Idx3Pad48_uid289_alignSqrt_uid69_fpArccosXTest_q & X52dto48_uid288_alignSqrt_uid69_fpArccosXTest_b;

	--X52dto32_uid285_alignSqrt_uid69_fpArccosXTest(BITSELECT,284)@39
    X52dto32_uid285_alignSqrt_uid69_fpArccosXTest_in <= oSqrtFPLFrac_uid65_fpArccosXTest_q;
    X52dto32_uid285_alignSqrt_uid69_fpArccosXTest_b <= X52dto32_uid285_alignSqrt_uid69_fpArccosXTest_in(52 downto 32);

	--rightShiftStage0Idx2_uid287_alignSqrt_uid69_fpArccosXTest(BITJOIN,286)@39
    rightShiftStage0Idx2_uid287_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage0Idx1Pad32_uid136_fxpX_uid50_fpArccosXTest_q & X52dto32_uid285_alignSqrt_uid69_fpArccosXTest_b;

	--X52dto16_uid282_alignSqrt_uid69_fpArccosXTest(BITSELECT,281)@39
    X52dto16_uid282_alignSqrt_uid69_fpArccosXTest_in <= oSqrtFPLFrac_uid65_fpArccosXTest_q;
    X52dto16_uid282_alignSqrt_uid69_fpArccosXTest_b <= X52dto16_uid282_alignSqrt_uid69_fpArccosXTest_in(52 downto 16);

	--rightShiftStage0Idx1_uid284_alignSqrt_uid69_fpArccosXTest(BITJOIN,283)@39
    rightShiftStage0Idx1_uid284_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage1Idx2Pad16_uid148_fxpX_uid50_fpArccosXTest_q & X52dto16_uid282_alignSqrt_uid69_fpArccosXTest_b;

	--ld_SqrtFPL51dto0_uid64_fpArccosXTest_b_to_oSqrtFPLFrac_uid65_fpArccosXTest_a(DELAY,1057)@38
    ld_SqrtFPL51dto0_uid64_fpArccosXTest_b_to_oSqrtFPLFrac_uid65_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => SqrtFPL51dto0_uid64_fpArccosXTest_b, xout => ld_SqrtFPL51dto0_uid64_fpArccosXTest_b_to_oSqrtFPLFrac_uid65_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--oSqrtFPLFrac_uid65_fpArccosXTest(BITJOIN,64)@39
    oSqrtFPLFrac_uid65_fpArccosXTest_q <= VCC_q & ld_SqrtFPL51dto0_uid64_fpArccosXTest_b_to_oSqrtFPLFrac_uid65_fpArccosXTest_a_q;

	--srVal_uid67_fpArccosXTest(SUB,66)@38
    srVal_uid67_fpArccosXTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid14_fpArccosXTest_q);
    srVal_uid67_fpArccosXTest_b <= STD_LOGIC_VECTOR("0" & SqrtFPL62dto52_uid66_fpArccosXTest_b);
            srVal_uid67_fpArccosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(srVal_uid67_fpArccosXTest_a) - UNSIGNED(srVal_uid67_fpArccosXTest_b));
    srVal_uid67_fpArccosXTest_q <= srVal_uid67_fpArccosXTest_o(11 downto 0);


	--srValRange_uid68_fpArccosXTest(BITSELECT,67)@38
    srValRange_uid68_fpArccosXTest_in <= srVal_uid67_fpArccosXTest_q(5 downto 0);
    srValRange_uid68_fpArccosXTest_b <= srValRange_uid68_fpArccosXTest_in(5 downto 0);

	--rightShiftStageSel5Dto4_uid291_alignSqrt_uid69_fpArccosXTest(BITSELECT,290)@38
    rightShiftStageSel5Dto4_uid291_alignSqrt_uid69_fpArccosXTest_in <= srValRange_uid68_fpArccosXTest_b;
    rightShiftStageSel5Dto4_uid291_alignSqrt_uid69_fpArccosXTest_b <= rightShiftStageSel5Dto4_uid291_alignSqrt_uid69_fpArccosXTest_in(5 downto 4);

	--reg_rightShiftStageSel5Dto4_uid291_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_1(REG,863)@38
    reg_rightShiftStageSel5Dto4_uid291_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel5Dto4_uid291_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel5Dto4_uid291_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_1_q <= rightShiftStageSel5Dto4_uid291_alignSqrt_uid69_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest(MUX,291)@39
    rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_s <= reg_rightShiftStageSel5Dto4_uid291_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_1_q;
    rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest: PROCESS (rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_s, en, oSqrtFPLFrac_uid65_fpArccosXTest_q, rightShiftStage0Idx1_uid284_alignSqrt_uid69_fpArccosXTest_q, rightShiftStage0Idx2_uid287_alignSqrt_uid69_fpArccosXTest_q, rightShiftStage0Idx3_uid290_alignSqrt_uid69_fpArccosXTest_q)
    BEGIN
            CASE rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_s IS
                  WHEN "00" => rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_q <= oSqrtFPLFrac_uid65_fpArccosXTest_q;
                  WHEN "01" => rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage0Idx1_uid284_alignSqrt_uid69_fpArccosXTest_q;
                  WHEN "10" => rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage0Idx2_uid287_alignSqrt_uid69_fpArccosXTest_q;
                  WHEN "11" => rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage0Idx3_uid290_alignSqrt_uid69_fpArccosXTest_q;
                  WHEN OTHERS => rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage052dto12_uid299_alignSqrt_uid69_fpArccosXTest(BITSELECT,298)@39
    RightShiftStage052dto12_uid299_alignSqrt_uid69_fpArccosXTest_in <= rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_q;
    RightShiftStage052dto12_uid299_alignSqrt_uid69_fpArccosXTest_b <= RightShiftStage052dto12_uid299_alignSqrt_uid69_fpArccosXTest_in(52 downto 12);

	--ld_RightShiftStage052dto12_uid299_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx3_uid301_alignSqrt_uid69_fpArccosXTest_a(DELAY,1303)@39
    ld_RightShiftStage052dto12_uid299_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx3_uid301_alignSqrt_uid69_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 41, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto12_uid299_alignSqrt_uid69_fpArccosXTest_b, xout => ld_RightShiftStage052dto12_uid299_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx3_uid301_alignSqrt_uid69_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx3_uid301_alignSqrt_uid69_fpArccosXTest(BITJOIN,300)@40
    rightShiftStage1Idx3_uid301_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage1Idx3Pad12_uid300_alignSqrt_uid69_fpArccosXTest_q & ld_RightShiftStage052dto12_uid299_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx3_uid301_alignSqrt_uid69_fpArccosXTest_a_q;

	--RightShiftStage052dto8_uid296_alignSqrt_uid69_fpArccosXTest(BITSELECT,295)@39
    RightShiftStage052dto8_uid296_alignSqrt_uid69_fpArccosXTest_in <= rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_q;
    RightShiftStage052dto8_uid296_alignSqrt_uid69_fpArccosXTest_b <= RightShiftStage052dto8_uid296_alignSqrt_uid69_fpArccosXTest_in(52 downto 8);

	--ld_RightShiftStage052dto8_uid296_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx2_uid298_alignSqrt_uid69_fpArccosXTest_a(DELAY,1301)@39
    ld_RightShiftStage052dto8_uid296_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx2_uid298_alignSqrt_uid69_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto8_uid296_alignSqrt_uid69_fpArccosXTest_b, xout => ld_RightShiftStage052dto8_uid296_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx2_uid298_alignSqrt_uid69_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx2_uid298_alignSqrt_uid69_fpArccosXTest(BITJOIN,297)@40
    rightShiftStage1Idx2_uid298_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage1Idx1Pad8_uid145_fxpX_uid50_fpArccosXTest_q & ld_RightShiftStage052dto8_uid296_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx2_uid298_alignSqrt_uid69_fpArccosXTest_a_q;

	--RightShiftStage052dto4_uid293_alignSqrt_uid69_fpArccosXTest(BITSELECT,292)@39
    RightShiftStage052dto4_uid293_alignSqrt_uid69_fpArccosXTest_in <= rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_q;
    RightShiftStage052dto4_uid293_alignSqrt_uid69_fpArccosXTest_b <= RightShiftStage052dto4_uid293_alignSqrt_uid69_fpArccosXTest_in(52 downto 4);

	--ld_RightShiftStage052dto4_uid293_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx1_uid295_alignSqrt_uid69_fpArccosXTest_a(DELAY,1299)@39
    ld_RightShiftStage052dto4_uid293_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx1_uid295_alignSqrt_uid69_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 49, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto4_uid293_alignSqrt_uid69_fpArccosXTest_b, xout => ld_RightShiftStage052dto4_uid293_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx1_uid295_alignSqrt_uid69_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx1_uid295_alignSqrt_uid69_fpArccosXTest(BITJOIN,294)@40
    rightShiftStage1Idx1_uid295_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage2Idx2Pad4_uid159_fxpX_uid50_fpArccosXTest_q & ld_RightShiftStage052dto4_uid293_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage1Idx1_uid295_alignSqrt_uid69_fpArccosXTest_a_q;

	--reg_rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_2(REG,865)@39
    reg_rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_2_q <= rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest(BITSELECT,301)@38
    rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_in <= srValRange_uid68_fpArccosXTest_b(3 downto 0);
    rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_b <= rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_in(3 downto 2);

	--ld_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_b_to_reg_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_1_a(DELAY,1894)@38
    ld_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_b_to_reg_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_b, xout => ld_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_b_to_reg_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_1(REG,864)@39
    reg_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_1_q <= ld_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_b_to_reg_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest(MUX,302)@40
    rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_s <= reg_rightShiftStageSel3Dto2_uid302_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_1_q;
    rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest: PROCESS (rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_s, en, reg_rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_2_q, rightShiftStage1Idx1_uid295_alignSqrt_uid69_fpArccosXTest_q, rightShiftStage1Idx2_uid298_alignSqrt_uid69_fpArccosXTest_q, rightShiftStage1Idx3_uid301_alignSqrt_uid69_fpArccosXTest_q)
    BEGIN
            CASE rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_s IS
                  WHEN "00" => rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_q <= reg_rightShiftStage0_uid292_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_2_q;
                  WHEN "01" => rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage1Idx1_uid295_alignSqrt_uid69_fpArccosXTest_q;
                  WHEN "10" => rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage1Idx2_uid298_alignSqrt_uid69_fpArccosXTest_q;
                  WHEN "11" => rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage1Idx3_uid301_alignSqrt_uid69_fpArccosXTest_q;
                  WHEN OTHERS => rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage152dto3_uid310_alignSqrt_uid69_fpArccosXTest(BITSELECT,309)@40
    RightShiftStage152dto3_uid310_alignSqrt_uid69_fpArccosXTest_in <= rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_q;
    RightShiftStage152dto3_uid310_alignSqrt_uid69_fpArccosXTest_b <= RightShiftStage152dto3_uid310_alignSqrt_uid69_fpArccosXTest_in(52 downto 3);

	--ld_RightShiftStage152dto3_uid310_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx3_uid312_alignSqrt_uid69_fpArccosXTest_a(DELAY,1315)@40
    ld_RightShiftStage152dto3_uid310_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx3_uid312_alignSqrt_uid69_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 50, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto3_uid310_alignSqrt_uid69_fpArccosXTest_b, xout => ld_RightShiftStage152dto3_uid310_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx3_uid312_alignSqrt_uid69_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx3_uid312_alignSqrt_uid69_fpArccosXTest(BITJOIN,311)@41
    rightShiftStage2Idx3_uid312_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage2Idx3Pad3_uid311_alignSqrt_uid69_fpArccosXTest_q & ld_RightShiftStage152dto3_uid310_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx3_uid312_alignSqrt_uid69_fpArccosXTest_a_q;

	--RightShiftStage152dto2_uid307_alignSqrt_uid69_fpArccosXTest(BITSELECT,306)@40
    RightShiftStage152dto2_uid307_alignSqrt_uid69_fpArccosXTest_in <= rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_q;
    RightShiftStage152dto2_uid307_alignSqrt_uid69_fpArccosXTest_b <= RightShiftStage152dto2_uid307_alignSqrt_uid69_fpArccosXTest_in(52 downto 2);

	--ld_RightShiftStage152dto2_uid307_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx2_uid309_alignSqrt_uid69_fpArccosXTest_a(DELAY,1313)@40
    ld_RightShiftStage152dto2_uid307_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx2_uid309_alignSqrt_uid69_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 51, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto2_uid307_alignSqrt_uid69_fpArccosXTest_b, xout => ld_RightShiftStage152dto2_uid307_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx2_uid309_alignSqrt_uid69_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx2_uid309_alignSqrt_uid69_fpArccosXTest(BITJOIN,308)@41
    rightShiftStage2Idx2_uid309_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage2Idx1Pad2_uid156_fxpX_uid50_fpArccosXTest_q & ld_RightShiftStage152dto2_uid307_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx2_uid309_alignSqrt_uid69_fpArccosXTest_a_q;

	--RightShiftStage152dto1_uid304_alignSqrt_uid69_fpArccosXTest(BITSELECT,303)@40
    RightShiftStage152dto1_uid304_alignSqrt_uid69_fpArccosXTest_in <= rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_q;
    RightShiftStage152dto1_uid304_alignSqrt_uid69_fpArccosXTest_b <= RightShiftStage152dto1_uid304_alignSqrt_uid69_fpArccosXTest_in(52 downto 1);

	--ld_RightShiftStage152dto1_uid304_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx1_uid306_alignSqrt_uid69_fpArccosXTest_a(DELAY,1311)@40
    ld_RightShiftStage152dto1_uid304_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx1_uid306_alignSqrt_uid69_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto1_uid304_alignSqrt_uid69_fpArccosXTest_b, xout => ld_RightShiftStage152dto1_uid304_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx1_uid306_alignSqrt_uid69_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx1_uid306_alignSqrt_uid69_fpArccosXTest(BITJOIN,305)@41
    rightShiftStage2Idx1_uid306_alignSqrt_uid69_fpArccosXTest_q <= GND_q & ld_RightShiftStage152dto1_uid304_alignSqrt_uid69_fpArccosXTest_b_to_rightShiftStage2Idx1_uid306_alignSqrt_uid69_fpArccosXTest_a_q;

	--reg_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_2(REG,867)@40
    reg_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_2_q <= rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest(BITSELECT,312)@38
    rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_in <= srValRange_uid68_fpArccosXTest_b(1 downto 0);
    rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_b <= rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_in(1 downto 0);

	--ld_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_b_to_reg_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_1_a(DELAY,1896)@38
    ld_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_b_to_reg_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 2 )
    PORT MAP ( xin => rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_b, xout => ld_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_b_to_reg_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_1(REG,866)@40
    reg_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_1_q <= ld_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_b_to_reg_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest(MUX,313)@41
    rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_s <= reg_rightShiftStageSel1Dto0_uid313_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_1_q;
    rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest: PROCESS (rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_s, en, reg_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_2_q, rightShiftStage2Idx1_uid306_alignSqrt_uid69_fpArccosXTest_q, rightShiftStage2Idx2_uid309_alignSqrt_uid69_fpArccosXTest_q, rightShiftStage2Idx3_uid312_alignSqrt_uid69_fpArccosXTest_q)
    BEGIN
            CASE rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_s IS
                  WHEN "00" => rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q <= reg_rightShiftStage1_uid303_alignSqrt_uid69_fpArccosXTest_0_to_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_2_q;
                  WHEN "01" => rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage2Idx1_uid306_alignSqrt_uid69_fpArccosXTest_q;
                  WHEN "10" => rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage2Idx2_uid309_alignSqrt_uid69_fpArccosXTest_q;
                  WHEN "11" => rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q <= rightShiftStage2Idx3_uid312_alignSqrt_uid69_fpArccosXTest_q;
                  WHEN OTHERS => rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--sAddr_uid71_fpArccosXTest(BITSELECT,70)@41
    sAddr_uid71_fpArccosXTest_in <= rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q;
    sAddr_uid71_fpArccosXTest_b <= sAddr_uid71_fpArccosXTest_in(52 downto 45);

	--reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0(REG,873)@41
    reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_q <= sAddr_uid71_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid329_arcsinXO2XTabGen_lutmem(DUALMEM,745)@42
    memoryC5_uid329_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC5_uid329_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC5_uid329_arcsinXO2XTabGen_lutmem_ab <= reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_q;
    memoryC5_uid329_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 18,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 18,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC5_uid329_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC5_uid329_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC5_uid329_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC5_uid329_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC5_uid329_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC5_uid329_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC5_uid329_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC5_uid329_arcsinXO2XTabGen_lutmem_q <= memoryC5_uid329_arcsinXO2XTabGen_lutmem_iq(17 downto 0);

	--reg_memoryC5_uid329_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_1(REG,878)@44
    reg_memoryC5_uid329_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC5_uid329_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_1_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC5_uid329_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_1_q <= memoryC5_uid329_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q_to_sPPolyEval_uid72_fpArccosXTest_a_inputreg(DELAY,2042)
    ld_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q_to_sPPolyEval_uid72_fpArccosXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q, xout => ld_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q_to_sPPolyEval_uid72_fpArccosXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q_to_sPPolyEval_uid72_fpArccosXTest_a(DELAY,1062)@41
    ld_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q_to_sPPolyEval_uid72_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 2 )
    PORT MAP ( xin => ld_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q_to_sPPolyEval_uid72_fpArccosXTest_a_inputreg_q, xout => ld_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q_to_sPPolyEval_uid72_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--sPPolyEval_uid72_fpArccosXTest(BITSELECT,71)@44
    sPPolyEval_uid72_fpArccosXTest_in <= ld_rightShiftStage2_uid314_alignSqrt_uid69_fpArccosXTest_q_to_sPPolyEval_uid72_fpArccosXTest_a_q(44 downto 0);
    sPPolyEval_uid72_fpArccosXTest_b <= sPPolyEval_uid72_fpArccosXTest_in(44 downto 1);

	--yT1_uid331_arcsinXO2XPolyEval(BITSELECT,330)@44
    yT1_uid331_arcsinXO2XPolyEval_in <= sPPolyEval_uid72_fpArccosXTest_b;
    yT1_uid331_arcsinXO2XPolyEval_b <= yT1_uid331_arcsinXO2XPolyEval_in(43 downto 26);

	--reg_yT1_uid331_arcsinXO2XPolyEval_0_to_prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_0(REG,877)@44
    reg_yT1_uid331_arcsinXO2XPolyEval_0_to_prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid331_arcsinXO2XPolyEval_0_to_prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_0_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid331_arcsinXO2XPolyEval_0_to_prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_0_q <= yT1_uid331_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval(MULT,588)@45
    prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_a),19)) * SIGNED(prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_b);
    prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_a <= (others => '0');
            prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_b <= (others => '0');
            prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_a <= reg_yT1_uid331_arcsinXO2XPolyEval_0_to_prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_0_q;
                prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_b <= reg_memoryC5_uid329_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_1_q;
                prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_pr,36));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_q <= prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid590_pT1_uid332_arcsinXO2XPolyEval(BITSELECT,589)@48
    prodXYTruncFR_uid590_pT1_uid332_arcsinXO2XPolyEval_in <= prodXY_uid589_pT1_uid332_arcsinXO2XPolyEval_q;
    prodXYTruncFR_uid590_pT1_uid332_arcsinXO2XPolyEval_b <= prodXYTruncFR_uid590_pT1_uid332_arcsinXO2XPolyEval_in(35 downto 17);

	--highBBits_uid334_arcsinXO2XPolyEval(BITSELECT,333)@48
    highBBits_uid334_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid590_pT1_uid332_arcsinXO2XPolyEval_b;
    highBBits_uid334_arcsinXO2XPolyEval_b <= highBBits_uid334_arcsinXO2XPolyEval_in(18 downto 1);

	--ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC4_uid327_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid327_arcsinXO2XTabGen_lutmem_a(DELAY,1746)@42
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC4_uid327_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid327_arcsinXO2XTabGen_lutmem_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_q, xout => ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC4_uid327_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid327_arcsinXO2XTabGen_lutmem_a_q, ena => en(0), clk => clk, aclr => areset );

	--memoryC4_uid327_arcsinXO2XTabGen_lutmem(DUALMEM,744)@45
    memoryC4_uid327_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC4_uid327_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC4_uid327_arcsinXO2XTabGen_lutmem_ab <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC4_uid327_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid327_arcsinXO2XTabGen_lutmem_a_q;
    memoryC4_uid327_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 26,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC4_uid327_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid327_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid327_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid327_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC4_uid327_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC4_uid327_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC4_uid327_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC4_uid327_arcsinXO2XTabGen_lutmem_q <= memoryC4_uid327_arcsinXO2XTabGen_lutmem_iq(25 downto 0);

	--reg_memoryC4_uid327_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid335_arcsinXO2XPolyEval_0(REG,880)@47
    reg_memoryC4_uid327_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid335_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid327_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid335_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid327_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid335_arcsinXO2XPolyEval_0_q <= memoryC4_uid327_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid335_arcsinXO2XPolyEval(ADD,334)@48
    sumAHighB_uid335_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((26 downto 26 => reg_memoryC4_uid327_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid335_arcsinXO2XPolyEval_0_q(25)) & reg_memoryC4_uid327_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid335_arcsinXO2XPolyEval_0_q);
    sumAHighB_uid335_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((26 downto 18 => highBBits_uid334_arcsinXO2XPolyEval_b(17)) & highBBits_uid334_arcsinXO2XPolyEval_b);
            sumAHighB_uid335_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid335_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid335_arcsinXO2XPolyEval_b));
    sumAHighB_uid335_arcsinXO2XPolyEval_q <= sumAHighB_uid335_arcsinXO2XPolyEval_o(26 downto 0);


	--lowRangeB_uid333_arcsinXO2XPolyEval(BITSELECT,332)@48
    lowRangeB_uid333_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid590_pT1_uid332_arcsinXO2XPolyEval_b(0 downto 0);
    lowRangeB_uid333_arcsinXO2XPolyEval_b <= lowRangeB_uid333_arcsinXO2XPolyEval_in(0 downto 0);

	--s1_uid333_uid336_arcsinXO2XPolyEval(BITJOIN,335)@48
    s1_uid333_uid336_arcsinXO2XPolyEval_q <= sumAHighB_uid335_arcsinXO2XPolyEval_q & lowRangeB_uid333_arcsinXO2XPolyEval_b;

	--reg_s1_uid333_uid336_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_1(REG,882)@48
    reg_s1_uid333_uid336_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid333_uid336_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_1_q <= "0000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid333_uid336_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_1_q <= s1_uid333_uid336_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_nor(LOGICAL,2594)
    ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_nor_b <= ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_sticky_ena_q;
    ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_nor_q <= not (ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_nor_a or ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_nor_b);

	--ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_sticky_ena(REG,2595)
    ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_nor_q = "1") THEN
                ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_sticky_ena_q <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_enaAnd(LOGICAL,2596)
    ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_enaAnd_a <= ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_sticky_ena_q;
    ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_enaAnd_b <= en;
    ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_enaAnd_q <= ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_enaAnd_a and ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_enaAnd_b;

	--yT2_uid337_arcsinXO2XPolyEval(BITSELECT,336)@44
    yT2_uid337_arcsinXO2XPolyEval_in <= sPPolyEval_uid72_fpArccosXTest_b;
    yT2_uid337_arcsinXO2XPolyEval_b <= yT2_uid337_arcsinXO2XPolyEval_in(43 downto 18);

	--ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_inputreg(DELAY,2586)
    ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => yT2_uid337_arcsinXO2XPolyEval_b, xout => ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem(DUALMEM,2587)
    ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_ia <= ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_inputreg_q;
    ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_aa <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
    ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_ab <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q;
    ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 26,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_iq,
        address_a => ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_aa,
        data_a => ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_ia
    );
    ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_reset0 <= areset;
        ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_q <= ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_iq(25 downto 0);

	--reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0(REG,881)@48
    reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_q <= ld_yT2_uid337_arcsinXO2XPolyEval_b_to_reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval(MULT,591)@49
    prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_a),27)) * SIGNED(prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_b);
    prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_a <= (others => '0');
            prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_b <= (others => '0');
            prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_a <= reg_yT2_uid337_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_0_q;
                prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_b <= reg_s1_uid333_uid336_arcsinXO2XPolyEval_0_to_prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_1_q;
                prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_q <= prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid593_pT2_uid338_arcsinXO2XPolyEval(BITSELECT,592)@52
    prodXYTruncFR_uid593_pT2_uid338_arcsinXO2XPolyEval_in <= prodXY_uid592_pT2_uid338_arcsinXO2XPolyEval_q;
    prodXYTruncFR_uid593_pT2_uid338_arcsinXO2XPolyEval_b <= prodXYTruncFR_uid593_pT2_uid338_arcsinXO2XPolyEval_in(53 downto 25);

	--highBBits_uid340_arcsinXO2XPolyEval(BITSELECT,339)@52
    highBBits_uid340_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid593_pT2_uid338_arcsinXO2XPolyEval_b;
    highBBits_uid340_arcsinXO2XPolyEval_b <= highBBits_uid340_arcsinXO2XPolyEval_in(28 downto 1);

	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_nor(LOGICAL,2607)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_nor_b <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_nor_q <= not (ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_nor_a or ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_nor_b);

	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_sticky_ena(REG,2608)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_enaAnd(LOGICAL,2609)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a and ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b;

	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_inputreg(DELAY,2560)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => sAddr_uid71_fpArccosXTest_b, xout => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem(DUALMEM,2598)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_inputreg_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab <= ld_reg_addrTable_uid258_sqrtFPL_uid63_fpArccosXTest_0_to_memoryC3_uid552_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid552_sqrtTableGenerator_lutmem_a_replace_rdmux_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0(REG,883)@48
    reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_q <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC3_uid325_arcsinXO2XTabGen_lutmem(DUALMEM,743)@49
    memoryC3_uid325_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC3_uid325_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC3_uid325_arcsinXO2XTabGen_lutmem_ab <= reg_sAddr_uid71_fpArccosXTest_0_to_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_q;
    memoryC3_uid325_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 34,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 34,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC3_uid325_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid325_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid325_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid325_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC3_uid325_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC3_uid325_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC3_uid325_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC3_uid325_arcsinXO2XTabGen_lutmem_q <= memoryC3_uid325_arcsinXO2XTabGen_lutmem_iq(33 downto 0);

	--reg_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid341_arcsinXO2XPolyEval_0(REG,884)@51
    reg_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid341_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid341_arcsinXO2XPolyEval_0_q <= "0000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid341_arcsinXO2XPolyEval_0_q <= memoryC3_uid325_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid341_arcsinXO2XPolyEval(ADD,340)@52
    sumAHighB_uid341_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((34 downto 34 => reg_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid341_arcsinXO2XPolyEval_0_q(33)) & reg_memoryC3_uid325_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid341_arcsinXO2XPolyEval_0_q);
    sumAHighB_uid341_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((34 downto 28 => highBBits_uid340_arcsinXO2XPolyEval_b(27)) & highBBits_uid340_arcsinXO2XPolyEval_b);
            sumAHighB_uid341_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid341_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid341_arcsinXO2XPolyEval_b));
    sumAHighB_uid341_arcsinXO2XPolyEval_q <= sumAHighB_uid341_arcsinXO2XPolyEval_o(34 downto 0);


	--lowRangeB_uid339_arcsinXO2XPolyEval(BITSELECT,338)@52
    lowRangeB_uid339_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid593_pT2_uid338_arcsinXO2XPolyEval_b(0 downto 0);
    lowRangeB_uid339_arcsinXO2XPolyEval_b <= lowRangeB_uid339_arcsinXO2XPolyEval_in(0 downto 0);

	--s2_uid339_uid342_arcsinXO2XPolyEval(BITJOIN,341)@52
    s2_uid339_uid342_arcsinXO2XPolyEval_q <= sumAHighB_uid341_arcsinXO2XPolyEval_q & lowRangeB_uid339_arcsinXO2XPolyEval_b;

	--reg_s2_uid339_uid342_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_1(REG,886)@52
    reg_s2_uid339_uid342_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s2_uid339_uid342_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s2_uid339_uid342_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_1_q <= s2_uid339_uid342_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_nor(LOGICAL,2620)
    ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_nor_b <= ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_sticky_ena_q;
    ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_nor_q <= not (ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_nor_a or ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_nor_b);

	--ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_sticky_ena(REG,2621)
    ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_nor_q = "1") THEN
                ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_sticky_ena_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_enaAnd(LOGICAL,2622)
    ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_enaAnd_a <= ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_sticky_ena_q;
    ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_enaAnd_b <= en;
    ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_enaAnd_q <= ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_enaAnd_a and ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_enaAnd_b;

	--yT3_uid343_arcsinXO2XPolyEval(BITSELECT,342)@44
    yT3_uid343_arcsinXO2XPolyEval_in <= sPPolyEval_uid72_fpArccosXTest_b;
    yT3_uid343_arcsinXO2XPolyEval_b <= yT3_uid343_arcsinXO2XPolyEval_in(43 downto 10);

	--ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_inputreg(DELAY,2610)
    ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 34, depth => 1 )
    PORT MAP ( xin => yT3_uid343_arcsinXO2XPolyEval_b, xout => ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem(DUALMEM,2611)
    ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_ia <= ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_inputreg_q;
    ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_aa <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdreg_q;
    ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_ab <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT3_uid525_arccosXO2PolyEval_a_replace_rdmux_q;
    ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 34,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 34,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_iq,
        address_a => ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_aa,
        data_a => ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_ia
    );
    ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_reset0 <= areset;
        ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_q <= ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_iq(33 downto 0);

	--reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0(REG,885)@52
    reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_q <= "0000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_q <= ld_yT3_uid343_arcsinXO2XPolyEval_b_to_reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval(MULT,594)@53
    prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_a),35)) * SIGNED(prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_b);
    prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_a <= (others => '0');
            prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_b <= (others => '0');
            prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_a <= reg_yT3_uid343_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_0_q;
                prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_b <= reg_s2_uid339_uid342_arcsinXO2XPolyEval_0_to_prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_1_q;
                prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_pr,70));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_q <= prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid596_pT3_uid344_arcsinXO2XPolyEval(BITSELECT,595)@56
    prodXYTruncFR_uid596_pT3_uid344_arcsinXO2XPolyEval_in <= prodXY_uid595_pT3_uid344_arcsinXO2XPolyEval_q;
    prodXYTruncFR_uid596_pT3_uid344_arcsinXO2XPolyEval_b <= prodXYTruncFR_uid596_pT3_uid344_arcsinXO2XPolyEval_in(69 downto 35);

	--highBBits_uid346_arcsinXO2XPolyEval(BITSELECT,345)@56
    highBBits_uid346_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid596_pT3_uid344_arcsinXO2XPolyEval_b;
    highBBits_uid346_arcsinXO2XPolyEval_b <= highBBits_uid346_arcsinXO2XPolyEval_in(34 downto 1);

	--ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_nor(LOGICAL,2439)
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_nor_b <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_sticky_ena_q;
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_nor_q <= not (ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_nor_a or ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_nor_b);

	--ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_sticky_ena(REG,2440)
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_sticky_ena_q <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_enaAnd(LOGICAL,2441)
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_enaAnd_a <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_sticky_ena_q;
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_enaAnd_q <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_enaAnd_a and ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_enaAnd_b;

	--ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_inputreg(DELAY,2429)
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_q, xout => ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem(DUALMEM,2430)
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_ia <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_inputreg_q;
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_aa <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_ab <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_q <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC2_uid322_arcsinXO2XTabGen_lutmem(DUALMEM,742)@53
    memoryC2_uid322_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC2_uid322_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC2_uid322_arcsinXO2XTabGen_lutmem_ab <= ld_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid322_arcsinXO2XTabGen_lutmem_a_replace_mem_q;
    memoryC2_uid322_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC2_uid322_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid322_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid322_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid322_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC2_uid322_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC2_uid322_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC2_uid322_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC2_uid322_arcsinXO2XTabGen_lutmem_q <= memoryC2_uid322_arcsinXO2XTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_to_os_uid324_arcsinXO2XTabGen_0(REG,888)@55
    reg_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_to_os_uid324_arcsinXO2XTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_to_os_uid324_arcsinXO2XTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_to_os_uid324_arcsinXO2XTabGen_0_q <= memoryC2_uid322_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid324_arcsinXO2XTabGen(BITJOIN,323)@56
    os_uid324_arcsinXO2XTabGen_q <= GND_q & reg_memoryC2_uid322_arcsinXO2XTabGen_lutmem_0_to_os_uid324_arcsinXO2XTabGen_0_q;

	--sumAHighB_uid347_arcsinXO2XPolyEval(ADD,346)@56
    sumAHighB_uid347_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((41 downto 41 => os_uid324_arcsinXO2XTabGen_q(40)) & os_uid324_arcsinXO2XTabGen_q);
    sumAHighB_uid347_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((41 downto 34 => highBBits_uid346_arcsinXO2XPolyEval_b(33)) & highBBits_uid346_arcsinXO2XPolyEval_b);
            sumAHighB_uid347_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid347_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid347_arcsinXO2XPolyEval_b));
    sumAHighB_uid347_arcsinXO2XPolyEval_q <= sumAHighB_uid347_arcsinXO2XPolyEval_o(41 downto 0);


	--lowRangeB_uid345_arcsinXO2XPolyEval(BITSELECT,344)@56
    lowRangeB_uid345_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid596_pT3_uid344_arcsinXO2XPolyEval_b(0 downto 0);
    lowRangeB_uid345_arcsinXO2XPolyEval_b <= lowRangeB_uid345_arcsinXO2XPolyEval_in(0 downto 0);

	--s3_uid345_uid348_arcsinXO2XPolyEval(BITJOIN,347)@56
    s3_uid345_uid348_arcsinXO2XPolyEval_q <= sumAHighB_uid347_arcsinXO2XPolyEval_q & lowRangeB_uid345_arcsinXO2XPolyEval_b;

	--yTop18Bits_uid604_pT4_uid350_arcsinXO2XPolyEval(BITSELECT,603)@56
    yTop18Bits_uid604_pT4_uid350_arcsinXO2XPolyEval_in <= s3_uid345_uid348_arcsinXO2XPolyEval_q;
    yTop18Bits_uid604_pT4_uid350_arcsinXO2XPolyEval_b <= yTop18Bits_uid604_pT4_uid350_arcsinXO2XPolyEval_in(42 downto 25);

	--reg_yTop18Bits_uid604_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_9(REG,892)@56
    reg_yTop18Bits_uid604_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid604_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid604_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_9_q <= yTop18Bits_uid604_pT4_uid350_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_nor(LOGICAL,2161)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_nor_b <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_nor_q <= not (ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_nor_a or ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_nor_b);

	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_sticky_ena(REG,2162)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_nor_q = "1") THEN
                ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_sticky_ena_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_enaAnd(LOGICAL,2163)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_enaAnd_a <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_enaAnd_b <= en;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_enaAnd_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_enaAnd_a and ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_enaAnd_b;

	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_inputreg(DELAY,2151)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 44, depth => 1 )
    PORT MAP ( xin => sPPolyEval_uid72_fpArccosXTest_b, xout => ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem(DUALMEM,2152)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_ia <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_inputreg_q;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_aa <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_ab <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 44,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 44,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_iq,
        address_a => ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_aa,
        data_a => ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_ia
    );
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_reset0 <= areset;
        ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_iq(43 downto 0);

	--yT4_uid349_arcsinXO2XPolyEval(BITSELECT,348)@56
    yT4_uid349_arcsinXO2XPolyEval_in <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_replace_mem_q;
    yT4_uid349_arcsinXO2XPolyEval_b <= yT4_uid349_arcsinXO2XPolyEval_in(43 downto 3);

	--xBottomBits_uid603_pT4_uid350_arcsinXO2XPolyEval(BITSELECT,602)@56
    xBottomBits_uid603_pT4_uid350_arcsinXO2XPolyEval_in <= yT4_uid349_arcsinXO2XPolyEval_b(13 downto 0);
    xBottomBits_uid603_pT4_uid350_arcsinXO2XPolyEval_b <= xBottomBits_uid603_pT4_uid350_arcsinXO2XPolyEval_in(13 downto 0);

	--pad_xBottomBits_uid603_uid606_pT4_uid350_arcsinXO2XPolyEval(BITJOIN,605)@56
    pad_xBottomBits_uid603_uid606_pT4_uid350_arcsinXO2XPolyEval_q <= xBottomBits_uid603_pT4_uid350_arcsinXO2XPolyEval_b & STD_LOGIC_VECTOR((2 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid603_uid606_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_7(REG,891)@56
    reg_pad_xBottomBits_uid603_uid606_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid603_uid606_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid603_uid606_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_7_q <= pad_xBottomBits_uid603_uid606_pT4_uid350_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid602_pT4_uid350_arcsinXO2XPolyEval(BITSELECT,601)@56
    yBottomBits_uid602_pT4_uid350_arcsinXO2XPolyEval_in <= s3_uid345_uid348_arcsinXO2XPolyEval_q(15 downto 0);
    yBottomBits_uid602_pT4_uid350_arcsinXO2XPolyEval_b <= yBottomBits_uid602_pT4_uid350_arcsinXO2XPolyEval_in(15 downto 0);

	--spad_yBottomBits_uid602_uid605_pT4_uid350_arcsinXO2XPolyEval(BITJOIN,604)@56
    spad_yBottomBits_uid602_uid605_pT4_uid350_arcsinXO2XPolyEval_q <= GND_q & yBottomBits_uid602_pT4_uid350_arcsinXO2XPolyEval_b;

	--pad_yBottomBits_uid602_uid607_pT4_uid350_arcsinXO2XPolyEval(BITJOIN,606)@56
    pad_yBottomBits_uid602_uid607_pT4_uid350_arcsinXO2XPolyEval_q <= spad_yBottomBits_uid602_uid605_pT4_uid350_arcsinXO2XPolyEval_q & GND_q;

	--reg_pad_yBottomBits_uid602_uid607_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_6(REG,890)@56
    reg_pad_yBottomBits_uid602_uid607_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid602_uid607_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid602_uid607_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_6_q <= pad_yBottomBits_uid602_uid607_pT4_uid350_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid601_pT4_uid350_arcsinXO2XPolyEval(BITSELECT,600)@56
    xTop18Bits_uid601_pT4_uid350_arcsinXO2XPolyEval_in <= yT4_uid349_arcsinXO2XPolyEval_b;
    xTop18Bits_uid601_pT4_uid350_arcsinXO2XPolyEval_b <= xTop18Bits_uid601_pT4_uid350_arcsinXO2XPolyEval_in(40 downto 23);

	--reg_xTop18Bits_uid601_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_4(REG,889)@56
    reg_xTop18Bits_uid601_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid601_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid601_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_4_q <= xTop18Bits_uid601_pT4_uid350_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma(CHAINMULTADD,763)@57
    multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_a(0),19));
    multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_a(1),19));
    multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_p(0) <= multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_l(0) * multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_c(0);
    multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_p(1) <= multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_l(1) * multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_c(1);
    multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_w(0) <= RESIZE(multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_p(0),38) + RESIZE(multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_p(1),38);
    multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_x(0) <= multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_w(0);
    multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_y(0) <= multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_x(0);
    multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid601_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_4_q),18);
            multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid603_uid606_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_7_q),18);
            multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid602_uid607_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_6_q),18);
            multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid604_pT4_uid350_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_s(0) <= multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval(BITSELECT,608)@60
    multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_in <= multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_cma_q;
    multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_b <= multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_in(36 downto 1);

	--highBBits_uid611_pT4_uid350_arcsinXO2XPolyEval(BITSELECT,610)@60
    highBBits_uid611_pT4_uid350_arcsinXO2XPolyEval_in <= multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_b;
    highBBits_uid611_pT4_uid350_arcsinXO2XPolyEval_b <= highBBits_uid611_pT4_uid350_arcsinXO2XPolyEval_in(35 downto 7);

	--yTop27Bits_uid599_pT4_uid350_arcsinXO2XPolyEval(BITSELECT,598)@56
    yTop27Bits_uid599_pT4_uid350_arcsinXO2XPolyEval_in <= s3_uid345_uid348_arcsinXO2XPolyEval_q;
    yTop27Bits_uid599_pT4_uid350_arcsinXO2XPolyEval_b <= yTop27Bits_uid599_pT4_uid350_arcsinXO2XPolyEval_in(42 downto 16);

	--reg_yTop27Bits_uid599_pT4_uid350_arcsinXO2XPolyEval_0_to_topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_1(REG,894)@56
    reg_yTop27Bits_uid599_pT4_uid350_arcsinXO2XPolyEval_0_to_topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid599_pT4_uid350_arcsinXO2XPolyEval_0_to_topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid599_pT4_uid350_arcsinXO2XPolyEval_0_to_topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_1_q <= yTop27Bits_uid599_pT4_uid350_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid598_pT4_uid350_arcsinXO2XPolyEval(BITSELECT,597)@56
    xTop27Bits_uid598_pT4_uid350_arcsinXO2XPolyEval_in <= yT4_uid349_arcsinXO2XPolyEval_b;
    xTop27Bits_uid598_pT4_uid350_arcsinXO2XPolyEval_b <= xTop27Bits_uid598_pT4_uid350_arcsinXO2XPolyEval_in(40 downto 14);

	--reg_xTop27Bits_uid598_pT4_uid350_arcsinXO2XPolyEval_0_to_topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_0(REG,893)@56
    reg_xTop27Bits_uid598_pT4_uid350_arcsinXO2XPolyEval_0_to_topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid598_pT4_uid350_arcsinXO2XPolyEval_0_to_topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid598_pT4_uid350_arcsinXO2XPolyEval_0_to_topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_0_q <= xTop27Bits_uid598_pT4_uid350_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid600_pT4_uid350_arcsinXO2XPolyEval(MULT,599)@57
    topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_a),28)) * SIGNED(topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_b);
    topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_a <= (others => '0');
            topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_b <= (others => '0');
            topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_a <= reg_xTop27Bits_uid598_pT4_uid350_arcsinXO2XPolyEval_0_to_topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_0_q;
                topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_b <= reg_yTop27Bits_uid599_pT4_uid350_arcsinXO2XPolyEval_0_to_topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_1_q;
                topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid600_pT4_uid350_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_q <= topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid612_pT4_uid350_arcsinXO2XPolyEval(ADD,611)@60
    sumAHighB_uid612_pT4_uid350_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_q(53)) & topProd_uid600_pT4_uid350_arcsinXO2XPolyEval_q);
    sumAHighB_uid612_pT4_uid350_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid611_pT4_uid350_arcsinXO2XPolyEval_b(28)) & highBBits_uid611_pT4_uid350_arcsinXO2XPolyEval_b);
            sumAHighB_uid612_pT4_uid350_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid612_pT4_uid350_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid612_pT4_uid350_arcsinXO2XPolyEval_b));
    sumAHighB_uid612_pT4_uid350_arcsinXO2XPolyEval_q <= sumAHighB_uid612_pT4_uid350_arcsinXO2XPolyEval_o(54 downto 0);


	--lowRangeB_uid610_pT4_uid350_arcsinXO2XPolyEval(BITSELECT,609)@60
    lowRangeB_uid610_pT4_uid350_arcsinXO2XPolyEval_in <= multSumOfTwo18_uid605_pT4_uid350_arcsinXO2XPolyEval_b(6 downto 0);
    lowRangeB_uid610_pT4_uid350_arcsinXO2XPolyEval_b <= lowRangeB_uid610_pT4_uid350_arcsinXO2XPolyEval_in(6 downto 0);

	--add0_uid610_uid613_pT4_uid350_arcsinXO2XPolyEval(BITJOIN,612)@60
    add0_uid610_uid613_pT4_uid350_arcsinXO2XPolyEval_q <= sumAHighB_uid612_pT4_uid350_arcsinXO2XPolyEval_q & lowRangeB_uid610_pT4_uid350_arcsinXO2XPolyEval_b;

	--R_uid614_pT4_uid350_arcsinXO2XPolyEval(BITSELECT,613)@60
    R_uid614_pT4_uid350_arcsinXO2XPolyEval_in <= add0_uid610_uid613_pT4_uid350_arcsinXO2XPolyEval_q(60 downto 0);
    R_uid614_pT4_uid350_arcsinXO2XPolyEval_b <= R_uid614_pT4_uid350_arcsinXO2XPolyEval_in(60 downto 17);

	--reg_R_uid614_pT4_uid350_arcsinXO2XPolyEval_0_to_ts4_uid353_arcsinXO2XPolyEval_1(REG,896)@60
    reg_R_uid614_pT4_uid350_arcsinXO2XPolyEval_0_to_ts4_uid353_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid614_pT4_uid350_arcsinXO2XPolyEval_0_to_ts4_uid353_arcsinXO2XPolyEval_1_q <= "00000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid614_pT4_uid350_arcsinXO2XPolyEval_0_to_ts4_uid353_arcsinXO2XPolyEval_1_q <= R_uid614_pT4_uid350_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_nor(LOGICAL,2148)
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_nor_b <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_sticky_ena_q;
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_nor_q <= not (ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_nor_a or ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_nor_b);

	--ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_sticky_ena(REG,2149)
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_nor_q = "1") THEN
                ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_sticky_ena_q <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_enaAnd(LOGICAL,2150)
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_enaAnd_a <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_sticky_ena_q;
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_enaAnd_b <= en;
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_enaAnd_q <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_enaAnd_a and ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_enaAnd_b;

	--memoryC1_uid320_arcsinXO2XTabGen_lutmem(DUALMEM,741)@42
    memoryC1_uid320_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid320_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid320_arcsinXO2XTabGen_lutmem_ab <= reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_q;
    memoryC1_uid320_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 8,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC1_uid320_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid320_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid320_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid320_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC1_uid320_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC1_uid320_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC1_uid320_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC1_uid320_arcsinXO2XTabGen_lutmem_q <= memoryC1_uid320_arcsinXO2XTabGen_lutmem_iq(7 downto 0);

	--reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1(REG,875)@44
    reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q <= memoryC1_uid320_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_inputreg(DELAY,2138)
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q, xout => ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem(DUALMEM,2139)
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_ia <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_inputreg_q;
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_aa <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdreg_q;
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_ab <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux_q;
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_iq,
        address_a => ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_aa,
        data_a => ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_ia
    );
    ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_reset0 <= areset;
        ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_q <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_iq(7 downto 0);

	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_nor(LOGICAL,2583)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_nor_b <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_nor_q <= not (ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_nor_a or ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_nor_b);

	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_sticky_ena(REG,2584)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_enaAnd(LOGICAL,2585)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a and ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b;

	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem(DUALMEM,2574)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_inputreg_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdreg_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_rdmux_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0(REG,872)@56
    reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_q <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid319_arcsinXO2XTabGen_lutmem(DUALMEM,740)@57
    memoryC1_uid319_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid319_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid319_arcsinXO2XTabGen_lutmem_ab <= reg_sAddr_uid71_fpArccosXTest_0_to_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_q;
    memoryC1_uid319_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC1_uid319_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid319_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid319_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid319_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC1_uid319_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC1_uid319_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC1_uid319_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC1_uid319_arcsinXO2XTabGen_lutmem_q <= memoryC1_uid319_arcsinXO2XTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_0(REG,874)@59
    reg_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_0_q <= memoryC1_uid319_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid321_arcsinXO2XTabGen(BITJOIN,320)@60
    os_uid321_arcsinXO2XTabGen_q <= ld_reg_memoryC1_uid320_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_1_q_to_os_uid321_arcsinXO2XTabGen_b_replace_mem_q & reg_memoryC1_uid319_arcsinXO2XTabGen_lutmem_0_to_os_uid321_arcsinXO2XTabGen_0_q;

	--cIncludingRoundingBit_uid352_arcsinXO2XPolyEval(BITJOIN,351)@60
    cIncludingRoundingBit_uid352_arcsinXO2XPolyEval_q <= os_uid321_arcsinXO2XTabGen_q & rndBit_uid351_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid352_arcsinXO2XPolyEval_0_to_ts4_uid353_arcsinXO2XPolyEval_0(REG,895)@60
    reg_cIncludingRoundingBit_uid352_arcsinXO2XPolyEval_0_to_ts4_uid353_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid352_arcsinXO2XPolyEval_0_to_ts4_uid353_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid352_arcsinXO2XPolyEval_0_to_ts4_uid353_arcsinXO2XPolyEval_0_q <= cIncludingRoundingBit_uid352_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid353_arcsinXO2XPolyEval(ADD,352)@61
    ts4_uid353_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((50 downto 50 => reg_cIncludingRoundingBit_uid352_arcsinXO2XPolyEval_0_to_ts4_uid353_arcsinXO2XPolyEval_0_q(49)) & reg_cIncludingRoundingBit_uid352_arcsinXO2XPolyEval_0_to_ts4_uid353_arcsinXO2XPolyEval_0_q);
    ts4_uid353_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((50 downto 44 => reg_R_uid614_pT4_uid350_arcsinXO2XPolyEval_0_to_ts4_uid353_arcsinXO2XPolyEval_1_q(43)) & reg_R_uid614_pT4_uid350_arcsinXO2XPolyEval_0_to_ts4_uid353_arcsinXO2XPolyEval_1_q);
            ts4_uid353_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid353_arcsinXO2XPolyEval_a) + SIGNED(ts4_uid353_arcsinXO2XPolyEval_b));
    ts4_uid353_arcsinXO2XPolyEval_q <= ts4_uid353_arcsinXO2XPolyEval_o(50 downto 0);


	--s4_uid354_arcsinXO2XPolyEval(BITSELECT,353)@61
    s4_uid354_arcsinXO2XPolyEval_in <= ts4_uid353_arcsinXO2XPolyEval_q;
    s4_uid354_arcsinXO2XPolyEval_b <= s4_uid354_arcsinXO2XPolyEval_in(50 downto 1);

	--yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval(BITSELECT,615)@61
    yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_in <= s4_uid354_arcsinXO2XPolyEval_b;
    yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_b <= yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_in(49 downto 23);

	--reg_yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_9(REG,900)@61
    reg_yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_9_q <= yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_nor(LOGICAL,2339)
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_nor_b <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_nor_q <= not (ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_nor_a or ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_nor_b);

	--ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_sticky_ena(REG,2340)
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_nor_q = "1") THEN
                ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_sticky_ena_q <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_enaAnd(LOGICAL,2341)
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_enaAnd_a <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_enaAnd_b <= en;
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_enaAnd_q <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_enaAnd_a and ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_enaAnd_b;

	--xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval(BITSELECT,618)@44
    xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_in <= sPPolyEval_uid72_fpArccosXTest_b(16 downto 0);
    xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b <= xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_in(16 downto 0);

	--ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_inputreg(DELAY,2329)
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_inputreg : dspba_delay
    GENERIC MAP ( width => 17, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b, xout => ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem(DUALMEM,2330)
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_ia <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_inputreg_q;
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_aa <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdreg_q;
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_ab <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_rdmux_q;
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 4,
        numwords_a => 15,
        width_b => 17,
        widthad_b => 4,
        numwords_b => 15,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_ia
    );
    ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_reset0 <= areset;
        ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_q <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_iq(16 downto 0);

	--pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval(BITJOIN,620)@61
    pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_q <= ld_xBottomBits_uid619_pT5_uid356_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_b_replace_mem_q & STD_LOGIC_VECTOR((8 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_7(REG,899)@61
    reg_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_7_q <= pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid618_pT5_uid356_arcsinXO2XPolyEval(BITSELECT,617)@61
    yBottomBits_uid618_pT5_uid356_arcsinXO2XPolyEval_in <= s4_uid354_arcsinXO2XPolyEval_b(22 downto 0);
    yBottomBits_uid618_pT5_uid356_arcsinXO2XPolyEval_b <= yBottomBits_uid618_pT5_uid356_arcsinXO2XPolyEval_in(22 downto 0);

	--ld_yBottomBits_uid618_pT5_uid356_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid618_uid620_pT5_uid356_arcsinXO2XPolyEval_a(DELAY,1614)@61
    ld_yBottomBits_uid618_pT5_uid356_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid618_uid620_pT5_uid356_arcsinXO2XPolyEval_a : dspba_delay
    GENERIC MAP ( width => 23, depth => 1 )
    PORT MAP ( xin => yBottomBits_uid618_pT5_uid356_arcsinXO2XPolyEval_b, xout => ld_yBottomBits_uid618_pT5_uid356_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid618_uid620_pT5_uid356_arcsinXO2XPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--spad_yBottomBits_uid618_uid620_pT5_uid356_arcsinXO2XPolyEval(BITJOIN,619)@62
    spad_yBottomBits_uid618_uid620_pT5_uid356_arcsinXO2XPolyEval_q <= GND_q & ld_yBottomBits_uid618_pT5_uid356_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid618_uid620_pT5_uid356_arcsinXO2XPolyEval_a_q;

	--pad_yBottomBits_uid618_uid622_pT5_uid356_arcsinXO2XPolyEval(BITJOIN,621)@62
    pad_yBottomBits_uid618_uid622_pT5_uid356_arcsinXO2XPolyEval_q <= spad_yBottomBits_uid618_uid620_pT5_uid356_arcsinXO2XPolyEval_q & STD_LOGIC_VECTOR((2 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid618_uid622_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_6(REG,898)@62
    reg_pad_yBottomBits_uid618_uid622_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid618_uid622_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid618_uid622_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_6_q <= pad_yBottomBits_uid618_uid622_pT5_uid356_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_nor(LOGICAL,2326)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_nor_b <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_nor_q <= not (ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_nor_a or ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_nor_b);

	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_sticky_ena(REG,2327)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_nor_q = "1") THEN
                ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_sticky_ena_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_enaAnd(LOGICAL,2328)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_enaAnd_a <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_enaAnd_b <= en;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_enaAnd_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_enaAnd_a and ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_enaAnd_b;

	--ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem(DUALMEM,2317)
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_ia <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_yT4_uid349_arcsinXO2XPolyEval_a_inputreg_q;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_aa <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_ab <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 44,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 44,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_iq,
        address_a => ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_aa,
        data_a => ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_ia
    );
    ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_reset0 <= areset;
        ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_q <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_iq(43 downto 0);

	--xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval(BITSELECT,614)@62
    xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_in <= ld_sPPolyEval_uid72_fpArccosXTest_b_to_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_a_replace_mem_q;
    xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_b <= xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_in(43 downto 17);

	--reg_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_4(REG,897)@62
    reg_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_4_q <= xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma(CHAINMULTADD,764)@63
    multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_a(0),28));
    multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_a(1),28));
    multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_p(0) <= multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_l(0) * multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_c(0);
    multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_p(1) <= multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_l(1) * multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_c(1);
    multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_p(0),56);
    multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_p(1),56);
    multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_x(0) <= multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_w(0);
    multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_x(1) <= multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_w(1);
    multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_y(0) <= multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_s(1) + multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_x(0);
    multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_y(1) <= multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_x(1);
    multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_4_q),27);
            multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid619_uid621_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_7_q),27);
            multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid618_uid622_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_6_q),27);
            multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_s(0) <= multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_y(0);
                multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_s(1) <= multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval(BITSELECT,623)@66
    multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_in <= multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_q;
    multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_b <= multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_in(54 downto 3);

	--highBBits_uid626_pT5_uid356_arcsinXO2XPolyEval(BITSELECT,625)@66
    highBBits_uid626_pT5_uid356_arcsinXO2XPolyEval_in <= multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_b;
    highBBits_uid626_pT5_uid356_arcsinXO2XPolyEval_b <= highBBits_uid626_pT5_uid356_arcsinXO2XPolyEval_in(51 downto 23);

	--ld_reg_yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_0_to_topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_1_q_to_topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_b(DELAY,1611)@62
    ld_reg_yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_0_to_topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_1_q_to_topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_b : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_9_q, xout => ld_reg_yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_0_to_topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_1_q_to_topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_b_q, ena => en(0), clk => clk, aclr => areset );

	--topProd_uid617_pT5_uid356_arcsinXO2XPolyEval(MULT,616)@63
    topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_a),28)) * SIGNED(topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_b);
    topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_a <= (others => '0');
            topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_b <= (others => '0');
            topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_a <= reg_xTop27Bits_uid615_pT5_uid356_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_cma_4_q;
                topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_b <= ld_reg_yTop27Bits_uid616_pT5_uid356_arcsinXO2XPolyEval_0_to_topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_1_q_to_topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_b_q;
                topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid617_pT5_uid356_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_q <= topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid627_pT5_uid356_arcsinXO2XPolyEval(ADD,626)@66
    sumAHighB_uid627_pT5_uid356_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_q(53)) & topProd_uid617_pT5_uid356_arcsinXO2XPolyEval_q);
    sumAHighB_uid627_pT5_uid356_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid626_pT5_uid356_arcsinXO2XPolyEval_b(28)) & highBBits_uid626_pT5_uid356_arcsinXO2XPolyEval_b);
            sumAHighB_uid627_pT5_uid356_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid627_pT5_uid356_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid627_pT5_uid356_arcsinXO2XPolyEval_b));
    sumAHighB_uid627_pT5_uid356_arcsinXO2XPolyEval_q <= sumAHighB_uid627_pT5_uid356_arcsinXO2XPolyEval_o(54 downto 0);


	--lowRangeB_uid625_pT5_uid356_arcsinXO2XPolyEval(BITSELECT,624)@66
    lowRangeB_uid625_pT5_uid356_arcsinXO2XPolyEval_in <= multSumOfTwo27_uid620_pT5_uid356_arcsinXO2XPolyEval_b(22 downto 0);
    lowRangeB_uid625_pT5_uid356_arcsinXO2XPolyEval_b <= lowRangeB_uid625_pT5_uid356_arcsinXO2XPolyEval_in(22 downto 0);

	--add0_uid625_uid628_pT5_uid356_arcsinXO2XPolyEval(BITJOIN,627)@66
    add0_uid625_uid628_pT5_uid356_arcsinXO2XPolyEval_q <= sumAHighB_uid627_pT5_uid356_arcsinXO2XPolyEval_q & lowRangeB_uid625_pT5_uid356_arcsinXO2XPolyEval_b;

	--R_uid629_pT5_uid356_arcsinXO2XPolyEval(BITSELECT,628)@66
    R_uid629_pT5_uid356_arcsinXO2XPolyEval_in <= add0_uid625_uid628_pT5_uid356_arcsinXO2XPolyEval_q(76 downto 0);
    R_uid629_pT5_uid356_arcsinXO2XPolyEval_b <= R_uid629_pT5_uid356_arcsinXO2XPolyEval_in(76 downto 25);

	--reg_R_uid629_pT5_uid356_arcsinXO2XPolyEval_0_to_ts5_uid359_arcsinXO2XPolyEval_1(REG,904)@66
    reg_R_uid629_pT5_uid356_arcsinXO2XPolyEval_0_to_ts5_uid359_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid629_pT5_uid356_arcsinXO2XPolyEval_0_to_ts5_uid359_arcsinXO2XPolyEval_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid629_pT5_uid356_arcsinXO2XPolyEval_0_to_ts5_uid359_arcsinXO2XPolyEval_1_q <= R_uid629_pT5_uid356_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_nor(LOGICAL,2570)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_nor_b <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_nor_q <= not (ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_nor_a or ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_nor_b);

	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_mem_top(CONSTANT,2566)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_mem_top_q <= "010010";

	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmp(LOGICAL,2567)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmp_a <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_mem_top_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q);
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmp_q <= "1" when ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmp_a = ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmp_b else "0";

	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmpReg(REG,2568)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_sticky_ena(REG,2571)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_enaAnd(LOGICAL,2572)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a and ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b;

	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt(COUNTER,2562)
    -- every=1, low=0, high=18, step=1, init=1
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i = 17 THEN
                      ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq = '1') THEN
                        ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i - 18;
                    ELSE
                        ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i,5));


	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg(REG,2563)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux(MUX,2564)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_s <= en;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux: PROCESS (ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_s, ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q, ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q;
                  WHEN "1" => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem(DUALMEM,2561)
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_inputreg_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q;
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 19,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 19,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0(REG,868)@62
    reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_q <= ld_sAddr_uid71_fpArccosXTest_b_to_reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid317_arcsinXO2XTabGen_lutmem(DUALMEM,739)@63
    memoryC0_uid317_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid317_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid317_arcsinXO2XTabGen_lutmem_ab <= reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_q;
    memoryC0_uid317_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 19,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 19,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC0_uid317_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid317_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid317_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid317_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC0_uid317_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC0_uid317_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC0_uid317_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC0_uid317_arcsinXO2XTabGen_lutmem_q <= memoryC0_uid317_arcsinXO2XTabGen_lutmem_iq(18 downto 0);

	--reg_memoryC0_uid317_arcsinXO2XTabGen_lutmem_0_to_os_uid318_arcsinXO2XTabGen_1(REG,871)@65
    reg_memoryC0_uid317_arcsinXO2XTabGen_lutmem_0_to_os_uid318_arcsinXO2XTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid317_arcsinXO2XTabGen_lutmem_0_to_os_uid318_arcsinXO2XTabGen_1_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid317_arcsinXO2XTabGen_lutmem_0_to_os_uid318_arcsinXO2XTabGen_1_q <= memoryC0_uid317_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid316_arcsinXO2XTabGen_lutmem(DUALMEM,738)@63
    memoryC0_uid316_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid316_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid316_arcsinXO2XTabGen_lutmem_ab <= reg_sAddr_uid71_fpArccosXTest_0_to_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_q;
    memoryC0_uid316_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acos_double_s5_memoryC0_uid316_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid316_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid316_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid316_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC0_uid316_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC0_uid316_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC0_uid316_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC0_uid316_arcsinXO2XTabGen_lutmem_q <= memoryC0_uid316_arcsinXO2XTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_to_os_uid318_arcsinXO2XTabGen_0(REG,870)@65
    reg_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_to_os_uid318_arcsinXO2XTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_to_os_uid318_arcsinXO2XTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_to_os_uid318_arcsinXO2XTabGen_0_q <= memoryC0_uid316_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid318_arcsinXO2XTabGen(BITJOIN,317)@66
    os_uid318_arcsinXO2XTabGen_q <= reg_memoryC0_uid317_arcsinXO2XTabGen_lutmem_0_to_os_uid318_arcsinXO2XTabGen_1_q & reg_memoryC0_uid316_arcsinXO2XTabGen_lutmem_0_to_os_uid318_arcsinXO2XTabGen_0_q;

	--cIncludingRoundingBit_uid358_arcsinXO2XPolyEval(BITJOIN,357)@66
    cIncludingRoundingBit_uid358_arcsinXO2XPolyEval_q <= os_uid318_arcsinXO2XTabGen_q & rndBit_uid357_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid358_arcsinXO2XPolyEval_0_to_ts5_uid359_arcsinXO2XPolyEval_0(REG,903)@66
    reg_cIncludingRoundingBit_uid358_arcsinXO2XPolyEval_0_to_ts5_uid359_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid358_arcsinXO2XPolyEval_0_to_ts5_uid359_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid358_arcsinXO2XPolyEval_0_to_ts5_uid359_arcsinXO2XPolyEval_0_q <= cIncludingRoundingBit_uid358_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts5_uid359_arcsinXO2XPolyEval(ADD,358)@67
    ts5_uid359_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((62 downto 62 => reg_cIncludingRoundingBit_uid358_arcsinXO2XPolyEval_0_to_ts5_uid359_arcsinXO2XPolyEval_0_q(61)) & reg_cIncludingRoundingBit_uid358_arcsinXO2XPolyEval_0_to_ts5_uid359_arcsinXO2XPolyEval_0_q);
    ts5_uid359_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((62 downto 52 => reg_R_uid629_pT5_uid356_arcsinXO2XPolyEval_0_to_ts5_uid359_arcsinXO2XPolyEval_1_q(51)) & reg_R_uid629_pT5_uid356_arcsinXO2XPolyEval_0_to_ts5_uid359_arcsinXO2XPolyEval_1_q);
            ts5_uid359_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts5_uid359_arcsinXO2XPolyEval_a) + SIGNED(ts5_uid359_arcsinXO2XPolyEval_b));
    ts5_uid359_arcsinXO2XPolyEval_q <= ts5_uid359_arcsinXO2XPolyEval_o(62 downto 0);


	--s5_uid360_arcsinXO2XPolyEval(BITSELECT,359)@67
    s5_uid360_arcsinXO2XPolyEval_in <= ts5_uid359_arcsinXO2XPolyEval_q;
    s5_uid360_arcsinXO2XPolyEval_b <= s5_uid360_arcsinXO2XPolyEval_in(62 downto 1);

	--fxpArcSinXO2XRes_uid74_fpArccosXTest(BITSELECT,73)@67
    fxpArcSinXO2XRes_uid74_fpArccosXTest_in <= s5_uid360_arcsinXO2XPolyEval_b(59 downto 0);
    fxpArcSinXO2XRes_uid74_fpArccosXTest_b <= fxpArcSinXO2XRes_uid74_fpArccosXTest_in(59 downto 5);

	--fxpArcsinXO2XResWFRange_uid75_fpArccosXTest(BITSELECT,74)@67
    fxpArcsinXO2XResWFRange_uid75_fpArccosXTest_in <= fxpArcSinXO2XRes_uid74_fpArccosXTest_b(53 downto 0);
    fxpArcsinXO2XResWFRange_uid75_fpArccosXTest_b <= fxpArcsinXO2XResWFRange_uid75_fpArccosXTest_in(53 downto 2);

	--fpArcsinXO2XRes_uid76_fpArccosXTest(BITJOIN,75)@67
    fpArcsinXO2XRes_uid76_fpArccosXTest_q <= GND_q & cstBiasP1_uid17_fpArccosXTest_q & fxpArcsinXO2XResWFRange_uid75_fpArccosXTest_b;

	--expY_uid363_arcsinL_uid78_fpArccosXTest(BITSELECT,362)@67
    expY_uid363_arcsinL_uid78_fpArccosXTest_in <= fpArcsinXO2XRes_uid76_fpArccosXTest_q(62 downto 0);
    expY_uid363_arcsinL_uid78_fpArccosXTest_b <= expY_uid363_arcsinL_uid78_fpArccosXTest_in(62 downto 52);

	--reg_expY_uid363_arcsinL_uid78_fpArccosXTest_0_to_expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_1(REG,905)@67
    reg_expY_uid363_arcsinL_uid78_fpArccosXTest_0_to_expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expY_uid363_arcsinL_uid78_fpArccosXTest_0_to_expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expY_uid363_arcsinL_uid78_fpArccosXTest_0_to_expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_1_q <= expY_uid363_arcsinL_uid78_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expXIsZero_uid390_arcsinL_uid78_fpArccosXTest(LOGICAL,389)@68
    expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_a <= reg_expY_uid363_arcsinL_uid78_fpArccosXTest_0_to_expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_1_q;
    expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_b <= cstAllZWE_uid12_fpArccosXTest_q;
    expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_q <= "1" when expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_a = expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_b else "0";

	--excYZAndExcXI_uid444_arcsinL_uid78_fpArccosXTest(LOGICAL,443)@68
    excYZAndExcXI_uid444_arcsinL_uid78_fpArccosXTest_a <= expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_q;
    excYZAndExcXI_uid444_arcsinL_uid78_fpArccosXTest_b <= reg_exc_I_uid379_arcsinL_uid78_fpArccosXTest_0_to_excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_1_q;
    excYZAndExcXI_uid444_arcsinL_uid78_fpArccosXTest_q <= excYZAndExcXI_uid444_arcsinL_uid78_fpArccosXTest_a and excYZAndExcXI_uid444_arcsinL_uid78_fpArccosXTest_b;

	--fracY_uid368_arcsinL_uid78_fpArccosXTest(BITSELECT,367)@67
    fracY_uid368_arcsinL_uid78_fpArccosXTest_in <= fpArcsinXO2XRes_uid76_fpArccosXTest_q(51 downto 0);
    fracY_uid368_arcsinL_uid78_fpArccosXTest_b <= fracY_uid368_arcsinL_uid78_fpArccosXTest_in(51 downto 0);

	--reg_fracY_uid368_arcsinL_uid78_fpArccosXTest_0_to_fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_1(REG,908)@67
    reg_fracY_uid368_arcsinL_uid78_fpArccosXTest_0_to_fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracY_uid368_arcsinL_uid78_fpArccosXTest_0_to_fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracY_uid368_arcsinL_uid78_fpArccosXTest_0_to_fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_1_q <= fracY_uid368_arcsinL_uid78_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest(LOGICAL,393)@68
    fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_a <= reg_fracY_uid368_arcsinL_uid78_fpArccosXTest_0_to_fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_1_q;
    fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_b <= cstAllZWF_uid10_fpArccosXTest_q;
    fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_q <= "1" when fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_a = fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_b else "0";

	--expXIsMax_uid392_arcsinL_uid78_fpArccosXTest(LOGICAL,391)@68
    expXIsMax_uid392_arcsinL_uid78_fpArccosXTest_a <= reg_expY_uid363_arcsinL_uid78_fpArccosXTest_0_to_expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_1_q;
    expXIsMax_uid392_arcsinL_uid78_fpArccosXTest_b <= cstAllOWE_uid9_fpArccosXTest_q;
    expXIsMax_uid392_arcsinL_uid78_fpArccosXTest_q <= "1" when expXIsMax_uid392_arcsinL_uid78_fpArccosXTest_a = expXIsMax_uid392_arcsinL_uid78_fpArccosXTest_b else "0";

	--exc_I_uid395_arcsinL_uid78_fpArccosXTest(LOGICAL,394)@68
    exc_I_uid395_arcsinL_uid78_fpArccosXTest_a <= expXIsMax_uid392_arcsinL_uid78_fpArccosXTest_q;
    exc_I_uid395_arcsinL_uid78_fpArccosXTest_b <= fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_q;
    exc_I_uid395_arcsinL_uid78_fpArccosXTest_q <= exc_I_uid395_arcsinL_uid78_fpArccosXTest_a and exc_I_uid395_arcsinL_uid78_fpArccosXTest_b;

	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_nor(LOGICAL,2263)
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_nor_b <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_nor_q <= not (ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_nor_a or ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_nor_b);

	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_mem_top(CONSTANT,2259)
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_mem_top_q <= "011011";

	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmp(LOGICAL,2260)
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmp_a <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_mem_top_q;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q);
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmp_q <= "1" when ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmp_a = ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmp_b else "0";

	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmpReg(REG,2261)
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmpReg_q <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_sticky_ena(REG,2264)
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_nor_q = "1") THEN
                ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_enaAnd(LOGICAL,2265)
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_enaAnd_a <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_enaAnd_b <= en;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_enaAnd_q <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_enaAnd_a and ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_enaAnd_b;

	--expXIsZero_uid374_arcsinL_uid78_fpArccosXTest(LOGICAL,373)@38
    expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_a <= SqrtFPL62dto52_uid66_fpArccosXTest_b;
    expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_b <= cstAllZWE_uid12_fpArccosXTest_q;
    expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q <= "1" when expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_a = expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_b else "0";

	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_inputreg(DELAY,2253)
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q, xout => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt(COUNTER,2255)
    -- every=1, low=0, high=27, step=1, init=1
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i = 26 THEN
                      ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq = '1') THEN
                        ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i - 27;
                    ELSE
                        ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i,5));


	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdreg(REG,2256)
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdmux(MUX,2257)
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_s <= en;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdmux: PROCESS (ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_s, ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q, ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
                  WHEN "1" => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem(DUALMEM,2254)
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_inputreg_q;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 28,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 28,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq,
        address_a => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa,
        data_a => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia
    );
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 <= areset;
        ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_q <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq(0 downto 0);

	--excXZAndExcYI_uid445_arcsinL_uid78_fpArccosXTest(LOGICAL,444)@68
    excXZAndExcYI_uid445_arcsinL_uid78_fpArccosXTest_a <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_q;
    excXZAndExcYI_uid445_arcsinL_uid78_fpArccosXTest_b <= exc_I_uid395_arcsinL_uid78_fpArccosXTest_q;
    excXZAndExcYI_uid445_arcsinL_uid78_fpArccosXTest_q <= excXZAndExcYI_uid445_arcsinL_uid78_fpArccosXTest_a and excXZAndExcYI_uid445_arcsinL_uid78_fpArccosXTest_b;

	--ZeroTimesInf_uid446_arcsinL_uid78_fpArccosXTest(LOGICAL,445)@68
    ZeroTimesInf_uid446_arcsinL_uid78_fpArccosXTest_a <= excXZAndExcYI_uid445_arcsinL_uid78_fpArccosXTest_q;
    ZeroTimesInf_uid446_arcsinL_uid78_fpArccosXTest_b <= excYZAndExcXI_uid444_arcsinL_uid78_fpArccosXTest_q;
    ZeroTimesInf_uid446_arcsinL_uid78_fpArccosXTest_q_i <= ZeroTimesInf_uid446_arcsinL_uid78_fpArccosXTest_a or ZeroTimesInf_uid446_arcsinL_uid78_fpArccosXTest_b;
    ZeroTimesInf_uid446_arcsinL_uid78_fpArccosXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => ZeroTimesInf_uid446_arcsinL_uid78_fpArccosXTest_q, xin => ZeroTimesInf_uid446_arcsinL_uid78_fpArccosXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--InvFracXIsZero_uid396_arcsinL_uid78_fpArccosXTest(LOGICAL,395)@68
    InvFracXIsZero_uid396_arcsinL_uid78_fpArccosXTest_a <= fracXIsZero_uid394_arcsinL_uid78_fpArccosXTest_q;
    InvFracXIsZero_uid396_arcsinL_uid78_fpArccosXTest_q <= not InvFracXIsZero_uid396_arcsinL_uid78_fpArccosXTest_a;

	--exc_N_uid397_arcsinL_uid78_fpArccosXTest(LOGICAL,396)@68
    exc_N_uid397_arcsinL_uid78_fpArccosXTest_a <= expXIsMax_uid392_arcsinL_uid78_fpArccosXTest_q;
    exc_N_uid397_arcsinL_uid78_fpArccosXTest_b <= InvFracXIsZero_uid396_arcsinL_uid78_fpArccosXTest_q;
    exc_N_uid397_arcsinL_uid78_fpArccosXTest_q <= exc_N_uid397_arcsinL_uid78_fpArccosXTest_a and exc_N_uid397_arcsinL_uid78_fpArccosXTest_b;

	--reg_exc_N_uid397_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_2(REG,935)@68
    reg_exc_N_uid397_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid397_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid397_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_2_q <= exc_N_uid397_arcsinL_uid78_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_nor(LOGICAL,2646)
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_nor_b <= ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena_q;
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_nor_q <= not (ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_nor_a or ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_nor_b);

	--ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena(REG,2647)
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_nor_q = "1") THEN
                ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena_q <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_enaAnd(LOGICAL,2648)
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_a <= ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena_q;
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_b <= en;
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_q <= ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_a and ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_b;

	--InvFracXIsZero_uid380_arcsinL_uid78_fpArccosXTest(LOGICAL,379)@38
    InvFracXIsZero_uid380_arcsinL_uid78_fpArccosXTest_a <= fracXIsZero_uid378_arcsinL_uid78_fpArccosXTest_q;
    InvFracXIsZero_uid380_arcsinL_uid78_fpArccosXTest_q <= not InvFracXIsZero_uid380_arcsinL_uid78_fpArccosXTest_a;

	--exc_N_uid381_arcsinL_uid78_fpArccosXTest(LOGICAL,380)@38
    exc_N_uid381_arcsinL_uid78_fpArccosXTest_a <= expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q;
    exc_N_uid381_arcsinL_uid78_fpArccosXTest_b <= InvFracXIsZero_uid380_arcsinL_uid78_fpArccosXTest_q;
    exc_N_uid381_arcsinL_uid78_fpArccosXTest_q <= exc_N_uid381_arcsinL_uid78_fpArccosXTest_a and exc_N_uid381_arcsinL_uid78_fpArccosXTest_b;

	--ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_inputreg(DELAY,2190)
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => exc_N_uid381_arcsinL_uid78_fpArccosXTest_q, xout => ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem(DUALMEM,2637)
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_ia <= ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_inputreg_q;
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_aa <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_ab <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q;
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 28,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 28,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_iq,
        address_a => ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_aa,
        data_a => ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_ia
    );
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_reset0 <= areset;
        ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_q <= ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_iq(0 downto 0);

	--reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1(REG,934)@68
    reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_q <= ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--excRNaN_uid447_arcsinL_uid78_fpArccosXTest(LOGICAL,446)@69
    excRNaN_uid447_arcsinL_uid78_fpArccosXTest_a <= reg_exc_N_uid381_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_1_q;
    excRNaN_uid447_arcsinL_uid78_fpArccosXTest_b <= reg_exc_N_uid397_arcsinL_uid78_fpArccosXTest_0_to_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_2_q;
    excRNaN_uid447_arcsinL_uid78_fpArccosXTest_c <= ZeroTimesInf_uid446_arcsinL_uid78_fpArccosXTest_q;
    excRNaN_uid447_arcsinL_uid78_fpArccosXTest_q <= excRNaN_uid447_arcsinL_uid78_fpArccosXTest_a or excRNaN_uid447_arcsinL_uid78_fpArccosXTest_b or excRNaN_uid447_arcsinL_uid78_fpArccosXTest_c;

	--InvExcRNaN_uid459_arcsinL_uid78_fpArccosXTest(LOGICAL,458)@69
    InvExcRNaN_uid459_arcsinL_uid78_fpArccosXTest_a <= excRNaN_uid447_arcsinL_uid78_fpArccosXTest_q;
    InvExcRNaN_uid459_arcsinL_uid78_fpArccosXTest_q <= not InvExcRNaN_uid459_arcsinL_uid78_fpArccosXTest_a;

	--signY_uid365_arcsinL_uid78_fpArccosXTest(BITSELECT,364)@67
    signY_uid365_arcsinL_uid78_fpArccosXTest_in <= fpArcsinXO2XRes_uid76_fpArccosXTest_q;
    signY_uid365_arcsinL_uid78_fpArccosXTest_b <= signY_uid365_arcsinL_uid78_fpArccosXTest_in(63 downto 63);

	--ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_nor(LOGICAL,2250)
    ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_nor_b <= ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_nor_q <= not (ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_nor_a or ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_nor_b);

	--ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_sticky_ena(REG,2251)
    ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_nor_q = "1") THEN
                ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_enaAnd(LOGICAL,2252)
    ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_enaAnd_a <= ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_enaAnd_b <= en;
    ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_enaAnd_q <= ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_enaAnd_a and ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_enaAnd_b;

	--signX_uid364_arcsinL_uid78_fpArccosXTest(BITSELECT,363)@38
    signX_uid364_arcsinL_uid78_fpArccosXTest_in <= RSqrt_uid279_sqrtFPL_uid63_fpArccosXTest_q;
    signX_uid364_arcsinL_uid78_fpArccosXTest_b <= signX_uid364_arcsinL_uid78_fpArccosXTest_in(63 downto 63);

	--ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_inputreg(DELAY,2240)
    ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signX_uid364_arcsinL_uid78_fpArccosXTest_b, xout => ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem(DUALMEM,2241)
    ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia <= ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_inputreg_q;
    ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
    ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q;
    ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq,
        address_a => ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa,
        data_a => ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia
    );
    ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 <= areset;
        ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_q <= ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq(0 downto 0);

	--signR_uid430_arcsinL_uid78_fpArccosXTest(LOGICAL,429)@67
    signR_uid430_arcsinL_uid78_fpArccosXTest_a <= ld_signX_uid364_arcsinL_uid78_fpArccosXTest_b_to_signR_uid430_arcsinL_uid78_fpArccosXTest_a_replace_mem_q;
    signR_uid430_arcsinL_uid78_fpArccosXTest_b <= signY_uid365_arcsinL_uid78_fpArccosXTest_b;
    signR_uid430_arcsinL_uid78_fpArccosXTest_q_i <= signR_uid430_arcsinL_uid78_fpArccosXTest_a xor signR_uid430_arcsinL_uid78_fpArccosXTest_b;
    signR_uid430_arcsinL_uid78_fpArccosXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => signR_uid430_arcsinL_uid78_fpArccosXTest_q, xin => signR_uid430_arcsinL_uid78_fpArccosXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_signR_uid430_arcsinL_uid78_fpArccosXTest_q_to_signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_a(DELAY,1469)@68
    ld_signR_uid430_arcsinL_uid78_fpArccosXTest_q_to_signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signR_uid430_arcsinL_uid78_fpArccosXTest_q, xout => ld_signR_uid430_arcsinL_uid78_fpArccosXTest_q_to_signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--signRPostExc_uid460_arcsinL_uid78_fpArccosXTest(LOGICAL,459)@69
    signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_a <= ld_signR_uid430_arcsinL_uid78_fpArccosXTest_q_to_signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_a_q;
    signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_b <= InvExcRNaN_uid459_arcsinL_uid78_fpArccosXTest_q;
    signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_q <= signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_a and signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_b;

	--ld_signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_q_to_R_uid461_arcsinL_uid78_fpArccosXTest_c(DELAY,1473)@69
    ld_signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_q_to_R_uid461_arcsinL_uid78_fpArccosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_q, xout => ld_signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_q_to_R_uid461_arcsinL_uid78_fpArccosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_nor(LOGICAL,2350)
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_nor_b <= ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_nor_q <= not (ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_nor_a or ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_nor_b);

	--ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_mem_top(CONSTANT,2346)
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_mem_top_q <= "011001";

	--ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmp(LOGICAL,2347)
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmp_a <= ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_mem_top_q;
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q);
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmp_q <= "1" when ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmp_a = ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmp_b else "0";

	--ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmpReg(REG,2348)
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmpReg_q <= ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_sticky_ena(REG,2351)
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_nor_q = "1") THEN
                ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_enaAnd(LOGICAL,2352)
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_enaAnd_a <= ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_enaAnd_b <= en;
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_enaAnd_q <= ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_enaAnd_a and ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_enaAnd_b;

	--ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_inputreg(DELAY,2342)
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => oSqrtFPLFrac_uid65_fpArccosXTest_q, xout => ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_wrreg(REG,2345)
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_wrreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_wrreg_q <= ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt(COUNTER,2344)
    -- every=1, low=0, high=25, step=1, init=1
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i = 24 THEN
                      ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_eq = '1') THEN
                        ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i <= ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i - 25;
                    ELSE
                        ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i <= ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_i,5));


	--ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem(DUALMEM,2343)
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia <= ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_inputreg_q;
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa <= ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_wrreg_q;
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab <= ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_rdcnt_q;
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 53,
        widthad_a => 5,
        numwords_a => 26,
        width_b => 53,
        widthad_b => 5,
        numwords_b => 26,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq,
        address_a => ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa,
        data_a => ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia
    );
    ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 <= areset;
        ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_q <= ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq(52 downto 0);

	--xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest(BITSELECT,629)@67
    xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_in <= ld_oSqrtFPLFrac_uid65_fpArccosXTest_q_to_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_a_replace_mem_q;
    xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_b <= xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_in(52 downto 26);

	--reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_9(REG,916)@67
    reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_9_q <= xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--add_one_fracY_uid368_uid369_uid369_arcsinL_uid78_fpArccosXTest(BITJOIN,368)@67
    add_one_fracY_uid368_uid369_uid369_arcsinL_uid78_fpArccosXTest_q <= VCC_q & fracY_uid368_arcsinL_uid78_fpArccosXTest_b;

	--yBottomBits_uid634_prod_uid405_arcsinL_uid78_fpArccosXTest(BITSELECT,633)@67
    yBottomBits_uid634_prod_uid405_arcsinL_uid78_fpArccosXTest_in <= add_one_fracY_uid368_uid369_uid369_arcsinL_uid78_fpArccosXTest_q(25 downto 0);
    yBottomBits_uid634_prod_uid405_arcsinL_uid78_fpArccosXTest_b <= yBottomBits_uid634_prod_uid405_arcsinL_uid78_fpArccosXTest_in(25 downto 0);

	--yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest(BITJOIN,634)@67
    yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_q <= yBottomBits_uid634_prod_uid405_arcsinL_uid78_fpArccosXTest_b & GND_q;

	--reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_7(REG,915)@67
    reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_7_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_7_q <= yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_nor(LOGICAL,2363)
    ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_nor_b <= ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_sticky_ena_q;
    ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_nor_q <= not (ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_nor_a or ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_nor_b);

	--ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_sticky_ena(REG,2364)
    ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_nor_q = "1") THEN
                ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_sticky_ena_q <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_enaAnd(LOGICAL,2365)
    ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_enaAnd_a <= ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_sticky_ena_q;
    ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_enaAnd_b <= en;
    ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_enaAnd_q <= ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_enaAnd_a and ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_enaAnd_b;

	--xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest(BITSELECT,636)@39
    xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_in <= oSqrtFPLFrac_uid65_fpArccosXTest_q(25 downto 0);
    xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b <= xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_in(25 downto 0);

	--ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_inputreg(DELAY,2353)
    ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b, xout => ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem(DUALMEM,2354)
    ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_ia <= ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_inputreg_q;
    ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_aa <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
    ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_ab <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q;
    ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 26,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_ia
    );
    ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_reset0 <= areset;
        ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_q <= ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_iq(25 downto 0);

	--xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest(BITJOIN,637)@68
    xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_q <= ld_xBottomBits_uid637_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_b_replace_mem_q & GND_q;

	--reg_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_0(REG,909)@68
    reg_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_0_q <= xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_add_one_fracY_uid368_uid369_uid369_arcsinL_uid78_fpArccosXTest_q_to_yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_a(DELAY,1626)@67
    ld_add_one_fracY_uid368_uid369_uid369_arcsinL_uid78_fpArccosXTest_q_to_yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => add_one_fracY_uid368_uid369_uid369_arcsinL_uid78_fpArccosXTest_q, xout => ld_add_one_fracY_uid368_uid369_uid369_arcsinL_uid78_fpArccosXTest_q_to_yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest(BITSELECT,630)@68
    yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_in <= ld_add_one_fracY_uid368_uid369_uid369_arcsinL_uid78_fpArccosXTest_q_to_yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_a_q;
    yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_b <= yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_in(52 downto 26);

	--reg_yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_1(REG,912)@68
    reg_yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_1_q <= yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma(CHAINMULTADD,765)@69
    multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_p(0) <= multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_a(0) * multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_c(0);
    multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_p(1) <= multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_a(1) * multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_c(1);
    multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_w(0) <= RESIZE(multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_p(0),55);
    multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_w(1) <= RESIZE(multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_p(1),55);
    multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_x(0) <= multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_w(0);
    multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_x(1) <= multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_w(1);
    multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_y(0) <= multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_s(1) + multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_x(0);
    multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_y(1) <= multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_x(1);
    multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_a(0) <= RESIZE(UNSIGNED(reg_yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_1_q),27);
            multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_a(1) <= RESIZE(UNSIGNED(reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_7_q),27);
            multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_c(0) <= RESIZE(UNSIGNED(reg_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_0_q),27);
            multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_c(1) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_s(0) <= multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_y(0);
                multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_s(1) <= multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_q, clk => clk, aclr => areset);

	--ld_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_0_a(DELAY,1941)@67
    ld_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_0_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_b, xout => ld_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_0(REG,911)@68
    reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_0_q <= ld_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_b_to_reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest(MULT,631)@69
    topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_pr <= UNSIGNED(topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_a) * UNSIGNED(topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_b);
    topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_a <= (others => '0');
            topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_b <= (others => '0');
            topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_a <= reg_xTop27Bits_uid630_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_0_q;
                topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_b <= reg_yTop27Bits_uid631_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_1_q;
                topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_s1 <= STD_LOGIC_VECTOR(topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_pr);
            END IF;
        END IF;
    END PROCESS;
    topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_q <= topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_q_to_reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_1_a(DELAY,1940)@67
    ld_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_q_to_reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_1_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_q, xout => ld_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_q_to_reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_1(REG,910)@68
    reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_1_q <= ld_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_q_to_reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest(MULT,640)@69
    sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_pr <= UNSIGNED(sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_a) * UNSIGNED(sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_b);
    sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_a <= (others => '0');
            sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_b <= (others => '0');
            sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_a <= reg_xBottomBitsPR_uid638_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_0_q;
                sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_b <= reg_yBottomBitsPR_uid635_prod_uid405_arcsinL_uid78_fpArccosXTest_0_to_sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_1_q;
                sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_s1 <= STD_LOGIC_VECTOR(sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_q <= sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--TtopProdConcSoftProd_uid642_prod_uid405_arcsinL_uid78_fpArccosXTest(BITJOIN,641)@72
    TtopProdConcSoftProd_uid642_prod_uid405_arcsinL_uid78_fpArccosXTest_q <= topProd_uid632_prod_uid405_arcsinL_uid78_fpArccosXTest_q & sm0_uid641_prod_uid405_arcsinL_uid78_fpArccosXTest_q;

	--highABits_uid644_prod_uid405_arcsinL_uid78_fpArccosXTest(BITSELECT,643)@72
    highABits_uid644_prod_uid405_arcsinL_uid78_fpArccosXTest_in <= TtopProdConcSoftProd_uid642_prod_uid405_arcsinL_uid78_fpArccosXTest_q;
    highABits_uid644_prod_uid405_arcsinL_uid78_fpArccosXTest_b <= highABits_uid644_prod_uid405_arcsinL_uid78_fpArccosXTest_in(107 downto 27);

	--sumHighA_B_uid645_prod_uid405_arcsinL_uid78_fpArccosXTest(ADD,644)@72
    sumHighA_B_uid645_prod_uid405_arcsinL_uid78_fpArccosXTest_a <= STD_LOGIC_VECTOR("0" & highABits_uid644_prod_uid405_arcsinL_uid78_fpArccosXTest_b);
    sumHighA_B_uid645_prod_uid405_arcsinL_uid78_fpArccosXTest_b <= STD_LOGIC_VECTOR("000000000000000000000000000" & multSumOfTwo27_uid639_prod_uid405_arcsinL_uid78_fpArccosXTest_cma_q);
            sumHighA_B_uid645_prod_uid405_arcsinL_uid78_fpArccosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sumHighA_B_uid645_prod_uid405_arcsinL_uid78_fpArccosXTest_a) + UNSIGNED(sumHighA_B_uid645_prod_uid405_arcsinL_uid78_fpArccosXTest_b));
    sumHighA_B_uid645_prod_uid405_arcsinL_uid78_fpArccosXTest_q <= sumHighA_B_uid645_prod_uid405_arcsinL_uid78_fpArccosXTest_o(81 downto 0);


	--lowRangeA_uid643_prod_uid405_arcsinL_uid78_fpArccosXTest(BITSELECT,642)@72
    lowRangeA_uid643_prod_uid405_arcsinL_uid78_fpArccosXTest_in <= TtopProdConcSoftProd_uid642_prod_uid405_arcsinL_uid78_fpArccosXTest_q(26 downto 0);
    lowRangeA_uid643_prod_uid405_arcsinL_uid78_fpArccosXTest_b <= lowRangeA_uid643_prod_uid405_arcsinL_uid78_fpArccosXTest_in(26 downto 0);

	--add0_uid643_uid646_prod_uid405_arcsinL_uid78_fpArccosXTest(BITJOIN,645)@72
    add0_uid643_uid646_prod_uid405_arcsinL_uid78_fpArccosXTest_q <= sumHighA_B_uid645_prod_uid405_arcsinL_uid78_fpArccosXTest_q & lowRangeA_uid643_prod_uid405_arcsinL_uid78_fpArccosXTest_b;

	--R_uid647_prod_uid405_arcsinL_uid78_fpArccosXTest(BITSELECT,646)@72
    R_uid647_prod_uid405_arcsinL_uid78_fpArccosXTest_in <= add0_uid643_uid646_prod_uid405_arcsinL_uid78_fpArccosXTest_q(107 downto 0);
    R_uid647_prod_uid405_arcsinL_uid78_fpArccosXTest_b <= R_uid647_prod_uid405_arcsinL_uid78_fpArccosXTest_in(107 downto 2);

	--normalizeBit_uid406_arcsinL_uid78_fpArccosXTest(BITSELECT,405)@72
    normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_in <= R_uid647_prod_uid405_arcsinL_uid78_fpArccosXTest_b;
    normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_b <= normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_in(105 downto 105);

	--ld_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_b_to_reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest_2_a(DELAY,1956)@72
    ld_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_b_to_reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest_2_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_b, xout => ld_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_b_to_reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest_2(REG,926)@73
    reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest_2_q <= ld_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_b_to_reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest_2_a_q;
            END IF;
        END IF;
    END PROCESS;


	--roundBitDetectionConstant_uid420_arcsinL_uid78_fpArccosXTest(CONSTANT,419)
    roundBitDetectionConstant_uid420_arcsinL_uid78_fpArccosXTest_q <= "010";

	--fracRPostNormHigh_uid408_arcsinL_uid78_fpArccosXTest(BITSELECT,407)@72
    fracRPostNormHigh_uid408_arcsinL_uid78_fpArccosXTest_in <= R_uid647_prod_uid405_arcsinL_uid78_fpArccosXTest_b(104 downto 0);
    fracRPostNormHigh_uid408_arcsinL_uid78_fpArccosXTest_b <= fracRPostNormHigh_uid408_arcsinL_uid78_fpArccosXTest_in(104 downto 52);

	--reg_fracRPostNormHigh_uid408_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_3(REG,919)@72
    reg_fracRPostNormHigh_uid408_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPostNormHigh_uid408_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_3_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPostNormHigh_uid408_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_3_q <= fracRPostNormHigh_uid408_arcsinL_uid78_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPostNormLow_uid409_arcsinL_uid78_fpArccosXTest(BITSELECT,408)@72
    fracRPostNormLow_uid409_arcsinL_uid78_fpArccosXTest_in <= R_uid647_prod_uid405_arcsinL_uid78_fpArccosXTest_b(103 downto 0);
    fracRPostNormLow_uid409_arcsinL_uid78_fpArccosXTest_b <= fracRPostNormLow_uid409_arcsinL_uid78_fpArccosXTest_in(103 downto 51);

	--reg_fracRPostNormLow_uid409_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_2(REG,918)@72
    reg_fracRPostNormLow_uid409_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPostNormLow_uid409_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPostNormLow_uid409_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_2_q <= fracRPostNormLow_uid409_arcsinL_uid78_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_1(REG,917)@72
    reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_1_q <= normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest(MUX,409)@73
    fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_s <= reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_1_q;
    fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest: PROCESS (fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_s, en, reg_fracRPostNormLow_uid409_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_2_q, reg_fracRPostNormHigh_uid408_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_3_q)
    BEGIN
            CASE fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_s IS
                  WHEN "0" => fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_q <= reg_fracRPostNormLow_uid409_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_2_q;
                  WHEN "1" => fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_q <= reg_fracRPostNormHigh_uid408_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_3_q;
                  WHEN OTHERS => fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--FracRPostNorm1dto0_uid418_arcsinL_uid78_fpArccosXTest(BITSELECT,417)@73
    FracRPostNorm1dto0_uid418_arcsinL_uid78_fpArccosXTest_in <= fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_q(1 downto 0);
    FracRPostNorm1dto0_uid418_arcsinL_uid78_fpArccosXTest_b <= FracRPostNorm1dto0_uid418_arcsinL_uid78_fpArccosXTest_in(1 downto 0);

	--Prod51_uid412_arcsinL_uid78_fpArccosXTest(BITSELECT,411)@72
    Prod51_uid412_arcsinL_uid78_fpArccosXTest_in <= R_uid647_prod_uid405_arcsinL_uid78_fpArccosXTest_b(51 downto 0);
    Prod51_uid412_arcsinL_uid78_fpArccosXTest_b <= Prod51_uid412_arcsinL_uid78_fpArccosXTest_in(51 downto 51);

	--reg_Prod51_uid412_arcsinL_uid78_fpArccosXTest_0_to_extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_3(REG,923)@72
    reg_Prod51_uid412_arcsinL_uid78_fpArccosXTest_0_to_extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Prod51_uid412_arcsinL_uid78_fpArccosXTest_0_to_extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_3_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_Prod51_uid412_arcsinL_uid78_fpArccosXTest_0_to_extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_3_q <= Prod51_uid412_arcsinL_uid78_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest(MUX,412)@73
    extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_s <= reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_1_q;
    extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest: PROCESS (extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_s, en, GND_q, reg_Prod51_uid412_arcsinL_uid78_fpArccosXTest_0_to_extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_3_q)
    BEGIN
            CASE extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_s IS
                  WHEN "0" => extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_q <= GND_q;
                  WHEN "1" => extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_q <= reg_Prod51_uid412_arcsinL_uid78_fpArccosXTest_0_to_extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_3_q;
                  WHEN OTHERS => extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--stickyRange_uid411_arcsinL_uid78_fpArccosXTest(BITSELECT,410)@72
    stickyRange_uid411_arcsinL_uid78_fpArccosXTest_in <= R_uid647_prod_uid405_arcsinL_uid78_fpArccosXTest_b(50 downto 0);
    stickyRange_uid411_arcsinL_uid78_fpArccosXTest_b <= stickyRange_uid411_arcsinL_uid78_fpArccosXTest_in(50 downto 0);

	--reg_stickyRange_uid411_arcsinL_uid78_fpArccosXTest_0_to_stickyExtendedRange_uid414_arcsinL_uid78_fpArccosXTest_0(REG,924)@72
    reg_stickyRange_uid411_arcsinL_uid78_fpArccosXTest_0_to_stickyExtendedRange_uid414_arcsinL_uid78_fpArccosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_stickyRange_uid411_arcsinL_uid78_fpArccosXTest_0_to_stickyExtendedRange_uid414_arcsinL_uid78_fpArccosXTest_0_q <= "000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_stickyRange_uid411_arcsinL_uid78_fpArccosXTest_0_to_stickyExtendedRange_uid414_arcsinL_uid78_fpArccosXTest_0_q <= stickyRange_uid411_arcsinL_uid78_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--stickyExtendedRange_uid414_arcsinL_uid78_fpArccosXTest(BITJOIN,413)@73
    stickyExtendedRange_uid414_arcsinL_uid78_fpArccosXTest_q <= extraStickyBit_uid413_arcsinL_uid78_fpArccosXTest_q & reg_stickyRange_uid411_arcsinL_uid78_fpArccosXTest_0_to_stickyExtendedRange_uid414_arcsinL_uid78_fpArccosXTest_0_q;

	--stickyRangeComparator_uid416_arcsinL_uid78_fpArccosXTest(LOGICAL,415)@73
    stickyRangeComparator_uid416_arcsinL_uid78_fpArccosXTest_a <= stickyExtendedRange_uid414_arcsinL_uid78_fpArccosXTest_q;
    stickyRangeComparator_uid416_arcsinL_uid78_fpArccosXTest_b <= cstAllZWF_uid10_fpArccosXTest_q;
    stickyRangeComparator_uid416_arcsinL_uid78_fpArccosXTest_q <= "1" when stickyRangeComparator_uid416_arcsinL_uid78_fpArccosXTest_a = stickyRangeComparator_uid416_arcsinL_uid78_fpArccosXTest_b else "0";

	--sticky_uid417_arcsinL_uid78_fpArccosXTest(LOGICAL,416)@73
    sticky_uid417_arcsinL_uid78_fpArccosXTest_a <= stickyRangeComparator_uid416_arcsinL_uid78_fpArccosXTest_q;
    sticky_uid417_arcsinL_uid78_fpArccosXTest_q <= not sticky_uid417_arcsinL_uid78_fpArccosXTest_a;

	--lrs_uid419_arcsinL_uid78_fpArccosXTest(BITJOIN,418)@73
    lrs_uid419_arcsinL_uid78_fpArccosXTest_q <= FracRPostNorm1dto0_uid418_arcsinL_uid78_fpArccosXTest_b & sticky_uid417_arcsinL_uid78_fpArccosXTest_q;

	--reg_lrs_uid419_arcsinL_uid78_fpArccosXTest_0_to_roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_1(REG,925)@73
    reg_lrs_uid419_arcsinL_uid78_fpArccosXTest_0_to_roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_lrs_uid419_arcsinL_uid78_fpArccosXTest_0_to_roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_1_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_lrs_uid419_arcsinL_uid78_fpArccosXTest_0_to_roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_1_q <= lrs_uid419_arcsinL_uid78_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest(LOGICAL,420)@74
    roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_a <= reg_lrs_uid419_arcsinL_uid78_fpArccosXTest_0_to_roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_1_q;
    roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_b <= roundBitDetectionConstant_uid420_arcsinL_uid78_fpArccosXTest_q;
    roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_q <= "1" when roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_a = roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_b else "0";

	--roundBit_uid422_arcsinL_uid78_fpArccosXTest(LOGICAL,421)@74
    roundBit_uid422_arcsinL_uid78_fpArccosXTest_a <= roundBitDetectionPattern_uid421_arcsinL_uid78_fpArccosXTest_q;
    roundBit_uid422_arcsinL_uid78_fpArccosXTest_q <= not roundBit_uid422_arcsinL_uid78_fpArccosXTest_a;

	--roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest(BITJOIN,424)@74
    roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest_q <= GND_q & reg_normalizeBit_uid406_arcsinL_uid78_fpArccosXTest_0_to_roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest_2_q & cstAllZWF_uid10_fpArccosXTest_q & roundBit_uid422_arcsinL_uid78_fpArccosXTest_q;

	--biasInc_uid403_arcsinL_uid78_fpArccosXTest(CONSTANT,402)
    biasInc_uid403_arcsinL_uid78_fpArccosXTest_q <= "0001111111111";

	--ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_nor(LOGICAL,2237)
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_nor_b <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_nor_q <= not (ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_nor_a or ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_nor_b);

	--ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_sticky_ena(REG,2238)
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_nor_q = "1") THEN
                ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_enaAnd(LOGICAL,2239)
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_enaAnd_a <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_enaAnd_b <= en;
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_enaAnd_q <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_enaAnd_a and ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_enaAnd_b;

	--ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_nor(LOGICAL,2226)
    ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_nor_b <= ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_nor_q <= not (ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_nor_a or ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_nor_b);

	--ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_sticky_ena(REG,2227)
    ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_nor_q = "1") THEN
                ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_enaAnd(LOGICAL,2228)
    ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_enaAnd_a <= ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_enaAnd_b <= en;
    ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_enaAnd_q <= ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_enaAnd_a and ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_enaAnd_b;

	--reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0(REG,920)@38
    reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q <= SqrtFPL62dto52_uid66_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_inputreg(DELAY,2216)
    ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q, xout => ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem(DUALMEM,2217)
    ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia <= ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_inputreg_q;
    ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
    ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q;
    ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 11,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq,
        address_a => ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa,
        data_a => ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia
    );
    ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 <= areset;
        ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_q <= ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq(10 downto 0);

	--expSum_uid402_arcsinL_uid78_fpArccosXTest(ADD,401)@68
    expSum_uid402_arcsinL_uid78_fpArccosXTest_a <= STD_LOGIC_VECTOR("0" & ld_reg_SqrtFPL62dto52_uid66_fpArccosXTest_0_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_0_q_to_expSum_uid402_arcsinL_uid78_fpArccosXTest_a_replace_mem_q);
    expSum_uid402_arcsinL_uid78_fpArccosXTest_b <= STD_LOGIC_VECTOR("0" & reg_expY_uid363_arcsinL_uid78_fpArccosXTest_0_to_expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_1_q);
    expSum_uid402_arcsinL_uid78_fpArccosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expSum_uid402_arcsinL_uid78_fpArccosXTest_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                expSum_uid402_arcsinL_uid78_fpArccosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expSum_uid402_arcsinL_uid78_fpArccosXTest_a) + UNSIGNED(expSum_uid402_arcsinL_uid78_fpArccosXTest_b));
            END IF;
        END IF;
    END PROCESS;
    expSum_uid402_arcsinL_uid78_fpArccosXTest_q <= expSum_uid402_arcsinL_uid78_fpArccosXTest_o(11 downto 0);


	--ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_inputreg(DELAY,2229)
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 12, depth => 1 )
    PORT MAP ( xin => expSum_uid402_arcsinL_uid78_fpArccosXTest_q, xout => ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem(DUALMEM,2230)
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_inputreg_q;
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q;
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 12,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 12,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq,
        address_a => ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa,
        data_a => ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia
    );
    ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 <= areset;
        ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_q <= ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq(11 downto 0);

	--expSumMBias_uid404_arcsinL_uid78_fpArccosXTest(SUB,403)@73
    expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a <= STD_LOGIC_VECTOR('0' & "00" & ld_expSum_uid402_arcsinL_uid78_fpArccosXTest_q_to_expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a_replace_mem_q);
    expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_b <= STD_LOGIC_VECTOR((14 downto 13 => biasInc_uid403_arcsinL_uid78_fpArccosXTest_q(12)) & biasInc_uid403_arcsinL_uid78_fpArccosXTest_q);
    expSumMBias_uid404_arcsinL_uid78_fpArccosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_o <= STD_LOGIC_VECTOR(SIGNED(expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_a) - SIGNED(expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_b));
            END IF;
        END IF;
    END PROCESS;
    expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_q <= expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_o(13 downto 0);


	--ld_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_q_to_expFracPreRound_uid423_arcsinL_uid78_fpArccosXTest_a(DELAY,1412)@73
    ld_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_q_to_expFracPreRound_uid423_arcsinL_uid78_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_q, xout => ld_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_q_to_expFracPreRound_uid423_arcsinL_uid78_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--expFracPreRound_uid423_arcsinL_uid78_fpArccosXTest(BITJOIN,422)@74
    expFracPreRound_uid423_arcsinL_uid78_fpArccosXTest_q <= expSumMBias_uid404_arcsinL_uid78_fpArccosXTest_q & ld_fracRPostNorm_uid410_arcsinL_uid78_fpArccosXTest_q_to_expFracPreRound_uid423_arcsinL_uid78_fpArccosXTest_a_q;

	--expFracRPostRounding_uid426_arcsinL_uid78_fpArccosXTest(ADD,425)@74
    expFracRPostRounding_uid426_arcsinL_uid78_fpArccosXTest_a <= STD_LOGIC_VECTOR((68 downto 67 => expFracPreRound_uid423_arcsinL_uid78_fpArccosXTest_q(66)) & expFracPreRound_uid423_arcsinL_uid78_fpArccosXTest_q);
    expFracRPostRounding_uid426_arcsinL_uid78_fpArccosXTest_b <= STD_LOGIC_VECTOR('0' & "0000000000000" & roundBitAndNormalizationOp_uid425_arcsinL_uid78_fpArccosXTest_q);
            expFracRPostRounding_uid426_arcsinL_uid78_fpArccosXTest_o <= STD_LOGIC_VECTOR(SIGNED(expFracRPostRounding_uid426_arcsinL_uid78_fpArccosXTest_a) + SIGNED(expFracRPostRounding_uid426_arcsinL_uid78_fpArccosXTest_b));
    expFracRPostRounding_uid426_arcsinL_uid78_fpArccosXTest_q <= expFracRPostRounding_uid426_arcsinL_uid78_fpArccosXTest_o(67 downto 0);


	--expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest(BITSELECT,427)@74
    expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_in <= expFracRPostRounding_uid426_arcsinL_uid78_fpArccosXTest_q;
    expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_b <= expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_in(67 downto 53);

	--expRPreExc_uid429_arcsinL_uid78_fpArccosXTest(BITSELECT,428)@74
    expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_in <= expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_b(10 downto 0);
    expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_b <= expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_in(10 downto 0);

	--ld_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_b_to_reg_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_0_to_expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_3_a(DELAY,1968)@74
    ld_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_b_to_reg_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_0_to_expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_3_a : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_b, xout => ld_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_b_to_reg_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_0_to_expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_3_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_0_to_expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_3(REG,938)@75
    reg_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_0_to_expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_0_to_expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_3_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_0_to_expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_3_q <= ld_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_b_to_reg_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_0_to_expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_3_a_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_q_to_concExc_uid448_arcsinL_uid78_fpArccosXTest_c(DELAY,1462)@69
    ld_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_q_to_concExc_uid448_arcsinL_uid78_fpArccosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => excRNaN_uid447_arcsinL_uid78_fpArccosXTest_q, xout => ld_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_q_to_concExc_uid448_arcsinL_uid78_fpArccosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--reg_expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_0_to_expUdf_uid431_arcsinL_uid78_fpArccosXTest_1(REG,927)@74
    reg_expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_0_to_expUdf_uid431_arcsinL_uid78_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_0_to_expUdf_uid431_arcsinL_uid78_fpArccosXTest_1_q <= "000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_0_to_expUdf_uid431_arcsinL_uid78_fpArccosXTest_1_q <= expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expOvf_uid433_arcsinL_uid78_fpArccosXTest(COMPARE,432)@75
    expOvf_uid433_arcsinL_uid78_fpArccosXTest_cin <= GND_q;
    expOvf_uid433_arcsinL_uid78_fpArccosXTest_a <= STD_LOGIC_VECTOR((16 downto 15 => reg_expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_0_to_expUdf_uid431_arcsinL_uid78_fpArccosXTest_1_q(14)) & reg_expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_0_to_expUdf_uid431_arcsinL_uid78_fpArccosXTest_1_q) & '0';
    expOvf_uid433_arcsinL_uid78_fpArccosXTest_b <= STD_LOGIC_VECTOR('0' & "00000" & cstAllOWE_uid9_fpArccosXTest_q) & expOvf_uid433_arcsinL_uid78_fpArccosXTest_cin(0);
            expOvf_uid433_arcsinL_uid78_fpArccosXTest_o <= STD_LOGIC_VECTOR(SIGNED(expOvf_uid433_arcsinL_uid78_fpArccosXTest_a) - SIGNED(expOvf_uid433_arcsinL_uid78_fpArccosXTest_b));
    expOvf_uid433_arcsinL_uid78_fpArccosXTest_n(0) <= not expOvf_uid433_arcsinL_uid78_fpArccosXTest_o(17);


	--InvExc_N_uid398_arcsinL_uid78_fpArccosXTest(LOGICAL,397)@68
    InvExc_N_uid398_arcsinL_uid78_fpArccosXTest_a <= exc_N_uid397_arcsinL_uid78_fpArccosXTest_q;
    InvExc_N_uid398_arcsinL_uid78_fpArccosXTest_q <= not InvExc_N_uid398_arcsinL_uid78_fpArccosXTest_a;

	--InvExc_I_uid399_arcsinL_uid78_fpArccosXTest(LOGICAL,398)@68
    InvExc_I_uid399_arcsinL_uid78_fpArccosXTest_a <= exc_I_uid395_arcsinL_uid78_fpArccosXTest_q;
    InvExc_I_uid399_arcsinL_uid78_fpArccosXTest_q <= not InvExc_I_uid399_arcsinL_uid78_fpArccosXTest_a;

	--InvExpXIsZero_uid400_arcsinL_uid78_fpArccosXTest(LOGICAL,399)@68
    InvExpXIsZero_uid400_arcsinL_uid78_fpArccosXTest_a <= expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_q;
    InvExpXIsZero_uid400_arcsinL_uid78_fpArccosXTest_q <= not InvExpXIsZero_uid400_arcsinL_uid78_fpArccosXTest_a;

	--exc_R_uid401_arcsinL_uid78_fpArccosXTest(LOGICAL,400)@68
    exc_R_uid401_arcsinL_uid78_fpArccosXTest_a <= InvExpXIsZero_uid400_arcsinL_uid78_fpArccosXTest_q;
    exc_R_uid401_arcsinL_uid78_fpArccosXTest_b <= InvExc_I_uid399_arcsinL_uid78_fpArccosXTest_q;
    exc_R_uid401_arcsinL_uid78_fpArccosXTest_c <= InvExc_N_uid398_arcsinL_uid78_fpArccosXTest_q;
    exc_R_uid401_arcsinL_uid78_fpArccosXTest_q <= exc_R_uid401_arcsinL_uid78_fpArccosXTest_a and exc_R_uid401_arcsinL_uid78_fpArccosXTest_b and exc_R_uid401_arcsinL_uid78_fpArccosXTest_c;

	--ld_exc_R_uid401_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_R_uid401_arcsinL_uid78_fpArccosXTest_0_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_2_a(DELAY,1958)@68
    ld_exc_R_uid401_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_R_uid401_arcsinL_uid78_fpArccosXTest_0_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_2_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => exc_R_uid401_arcsinL_uid78_fpArccosXTest_q, xout => ld_exc_R_uid401_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_R_uid401_arcsinL_uid78_fpArccosXTest_0_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_exc_R_uid401_arcsinL_uid78_fpArccosXTest_0_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_2(REG,928)@74
    reg_exc_R_uid401_arcsinL_uid78_fpArccosXTest_0_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_R_uid401_arcsinL_uid78_fpArccosXTest_0_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_R_uid401_arcsinL_uid78_fpArccosXTest_0_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_2_q <= ld_exc_R_uid401_arcsinL_uid78_fpArccosXTest_q_to_reg_exc_R_uid401_arcsinL_uid78_fpArccosXTest_0_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_2_a_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_nor(LOGICAL,2200)
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_nor_b <= ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_nor_q <= not (ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_nor_a or ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_nor_b);

	--ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_sticky_ena(REG,2201)
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_nor_q = "1") THEN
                ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_enaAnd(LOGICAL,2202)
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_enaAnd_a <= ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_enaAnd_b <= en;
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_enaAnd_q <= ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_enaAnd_a and ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_enaAnd_b;

	--ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem(DUALMEM,2191)
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia <= ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_inputreg_q;
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q;
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq,
        address_a => ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa,
        data_a => ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia
    );
    ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 <= areset;
        ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_q <= ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq(0 downto 0);

	--InvExc_N_uid382_arcsinL_uid78_fpArccosXTest(LOGICAL,381)@67
    InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a <= ld_exc_N_uid381_arcsinL_uid78_fpArccosXTest_q_to_InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a_replace_mem_q;
    InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_q_i <= not InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_a;
    InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_q, xin => InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_q_i, clk => clk, aclr => areset);

	--InvExc_I_uid383_arcsinL_uid78_fpArccosXTest(LOGICAL,382)@67
    InvExc_I_uid383_arcsinL_uid78_fpArccosXTest_a <= exc_I_uid379_arcsinL_uid78_fpArccosXTest_q;
    InvExc_I_uid383_arcsinL_uid78_fpArccosXTest_q_i <= not InvExc_I_uid383_arcsinL_uid78_fpArccosXTest_a;
    InvExc_I_uid383_arcsinL_uid78_fpArccosXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => InvExc_I_uid383_arcsinL_uid78_fpArccosXTest_q, xin => InvExc_I_uid383_arcsinL_uid78_fpArccosXTest_q_i, clk => clk, aclr => areset);

	--ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_nor(LOGICAL,2213)
    ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_nor_b <= ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_nor_q <= not (ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_nor_a or ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_nor_b);

	--ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_sticky_ena(REG,2214)
    ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_nor_q = "1") THEN
                ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_enaAnd(LOGICAL,2215)
    ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_enaAnd_a <= ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_sticky_ena_q;
    ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_enaAnd_b <= en;
    ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_enaAnd_q <= ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_enaAnd_a and ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_enaAnd_b;

	--InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest(LOGICAL,383)@38
    InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_a <= expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q;
    InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_i <= not InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_a;
    InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q, xin => InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_i, clk => clk, aclr => areset);

	--ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_inputreg(DELAY,2203)
    ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q, xout => ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem(DUALMEM,2204)
    ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia <= ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_inputreg_q;
    ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
    ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q;
    ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq,
        address_a => ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_aa,
        data_a => ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_ia
    );
    ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_reset0 <= areset;
        ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_q <= ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_iq(0 downto 0);

	--exc_R_uid385_arcsinL_uid78_fpArccosXTest(LOGICAL,384)@68
    exc_R_uid385_arcsinL_uid78_fpArccosXTest_a <= ld_InvExpXIsZero_uid384_arcsinL_uid78_fpArccosXTest_q_to_exc_R_uid385_arcsinL_uid78_fpArccosXTest_a_replace_mem_q;
    exc_R_uid385_arcsinL_uid78_fpArccosXTest_b <= InvExc_I_uid383_arcsinL_uid78_fpArccosXTest_q;
    exc_R_uid385_arcsinL_uid78_fpArccosXTest_c <= InvExc_N_uid382_arcsinL_uid78_fpArccosXTest_q;
    exc_R_uid385_arcsinL_uid78_fpArccosXTest_q <= exc_R_uid385_arcsinL_uid78_fpArccosXTest_a and exc_R_uid385_arcsinL_uid78_fpArccosXTest_b and exc_R_uid385_arcsinL_uid78_fpArccosXTest_c;

	--ld_exc_R_uid385_arcsinL_uid78_fpArccosXTest_q_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_a(DELAY,1431)@68
    ld_exc_R_uid385_arcsinL_uid78_fpArccosXTest_q_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => exc_R_uid385_arcsinL_uid78_fpArccosXTest_q, xout => ld_exc_R_uid385_arcsinL_uid78_fpArccosXTest_q_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--ExcROvfAndInReg_uid442_arcsinL_uid78_fpArccosXTest(LOGICAL,441)@75
    ExcROvfAndInReg_uid442_arcsinL_uid78_fpArccosXTest_a <= ld_exc_R_uid385_arcsinL_uid78_fpArccosXTest_q_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_a_q;
    ExcROvfAndInReg_uid442_arcsinL_uid78_fpArccosXTest_b <= reg_exc_R_uid401_arcsinL_uid78_fpArccosXTest_0_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_2_q;
    ExcROvfAndInReg_uid442_arcsinL_uid78_fpArccosXTest_c <= expOvf_uid433_arcsinL_uid78_fpArccosXTest_n;
    ExcROvfAndInReg_uid442_arcsinL_uid78_fpArccosXTest_q <= ExcROvfAndInReg_uid442_arcsinL_uid78_fpArccosXTest_a and ExcROvfAndInReg_uid442_arcsinL_uid78_fpArccosXTest_b and ExcROvfAndInReg_uid442_arcsinL_uid78_fpArccosXTest_c;

	--excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest(LOGICAL,440)@68
    excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest_a <= exc_R_uid401_arcsinL_uid78_fpArccosXTest_q;
    excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest_b <= reg_exc_I_uid379_arcsinL_uid78_fpArccosXTest_0_to_excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_1_q;
    excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest_q <= excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest_a and excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest_b;

	--ld_excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_c(DELAY,1449)@68
    ld_excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest_q, xout => ld_excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest(LOGICAL,439)@68
    excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest_a <= exc_R_uid385_arcsinL_uid78_fpArccosXTest_q;
    excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest_b <= exc_I_uid395_arcsinL_uid78_fpArccosXTest_q;
    excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest_q <= excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest_a and excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest_b;

	--ld_excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_b(DELAY,1448)@68
    ld_excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest_q, xout => ld_excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest(LOGICAL,438)@68
    excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_a <= reg_exc_I_uid379_arcsinL_uid78_fpArccosXTest_0_to_excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_1_q;
    excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_b <= exc_I_uid395_arcsinL_uid78_fpArccosXTest_q;
    excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_q <= excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_a and excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_b;

	--ld_excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_a(DELAY,1447)@68
    ld_excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_q, xout => ld_excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--excRInf_uid443_arcsinL_uid78_fpArccosXTest(LOGICAL,442)@75
    excRInf_uid443_arcsinL_uid78_fpArccosXTest_a <= ld_excXIAndExcYI_uid439_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_a_q;
    excRInf_uid443_arcsinL_uid78_fpArccosXTest_b <= ld_excXRAndExcYI_uid440_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_b_q;
    excRInf_uid443_arcsinL_uid78_fpArccosXTest_c <= ld_excYRAndExcXI_uid441_arcsinL_uid78_fpArccosXTest_q_to_excRInf_uid443_arcsinL_uid78_fpArccosXTest_c_q;
    excRInf_uid443_arcsinL_uid78_fpArccosXTest_d <= ExcROvfAndInReg_uid442_arcsinL_uid78_fpArccosXTest_q;
    excRInf_uid443_arcsinL_uid78_fpArccosXTest_q <= excRInf_uid443_arcsinL_uid78_fpArccosXTest_a or excRInf_uid443_arcsinL_uid78_fpArccosXTest_b or excRInf_uid443_arcsinL_uid78_fpArccosXTest_c or excRInf_uid443_arcsinL_uid78_fpArccosXTest_d;

	--expUdf_uid431_arcsinL_uid78_fpArccosXTest(COMPARE,430)@75
    expUdf_uid431_arcsinL_uid78_fpArccosXTest_cin <= GND_q;
    expUdf_uid431_arcsinL_uid78_fpArccosXTest_a <= STD_LOGIC_VECTOR('0' & "000000000000000" & GND_q) & '0';
    expUdf_uid431_arcsinL_uid78_fpArccosXTest_b <= STD_LOGIC_VECTOR((16 downto 15 => reg_expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_0_to_expUdf_uid431_arcsinL_uid78_fpArccosXTest_1_q(14)) & reg_expRPreExcExt_uid428_arcsinL_uid78_fpArccosXTest_0_to_expUdf_uid431_arcsinL_uid78_fpArccosXTest_1_q) & expUdf_uid431_arcsinL_uid78_fpArccosXTest_cin(0);
            expUdf_uid431_arcsinL_uid78_fpArccosXTest_o <= STD_LOGIC_VECTOR(SIGNED(expUdf_uid431_arcsinL_uid78_fpArccosXTest_a) - SIGNED(expUdf_uid431_arcsinL_uid78_fpArccosXTest_b));
    expUdf_uid431_arcsinL_uid78_fpArccosXTest_n(0) <= not expUdf_uid431_arcsinL_uid78_fpArccosXTest_o(17);


	--excZC3_uid437_arcsinL_uid78_fpArccosXTest(LOGICAL,436)@75
    excZC3_uid437_arcsinL_uid78_fpArccosXTest_a <= ld_exc_R_uid385_arcsinL_uid78_fpArccosXTest_q_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_a_q;
    excZC3_uid437_arcsinL_uid78_fpArccosXTest_b <= reg_exc_R_uid401_arcsinL_uid78_fpArccosXTest_0_to_excZC3_uid437_arcsinL_uid78_fpArccosXTest_2_q;
    excZC3_uid437_arcsinL_uid78_fpArccosXTest_c <= expUdf_uid431_arcsinL_uid78_fpArccosXTest_n;
    excZC3_uid437_arcsinL_uid78_fpArccosXTest_q <= excZC3_uid437_arcsinL_uid78_fpArccosXTest_a and excZC3_uid437_arcsinL_uid78_fpArccosXTest_b and excZC3_uid437_arcsinL_uid78_fpArccosXTest_c;

	--excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest(LOGICAL,435)@68
    excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest_a <= expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_q;
    excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest_b <= exc_R_uid385_arcsinL_uid78_fpArccosXTest_q;
    excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest_q <= excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest_a and excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest_b;

	--ld_excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_c(DELAY,1436)@68
    ld_excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest_q, xout => ld_excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest(LOGICAL,434)@68
    excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_replace_mem_q;
    excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_b <= exc_R_uid401_arcsinL_uid78_fpArccosXTest_q;
    excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_q <= excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a and excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_b;

	--ld_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_b(DELAY,1435)@68
    ld_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_q, xout => ld_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_nor(LOGICAL,2633)
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_nor_b <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena_q;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_nor_q <= not (ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_nor_a or ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_nor_b);

	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena(REG,2634)
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_nor_q = "1") THEN
                ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena_q <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_enaAnd(LOGICAL,2635)
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_a <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_sticky_ena_q;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_b <= en;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_q <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_a and ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_b;

	--ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem(DUALMEM,2624)
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_ia <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_a_inputreg_q;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_aa <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdreg_q;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_ab <= ld_expXIsMax_uid376_arcsinL_uid78_fpArccosXTest_q_to_exc_I_uid379_arcsinL_uid78_fpArccosXTest_a_replace_rdmux_q;
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_iq,
        address_a => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_aa,
        data_a => ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_ia
    );
    ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_reset0 <= areset;
        ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_q <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_iq(0 downto 0);

	--reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1(REG,906)@67
    reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_q <= ld_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_q_to_reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest(LOGICAL,433)@68
    excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_a <= reg_expXIsZero_uid374_arcsinL_uid78_fpArccosXTest_0_to_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_1_q;
    excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_b <= expXIsZero_uid390_arcsinL_uid78_fpArccosXTest_q;
    excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_q <= excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_a and excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_b;

	--ld_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_a(DELAY,1434)@68
    ld_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_q, xout => ld_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--excRZero_uid438_arcsinL_uid78_fpArccosXTest(LOGICAL,437)@75
    excRZero_uid438_arcsinL_uid78_fpArccosXTest_a <= ld_excXZAndExcYZ_uid434_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_a_q;
    excRZero_uid438_arcsinL_uid78_fpArccosXTest_b <= ld_excXZAndExcYR_uid435_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_b_q;
    excRZero_uid438_arcsinL_uid78_fpArccosXTest_c <= ld_excYZAndExcXR_uid436_arcsinL_uid78_fpArccosXTest_q_to_excRZero_uid438_arcsinL_uid78_fpArccosXTest_c_q;
    excRZero_uid438_arcsinL_uid78_fpArccosXTest_d <= excZC3_uid437_arcsinL_uid78_fpArccosXTest_q;
    excRZero_uid438_arcsinL_uid78_fpArccosXTest_q <= excRZero_uid438_arcsinL_uid78_fpArccosXTest_a or excRZero_uid438_arcsinL_uid78_fpArccosXTest_b or excRZero_uid438_arcsinL_uid78_fpArccosXTest_c or excRZero_uid438_arcsinL_uid78_fpArccosXTest_d;

	--concExc_uid448_arcsinL_uid78_fpArccosXTest(BITJOIN,447)@75
    concExc_uid448_arcsinL_uid78_fpArccosXTest_q <= ld_excRNaN_uid447_arcsinL_uid78_fpArccosXTest_q_to_concExc_uid448_arcsinL_uid78_fpArccosXTest_c_q & excRInf_uid443_arcsinL_uid78_fpArccosXTest_q & excRZero_uid438_arcsinL_uid78_fpArccosXTest_q;

	--reg_concExc_uid448_arcsinL_uid78_fpArccosXTest_0_to_excREnc_uid449_arcsinL_uid78_fpArccosXTest_0(REG,936)@75
    reg_concExc_uid448_arcsinL_uid78_fpArccosXTest_0_to_excREnc_uid449_arcsinL_uid78_fpArccosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_concExc_uid448_arcsinL_uid78_fpArccosXTest_0_to_excREnc_uid449_arcsinL_uid78_fpArccosXTest_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_concExc_uid448_arcsinL_uid78_fpArccosXTest_0_to_excREnc_uid449_arcsinL_uid78_fpArccosXTest_0_q <= concExc_uid448_arcsinL_uid78_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--excREnc_uid449_arcsinL_uid78_fpArccosXTest(LOOKUP,448)@76
    excREnc_uid449_arcsinL_uid78_fpArccosXTest: PROCESS (reg_concExc_uid448_arcsinL_uid78_fpArccosXTest_0_to_excREnc_uid449_arcsinL_uid78_fpArccosXTest_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_concExc_uid448_arcsinL_uid78_fpArccosXTest_0_to_excREnc_uid449_arcsinL_uid78_fpArccosXTest_0_q) IS
                WHEN "000" =>  excREnc_uid449_arcsinL_uid78_fpArccosXTest_q <= "01";
                WHEN "001" =>  excREnc_uid449_arcsinL_uid78_fpArccosXTest_q <= "00";
                WHEN "010" =>  excREnc_uid449_arcsinL_uid78_fpArccosXTest_q <= "10";
                WHEN "011" =>  excREnc_uid449_arcsinL_uid78_fpArccosXTest_q <= "00";
                WHEN "100" =>  excREnc_uid449_arcsinL_uid78_fpArccosXTest_q <= "11";
                WHEN "101" =>  excREnc_uid449_arcsinL_uid78_fpArccosXTest_q <= "00";
                WHEN "110" =>  excREnc_uid449_arcsinL_uid78_fpArccosXTest_q <= "00";
                WHEN "111" =>  excREnc_uid449_arcsinL_uid78_fpArccosXTest_q <= "00";
                WHEN OTHERS =>
                    excREnc_uid449_arcsinL_uid78_fpArccosXTest_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--expRPostExc_uid458_arcsinL_uid78_fpArccosXTest(MUX,457)@76
    expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_s <= excREnc_uid449_arcsinL_uid78_fpArccosXTest_q;
    expRPostExc_uid458_arcsinL_uid78_fpArccosXTest: PROCESS (expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_s, en, cstAllZWE_uid12_fpArccosXTest_q, reg_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_0_to_expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_3_q, cstAllOWE_uid9_fpArccosXTest_q, cstAllOWE_uid9_fpArccosXTest_q)
    BEGIN
            CASE expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_s IS
                  WHEN "00" => expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_q <= cstAllZWE_uid12_fpArccosXTest_q;
                  WHEN "01" => expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_q <= reg_expRPreExc_uid429_arcsinL_uid78_fpArccosXTest_0_to_expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_3_q;
                  WHEN "10" => expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_q <= cstAllOWE_uid9_fpArccosXTest_q;
                  WHEN "11" => expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_q <= cstAllOWE_uid9_fpArccosXTest_q;
                  WHEN OTHERS => expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest(BITSELECT,426)@74
    fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_in <= expFracRPostRounding_uid426_arcsinL_uid78_fpArccosXTest_q(52 downto 0);
    fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_b <= fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_in(52 downto 1);

	--ld_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_b_to_reg_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_0_to_fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_3_a(DELAY,1967)@74
    ld_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_b_to_reg_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_0_to_fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_3_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_b, xout => ld_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_b_to_reg_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_0_to_fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_3_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_0_to_fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_3(REG,937)@75
    reg_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_0_to_fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_0_to_fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_0_to_fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_3_q <= ld_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_b_to_reg_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_0_to_fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_3_a_q;
            END IF;
        END IF;
    END PROCESS;


	--fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest(MUX,452)@76
    fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_s <= excREnc_uid449_arcsinL_uid78_fpArccosXTest_q;
    fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest: PROCESS (fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_s, en, cstAllZWF_uid10_fpArccosXTest_q, reg_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_0_to_fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_3_q, cstAllZWF_uid10_fpArccosXTest_q, cstNaNWF_uid11_fpArccosXTest_q)
    BEGIN
            CASE fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_s IS
                  WHEN "00" => fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_q <= cstAllZWF_uid10_fpArccosXTest_q;
                  WHEN "01" => fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_q <= reg_fracRPreExc_uid427_arcsinL_uid78_fpArccosXTest_0_to_fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_3_q;
                  WHEN "10" => fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_q <= cstAllZWF_uid10_fpArccosXTest_q;
                  WHEN "11" => fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_q <= cstNaNWF_uid11_fpArccosXTest_q;
                  WHEN OTHERS => fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--R_uid461_arcsinL_uid78_fpArccosXTest(BITJOIN,460)@76
    R_uid461_arcsinL_uid78_fpArccosXTest_q <= ld_signRPostExc_uid460_arcsinL_uid78_fpArccosXTest_q_to_R_uid461_arcsinL_uid78_fpArccosXTest_c_q & expRPostExc_uid458_arcsinL_uid78_fpArccosXTest_q & fracRPostExc_uid453_arcsinL_uid78_fpArccosXTest_q;

	--ArcsinL51dto0_uid79_fpArccosXTest(BITSELECT,78)@76
    ArcsinL51dto0_uid79_fpArccosXTest_in <= R_uid461_arcsinL_uid78_fpArccosXTest_q(51 downto 0);
    ArcsinL51dto0_uid79_fpArccosXTest_b <= ArcsinL51dto0_uid79_fpArccosXTest_in(51 downto 0);

	--ld_ArcsinL51dto0_uid79_fpArccosXTest_b_to_oFracArcsinL_uid80_fpArccosXTest_a(DELAY,1067)@76
    ld_ArcsinL51dto0_uid79_fpArccosXTest_b_to_oFracArcsinL_uid80_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => ArcsinL51dto0_uid79_fpArccosXTest_b, xout => ld_ArcsinL51dto0_uid79_fpArccosXTest_b_to_oFracArcsinL_uid80_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--oFracArcsinL_uid80_fpArccosXTest(BITJOIN,79)@77
    oFracArcsinL_uid80_fpArccosXTest_q <= VCC_q & ld_ArcsinL51dto0_uid79_fpArccosXTest_b_to_oFracArcsinL_uid80_fpArccosXTest_a_q;

	--X52dto48_uid470_alignArcsinL_uid84_fpArccosXTest(BITSELECT,469)@77
    X52dto48_uid470_alignArcsinL_uid84_fpArccosXTest_in <= oFracArcsinL_uid80_fpArccosXTest_q;
    X52dto48_uid470_alignArcsinL_uid84_fpArccosXTest_b <= X52dto48_uid470_alignArcsinL_uid84_fpArccosXTest_in(52 downto 48);

	--rightShiftStage0Idx3_uid472_alignArcsinL_uid84_fpArccosXTest(BITJOIN,471)@77
    rightShiftStage0Idx3_uid472_alignArcsinL_uid84_fpArccosXTest_q <= rightShiftStage0Idx3Pad48_uid289_alignSqrt_uid69_fpArccosXTest_q & X52dto48_uid470_alignArcsinL_uid84_fpArccosXTest_b;

	--reg_rightShiftStage0Idx3_uid472_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_5(REG,944)@77
    reg_rightShiftStage0Idx3_uid472_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0Idx3_uid472_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_5_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0Idx3_uid472_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_5_q <= rightShiftStage0Idx3_uid472_alignArcsinL_uid84_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--X52dto32_uid467_alignArcsinL_uid84_fpArccosXTest(BITSELECT,466)@77
    X52dto32_uid467_alignArcsinL_uid84_fpArccosXTest_in <= oFracArcsinL_uid80_fpArccosXTest_q;
    X52dto32_uid467_alignArcsinL_uid84_fpArccosXTest_b <= X52dto32_uid467_alignArcsinL_uid84_fpArccosXTest_in(52 downto 32);

	--rightShiftStage0Idx2_uid469_alignArcsinL_uid84_fpArccosXTest(BITJOIN,468)@77
    rightShiftStage0Idx2_uid469_alignArcsinL_uid84_fpArccosXTest_q <= rightShiftStage0Idx1Pad32_uid136_fxpX_uid50_fpArccosXTest_q & X52dto32_uid467_alignArcsinL_uid84_fpArccosXTest_b;

	--reg_rightShiftStage0Idx2_uid469_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_4(REG,943)@77
    reg_rightShiftStage0Idx2_uid469_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0Idx2_uid469_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_4_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0Idx2_uid469_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_4_q <= rightShiftStage0Idx2_uid469_alignArcsinL_uid84_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--X52dto16_uid464_alignArcsinL_uid84_fpArccosXTest(BITSELECT,463)@77
    X52dto16_uid464_alignArcsinL_uid84_fpArccosXTest_in <= oFracArcsinL_uid80_fpArccosXTest_q;
    X52dto16_uid464_alignArcsinL_uid84_fpArccosXTest_b <= X52dto16_uid464_alignArcsinL_uid84_fpArccosXTest_in(52 downto 16);

	--rightShiftStage0Idx1_uid466_alignArcsinL_uid84_fpArccosXTest(BITJOIN,465)@77
    rightShiftStage0Idx1_uid466_alignArcsinL_uid84_fpArccosXTest_q <= rightShiftStage1Idx2Pad16_uid148_fxpX_uid50_fpArccosXTest_q & X52dto16_uid464_alignArcsinL_uid84_fpArccosXTest_b;

	--reg_rightShiftStage0Idx1_uid466_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_3(REG,942)@77
    reg_rightShiftStage0Idx1_uid466_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0Idx1_uid466_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_3_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0Idx1_uid466_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_3_q <= rightShiftStage0Idx1_uid466_alignArcsinL_uid84_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_oFracArcsinL_uid80_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_2(REG,941)@77
    reg_oFracArcsinL_uid80_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_oFracArcsinL_uid80_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_oFracArcsinL_uid80_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_2_q <= oFracArcsinL_uid80_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ArcsinL62dto52_uid81_fpArccosXTest(BITSELECT,80)@76
    ArcsinL62dto52_uid81_fpArccosXTest_in <= R_uid461_arcsinL_uid78_fpArccosXTest_q(62 downto 0);
    ArcsinL62dto52_uid81_fpArccosXTest_b <= ArcsinL62dto52_uid81_fpArccosXTest_in(62 downto 52);

	--reg_ArcsinL62dto52_uid81_fpArccosXTest_0_to_srValArcsinL_uid82_fpArccosXTest_1(REG,939)@76
    reg_ArcsinL62dto52_uid81_fpArccosXTest_0_to_srValArcsinL_uid82_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_ArcsinL62dto52_uid81_fpArccosXTest_0_to_srValArcsinL_uid82_fpArccosXTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_ArcsinL62dto52_uid81_fpArccosXTest_0_to_srValArcsinL_uid82_fpArccosXTest_1_q <= ArcsinL62dto52_uid81_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--srValArcsinL_uid82_fpArccosXTest(SUB,81)@77
    srValArcsinL_uid82_fpArccosXTest_a <= STD_LOGIC_VECTOR("0" & cstBias_uid13_fpArccosXTest_q);
    srValArcsinL_uid82_fpArccosXTest_b <= STD_LOGIC_VECTOR("0" & reg_ArcsinL62dto52_uid81_fpArccosXTest_0_to_srValArcsinL_uid82_fpArccosXTest_1_q);
            srValArcsinL_uid82_fpArccosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(srValArcsinL_uid82_fpArccosXTest_a) - UNSIGNED(srValArcsinL_uid82_fpArccosXTest_b));
    srValArcsinL_uid82_fpArccosXTest_q <= srValArcsinL_uid82_fpArccosXTest_o(11 downto 0);


	--srValArcsinLRange_uid83_fpArccosXTest(BITSELECT,82)@77
    srValArcsinLRange_uid83_fpArccosXTest_in <= srValArcsinL_uid82_fpArccosXTest_q(5 downto 0);
    srValArcsinLRange_uid83_fpArccosXTest_b <= srValArcsinLRange_uid83_fpArccosXTest_in(5 downto 0);

	--rightShiftStageSel5Dto4_uid473_alignArcsinL_uid84_fpArccosXTest(BITSELECT,472)@77
    rightShiftStageSel5Dto4_uid473_alignArcsinL_uid84_fpArccosXTest_in <= srValArcsinLRange_uid83_fpArccosXTest_b;
    rightShiftStageSel5Dto4_uid473_alignArcsinL_uid84_fpArccosXTest_b <= rightShiftStageSel5Dto4_uid473_alignArcsinL_uid84_fpArccosXTest_in(5 downto 4);

	--reg_rightShiftStageSel5Dto4_uid473_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_1(REG,940)@77
    reg_rightShiftStageSel5Dto4_uid473_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel5Dto4_uid473_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel5Dto4_uid473_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_1_q <= rightShiftStageSel5Dto4_uid473_alignArcsinL_uid84_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest(MUX,473)@78
    rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_s <= reg_rightShiftStageSel5Dto4_uid473_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_1_q;
    rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest: PROCESS (rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_s, en, reg_oFracArcsinL_uid80_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_2_q, reg_rightShiftStage0Idx1_uid466_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_3_q, reg_rightShiftStage0Idx2_uid469_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_4_q, reg_rightShiftStage0Idx3_uid472_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_5_q)
    BEGIN
            CASE rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_s IS
                  WHEN "00" => rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_q <= reg_oFracArcsinL_uid80_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_2_q;
                  WHEN "01" => rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_q <= reg_rightShiftStage0Idx1_uid466_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_3_q;
                  WHEN "10" => rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_q <= reg_rightShiftStage0Idx2_uid469_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_4_q;
                  WHEN "11" => rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_q <= reg_rightShiftStage0Idx3_uid472_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_5_q;
                  WHEN OTHERS => rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage052dto12_uid481_alignArcsinL_uid84_fpArccosXTest(BITSELECT,480)@78
    RightShiftStage052dto12_uid481_alignArcsinL_uid84_fpArccosXTest_in <= rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_q;
    RightShiftStage052dto12_uid481_alignArcsinL_uid84_fpArccosXTest_b <= RightShiftStage052dto12_uid481_alignArcsinL_uid84_fpArccosXTest_in(52 downto 12);

	--ld_RightShiftStage052dto12_uid481_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx3_uid483_alignArcsinL_uid84_fpArccosXTest_a(DELAY,1491)@78
    ld_RightShiftStage052dto12_uid481_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx3_uid483_alignArcsinL_uid84_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 41, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto12_uid481_alignArcsinL_uid84_fpArccosXTest_b, xout => ld_RightShiftStage052dto12_uid481_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx3_uid483_alignArcsinL_uid84_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx3_uid483_alignArcsinL_uid84_fpArccosXTest(BITJOIN,482)@79
    rightShiftStage1Idx3_uid483_alignArcsinL_uid84_fpArccosXTest_q <= rightShiftStage1Idx3Pad12_uid300_alignSqrt_uid69_fpArccosXTest_q & ld_RightShiftStage052dto12_uid481_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx3_uid483_alignArcsinL_uid84_fpArccosXTest_a_q;

	--RightShiftStage052dto8_uid478_alignArcsinL_uid84_fpArccosXTest(BITSELECT,477)@78
    RightShiftStage052dto8_uid478_alignArcsinL_uid84_fpArccosXTest_in <= rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_q;
    RightShiftStage052dto8_uid478_alignArcsinL_uid84_fpArccosXTest_b <= RightShiftStage052dto8_uid478_alignArcsinL_uid84_fpArccosXTest_in(52 downto 8);

	--ld_RightShiftStage052dto8_uid478_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx2_uid480_alignArcsinL_uid84_fpArccosXTest_a(DELAY,1489)@78
    ld_RightShiftStage052dto8_uid478_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx2_uid480_alignArcsinL_uid84_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto8_uid478_alignArcsinL_uid84_fpArccosXTest_b, xout => ld_RightShiftStage052dto8_uid478_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx2_uid480_alignArcsinL_uid84_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx2_uid480_alignArcsinL_uid84_fpArccosXTest(BITJOIN,479)@79
    rightShiftStage1Idx2_uid480_alignArcsinL_uid84_fpArccosXTest_q <= rightShiftStage1Idx1Pad8_uid145_fxpX_uid50_fpArccosXTest_q & ld_RightShiftStage052dto8_uid478_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx2_uid480_alignArcsinL_uid84_fpArccosXTest_a_q;

	--RightShiftStage052dto4_uid475_alignArcsinL_uid84_fpArccosXTest(BITSELECT,474)@78
    RightShiftStage052dto4_uid475_alignArcsinL_uid84_fpArccosXTest_in <= rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_q;
    RightShiftStage052dto4_uid475_alignArcsinL_uid84_fpArccosXTest_b <= RightShiftStage052dto4_uid475_alignArcsinL_uid84_fpArccosXTest_in(52 downto 4);

	--ld_RightShiftStage052dto4_uid475_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx1_uid477_alignArcsinL_uid84_fpArccosXTest_a(DELAY,1487)@78
    ld_RightShiftStage052dto4_uid475_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx1_uid477_alignArcsinL_uid84_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 49, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto4_uid475_alignArcsinL_uid84_fpArccosXTest_b, xout => ld_RightShiftStage052dto4_uid475_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx1_uid477_alignArcsinL_uid84_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx1_uid477_alignArcsinL_uid84_fpArccosXTest(BITJOIN,476)@79
    rightShiftStage1Idx1_uid477_alignArcsinL_uid84_fpArccosXTest_q <= rightShiftStage2Idx2Pad4_uid159_fxpX_uid50_fpArccosXTest_q & ld_RightShiftStage052dto4_uid475_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage1Idx1_uid477_alignArcsinL_uid84_fpArccosXTest_a_q;

	--reg_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_2(REG,946)@78
    reg_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_2_q <= rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest(BITSELECT,483)@77
    rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_in <= srValArcsinLRange_uid83_fpArccosXTest_b(3 downto 0);
    rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_b <= rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_in(3 downto 2);

	--ld_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_b_to_reg_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_1_a(DELAY,1975)@77
    ld_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_b_to_reg_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_b, xout => ld_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_b_to_reg_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_1(REG,945)@78
    reg_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_1_q <= ld_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_b_to_reg_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest(MUX,484)@79
    rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_s <= reg_rightShiftStageSel3Dto2_uid484_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_1_q;
    rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest: PROCESS (rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_s, en, reg_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_2_q, rightShiftStage1Idx1_uid477_alignArcsinL_uid84_fpArccosXTest_q, rightShiftStage1Idx2_uid480_alignArcsinL_uid84_fpArccosXTest_q, rightShiftStage1Idx3_uid483_alignArcsinL_uid84_fpArccosXTest_q)
    BEGIN
            CASE rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_s IS
                  WHEN "00" => rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_q <= reg_rightShiftStage0_uid474_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_2_q;
                  WHEN "01" => rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_q <= rightShiftStage1Idx1_uid477_alignArcsinL_uid84_fpArccosXTest_q;
                  WHEN "10" => rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_q <= rightShiftStage1Idx2_uid480_alignArcsinL_uid84_fpArccosXTest_q;
                  WHEN "11" => rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_q <= rightShiftStage1Idx3_uid483_alignArcsinL_uid84_fpArccosXTest_q;
                  WHEN OTHERS => rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage152dto3_uid492_alignArcsinL_uid84_fpArccosXTest(BITSELECT,491)@79
    RightShiftStage152dto3_uid492_alignArcsinL_uid84_fpArccosXTest_in <= rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_q;
    RightShiftStage152dto3_uid492_alignArcsinL_uid84_fpArccosXTest_b <= RightShiftStage152dto3_uid492_alignArcsinL_uid84_fpArccosXTest_in(52 downto 3);

	--ld_RightShiftStage152dto3_uid492_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx3_uid494_alignArcsinL_uid84_fpArccosXTest_a(DELAY,1503)@79
    ld_RightShiftStage152dto3_uid492_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx3_uid494_alignArcsinL_uid84_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 50, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto3_uid492_alignArcsinL_uid84_fpArccosXTest_b, xout => ld_RightShiftStage152dto3_uid492_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx3_uid494_alignArcsinL_uid84_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx3_uid494_alignArcsinL_uid84_fpArccosXTest(BITJOIN,493)@80
    rightShiftStage2Idx3_uid494_alignArcsinL_uid84_fpArccosXTest_q <= rightShiftStage2Idx3Pad3_uid311_alignSqrt_uid69_fpArccosXTest_q & ld_RightShiftStage152dto3_uid492_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx3_uid494_alignArcsinL_uid84_fpArccosXTest_a_q;

	--RightShiftStage152dto2_uid489_alignArcsinL_uid84_fpArccosXTest(BITSELECT,488)@79
    RightShiftStage152dto2_uid489_alignArcsinL_uid84_fpArccosXTest_in <= rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_q;
    RightShiftStage152dto2_uid489_alignArcsinL_uid84_fpArccosXTest_b <= RightShiftStage152dto2_uid489_alignArcsinL_uid84_fpArccosXTest_in(52 downto 2);

	--ld_RightShiftStage152dto2_uid489_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx2_uid491_alignArcsinL_uid84_fpArccosXTest_a(DELAY,1501)@79
    ld_RightShiftStage152dto2_uid489_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx2_uid491_alignArcsinL_uid84_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 51, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto2_uid489_alignArcsinL_uid84_fpArccosXTest_b, xout => ld_RightShiftStage152dto2_uid489_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx2_uid491_alignArcsinL_uid84_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx2_uid491_alignArcsinL_uid84_fpArccosXTest(BITJOIN,490)@80
    rightShiftStage2Idx2_uid491_alignArcsinL_uid84_fpArccosXTest_q <= rightShiftStage2Idx1Pad2_uid156_fxpX_uid50_fpArccosXTest_q & ld_RightShiftStage152dto2_uid489_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx2_uid491_alignArcsinL_uid84_fpArccosXTest_a_q;

	--RightShiftStage152dto1_uid486_alignArcsinL_uid84_fpArccosXTest(BITSELECT,485)@79
    RightShiftStage152dto1_uid486_alignArcsinL_uid84_fpArccosXTest_in <= rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_q;
    RightShiftStage152dto1_uid486_alignArcsinL_uid84_fpArccosXTest_b <= RightShiftStage152dto1_uid486_alignArcsinL_uid84_fpArccosXTest_in(52 downto 1);

	--ld_RightShiftStage152dto1_uid486_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx1_uid488_alignArcsinL_uid84_fpArccosXTest_a(DELAY,1499)@79
    ld_RightShiftStage152dto1_uid486_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx1_uid488_alignArcsinL_uid84_fpArccosXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto1_uid486_alignArcsinL_uid84_fpArccosXTest_b, xout => ld_RightShiftStage152dto1_uid486_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx1_uid488_alignArcsinL_uid84_fpArccosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx1_uid488_alignArcsinL_uid84_fpArccosXTest(BITJOIN,487)@80
    rightShiftStage2Idx1_uid488_alignArcsinL_uid84_fpArccosXTest_q <= GND_q & ld_RightShiftStage152dto1_uid486_alignArcsinL_uid84_fpArccosXTest_b_to_rightShiftStage2Idx1_uid488_alignArcsinL_uid84_fpArccosXTest_a_q;

	--reg_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_2(REG,948)@79
    reg_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_2_q <= rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest(BITSELECT,494)@77
    rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_in <= srValArcsinLRange_uid83_fpArccosXTest_b(1 downto 0);
    rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_b <= rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_in(1 downto 0);

	--reg_rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_1(REG,947)@77
    reg_rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_1_q <= rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_1_q_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_b(DELAY,1505)@78
    ld_reg_rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_1_q_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 2 )
    PORT MAP ( xin => reg_rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_1_q, xout => ld_reg_rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_1_q_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest(MUX,495)@80
    rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_s <= ld_reg_rightShiftStageSel1Dto0_uid495_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_1_q_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_b_q;
    rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest: PROCESS (rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_s, en, reg_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_2_q, rightShiftStage2Idx1_uid488_alignArcsinL_uid84_fpArccosXTest_q, rightShiftStage2Idx2_uid491_alignArcsinL_uid84_fpArccosXTest_q, rightShiftStage2Idx3_uid494_alignArcsinL_uid84_fpArccosXTest_q)
    BEGIN
            CASE rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_s IS
                  WHEN "00" => rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_q <= reg_rightShiftStage1_uid485_alignArcsinL_uid84_fpArccosXTest_0_to_rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_2_q;
                  WHEN "01" => rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_q <= rightShiftStage2Idx1_uid488_alignArcsinL_uid84_fpArccosXTest_q;
                  WHEN "10" => rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_q <= rightShiftStage2Idx2_uid491_alignArcsinL_uid84_fpArccosXTest_q;
                  WHEN "11" => rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_q <= rightShiftStage2Idx3_uid494_alignArcsinL_uid84_fpArccosXTest_q;
                  WHEN OTHERS => rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--pad_fxpArcsinL_uid85_uid86_fpArccosXTest(BITJOIN,85)@80
    pad_fxpArcsinL_uid85_uid86_fpArccosXTest_q <= rightShiftStage2_uid496_alignArcsinL_uid84_fpArccosXTest_q & STD_LOGIC_VECTOR((2 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_fxpArcsinL_uid85_uid86_fpArccosXTest_0_to_path1NegCase_uid86_fpArccosXTest_1(REG,949)@80
    reg_pad_fxpArcsinL_uid85_uid86_fpArccosXTest_0_to_path1NegCase_uid86_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_fxpArcsinL_uid85_uid86_fpArccosXTest_0_to_path1NegCase_uid86_fpArccosXTest_1_q <= "00000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_fxpArcsinL_uid85_uid86_fpArccosXTest_0_to_path1NegCase_uid86_fpArccosXTest_1_q <= pad_fxpArcsinL_uid85_uid86_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--pi_uid85_fpArccosXTest(CONSTANT,84)
    pi_uid85_fpArccosXTest_q <= "110010010000111111011010101000100010000101101000110000100";

	--path1NegCase_uid86_fpArccosXTest(SUB,86)@81
    path1NegCase_uid86_fpArccosXTest_a <= STD_LOGIC_VECTOR("0" & pi_uid85_fpArccosXTest_q);
    path1NegCase_uid86_fpArccosXTest_b <= STD_LOGIC_VECTOR("00" & reg_pad_fxpArcsinL_uid85_uid86_fpArccosXTest_0_to_path1NegCase_uid86_fpArccosXTest_1_q);
            path1NegCase_uid86_fpArccosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(path1NegCase_uid86_fpArccosXTest_a) - UNSIGNED(path1NegCase_uid86_fpArccosXTest_b));
    path1NegCase_uid86_fpArccosXTest_q <= path1NegCase_uid86_fpArccosXTest_o(57 downto 0);


	--path1NegCaseN_uid88_fpArccosXTest(BITSELECT,87)@81
    path1NegCaseN_uid88_fpArccosXTest_in <= path1NegCase_uid86_fpArccosXTest_q(56 downto 0);
    path1NegCaseN_uid88_fpArccosXTest_b <= path1NegCaseN_uid88_fpArccosXTest_in(56 downto 56);

	--reg_path1NegCaseN_uid88_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_1(REG,950)@81
    reg_path1NegCaseN_uid88_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path1NegCaseN_uid88_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path1NegCaseN_uid88_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_1_q <= path1NegCaseN_uid88_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--path1NegCaseExp_uid92_fpArccosXTest(ADD,91)@82
    path1NegCaseExp_uid92_fpArccosXTest_a <= STD_LOGIC_VECTOR("0" & cstBias_uid13_fpArccosXTest_q);
    path1NegCaseExp_uid92_fpArccosXTest_b <= STD_LOGIC_VECTOR("00000000000" & reg_path1NegCaseN_uid88_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_1_q);
            path1NegCaseExp_uid92_fpArccosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(path1NegCaseExp_uid92_fpArccosXTest_a) + UNSIGNED(path1NegCaseExp_uid92_fpArccosXTest_b));
    path1NegCaseExp_uid92_fpArccosXTest_q <= path1NegCaseExp_uid92_fpArccosXTest_o(11 downto 0);


	--path1NegCaseExpRange_uid93_fpArccosXTest(BITSELECT,92)@82
    path1NegCaseExpRange_uid93_fpArccosXTest_in <= path1NegCaseExp_uid92_fpArccosXTest_q(10 downto 0);
    path1NegCaseExpRange_uid93_fpArccosXTest_b <= path1NegCaseExpRange_uid93_fpArccosXTest_in(10 downto 0);

	--path1NegCaseFracHigh_uid89_fpArccosXTest(BITSELECT,88)@81
    path1NegCaseFracHigh_uid89_fpArccosXTest_in <= path1NegCase_uid86_fpArccosXTest_q(55 downto 0);
    path1NegCaseFracHigh_uid89_fpArccosXTest_b <= path1NegCaseFracHigh_uid89_fpArccosXTest_in(55 downto 4);

	--reg_path1NegCaseFracHigh_uid89_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_3(REG,952)@81
    reg_path1NegCaseFracHigh_uid89_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path1NegCaseFracHigh_uid89_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path1NegCaseFracHigh_uid89_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_3_q <= path1NegCaseFracHigh_uid89_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--path1NegCaseFracLow_uid90_fpArccosXTest(BITSELECT,89)@81
    path1NegCaseFracLow_uid90_fpArccosXTest_in <= path1NegCase_uid86_fpArccosXTest_q(54 downto 0);
    path1NegCaseFracLow_uid90_fpArccosXTest_b <= path1NegCaseFracLow_uid90_fpArccosXTest_in(54 downto 3);

	--reg_path1NegCaseFracLow_uid90_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_2(REG,951)@81
    reg_path1NegCaseFracLow_uid90_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path1NegCaseFracLow_uid90_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_2_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path1NegCaseFracLow_uid90_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_2_q <= path1NegCaseFracLow_uid90_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--path1NegCaseFrac_uid91_fpArccosXTest(MUX,90)@82
    path1NegCaseFrac_uid91_fpArccosXTest_s <= reg_path1NegCaseN_uid88_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_1_q;
    path1NegCaseFrac_uid91_fpArccosXTest: PROCESS (path1NegCaseFrac_uid91_fpArccosXTest_s, en, reg_path1NegCaseFracLow_uid90_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_2_q, reg_path1NegCaseFracHigh_uid89_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_3_q)
    BEGIN
            CASE path1NegCaseFrac_uid91_fpArccosXTest_s IS
                  WHEN "0" => path1NegCaseFrac_uid91_fpArccosXTest_q <= reg_path1NegCaseFracLow_uid90_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_2_q;
                  WHEN "1" => path1NegCaseFrac_uid91_fpArccosXTest_q <= reg_path1NegCaseFracHigh_uid89_fpArccosXTest_0_to_path1NegCaseFrac_uid91_fpArccosXTest_3_q;
                  WHEN OTHERS => path1NegCaseFrac_uid91_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--path1NegCaseUR_uid94_fpArccosXTest(BITJOIN,93)@82
    path1NegCaseUR_uid94_fpArccosXTest_q <= GND_q & path1NegCaseExpRange_uid93_fpArccosXTest_b & path1NegCaseFrac_uid91_fpArccosXTest_q;

	--ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_nor(LOGICAL,2055)
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_nor_b <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_sticky_ena_q;
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_nor_q <= not (ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_nor_a or ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_nor_b);

	--ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_mem_top(CONSTANT,2051)
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_mem_top_q <= "011";

	--ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmp(LOGICAL,2052)
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmp_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_mem_top_q;
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdmux_q);
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmp_q <= "1" when ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmp_a = ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmp_b else "0";

	--ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmpReg(REG,2053)
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmpReg_q <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_sticky_ena(REG,2056)
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_nor_q = "1") THEN
                ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_sticky_ena_q <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_enaAnd(LOGICAL,2057)
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_enaAnd_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_sticky_ena_q;
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_enaAnd_b <= en;
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_enaAnd_q <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_enaAnd_a and ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_enaAnd_b;

	--ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_inputreg(DELAY,2045)
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => R_uid461_arcsinL_uid78_fpArccosXTest_q, xout => ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdcnt(COUNTER,2047)
    -- every=1, low=0, high=3, step=1, init=1
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,2);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdcnt_i <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdcnt_i,2));


	--ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdreg(REG,2048)
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdreg_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdreg_q <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdmux(MUX,2049)
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdmux_s <= en;
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdmux: PROCESS (ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdmux_s, ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdreg_q, ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdmux_q <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdreg_q;
                  WHEN "1" => ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdmux_q <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem(DUALMEM,2046)
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_ia <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_inputreg_q;
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_aa <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdreg_q;
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_ab <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_rdmux_q;
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 64,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 64,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_iq,
        address_a => ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_aa,
        data_a => ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_ia
    );
    ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_reset0 <= areset;
        ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_q <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_iq(63 downto 0);

	--ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_nor(LOGICAL,2710)
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_nor_b <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_sticky_ena_q;
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_nor_q <= not (ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_nor_a or ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_nor_b);

	--ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_mem_top(CONSTANT,2706)
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_mem_top_q <= "0111111";

	--ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmp(LOGICAL,2707)
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmp_a <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_mem_top_q;
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmp_b <= STD_LOGIC_VECTOR("0" & ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdmux_q);
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmp_q <= "1" when ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmp_a = ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmp_b else "0";

	--ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmpReg(REG,2708)
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmpReg_q <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_sticky_ena(REG,2711)
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_nor_q = "1") THEN
                ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_sticky_ena_q <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_enaAnd(LOGICAL,2712)
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_enaAnd_a <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_sticky_ena_q;
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_enaAnd_b <= en;
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_enaAnd_q <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_enaAnd_a and ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_enaAnd_b;

	--ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdcnt(COUNTER,2702)
    -- every=1, low=0, high=63, step=1, init=1
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdcnt_i <= TO_UNSIGNED(1,6);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdcnt_i <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdcnt_i,6));


	--ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdreg(REG,2703)
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdreg_q <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdmux(MUX,2704)
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdmux_s <= en;
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdmux: PROCESS (ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdmux_s, ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdreg_q, ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdcnt_q)
    BEGIN
            CASE ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdmux_s IS
                  WHEN "0" => ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdmux_q <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdreg_q;
                  WHEN "1" => ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdmux_q <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdcnt_q;
                  WHEN OTHERS => ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem(DUALMEM,2701)
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_ia <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_inputreg_q;
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_aa <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdreg_q;
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_ab <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdmux_q;
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_iq,
        address_a => ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_aa,
        data_a => ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_ia
    );
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_reset0 <= areset;
        ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_q <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_iq(0 downto 0);

	--ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b(DELAY,1083)@0
    ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 16 )
    PORT MAP ( xin => ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_mem_q, xout => ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--path1ResFP_uid96_fpArccosXTest(MUX,95)@82
    path1ResFP_uid96_fpArccosXTest_s <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_q;
    path1ResFP_uid96_fpArccosXTest: PROCESS (path1ResFP_uid96_fpArccosXTest_s, en, ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_q, path1NegCaseUR_uid94_fpArccosXTest_q)
    BEGIN
            CASE path1ResFP_uid96_fpArccosXTest_s IS
                  WHEN "0" => path1ResFP_uid96_fpArccosXTest_q <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_replace_mem_q;
                  WHEN "1" => path1ResFP_uid96_fpArccosXTest_q <= path1NegCaseUR_uid94_fpArccosXTest_q;
                  WHEN OTHERS => path1ResFP_uid96_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Path1ResFP62dto52_uid124_fpArccosXTest(BITSELECT,123)@82
    Path1ResFP62dto52_uid124_fpArccosXTest_in <= path1ResFP_uid96_fpArccosXTest_q(62 downto 0);
    Path1ResFP62dto52_uid124_fpArccosXTest_b <= Path1ResFP62dto52_uid124_fpArccosXTest_in(62 downto 52);

	--reg_Path1ResFP62dto52_uid124_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_2(REG,1009)@82
    reg_Path1ResFP62dto52_uid124_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Path1ResFP62dto52_uid124_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_2_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_Path1ResFP62dto52_uid124_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_2_q <= Path1ResFP62dto52_uid124_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_nor(LOGICAL,2544)
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_nor_b <= ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_sticky_ena_q;
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_nor_q <= not (ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_nor_a or ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_nor_b);

	--ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_sticky_ena(REG,2545)
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_nor_q = "1") THEN
                ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_sticky_ena_q <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_enaAnd(LOGICAL,2546)
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_enaAnd_a <= ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_sticky_ena_q;
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_enaAnd_b <= en;
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_enaAnd_q <= ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_enaAnd_a and ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_enaAnd_b;

	--ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_nor(LOGICAL,2734)
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_nor_b <= ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_sticky_ena_q;
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_nor_q <= not (ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_nor_a or ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_nor_b);

	--ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_sticky_ena(REG,2735)
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_nor_q = "1") THEN
                ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_sticky_ena_q <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_enaAnd(LOGICAL,2736)
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_enaAnd_a <= ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_sticky_ena_q;
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_enaAnd_b <= en;
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_enaAnd_q <= ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_enaAnd_a and ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_enaAnd_b;

	--ld_singX_uid8_fpArccosXTest_b_to_pathSelBits_uid117_fpArccosXTest_c(DELAY,1106)@0
    ld_singX_uid8_fpArccosXTest_b_to_pathSelBits_uid117_fpArccosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => singX_uid8_fpArccosXTest_b, xout => ld_singX_uid8_fpArccosXTest_b_to_pathSelBits_uid117_fpArccosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--inputIsMax_uid51_fpArccosXTest(BITSELECT,50)@3
    inputIsMax_uid51_fpArccosXTest_in <= rightShiftStage3_uid170_fxpX_uid50_fpArccosXTest_q;
    inputIsMax_uid51_fpArccosXTest_b <= inputIsMax_uid51_fpArccosXTest_in(80 downto 80);

	--firstPath_uid53_fpArccosXTest(BITSELECT,52)@3
    firstPath_uid53_fpArccosXTest_in <= y_uid52_fpArccosXTest_b;
    firstPath_uid53_fpArccosXTest_b <= firstPath_uid53_fpArccosXTest_in(78 downto 78);

	--pathSelBits_uid117_fpArccosXTest(BITJOIN,116)@3
    pathSelBits_uid117_fpArccosXTest_q <= ld_singX_uid8_fpArccosXTest_b_to_pathSelBits_uid117_fpArccosXTest_c_q & inputIsMax_uid51_fpArccosXTest_b & firstPath_uid53_fpArccosXTest_b;

	--ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_inputreg(DELAY,2533)
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 3, depth => 1 )
    PORT MAP ( xin => pathSelBits_uid117_fpArccosXTest_q, xout => ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem(DUALMEM,2725)
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_ia <= ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_inputreg_q;
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_aa <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdreg_q;
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_ab <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdmux_q;
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 3,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_iq,
        address_a => ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_aa,
        data_a => ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_ia
    );
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_reset0 <= areset;
        ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_q <= ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_iq(2 downto 0);

	--ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem(DUALMEM,2535)
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_ia <= ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_split_0_replace_mem_q;
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_aa <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdreg_q;
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_ab <= ld_mPPolyEval_uid99_fpArccosXTest_b_to_yT4_uid531_arccosXO2PolyEval_a_replace_rdmux_q;
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 4,
        numwords_a => 11,
        width_b => 3,
        widthad_b => 4,
        numwords_b => 11,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_iq,
        address_a => ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_aa,
        data_a => ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_ia
    );
    ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_reset0 <= areset;
        ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_q <= ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_iq(2 downto 0);

	--reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0(REG,792)@81
    reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_q <= ld_pathSelBits_uid117_fpArccosXTest_q_to_reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--fracOutMuxSelEnc_uid118_fpArccosXTest(LOOKUP,117)@82
    fracOutMuxSelEnc_uid118_fpArccosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracOutMuxSelEnc_uid118_fpArccosXTest_q <= "01";
        ELSIF rising_edge(clk) THEN
        IF (en = "1") THEN
            CASE (reg_pathSelBits_uid117_fpArccosXTest_0_to_fracOutMuxSelEnc_uid118_fpArccosXTest_0_q) IS
                WHEN "000" =>  fracOutMuxSelEnc_uid118_fpArccosXTest_q <= "01";
                WHEN "001" =>  fracOutMuxSelEnc_uid118_fpArccosXTest_q <= "00";
                WHEN "010" =>  fracOutMuxSelEnc_uid118_fpArccosXTest_q <= "11";
                WHEN "011" =>  fracOutMuxSelEnc_uid118_fpArccosXTest_q <= "11";
                WHEN "100" =>  fracOutMuxSelEnc_uid118_fpArccosXTest_q <= "01";
                WHEN "101" =>  fracOutMuxSelEnc_uid118_fpArccosXTest_q <= "00";
                WHEN "110" =>  fracOutMuxSelEnc_uid118_fpArccosXTest_q <= "10";
                WHEN "111" =>  fracOutMuxSelEnc_uid118_fpArccosXTest_q <= "10";
                WHEN OTHERS =>
                    fracOutMuxSelEnc_uid118_fpArccosXTest_q <= (others => '-');
            END CASE;
        END IF;
        END IF;
    END PROCESS;


	--expRCalc_uid125_fpArccosXTest(MUX,124)@83
    expRCalc_uid125_fpArccosXTest_s <= fracOutMuxSelEnc_uid118_fpArccosXTest_q;
    expRCalc_uid125_fpArccosXTest: PROCESS (expRCalc_uid125_fpArccosXTest_s, en, reg_Path1ResFP62dto52_uid124_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_2_q, ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_q, cstBiasP1_uid17_fpArccosXTest_q, cstAllZWE_uid12_fpArccosXTest_q)
    BEGIN
            CASE expRCalc_uid125_fpArccosXTest_s IS
                  WHEN "00" => expRCalc_uid125_fpArccosXTest_q <= reg_Path1ResFP62dto52_uid124_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_2_q;
                  WHEN "01" => expRCalc_uid125_fpArccosXTest_q <= ld_reg_Path2ResFP62dto52_uid123_fpArccosXTest_0_to_expRCalc_uid125_fpArccosXTest_3_q_to_expRCalc_uid125_fpArccosXTest_d_replace_mem_q;
                  WHEN "10" => expRCalc_uid125_fpArccosXTest_q <= cstBiasP1_uid17_fpArccosXTest_q;
                  WHEN "11" => expRCalc_uid125_fpArccosXTest_q <= cstAllZWE_uid12_fpArccosXTest_q;
                  WHEN OTHERS => expRCalc_uid125_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--cstAllZWE_uid12_fpArccosXTest(CONSTANT,11)
    cstAllZWE_uid12_fpArccosXTest_q <= "00000000000";

	--ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_nor(LOGICAL,2722)
    ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_nor_b <= ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_sticky_ena_q;
    ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_nor_q <= not (ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_nor_a or ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_nor_b);

	--ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_sticky_ena(REG,2723)
    ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_nor_q = "1") THEN
                ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_sticky_ena_q <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_enaAnd(LOGICAL,2724)
    ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_enaAnd_a <= ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_sticky_ena_q;
    ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_enaAnd_b <= en;
    ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_enaAnd_q <= ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_enaAnd_a and ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_enaAnd_b;

	--fracXIsZero_uid38_fpArccosXTest(LOGICAL,37)@0
    fracXIsZero_uid38_fpArccosXTest_a <= fracX_uid7_fpArccosXTest_b;
    fracXIsZero_uid38_fpArccosXTest_b <= STD_LOGIC_VECTOR("000000000000000000000000000000000000000000000000000" & GND_q);
    fracXIsZero_uid38_fpArccosXTest_q <= "1" when fracXIsZero_uid38_fpArccosXTest_a = fracXIsZero_uid38_fpArccosXTest_b else "0";

	--InvFracXIsZero_uid39_fpArccosXTest(LOGICAL,38)@0
    InvFracXIsZero_uid39_fpArccosXTest_a <= fracXIsZero_uid38_fpArccosXTest_q;
    InvFracXIsZero_uid39_fpArccosXTest_q <= not InvFracXIsZero_uid39_fpArccosXTest_a;

	--expEQ0_uid37_fpArccosXTest(LOGICAL,36)@0
    expEQ0_uid37_fpArccosXTest_a <= expX_uid6_fpArccosXTest_b;
    expEQ0_uid37_fpArccosXTest_b <= cstBias_uid13_fpArccosXTest_q;
    expEQ0_uid37_fpArccosXTest_q <= "1" when expEQ0_uid37_fpArccosXTest_a = expEQ0_uid37_fpArccosXTest_b else "0";

	--expXZFracNotZero_uid40_fpArccosXTest(LOGICAL,39)@0
    expXZFracNotZero_uid40_fpArccosXTest_a <= expEQ0_uid37_fpArccosXTest_q;
    expXZFracNotZero_uid40_fpArccosXTest_b <= InvFracXIsZero_uid39_fpArccosXTest_q;
    expXZFracNotZero_uid40_fpArccosXTest_q <= expXZFracNotZero_uid40_fpArccosXTest_a and expXZFracNotZero_uid40_fpArccosXTest_b;

	--expGT0_uid36_fpArccosXTest(COMPARE,35)@0
    expGT0_uid36_fpArccosXTest_cin <= GND_q;
    expGT0_uid36_fpArccosXTest_a <= STD_LOGIC_VECTOR("00" & cstBias_uid13_fpArccosXTest_q) & '0';
    expGT0_uid36_fpArccosXTest_b <= STD_LOGIC_VECTOR("00" & expX_uid6_fpArccosXTest_b) & expGT0_uid36_fpArccosXTest_cin(0);
            expGT0_uid36_fpArccosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expGT0_uid36_fpArccosXTest_a) - UNSIGNED(expGT0_uid36_fpArccosXTest_b));
    expGT0_uid36_fpArccosXTest_c(0) <= expGT0_uid36_fpArccosXTest_o(13);


	--inputOutOfRange_uid41_fpArccosXTest(LOGICAL,40)@0
    inputOutOfRange_uid41_fpArccosXTest_a <= expGT0_uid36_fpArccosXTest_c;
    inputOutOfRange_uid41_fpArccosXTest_b <= expXZFracNotZero_uid40_fpArccosXTest_q;
    inputOutOfRange_uid41_fpArccosXTest_q <= inputOutOfRange_uid41_fpArccosXTest_a or inputOutOfRange_uid41_fpArccosXTest_b;

	--fracXIsZero_uid28_fpArccosXTest(LOGICAL,27)@0
    fracXIsZero_uid28_fpArccosXTest_a <= fracX_uid7_fpArccosXTest_b;
    fracXIsZero_uid28_fpArccosXTest_b <= cstAllZWF_uid10_fpArccosXTest_q;
    fracXIsZero_uid28_fpArccosXTest_q <= "1" when fracXIsZero_uid28_fpArccosXTest_a = fracXIsZero_uid28_fpArccosXTest_b else "0";

	--InvFracXIsZero_uid30_fpArccosXTest(LOGICAL,29)@0
    InvFracXIsZero_uid30_fpArccosXTest_a <= fracXIsZero_uid28_fpArccosXTest_q;
    InvFracXIsZero_uid30_fpArccosXTest_q <= not InvFracXIsZero_uid30_fpArccosXTest_a;

	--expXIsMax_uid26_fpArccosXTest(LOGICAL,25)@0
    expXIsMax_uid26_fpArccosXTest_a <= expX_uid6_fpArccosXTest_b;
    expXIsMax_uid26_fpArccosXTest_b <= cstAllOWE_uid9_fpArccosXTest_q;
    expXIsMax_uid26_fpArccosXTest_q <= "1" when expXIsMax_uid26_fpArccosXTest_a = expXIsMax_uid26_fpArccosXTest_b else "0";

	--exc_N_uid31_fpArccosXTest(LOGICAL,30)@0
    exc_N_uid31_fpArccosXTest_a <= expXIsMax_uid26_fpArccosXTest_q;
    exc_N_uid31_fpArccosXTest_b <= InvFracXIsZero_uid30_fpArccosXTest_q;
    exc_N_uid31_fpArccosXTest_q <= exc_N_uid31_fpArccosXTest_a and exc_N_uid31_fpArccosXTest_b;

	--InvExc_N_uid32_fpArccosXTest(LOGICAL,31)@0
    InvExc_N_uid32_fpArccosXTest_a <= exc_N_uid31_fpArccosXTest_q;
    InvExc_N_uid32_fpArccosXTest_q <= not InvExc_N_uid32_fpArccosXTest_a;

	--exc_I_uid29_fpArccosXTest(LOGICAL,28)@0
    exc_I_uid29_fpArccosXTest_a <= expXIsMax_uid26_fpArccosXTest_q;
    exc_I_uid29_fpArccosXTest_b <= fracXIsZero_uid28_fpArccosXTest_q;
    exc_I_uid29_fpArccosXTest_q <= exc_I_uid29_fpArccosXTest_a and exc_I_uid29_fpArccosXTest_b;

	--InvExc_I_uid33_fpArccosXTest(LOGICAL,32)@0
    InvExc_I_uid33_fpArccosXTest_a <= exc_I_uid29_fpArccosXTest_q;
    InvExc_I_uid33_fpArccosXTest_q <= not InvExc_I_uid33_fpArccosXTest_a;

	--expXIsZero_uid24_fpArccosXTest(LOGICAL,23)@0
    expXIsZero_uid24_fpArccosXTest_a <= expX_uid6_fpArccosXTest_b;
    expXIsZero_uid24_fpArccosXTest_b <= cstAllZWE_uid12_fpArccosXTest_q;
    expXIsZero_uid24_fpArccosXTest_q <= "1" when expXIsZero_uid24_fpArccosXTest_a = expXIsZero_uid24_fpArccosXTest_b else "0";

	--InvExpXIsZero_uid34_fpArccosXTest(LOGICAL,33)@0
    InvExpXIsZero_uid34_fpArccosXTest_a <= expXIsZero_uid24_fpArccosXTest_q;
    InvExpXIsZero_uid34_fpArccosXTest_q <= not InvExpXIsZero_uid34_fpArccosXTest_a;

	--exc_R_uid35_fpArccosXTest(LOGICAL,34)@0
    exc_R_uid35_fpArccosXTest_a <= InvExpXIsZero_uid34_fpArccosXTest_q;
    exc_R_uid35_fpArccosXTest_b <= InvExc_I_uid33_fpArccosXTest_q;
    exc_R_uid35_fpArccosXTest_c <= InvExc_N_uid32_fpArccosXTest_q;
    exc_R_uid35_fpArccosXTest_q <= exc_R_uid35_fpArccosXTest_a and exc_R_uid35_fpArccosXTest_b and exc_R_uid35_fpArccosXTest_c;

	--xRegAndOutOfRange_uid126_fpArccosXTest(LOGICAL,125)@0
    xRegAndOutOfRange_uid126_fpArccosXTest_a <= exc_R_uid35_fpArccosXTest_q;
    xRegAndOutOfRange_uid126_fpArccosXTest_b <= inputOutOfRange_uid41_fpArccosXTest_q;
    xRegAndOutOfRange_uid126_fpArccosXTest_q_i <= xRegAndOutOfRange_uid126_fpArccosXTest_a and xRegAndOutOfRange_uid126_fpArccosXTest_b;
    xRegAndOutOfRange_uid126_fpArccosXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => xRegAndOutOfRange_uid126_fpArccosXTest_q, xin => xRegAndOutOfRange_uid126_fpArccosXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--reg_exc_I_uid29_fpArccosXTest_0_to_excRNaN_uid127_fpArccosXTest_2(REG,785)@0
    reg_exc_I_uid29_fpArccosXTest_0_to_excRNaN_uid127_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_I_uid29_fpArccosXTest_0_to_excRNaN_uid127_fpArccosXTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_I_uid29_fpArccosXTest_0_to_excRNaN_uid127_fpArccosXTest_2_q <= exc_I_uid29_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_exc_N_uid31_fpArccosXTest_0_to_excRNaN_uid127_fpArccosXTest_1(REG,784)@0
    reg_exc_N_uid31_fpArccosXTest_0_to_excRNaN_uid127_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid31_fpArccosXTest_0_to_excRNaN_uid127_fpArccosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid31_fpArccosXTest_0_to_excRNaN_uid127_fpArccosXTest_1_q <= exc_N_uid31_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--excRNaN_uid127_fpArccosXTest(LOGICAL,126)@1
    excRNaN_uid127_fpArccosXTest_a <= reg_exc_N_uid31_fpArccosXTest_0_to_excRNaN_uid127_fpArccosXTest_1_q;
    excRNaN_uid127_fpArccosXTest_b <= reg_exc_I_uid29_fpArccosXTest_0_to_excRNaN_uid127_fpArccosXTest_2_q;
    excRNaN_uid127_fpArccosXTest_c <= xRegAndOutOfRange_uid126_fpArccosXTest_q;
    excRNaN_uid127_fpArccosXTest_q <= excRNaN_uid127_fpArccosXTest_a or excRNaN_uid127_fpArccosXTest_b or excRNaN_uid127_fpArccosXTest_c;

	--ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_inputreg(DELAY,2096)
    ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => excRNaN_uid127_fpArccosXTest_q, xout => ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem(DUALMEM,2713)
    ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_ia <= ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_inputreg_q;
    ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_aa <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdreg_q;
    ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_ab <= ld_singX_uid8_fpArccosXTest_b_to_path1ResFP_uid96_fpArccosXTest_b_split_0_replace_rdmux_q;
    ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_iq,
        address_a => ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_aa,
        data_a => ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_ia
    );
    ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_reset0 <= areset;
        ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_q <= ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_iq(0 downto 0);

	--ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c(DELAY,1124)@1
    ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 15 )
    PORT MAP ( xin => ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_split_0_replace_mem_q, xout => ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--excSelBits_uid128_fpArccosXTest(BITJOIN,127)@82
    excSelBits_uid128_fpArccosXTest_q <= ld_excRNaN_uid127_fpArccosXTest_q_to_excSelBits_uid128_fpArccosXTest_c_q & GND_q & GND_q;

	--outMuxSelEnc_uid129_fpArccosXTest(LOOKUP,128)@82
    outMuxSelEnc_uid129_fpArccosXTest: PROCESS (excSelBits_uid128_fpArccosXTest_q)
    BEGIN
        -- Begin reserved scope level
            CASE (excSelBits_uid128_fpArccosXTest_q) IS
                WHEN "000" =>  outMuxSelEnc_uid129_fpArccosXTest_q <= "01";
                WHEN "001" =>  outMuxSelEnc_uid129_fpArccosXTest_q <= "00";
                WHEN "010" =>  outMuxSelEnc_uid129_fpArccosXTest_q <= "10";
                WHEN "011" =>  outMuxSelEnc_uid129_fpArccosXTest_q <= "01";
                WHEN "100" =>  outMuxSelEnc_uid129_fpArccosXTest_q <= "11";
                WHEN "101" =>  outMuxSelEnc_uid129_fpArccosXTest_q <= "01";
                WHEN "110" =>  outMuxSelEnc_uid129_fpArccosXTest_q <= "01";
                WHEN "111" =>  outMuxSelEnc_uid129_fpArccosXTest_q <= "01";
                WHEN OTHERS =>
                    outMuxSelEnc_uid129_fpArccosXTest_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_outMuxSelEnc_uid129_fpArccosXTest_0_to_expRPostExc_uid131_fpArccosXTest_1(REG,1011)@82
    reg_outMuxSelEnc_uid129_fpArccosXTest_0_to_expRPostExc_uid131_fpArccosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_outMuxSelEnc_uid129_fpArccosXTest_0_to_expRPostExc_uid131_fpArccosXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_outMuxSelEnc_uid129_fpArccosXTest_0_to_expRPostExc_uid131_fpArccosXTest_1_q <= outMuxSelEnc_uid129_fpArccosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--xIn(GPIN,3)@0

	--expRPostExc_uid131_fpArccosXTest(MUX,130)@83
    expRPostExc_uid131_fpArccosXTest_s <= reg_outMuxSelEnc_uid129_fpArccosXTest_0_to_expRPostExc_uid131_fpArccosXTest_1_q;
    expRPostExc_uid131_fpArccosXTest: PROCESS (expRPostExc_uid131_fpArccosXTest_s, en, cstAllZWE_uid12_fpArccosXTest_q, expRCalc_uid125_fpArccosXTest_q, cstAllOWE_uid9_fpArccosXTest_q, cstAllOWE_uid9_fpArccosXTest_q)
    BEGIN
            CASE expRPostExc_uid131_fpArccosXTest_s IS
                  WHEN "00" => expRPostExc_uid131_fpArccosXTest_q <= cstAllZWE_uid12_fpArccosXTest_q;
                  WHEN "01" => expRPostExc_uid131_fpArccosXTest_q <= expRCalc_uid125_fpArccosXTest_q;
                  WHEN "10" => expRPostExc_uid131_fpArccosXTest_q <= cstAllOWE_uid9_fpArccosXTest_q;
                  WHEN "11" => expRPostExc_uid131_fpArccosXTest_q <= cstAllOWE_uid9_fpArccosXTest_q;
                  WHEN OTHERS => expRPostExc_uid131_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--piF_uid119_fpArccosXTest(BITSELECT,118)@83
    piF_uid119_fpArccosXTest_in <= pi_uid85_fpArccosXTest_q(55 downto 0);
    piF_uid119_fpArccosXTest_b <= piF_uid119_fpArccosXTest_in(55 downto 4);

	--ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_nor(LOGICAL,2080)
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_nor_a <= ld_R_uid461_arcsinL_uid78_fpArccosXTest_q_to_path1ResFP_uid96_fpArccosXTest_c_notEnable_q;
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_nor_b <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_sticky_ena_q;
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_nor_q <= not (ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_nor_a or ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_nor_b);

	--ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmp(LOGICAL,2077)
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmp_a <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_mem_top_q;
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_q);
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmp_q <= "1" when ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmp_a = ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmp_b else "0";

	--ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmpReg(REG,2078)
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmpReg_q <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_sticky_ena(REG,2081)
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_nor_q = "1") THEN
                ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_sticky_ena_q <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_enaAnd(LOGICAL,2082)
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_enaAnd_a <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_sticky_ena_q;
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_enaAnd_b <= en;
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_enaAnd_q <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_enaAnd_a and ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_enaAnd_b;

	--Path2ResFP51dto0_uid120_fpArccosXTest(BITSELECT,119)@32
    Path2ResFP51dto0_uid120_fpArccosXTest_in <= path2ResFP_uid116_fpArccosXTest_q(51 downto 0);
    Path2ResFP51dto0_uid120_fpArccosXTest_b <= Path2ResFP51dto0_uid120_fpArccosXTest_in(51 downto 0);

	--reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3(REG,1008)@32
    reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q <= Path2ResFP51dto0_uid120_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_inputreg(DELAY,2072)
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q, xout => ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem(DUALMEM,2073)
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_ia <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_inputreg_q;
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_aa <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_wrreg_q;
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_ab <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_rdcnt_q;
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 6,
        numwords_a => 48,
        width_b => 52,
        widthad_b => 6,
        numwords_b => 48,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_iq,
        address_a => ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_aa,
        data_a => ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_ia
    );
    ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_reset0 <= areset;
        ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_q <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_iq(51 downto 0);

	--Path1ResFP51dto0_uid121_fpArccosXTest(BITSELECT,120)@82
    Path1ResFP51dto0_uid121_fpArccosXTest_in <= path1ResFP_uid96_fpArccosXTest_q(51 downto 0);
    Path1ResFP51dto0_uid121_fpArccosXTest_b <= Path1ResFP51dto0_uid121_fpArccosXTest_in(51 downto 0);

	--reg_Path1ResFP51dto0_uid121_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_2(REG,1007)@82
    reg_Path1ResFP51dto0_uid121_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Path1ResFP51dto0_uid121_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_2_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_Path1ResFP51dto0_uid121_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_2_q <= Path1ResFP51dto0_uid121_fpArccosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRCalc_uid122_fpArccosXTest(MUX,121)@83
    fracRCalc_uid122_fpArccosXTest_s <= fracOutMuxSelEnc_uid118_fpArccosXTest_q;
    fracRCalc_uid122_fpArccosXTest: PROCESS (fracRCalc_uid122_fpArccosXTest_s, en, reg_Path1ResFP51dto0_uid121_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_2_q, ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_q, piF_uid119_fpArccosXTest_b, cstAllZWF_uid10_fpArccosXTest_q)
    BEGIN
            CASE fracRCalc_uid122_fpArccosXTest_s IS
                  WHEN "00" => fracRCalc_uid122_fpArccosXTest_q <= reg_Path1ResFP51dto0_uid121_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_2_q;
                  WHEN "01" => fracRCalc_uid122_fpArccosXTest_q <= ld_reg_Path2ResFP51dto0_uid120_fpArccosXTest_0_to_fracRCalc_uid122_fpArccosXTest_3_q_to_fracRCalc_uid122_fpArccosXTest_d_replace_mem_q;
                  WHEN "10" => fracRCalc_uid122_fpArccosXTest_q <= piF_uid119_fpArccosXTest_b;
                  WHEN "11" => fracRCalc_uid122_fpArccosXTest_q <= cstAllZWF_uid10_fpArccosXTest_q;
                  WHEN OTHERS => fracRCalc_uid122_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_outMuxSelEnc_uid129_fpArccosXTest_q_to_fracRPostExc_uid130_fpArccosXTest_b(DELAY,1126)@82
    ld_outMuxSelEnc_uid129_fpArccosXTest_q_to_fracRPostExc_uid130_fpArccosXTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => outMuxSelEnc_uid129_fpArccosXTest_q, xout => ld_outMuxSelEnc_uid129_fpArccosXTest_q_to_fracRPostExc_uid130_fpArccosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--fracRPostExc_uid130_fpArccosXTest(MUX,129)@83
    fracRPostExc_uid130_fpArccosXTest_s <= ld_outMuxSelEnc_uid129_fpArccosXTest_q_to_fracRPostExc_uid130_fpArccosXTest_b_q;
    fracRPostExc_uid130_fpArccosXTest: PROCESS (fracRPostExc_uid130_fpArccosXTest_s, en, cstAllZWF_uid10_fpArccosXTest_q, fracRCalc_uid122_fpArccosXTest_q, cstAllZWF_uid10_fpArccosXTest_q, cstNaNWF_uid11_fpArccosXTest_q)
    BEGIN
            CASE fracRPostExc_uid130_fpArccosXTest_s IS
                  WHEN "00" => fracRPostExc_uid130_fpArccosXTest_q <= cstAllZWF_uid10_fpArccosXTest_q;
                  WHEN "01" => fracRPostExc_uid130_fpArccosXTest_q <= fracRCalc_uid122_fpArccosXTest_q;
                  WHEN "10" => fracRPostExc_uid130_fpArccosXTest_q <= cstAllZWF_uid10_fpArccosXTest_q;
                  WHEN "11" => fracRPostExc_uid130_fpArccosXTest_q <= cstNaNWF_uid11_fpArccosXTest_q;
                  WHEN OTHERS => fracRPostExc_uid130_fpArccosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--sR_uid132_fpArccosXTest(BITJOIN,131)@83
    sR_uid132_fpArccosXTest_q <= GND_q & expRPostExc_uid131_fpArccosXTest_q & fracRPostExc_uid130_fpArccosXTest_q;

	--xOut(GPOUT,4)@83
    q <= sR_uid132_fpArccosXTest_q;


end normal;
