* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Apr 13 2022 16:56:42

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK2/SBCTI22WORK2_Implmnt\sbt\netlist\oadb-TOP  --package  QN84  --outdir  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK2/SBCTI22WORK2_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK2/SBCTI22WORK2_Implmnt\sbt\outputs\placer\TOP_pl.sdc  --dst_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK2/SBCTI22WORK2_Implmnt\sbt\outputs\packer\TOP_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: QN84
Size: 12 X 16

***** Design Utilization Info *****
Design: TOP
Used Logic Cell: 1141/1280
Used Logic Tile: 156/160
Used IO Cell:    33/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: FPGA_OSC_0_c_g
Clock Source: fpga_osc 
Clock Driver: FPGA_OSC_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 9, 0)
Fanout to FF: 202
Fanout to Tile: 83


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   7 3 0 7 7 8 5 5 2 0 0 0   
15|   8 8 0 8 8 8 7 8 8 0 7 0   
14|   8 6 0 4 8 8 8 7 7 0 8 8   
13|   8 8 0 8 8 8 8 8 8 0 8 8   
12|   8 8 0 8 8 8 7 7 4 0 5 8   
11|   7 8 0 8 8 8 8 7 6 0 8 8   
10|   8 8 0 8 8 8 8 8 8 0 7 8   
 9|   8 8 0 8 8 8 8 8 8 0 8 6   
 8|   2 8 0 8 8 8 7 6 8 0 8 8   
 7|   7 8 0 8 7 8 7 8 8 0 6 4   
 6|   8 8 0 8 8 8 8 5 8 0 8 6   
 5|   1 8 0 8 7 0 8 8 8 0 8 6   
 4|   8 8 0 8 8 1 3 7 8 0 8 8   
 3|   8 8 0 8 3 8 8 8 8 0 8 8   
 2|   8 7 0 6 8 8 3 8 8 0 7 8   
 1|   8 8 0 8 8 8 7 8 8 0 8 8   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.31

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|    14  9  0 13 11 14 10 10  1  0  0  0    
15|    16  8  0 22 17  9  8 13 16  0 10  0    
14|    16 21  0  4 22 10 18 22 11  0 14 12    
13|    16 16  0 16 19 13 17  9 18  0 16 17    
12|    13 17  0 22 17 21 18 17  9  0  5 16    
11|    11 21  0 20 22 17 17 11 12  0 17 16    
10|    21 13  0 20 22 17 16 19 21  0  7 16    
 9|    22 17  0 21 21 16 18 17 20  0 24 10    
 8|     6 22  0 22 18 15 15 10 16  0 24 18    
 7|    18 17  0 19 20 21 18 16 16  0  6  9    
 6|    17  9  0 15 10 17 16  5 16  0  9 13    
 5|     1 10  0 16 15  0 18 16 16  0 12 12    
 4|    18 18  0 16 10  1  3 15 11  0 16 14    
 3|    17 14  0 15  8 17 10 17 15  0 17 14    
 2|    14 12  0  6 16 17  3 15 16  0 12 18    
 1|    15 15  0 13 16 12 13 17 17  0 14 17    
 0|                                           

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 14.73

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|    14  9  0 18 21 26 14 15  1  0  0  0    
15|    16  8  0 30 25 16 13 21 20  0 14  0    
14|    16 21  0  4 29 25 24 25 11  0 26 24    
13|    16 19  0 22 28 30 23 16 21  0 20 20    
12|    24 22  0 30 25 29 25 26 10  0  5 20    
11|    14 26  0 28 31 32 32 25 14  0 20 20    
10|    31 21  0 25 24 24 32 32 24  0  7 20    
 9|    28 26  0 28 32 23 28 29 23  0 24 10    
 8|     6 29  0 29 28 29 26 10 20  0 24 26    
 7|    26 29  0 30 24 23 19 20 20  0  6 12    
 6|    23 24  0 25 18 21 20  5 20  0 20 22    
 5|     1 22  0 16 23  0 21 20 29  0 29 16    
 4|    22 26  0 16 23  1  3 19 22  0 19 23    
 3|    18 23  0 27  8 25 25 27 25  0 20 30    
 2|    30 17  0  6 16 21  3 29 20  0 16 22    
 1|    29 23  0 19 16 21 18 26 18  0 30 18    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 20.90

***** Run Time Info *****
Run Time:  0
