<stg><name>fir</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:4  %shl_ln33 = shl i32 %x_read, 3

]]></Node>
<StgValue><ssdm name="shl_ln33"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:5  %shl_ln33_1 = shl i32 %x_read, 1

]]></Node>
<StgValue><ssdm name="shl_ln33_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:6  %add_ln33 = add i32 %shl_ln33, %shl_ln33_1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
.preheader:7  br label %0

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0 = phi i32 [ %acc, %4 ], [ 0, %.preheader ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i8 [ %i, %4 ], [ 127, %.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln31 = sext i8 %i_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_0, i32 7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %5, label %1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln32 = icmp eq i8 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln32, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln37 = add i8 %i_0, -1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln37 = zext i8 %add_ln37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %shift_reg_addr = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="7">
<![CDATA[
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
:4  %zext_ln37_1 = zext i32 %sext_ln31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %c_addr = getelementptr [128 x i5]* @c, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="7">
<![CDATA[
:8  %c_load = load i5* %c_addr, align 1

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %x_read, i32* getelementptr inbounds ([128 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="7">
<![CDATA[
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %shift_reg_addr_1 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:6  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="7">
<![CDATA[
:8  %c_load = load i5* %c_addr, align 1

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
:9  %sext_ln38 = sext i5 %c_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %mul_ln38 = mul nsw i32 %shift_reg_load, %sext_ln38

]]></Node>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %p_pn = phi i32 [ %add_ln33, %2 ], [ %mul_ln38, %3 ]

]]></Node>
<StgValue><ssdm name="p_pn"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %acc = add nsw i32 %p_pn, %acc_0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %i = add i8 %i_0, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %0

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="52" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="53" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="54" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="c" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="57" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="y" to="specbitsmap_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="60" from="x" to="specbitsmap_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="64" from="fir_str" to="spectopmodule_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="66" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="65" toId="9">
</dataflow>
<dataflow id="67" from="x" to="x_read" fromId="53" toId="9">
</dataflow>
<dataflow id="68" from="x_read" to="shl_ln33" fromId="9" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_69" to="shl_ln33" fromId="69" toId="10">
</dataflow>
<dataflow id="71" from="x_read" to="shl_ln33_1" fromId="9" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_72" to="shl_ln33_1" fromId="72" toId="11">
</dataflow>
<dataflow id="74" from="shl_ln33" to="add_ln33" fromId="10" toId="12">
</dataflow>
<dataflow id="75" from="shl_ln33_1" to="add_ln33" fromId="11" toId="12">
</dataflow>
<dataflow id="76" from="acc" to="acc_0" fromId="42" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="77" from="br_ln31" to="acc_0" fromId="44" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="79" from="StgValue_78" to="acc_0" fromId="78" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="80" from="br_ln31" to="acc_0" fromId="13" toId="14">
</dataflow>
<dataflow id="81" from="i" to="i_0" fromId="43" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="82" from="br_ln31" to="i_0" fromId="44" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="84" from="StgValue_83" to="i_0" fromId="83" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="85" from="br_ln31" to="i_0" fromId="13" toId="15">
</dataflow>
<dataflow id="86" from="i_0" to="sext_ln31" fromId="15" toId="16">
</dataflow>
<dataflow id="88" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="87" toId="17">
</dataflow>
<dataflow id="89" from="i_0" to="tmp" fromId="15" toId="17">
</dataflow>
<dataflow id="91" from="StgValue_90" to="tmp" fromId="90" toId="17">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="92" toId="18">
</dataflow>
<dataflow id="95" from="StgValue_94" to="empty" fromId="94" toId="18">
</dataflow>
<dataflow id="96" from="StgValue_94" to="empty" fromId="94" toId="18">
</dataflow>
<dataflow id="97" from="StgValue_94" to="empty" fromId="94" toId="18">
</dataflow>
<dataflow id="98" from="tmp" to="br_ln31" fromId="17" toId="19">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="99" toId="20">
</dataflow>
<dataflow id="102" from="p_str" to="specloopname_ln31" fromId="101" toId="20">
</dataflow>
<dataflow id="103" from="i_0" to="icmp_ln32" fromId="15" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_104" to="icmp_ln32" fromId="104" toId="21">
</dataflow>
<dataflow id="106" from="icmp_ln32" to="br_ln32" fromId="21" toId="22">
</dataflow>
<dataflow id="107" from="i_0" to="add_ln37" fromId="15" toId="23">
</dataflow>
<dataflow id="109" from="StgValue_108" to="add_ln37" fromId="108" toId="23">
</dataflow>
<dataflow id="110" from="add_ln37" to="zext_ln37" fromId="23" toId="24">
</dataflow>
<dataflow id="111" from="shift_reg" to="shift_reg_addr" fromId="54" toId="25">
</dataflow>
<dataflow id="113" from="StgValue_112" to="shift_reg_addr" fromId="112" toId="25">
</dataflow>
<dataflow id="114" from="zext_ln37" to="shift_reg_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="115" from="shift_reg_addr" to="shift_reg_load" fromId="25" toId="26">
</dataflow>
<dataflow id="116" from="sext_ln31" to="zext_ln37_1" fromId="16" toId="27">
</dataflow>
<dataflow id="117" from="c" to="c_addr" fromId="55" toId="28">
</dataflow>
<dataflow id="118" from="StgValue_112" to="c_addr" fromId="112" toId="28">
</dataflow>
<dataflow id="119" from="zext_ln37_1" to="c_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="120" from="c_addr" to="c_load" fromId="28" toId="29">
</dataflow>
<dataflow id="121" from="x_read" to="store_ln34" fromId="9" toId="30">
</dataflow>
<dataflow id="123" from="StgValue_122" to="store_ln34" fromId="122" toId="30">
</dataflow>
<dataflow id="125" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln41" fromId="124" toId="32">
</dataflow>
<dataflow id="126" from="y" to="write_ln41" fromId="52" toId="32">
</dataflow>
<dataflow id="127" from="acc_0" to="write_ln41" fromId="14" toId="32">
</dataflow>
<dataflow id="128" from="shift_reg_addr" to="shift_reg_load" fromId="25" toId="34">
</dataflow>
<dataflow id="129" from="shift_reg" to="shift_reg_addr_1" fromId="54" toId="35">
</dataflow>
<dataflow id="130" from="StgValue_112" to="shift_reg_addr_1" fromId="112" toId="35">
</dataflow>
<dataflow id="131" from="zext_ln37_1" to="shift_reg_addr_1" fromId="27" toId="35">
</dataflow>
<dataflow id="132" from="shift_reg_load" to="store_ln37" fromId="34" toId="36">
</dataflow>
<dataflow id="133" from="shift_reg_addr_1" to="store_ln37" fromId="35" toId="36">
</dataflow>
<dataflow id="134" from="c_addr" to="c_load" fromId="28" toId="37">
</dataflow>
<dataflow id="135" from="c_load" to="sext_ln38" fromId="37" toId="38">
</dataflow>
<dataflow id="136" from="shift_reg_load" to="mul_ln38" fromId="34" toId="39">
</dataflow>
<dataflow id="137" from="sext_ln38" to="mul_ln38" fromId="38" toId="39">
</dataflow>
<dataflow id="138" from="add_ln33" to="p_pn" fromId="12" toId="41">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="br_ln35" to="p_pn" fromId="31" toId="41">
</dataflow>
<dataflow id="140" from="mul_ln38" to="p_pn" fromId="39" toId="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="br_ln0" to="p_pn" fromId="40" toId="41">
</dataflow>
<dataflow id="142" from="p_pn" to="acc" fromId="41" toId="42">
</dataflow>
<dataflow id="143" from="acc_0" to="acc" fromId="14" toId="42">
</dataflow>
<dataflow id="144" from="i_0" to="i" fromId="15" toId="43">
</dataflow>
<dataflow id="145" from="StgValue_108" to="i" fromId="108" toId="43">
</dataflow>
<dataflow id="146" from="tmp" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="147" from="icmp_ln32" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="148" from="icmp_ln32" to="StgValue_5" fromId="21" toId="5">
</dataflow>
</dataflows>


</stg>
