{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 04 15:24:08 2016 " "Info: Processing started: Sun Dec 04 15:24:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|MAC_Reset1 " "Warning: Node \"controller:inst2\|MAC_Reset1\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|final_mux_sel\[0\] " "Warning: Node \"controller:inst2\|final_mux_sel\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|MAC_Reset2 " "Warning: Node \"controller:inst2\|MAC_Reset2\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|final_mux_sel\[1\] " "Warning: Node \"controller:inst2\|final_mux_sel\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|final_mux_sel\[2\] " "Warning: Node \"controller:inst2\|final_mux_sel\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|final_mux_sel\[3\] " "Warning: Node \"controller:inst2\|final_mux_sel\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel1\[1\] " "Warning: Node \"controller:inst2\|demux16bit_sel1\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel1\[0\] " "Warning: Node \"controller:inst2\|demux16bit_sel1\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel1\[2\] " "Warning: Node \"controller:inst2\|demux16bit_sel1\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel2\[0\] " "Warning: Node \"controller:inst2\|demux16bit_sel2\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel2\[2\] " "Warning: Node \"controller:inst2\|demux16bit_sel2\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel2\[1\] " "Warning: Node \"controller:inst2\|demux16bit_sel2\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[3\] " "Warning: Node \"controller:inst2\|mux_select1\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[2\] " "Warning: Node \"controller:inst2\|mux_select1\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[3\] " "Warning: Node \"controller:inst2\|mux_select2\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[2\] " "Warning: Node \"controller:inst2\|mux_select2\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[1\] " "Warning: Node \"controller:inst2\|mux_select2\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[0\] " "Warning: Node \"controller:inst2\|mux_select2\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[1\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[0\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[2\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[3\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S18_716 " "Warning: Node \"controller:inst2\|nstate.S18_716\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S23_676 " "Warning: Node \"controller:inst2\|nstate.S23_676\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S24_668 " "Warning: Node \"controller:inst2\|nstate.S24_668\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[1\] " "Warning: Node \"controller:inst2\|mux_select1\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[0\] " "Warning: Node \"controller:inst2\|mux_select1\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S7_804 " "Warning: Node \"controller:inst2\|nstate.S7_804\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S1_852 " "Warning: Node \"controller:inst2\|nstate.S1_852\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S0_860 " "Warning: Node \"controller:inst2\|nstate.S0_860\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S25_660 " "Warning: Node \"controller:inst2\|nstate.S25_660\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S19_708 " "Warning: Node \"controller:inst2\|nstate.S19_708\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S22_684 " "Warning: Node \"controller:inst2\|nstate.S22_684\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S16_732 " "Warning: Node \"controller:inst2\|nstate.S16_732\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S5_820 " "Warning: Node \"controller:inst2\|nstate.S5_820\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S6_812 " "Warning: Node \"controller:inst2\|nstate.S6_812\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S9_788 " "Warning: Node \"controller:inst2\|nstate.S9_788\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S2_844 " "Warning: Node \"controller:inst2\|nstate.S2_844\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S10_780 " "Warning: Node \"controller:inst2\|nstate.S10_780\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S3_836 " "Warning: Node \"controller:inst2\|nstate.S3_836\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S11_772 " "Warning: Node \"controller:inst2\|nstate.S11_772\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S12_764 " "Warning: Node \"controller:inst2\|nstate.S12_764\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S8_796 " "Warning: Node \"controller:inst2\|nstate.S8_796\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S20_700 " "Warning: Node \"controller:inst2\|nstate.S20_700\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S17_724 " "Warning: Node \"controller:inst2\|nstate.S17_724\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S15_740 " "Warning: Node \"controller:inst2\|nstate.S15_740\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S21_692 " "Warning: Node \"controller:inst2\|nstate.S21_692\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[3\] " "Warning: Node \"controller:inst2\|mux_select3\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[2\] " "Warning: Node \"controller:inst2\|mux_select3\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S4_828 " "Warning: Node \"controller:inst2\|nstate.S4_828\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S13_756 " "Warning: Node \"controller:inst2\|nstate.S13_756\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S14_748 " "Warning: Node \"controller:inst2\|nstate.S14_748\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[0\] " "Warning: Node \"controller:inst2\|mux_select3\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[1\] " "Warning: Node \"controller:inst2\|mux_select3\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "cf_load " "Info: Assuming node \"cf_load\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 472 -224 -56 488 "cf_load" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "48 " "Warning: Found 48 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector45~2 " "Info: Detected gated clock \"controller:inst2\|Selector45~2\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector45~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr1~0 " "Info: Detected gated clock \"controller:inst2\|WideOr1~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector108~3 " "Info: Detected gated clock \"controller:inst2\|Selector108~3\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector108~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr81 " "Info: Detected gated clock \"controller:inst2\|WideOr81\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr81~13 " "Info: Detected gated clock \"controller:inst2\|WideOr81~13\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr81~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S13 " "Info: Detected ripple clock \"controller:inst2\|pstate.S13\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S14 " "Info: Detected ripple clock \"controller:inst2\|pstate.S14\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S9 " "Info: Detected ripple clock \"controller:inst2\|pstate.S9\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S10 " "Info: Detected ripple clock \"controller:inst2\|pstate.S10\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S11 " "Info: Detected ripple clock \"controller:inst2\|pstate.S11\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S12 " "Info: Detected ripple clock \"controller:inst2\|pstate.S12\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S16 " "Info: Detected ripple clock \"controller:inst2\|pstate.S16\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S25 " "Info: Detected ripple clock \"controller:inst2\|pstate.S25\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 29 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S3 " "Info: Detected ripple clock \"controller:inst2\|pstate.S3\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S2 " "Info: Detected ripple clock \"controller:inst2\|pstate.S2\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S4 " "Info: Detected ripple clock \"controller:inst2\|pstate.S4\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S5 " "Info: Detected ripple clock \"controller:inst2\|pstate.S5\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S6 " "Info: Detected ripple clock \"controller:inst2\|pstate.S6\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S8 " "Info: Detected ripple clock \"controller:inst2\|pstate.S8\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr58~0 " "Info: Detected gated clock \"controller:inst2\|WideOr58~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr58~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S21 " "Info: Detected ripple clock \"controller:inst2\|pstate.S21\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S21" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr86~1 " "Info: Detected gated clock \"controller:inst2\|WideOr86~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr86~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S20 " "Info: Detected ripple clock \"controller:inst2\|pstate.S20\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S20" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S17 " "Info: Detected ripple clock \"controller:inst2\|pstate.S17\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector45~0 " "Info: Detected gated clock \"controller:inst2\|Selector45~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector45~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S0 " "Info: Detected ripple clock \"controller:inst2\|pstate.S0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector108~0 " "Info: Detected gated clock \"controller:inst2\|Selector108~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector108~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S23 " "Info: Detected ripple clock \"controller:inst2\|pstate.S23\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S24 " "Info: Detected ripple clock \"controller:inst2\|pstate.S24\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector37~1 " "Info: Detected gated clock \"controller:inst2\|Selector37~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector37~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S18 " "Info: Detected ripple clock \"controller:inst2\|pstate.S18\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector37~0 " "Info: Detected gated clock \"controller:inst2\|Selector37~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector37~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S1 " "Info: Detected ripple clock \"controller:inst2\|pstate.S1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr82~1 " "Info: Detected gated clock \"controller:inst2\|WideOr82~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr82~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector45~1 " "Info: Detected gated clock \"controller:inst2\|Selector45~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector45~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector108~4 " "Info: Detected gated clock \"controller:inst2\|Selector108~4\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector108~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector13~0 " "Info: Detected gated clock \"controller:inst2\|Selector13~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S19 " "Info: Detected ripple clock \"controller:inst2\|pstate.S19\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S7 " "Info: Detected ripple clock \"controller:inst2\|pstate.S7\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S22 " "Info: Detected ripple clock \"controller:inst2\|pstate.S22\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S22" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector108~2 " "Info: Detected gated clock \"controller:inst2\|Selector108~2\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector108~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector13~1 " "Info: Detected gated clock \"controller:inst2\|Selector13~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector13~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector13~2 " "Info: Detected gated clock \"controller:inst2\|Selector13~2\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector13~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr66~0 " "Info: Detected gated clock \"controller:inst2\|WideOr66~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr66~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S15 " "Info: Detected ripple clock \"controller:inst2\|pstate.S15\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector19~0 " "Info: Detected gated clock \"controller:inst2\|Selector19~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr54~0 " "Info: Detected gated clock \"controller:inst2\|WideOr54~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr54~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector19~1 " "Info: Detected gated clock \"controller:inst2\|Selector19~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector19~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register demux1to12:inst\|Data_out9\[1\] register MAC:inst4\|MAC_Checker:inst1\|feedback\[14\] 16.46 MHz 60.762 ns Internal " "Info: Clock \"clk\" has Internal fmax of 16.46 MHz between source register \"demux1to12:inst\|Data_out9\[1\]\" and destination register \"MAC:inst4\|MAC_Checker:inst1\|feedback\[14\]\" (period= 60.762 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.672 ns + Longest register register " "Info: + Longest register to register delay is 29.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns demux1to12:inst\|Data_out9\[1\] 1 REG LC_X12_Y5_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y5_N5; Fanout = 3; REG Node = 'demux1to12:inst\|Data_out9\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { demux1to12:inst|Data_out9[1] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/demux1to12.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.914 ns) 2.940 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~77 2 COMB LC_X13_Y6_N5 1 " "Info: 2: + IC(2.026 ns) + CELL(0.914 ns) = 2.940 ns; Loc. = LC_X13_Y6_N5; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~77'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { demux1to12:inst|Data_out9[1] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~77 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.914 ns) 4.547 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~78 3 COMB LC_X13_Y6_N9 1 " "Info: 3: + IC(0.693 ns) + CELL(0.914 ns) = 4.547 ns; Loc. = LC_X13_Y6_N9; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~77 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~78 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.887 ns) + CELL(0.511 ns) 6.945 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~81 4 COMB LC_X9_Y6_N5 4 " "Info: 4: + IC(1.887 ns) + CELL(0.511 ns) = 6.945 ns; Loc. = LC_X9_Y6_N5; Fanout = 4; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~81'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~78 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~81 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.200 ns) 8.272 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~38 5 COMB LC_X10_Y6_N5 11 " "Info: 5: + IC(1.127 ns) + CELL(0.200 ns) = 8.272 ns; Loc. = LC_X10_Y6_N5; Fanout = 11; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~81 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.978 ns) 9.949 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[0\]~COUT 6 COMB LC_X10_Y6_N6 2 " "Info: 6: + IC(0.699 ns) + CELL(0.978 ns) = 9.949 ns; Loc. = LC_X10_Y6_N6; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[0\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]~COUT } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_0km.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.072 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[1\]~COUT 7 COMB LC_X10_Y6_N7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 10.072 ns; Loc. = LC_X10_Y6_N7; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_0km.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.195 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[2\]~COUT 8 COMB LC_X10_Y6_N8 1 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 10.195 ns; Loc. = LC_X10_Y6_N8; Fanout = 1; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~COUT } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_0km.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 11.010 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[2\]~7 9 COMB LC_X10_Y6_N9 2 " "Info: 9: + IC(0.000 ns) + CELL(0.815 ns) = 11.010 ns; Loc. = LC_X10_Y6_N9; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[2\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~7 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_0km.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.554 ns) + CELL(0.200 ns) 13.764 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[3\]~5 10 COMB LC_X9_Y9_N9 6 " "Info: 10: + IC(2.554 ns) + CELL(0.200 ns) = 13.764 ns; Loc. = LC_X9_Y9_N9; Fanout = 6; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[3\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[3]~5 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_0km.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.200 ns) 15.922 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le4a\[3\] 11 COMB LC_X8_Y6_N6 3 " "Info: 11: + IC(1.958 ns) + CELL(0.200 ns) = 15.922 ns; Loc. = LC_X8_Y6_N6; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le4a\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[3]~5 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[3] } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_0km.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.747 ns) 18.696 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[7\]~11 12 COMB LC_X9_Y9_N1 2 " "Info: 12: + IC(2.027 ns) + CELL(0.747 ns) = 18.696 ns; Loc. = LC_X9_Y9_N1; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[7\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[3] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~11 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 18.819 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[8\]~9 13 COMB LC_X9_Y9_N2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.123 ns) = 18.819 ns; Loc. = LC_X9_Y9_N2; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[8\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~11 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[8]~9 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 18.942 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[9\]~7 14 COMB LC_X9_Y9_N3 2 " "Info: 14: + IC(0.000 ns) + CELL(0.123 ns) = 18.942 ns; Loc. = LC_X9_Y9_N3; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[9\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[8]~9 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~7 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 19.757 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[10\]~4 15 COMB LC_X9_Y9_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.815 ns) = 19.757 ns; Loc. = LC_X9_Y9_N4; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[10\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.448 ns) + CELL(1.077 ns) 23.282 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[12\]~7 16 COMB LC_X8_Y8_N4 3 " "Info: 16: + IC(2.448 ns) + CELL(1.077 ns) = 23.282 ns; Loc. = LC_X8_Y8_N4; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[12\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.525 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~7 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_0km.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 24.257 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[13\]~4 17 COMB LC_X8_Y8_N5 4 " "Info: 17: + IC(0.000 ns) + CELL(0.975 ns) = 24.257 ns; Loc. = LC_X8_Y8_N5; Fanout = 4; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[13\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_0km.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.747 ns) 26.886 ns MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~5 18 COMB LC_X5_Y8_N5 3 " "Info: 18: + IC(1.882 ns) + CELL(0.747 ns) = 26.886 ns; Loc. = LC_X5_Y8_N5; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 27.701 ns MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~2 19 COMB LC_X5_Y8_N6 1 " "Info: 19: + IC(0.000 ns) + CELL(0.815 ns) = 27.701 ns; Loc. = LC_X5_Y8_N6; Fanout = 1; COMB Node = 'MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.804 ns) 29.672 ns MAC:inst4\|MAC_Checker:inst1\|feedback\[14\] 20 REG LC_X6_Y8_N2 4 " "Info: 20: + IC(1.167 ns) + CELL(0.804 ns) = 29.672 ns; Loc. = LC_X6_Y8_N2; Fanout = 4; REG Node = 'MAC:inst4\|MAC_Checker:inst1\|feedback\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 MAC:inst4|MAC_Checker:inst1|feedback[14] } "NODE_NAME" } } { "MAC_Checker.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/MAC_Checker.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.204 ns ( 37.76 % ) " "Info: Total cell delay = 11.204 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.468 ns ( 62.24 % ) " "Info: Total interconnect delay = 18.468 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.672 ns" { demux1to12:inst|Data_out9[1] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~77 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~78 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~81 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[3]~5 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[3] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~11 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[8]~9 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 MAC:inst4|MAC_Checker:inst1|feedback[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "29.672 ns" { demux1to12:inst|Data_out9[1] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~77 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~78 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~81 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~7 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[3]~5 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[3] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~11 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[8]~9 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~7 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~7 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 {} MAC:inst4|MAC_Checker:inst1|feedback[14] {} } { 0.000ns 2.026ns 0.693ns 1.887ns 1.127ns 0.699ns 0.000ns 0.000ns 0.000ns 2.554ns 1.958ns 2.027ns 0.000ns 0.000ns 0.000ns 2.448ns 0.000ns 1.882ns 0.000ns 1.167ns } { 0.000ns 0.914ns 0.914ns 0.511ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.200ns 0.747ns 0.123ns 0.123ns 0.815ns 1.077ns 0.975ns 0.747ns 0.815ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 351 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 351; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns MAC:inst4\|MAC_Checker:inst1\|feedback\[14\] 2 REG LC_X6_Y8_N2 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y8_N2; Fanout = 4; REG Node = 'MAC:inst4\|MAC_Checker:inst1\|feedback\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[14] } "NODE_NAME" } } { "MAC_Checker.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/MAC_Checker.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|MAC_Checker:inst1|feedback[14] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 351 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 351; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns demux1to12:inst\|Data_out9\[1\] 2 REG LC_X12_Y5_N5 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y5_N5; Fanout = 3; REG Node = 'demux1to12:inst\|Data_out9\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk demux1to12:inst|Data_out9[1] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/demux1to12.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk demux1to12:inst|Data_out9[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} demux1to12:inst|Data_out9[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|MAC_Checker:inst1|feedback[14] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk demux1to12:inst|Data_out9[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} demux1to12:inst|Data_out9[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "demux1to12.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/demux1to12.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "MAC_Checker.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/MAC_Checker.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "demux1to12.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/demux1to12.v" 18 -1 0 } } { "MAC_Checker.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/MAC_Checker.v" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.672 ns" { demux1to12:inst|Data_out9[1] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~77 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~78 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~81 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[3]~5 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[3] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~11 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[8]~9 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 MAC:inst4|MAC_Checker:inst1|feedback[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "29.672 ns" { demux1to12:inst|Data_out9[1] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~77 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~78 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~81 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~7 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[3]~5 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[3] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~11 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[8]~9 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~7 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~7 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 {} MAC:inst4|MAC_Checker:inst1|feedback[14] {} } { 0.000ns 2.026ns 0.693ns 1.887ns 1.127ns 0.699ns 0.000ns 0.000ns 0.000ns 2.554ns 1.958ns 2.027ns 0.000ns 0.000ns 0.000ns 2.448ns 0.000ns 1.882ns 0.000ns 1.167ns } { 0.000ns 0.914ns 0.914ns 0.511ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.200ns 0.747ns 0.123ns 0.123ns 0.815ns 1.077ns 0.975ns 0.747ns 0.815ns 0.804ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|MAC_Checker:inst1|feedback[14] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk demux1to12:inst|Data_out9[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} demux1to12:inst|Data_out9[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 137 " "Warning: Circuit may not operate. Detected 137 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controller:inst2\|pstate.S10 controller:inst2\|demuxto12_sel\[1\] clk 7.695 ns " "Info: Found hold time violation between source  pin or register \"controller:inst2\|pstate.S10\" and destination pin or register \"controller:inst2\|demuxto12_sel\[1\]\" for clock \"clk\" (Hold time is 7.695 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.941 ns + Largest " "Info: + Largest clock skew is 11.941 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.760 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 15.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 351 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 351; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S19 2 REG LC_X13_Y10_N7 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y10_N7; Fanout = 5; REG Node = 'controller:inst2\|pstate.S19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S19 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.740 ns) 5.856 ns controller:inst2\|WideOr86~1 3 COMB LC_X13_Y10_N5 3 " "Info: 3: + IC(0.921 ns) + CELL(0.740 ns) = 5.856 ns; Loc. = LC_X13_Y10_N5; Fanout = 3; COMB Node = 'controller:inst2\|WideOr86~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { controller:inst2|pstate.S19 controller:inst2|WideOr86~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.742 ns) + CELL(0.511 ns) 9.109 ns controller:inst2\|WideOr82~1 4 COMB LC_X11_Y7_N0 4 " "Info: 4: + IC(2.742 ns) + CELL(0.511 ns) = 9.109 ns; Loc. = LC_X11_Y7_N0; Fanout = 4; COMB Node = 'controller:inst2\|WideOr82~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { controller:inst2|WideOr86~1 controller:inst2|WideOr82~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.511 ns) 10.439 ns controller:inst2\|Selector45~0 5 COMB LC_X11_Y7_N8 4 " "Info: 5: + IC(0.819 ns) + CELL(0.511 ns) = 10.439 ns; Loc. = LC_X11_Y7_N8; Fanout = 4; COMB Node = 'controller:inst2\|Selector45~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { controller:inst2|WideOr82~1 controller:inst2|Selector45~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.810 ns) + CELL(0.511 ns) 15.760 ns controller:inst2\|demuxto12_sel\[1\] 6 REG LC_X12_Y10_N2 13 " "Info: 6: + IC(4.810 ns) + CELL(0.511 ns) = 15.760 ns; Loc. = LC_X12_Y10_N2; Fanout = 13; REG Node = 'controller:inst2\|demuxto12_sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.321 ns" { controller:inst2|Selector45~0 controller:inst2|demuxto12_sel[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.730 ns ( 30.01 % ) " "Info: Total cell delay = 4.730 ns ( 30.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.030 ns ( 69.99 % ) " "Info: Total interconnect delay = 11.030 ns ( 69.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.760 ns" { clk controller:inst2|pstate.S19 controller:inst2|WideOr86~1 controller:inst2|WideOr82~1 controller:inst2|Selector45~0 controller:inst2|demuxto12_sel[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.760 ns" { clk {} clk~combout {} controller:inst2|pstate.S19 {} controller:inst2|WideOr86~1 {} controller:inst2|WideOr82~1 {} controller:inst2|Selector45~0 {} controller:inst2|demuxto12_sel[1] {} } { 0.000ns 0.000ns 1.738ns 0.921ns 2.742ns 0.819ns 4.810ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.511ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 351 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 351; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns controller:inst2\|pstate.S10 2 REG LC_X13_Y10_N9 8 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y10_N9; Fanout = 8; REG Node = 'controller:inst2\|pstate.S10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk controller:inst2|pstate.S10 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S10 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S10 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.760 ns" { clk controller:inst2|pstate.S19 controller:inst2|WideOr86~1 controller:inst2|WideOr82~1 controller:inst2|Selector45~0 controller:inst2|demuxto12_sel[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.760 ns" { clk {} clk~combout {} controller:inst2|pstate.S19 {} controller:inst2|WideOr86~1 {} controller:inst2|WideOr82~1 {} controller:inst2|Selector45~0 {} controller:inst2|demuxto12_sel[1] {} } { 0.000ns 0.000ns 1.738ns 0.921ns 2.742ns 0.819ns 4.810ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.511ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S10 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S10 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.870 ns - Shortest register register " "Info: - Shortest register to register delay is 3.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|pstate.S10 1 REG LC_X13_Y10_N9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y10_N9; Fanout = 8; REG Node = 'controller:inst2\|pstate.S10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|pstate.S10 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(0.200 ns) 2.246 ns controller:inst2\|WideOr36 2 COMB LC_X12_Y10_N4 1 " "Info: 2: + IC(2.046 ns) + CELL(0.200 ns) = 2.246 ns; Loc. = LC_X12_Y10_N4; Fanout = 1; COMB Node = 'controller:inst2\|WideOr36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { controller:inst2|pstate.S10 controller:inst2|WideOr36 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.914 ns) 3.870 ns controller:inst2\|demuxto12_sel\[1\] 3 REG LC_X12_Y10_N2 13 " "Info: 3: + IC(0.710 ns) + CELL(0.914 ns) = 3.870 ns; Loc. = LC_X12_Y10_N2; Fanout = 13; REG Node = 'controller:inst2\|demuxto12_sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { controller:inst2|WideOr36 controller:inst2|demuxto12_sel[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.114 ns ( 28.79 % ) " "Info: Total cell delay = 1.114 ns ( 28.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.756 ns ( 71.21 % ) " "Info: Total interconnect delay = 2.756 ns ( 71.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.870 ns" { controller:inst2|pstate.S10 controller:inst2|WideOr36 controller:inst2|demuxto12_sel[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.870 ns" { controller:inst2|pstate.S10 {} controller:inst2|WideOr36 {} controller:inst2|demuxto12_sel[1] {} } { 0.000ns 2.046ns 0.710ns } { 0.000ns 0.200ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.760 ns" { clk controller:inst2|pstate.S19 controller:inst2|WideOr86~1 controller:inst2|WideOr82~1 controller:inst2|Selector45~0 controller:inst2|demuxto12_sel[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.760 ns" { clk {} clk~combout {} controller:inst2|pstate.S19 {} controller:inst2|WideOr86~1 {} controller:inst2|WideOr82~1 {} controller:inst2|Selector45~0 {} controller:inst2|demuxto12_sel[1] {} } { 0.000ns 0.000ns 1.738ns 0.921ns 2.742ns 0.819ns 4.810ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.511ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S10 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S10 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.870 ns" { controller:inst2|pstate.S10 controller:inst2|WideOr36 controller:inst2|demuxto12_sel[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.870 ns" { controller:inst2|pstate.S10 {} controller:inst2|WideOr36 {} controller:inst2|demuxto12_sel[1] {} } { 0.000ns 2.046ns 0.710ns } { 0.000ns 0.200ns 0.914ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "demux1to12:inst\|Data_out1\[5\] din\[5\] clk 2.703 ns register " "Info: tsu for register \"demux1to12:inst\|Data_out1\[5\]\" (data pin = \"din\[5\]\", clock pin = \"clk\") is 2.703 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.189 ns + Longest pin register " "Info: + Longest pin to register delay is 6.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns din\[5\] 1 PIN PIN_C10 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_C10; Fanout = 12; PIN Node = 'din\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[5] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { -200 -432 -264 -184 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.777 ns) + CELL(0.280 ns) 6.189 ns demux1to12:inst\|Data_out1\[5\] 2 REG LC_X13_Y7_N0 3 " "Info: 2: + IC(4.777 ns) + CELL(0.280 ns) = 6.189 ns; Loc. = LC_X13_Y7_N0; Fanout = 3; REG Node = 'demux1to12:inst\|Data_out1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.057 ns" { din[5] demux1to12:inst|Data_out1[5] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/demux1to12.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 22.81 % ) " "Info: Total cell delay = 1.412 ns ( 22.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.777 ns ( 77.19 % ) " "Info: Total interconnect delay = 4.777 ns ( 77.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.189 ns" { din[5] demux1to12:inst|Data_out1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.189 ns" { din[5] {} din[5]~combout {} demux1to12:inst|Data_out1[5] {} } { 0.000ns 0.000ns 4.777ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "demux1to12.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/demux1to12.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 351 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 351; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns demux1to12:inst\|Data_out1\[5\] 2 REG LC_X13_Y7_N0 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y7_N0; Fanout = 3; REG Node = 'demux1to12:inst\|Data_out1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk demux1to12:inst|Data_out1[5] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/demux1to12.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk demux1to12:inst|Data_out1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} demux1to12:inst|Data_out1[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.189 ns" { din[5] demux1to12:inst|Data_out1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.189 ns" { din[5] {} din[5]~combout {} demux1to12:inst|Data_out1[5] {} } { 0.000ns 0.000ns 4.777ns } { 0.000ns 1.132ns 0.280ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk demux1to12:inst|Data_out1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} demux1to12:inst|Data_out1[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk test4\[1\] controller:inst2\|mux_select1\[1\] 27.674 ns register " "Info: tco from clock \"clk\" to destination pin \"test4\[1\]\" through register \"controller:inst2\|mux_select1\[1\]\" is 27.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.149 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 15.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 351 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 351; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S19 2 REG LC_X13_Y10_N7 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y10_N7; Fanout = 5; REG Node = 'controller:inst2\|pstate.S19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S19 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.740 ns) 5.856 ns controller:inst2\|WideOr86~1 3 COMB LC_X13_Y10_N5 3 " "Info: 3: + IC(0.921 ns) + CELL(0.740 ns) = 5.856 ns; Loc. = LC_X13_Y10_N5; Fanout = 3; COMB Node = 'controller:inst2\|WideOr86~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { controller:inst2|pstate.S19 controller:inst2|WideOr86~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.742 ns) + CELL(0.511 ns) 9.109 ns controller:inst2\|WideOr82~1 4 COMB LC_X11_Y7_N0 4 " "Info: 4: + IC(2.742 ns) + CELL(0.511 ns) = 9.109 ns; Loc. = LC_X11_Y7_N0; Fanout = 4; COMB Node = 'controller:inst2\|WideOr82~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { controller:inst2|WideOr86~1 controller:inst2|WideOr82~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.914 ns) 12.052 ns controller:inst2\|Selector45~1 5 COMB LC_X11_Y6_N4 4 " "Info: 5: + IC(2.029 ns) + CELL(0.914 ns) = 12.052 ns; Loc. = LC_X11_Y6_N4; Fanout = 4; COMB Node = 'controller:inst2\|Selector45~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { controller:inst2|WideOr82~1 controller:inst2|Selector45~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.586 ns) + CELL(0.511 ns) 15.149 ns controller:inst2\|mux_select1\[1\] 6 REG LC_X14_Y8_N5 36 " "Info: 6: + IC(2.586 ns) + CELL(0.511 ns) = 15.149 ns; Loc. = LC_X14_Y8_N5; Fanout = 36; REG Node = 'controller:inst2\|mux_select1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.097 ns" { controller:inst2|Selector45~1 controller:inst2|mux_select1[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.133 ns ( 33.88 % ) " "Info: Total cell delay = 5.133 ns ( 33.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.016 ns ( 66.12 % ) " "Info: Total interconnect delay = 10.016 ns ( 66.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.149 ns" { clk controller:inst2|pstate.S19 controller:inst2|WideOr86~1 controller:inst2|WideOr82~1 controller:inst2|Selector45~1 controller:inst2|mux_select1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.149 ns" { clk {} clk~combout {} controller:inst2|pstate.S19 {} controller:inst2|WideOr86~1 {} controller:inst2|WideOr82~1 {} controller:inst2|Selector45~1 {} controller:inst2|mux_select1[1] {} } { 0.000ns 0.000ns 1.738ns 0.921ns 2.742ns 2.029ns 2.586ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.525 ns + Longest register pin " "Info: + Longest register to pin delay is 12.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mux_select1\[1\] 1 REG LC_X14_Y8_N5 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y8_N5; Fanout = 36; REG Node = 'controller:inst2\|mux_select1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mux_select1[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.776 ns) + CELL(0.200 ns) 2.976 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~77 2 COMB LC_X13_Y6_N5 1 " "Info: 2: + IC(2.776 ns) + CELL(0.200 ns) = 2.976 ns; Loc. = LC_X13_Y6_N5; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~77'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { controller:inst2|mux_select1[1] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~77 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.914 ns) 4.583 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~78 3 COMB LC_X13_Y6_N9 1 " "Info: 3: + IC(0.693 ns) + CELL(0.914 ns) = 4.583 ns; Loc. = LC_X13_Y6_N9; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~77 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~78 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.887 ns) + CELL(0.511 ns) 6.981 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~81 4 COMB LC_X9_Y6_N5 4 " "Info: 4: + IC(1.887 ns) + CELL(0.511 ns) = 6.981 ns; Loc. = LC_X9_Y6_N5; Fanout = 4; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~81'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~78 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~81 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.200 ns) 8.308 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~38 5 COMB LC_X10_Y6_N5 11 " "Info: 5: + IC(1.127 ns) + CELL(0.200 ns) = 8.308 ns; Loc. = LC_X10_Y6_N5; Fanout = 11; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~81 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(2.322 ns) 12.525 ns test4\[1\] 6 PIN PIN_T10 0 " "Info: 6: + IC(1.895 ns) + CELL(2.322 ns) = 12.525 ns; Loc. = PIN_T10; Fanout = 0; PIN Node = 'test4\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 test4[1] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { -440 912 928 -264 "test4\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.147 ns ( 33.11 % ) " "Info: Total cell delay = 4.147 ns ( 33.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.378 ns ( 66.89 % ) " "Info: Total interconnect delay = 8.378 ns ( 66.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.525 ns" { controller:inst2|mux_select1[1] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~77 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~78 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~81 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 test4[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.525 ns" { controller:inst2|mux_select1[1] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~77 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~78 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~81 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 {} test4[1] {} } { 0.000ns 2.776ns 0.693ns 1.887ns 1.127ns 1.895ns } { 0.000ns 0.200ns 0.914ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.149 ns" { clk controller:inst2|pstate.S19 controller:inst2|WideOr86~1 controller:inst2|WideOr82~1 controller:inst2|Selector45~1 controller:inst2|mux_select1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.149 ns" { clk {} clk~combout {} controller:inst2|pstate.S19 {} controller:inst2|WideOr86~1 {} controller:inst2|WideOr82~1 {} controller:inst2|Selector45~1 {} controller:inst2|mux_select1[1] {} } { 0.000ns 0.000ns 1.738ns 0.921ns 2.742ns 2.029ns 2.586ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.525 ns" { controller:inst2|mux_select1[1] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~77 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~78 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~81 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 test4[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.525 ns" { controller:inst2|mux_select1[1] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~77 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~78 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~81 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 {} test4[1] {} } { 0.000ns 2.776ns 0.693ns 1.887ns 1.127ns 1.895ns } { 0.000ns 0.200ns 0.914ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk load_in 4.838 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"load_in\" is 4.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 351 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 351; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(2.322 ns) 4.838 ns load_in 2 PIN PIN_J1 0 " "Info: 2: + IC(1.353 ns) + CELL(2.322 ns) = 4.838 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'load_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { clk load_in } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 88 1392 1568 104 "load_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.485 ns ( 72.03 % ) " "Info: Total cell delay = 3.485 ns ( 72.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.353 ns ( 27.97 % ) " "Info: Total interconnect delay = 1.353 ns ( 27.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { clk load_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.838 ns" { clk {} clk~combout {} load_in {} } { 0.000ns 0.000ns 1.353ns } { 0.000ns 1.163ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controller:inst2\|nstate.S1_852 cf_load clk 4.455 ns register " "Info: th for register \"controller:inst2\|nstate.S1_852\" (data pin = \"cf_load\", clock pin = \"clk\") is 4.455 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.746 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 351 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 351; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S25 2 REG LC_X10_Y7_N8 28 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y7_N8; Fanout = 28; REG Node = 'controller:inst2\|pstate.S25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S25 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.811 ns) + CELL(0.740 ns) 10.746 ns controller:inst2\|nstate.S1_852 3 REG LC_X11_Y10_N2 1 " "Info: 3: + IC(5.811 ns) + CELL(0.740 ns) = 10.746 ns; Loc. = LC_X11_Y10_N2; Fanout = 1; REG Node = 'controller:inst2\|nstate.S1_852'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.551 ns" { controller:inst2|pstate.S25 controller:inst2|nstate.S1_852 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.197 ns ( 29.75 % ) " "Info: Total cell delay = 3.197 ns ( 29.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.549 ns ( 70.25 % ) " "Info: Total interconnect delay = 7.549 ns ( 70.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.746 ns" { clk controller:inst2|pstate.S25 controller:inst2|nstate.S1_852 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.746 ns" { clk {} clk~combout {} controller:inst2|pstate.S25 {} controller:inst2|nstate.S1_852 {} } { 0.000ns 0.000ns 1.738ns 5.811ns } { 0.000ns 1.163ns 1.294ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.291 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns cf_load 1 CLK PIN_A10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_A10; Fanout = 3; CLK Node = 'cf_load'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf_load } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 472 -224 -56 488 "cf_load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.487 ns) + CELL(0.740 ns) 5.359 ns controller:inst2\|Selector104~0 2 COMB LC_X11_Y10_N8 1 " "Info: 2: + IC(3.487 ns) + CELL(0.740 ns) = 5.359 ns; Loc. = LC_X11_Y10_N8; Fanout = 1; COMB Node = 'controller:inst2\|Selector104~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.227 ns" { cf_load controller:inst2|Selector104~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.200 ns) 6.291 ns controller:inst2\|nstate.S1_852 3 REG LC_X11_Y10_N2 1 " "Info: 3: + IC(0.732 ns) + CELL(0.200 ns) = 6.291 ns; Loc. = LC_X11_Y10_N2; Fanout = 1; REG Node = 'controller:inst2\|nstate.S1_852'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { controller:inst2|Selector104~0 controller:inst2|nstate.S1_852 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.072 ns ( 32.94 % ) " "Info: Total cell delay = 2.072 ns ( 32.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.219 ns ( 67.06 % ) " "Info: Total interconnect delay = 4.219 ns ( 67.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.291 ns" { cf_load controller:inst2|Selector104~0 controller:inst2|nstate.S1_852 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.291 ns" { cf_load {} cf_load~combout {} controller:inst2|Selector104~0 {} controller:inst2|nstate.S1_852 {} } { 0.000ns 0.000ns 3.487ns 0.732ns } { 0.000ns 1.132ns 0.740ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.746 ns" { clk controller:inst2|pstate.S25 controller:inst2|nstate.S1_852 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.746 ns" { clk {} clk~combout {} controller:inst2|pstate.S25 {} controller:inst2|nstate.S1_852 {} } { 0.000ns 0.000ns 1.738ns 5.811ns } { 0.000ns 1.163ns 1.294ns 0.740ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.291 ns" { cf_load controller:inst2|Selector104~0 controller:inst2|nstate.S1_852 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.291 ns" { cf_load {} cf_load~combout {} controller:inst2|Selector104~0 {} controller:inst2|nstate.S1_852 {} } { 0.000ns 0.000ns 3.487ns 0.732ns } { 0.000ns 1.132ns 0.740ns 0.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 58 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 04 15:24:10 2016 " "Info: Processing ended: Sun Dec 04 15:24:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
