// Seed: 655668411
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    output wire id_2,
    output tri id_3,
    input wand id_4,
    input wire id_5
    , id_13,
    output supply0 id_6,
    output wor id_7,
    output supply1 id_8,
    input wand id_9,
    input tri1 id_10,
    input wire id_11
);
  logic [1 : 1] id_14 = id_4;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3
    , id_10,
    output supply0 id_4,
    output uwire id_5,
    input supply1 id_6,
    output wand id_7,
    input wand id_8
);
  assign id_7 = ~id_6;
  wire [-1  !=  1 : -1] id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4,
      id_7,
      id_6,
      id_1,
      id_7,
      id_7,
      id_4,
      id_0,
      id_2,
      id_8
  );
  logic id_12;
endmodule
