{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7600, "design__instance__area": 110618, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 178, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 14, "power__internal__total": 0.009480020962655544, "power__switching__total": 0.004550114274024963, "power__leakage__total": 1.8189269894719473e-06, "power__total": 0.014031954109668732, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5791937093873467, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.633320080970788, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5910908596557043, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.28114600332467, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.591091, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 10, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 178, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 16, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8392349275285247, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.9293504007183587, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3196357713424562, "timing__setup__ws__corner:nom_ss_125C_4v50": 42.2827793634847, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.319636, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.665287, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 178, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 13, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.46560709383682986, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.5007868705909573, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26851843730775793, "timing__setup__ws__corner:nom_ff_n40C_5v50": 53.83412978885001, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.268518, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 10, "design__max_fanout_violation__count": 178, "design__max_cap_violation__count": 22, "clock__skew__worst_hold": -0.4595526589342591, "clock__skew__worst_setup": 0.4917090207510681, "timing__hold__ws": 0.26639979864994656, "timing__setup__ws": 41.778052422290216, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.2664, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.158165, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.965 565.885", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__io": 77, "design__die__area": 310085, "design__core__area": 284814, "design__instance__count__stdcell": 7600, "design__instance__area__stdcell": 110618, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.388388, "design__instance__utilization__stdcell": 0.388388, "design__instance__count__class:tie_cell": 2, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 216, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2490, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 272, "design__instance__count__class:tap_cell": 1863, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28701055, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 46669.3, "design__instance__displacement__mean": 6.1405, "design__instance__displacement__max": 136.64, "route__wirelength__estimated": 147699, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 271, "design__instance__count__class:clock_buffer": 132, "design__instance__count__class:clock_inverter": 66, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1880, "route__net": 3524, "route__net__special": 2, "route__drc_errors__iter:1": 814, "route__wirelength__iter:1": 180847, "route__drc_errors__iter:2": 158, "route__wirelength__iter:2": 179796, "route__drc_errors__iter:3": 127, "route__wirelength__iter:3": 179477, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 179431, "route__drc_errors": 0, "route__wirelength": 179431, "route__vias": 27356, "route__vias__singlecut": 27356, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1215.29, "design__instance__count__class:fill_cell": 11159, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 93, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 93, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 93, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 178, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 12, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.572401475752895, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6206041411986124, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5878518949120587, "timing__setup__ws__corner:min_tt_025C_5v00": 50.521913416146354, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.587852, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 93, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 178, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 12, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.8292324839275784, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.9081520237312398, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3142800553201945, "timing__setup__ws__corner:min_ss_125C_4v50": 42.70513308299284, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.31428, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.092339, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 93, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 178, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 12, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4595526589342591, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4917090207510681, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26639979864994656, "timing__setup__ws__corner:min_ff_n40C_5v50": 53.98898902977496, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.2664, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 93, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 178, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 21, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5890004206635159, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.648582428344261, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5949655381212294, "timing__setup__ws__corner:max_tt_025C_5v00": 49.99286459641893, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.594966, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 93, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 10, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 178, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 22, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8508234357873075, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.9542455984374276, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3260675155506167, "timing__setup__ws__corner:max_ss_125C_4v50": 41.778052422290216, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.326068, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.158165, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 93, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 178, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 19, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.472809582646059, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.5116598400901323, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2710630685521659, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.64746310145918, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.271063, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 93, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 93, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_ff_n40C_5v50": 4.99975, "design_powergrid__drop__average__net:VDD__corner:nom_ff_n40C_5v50": 4.99995, "design_powergrid__drop__worst__net:VDD__corner:nom_ff_n40C_5v50": 0.000250489, "design_powergrid__voltage__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.000255874, "design_powergrid__drop__average__net:VSS__corner:nom_ff_n40C_5v50": 4.94621e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.000255874, "design_powergrid__voltage__worst": 0.000255874, "design_powergrid__voltage__worst__net:VDD": 4.99975, "design_powergrid__drop__worst": 0.000255874, "design_powergrid__drop__worst__net:VDD": 0.000250489, "design_powergrid__voltage__worst__net:VSS": 0.000255874, "design_powergrid__drop__worst__net:VSS": 0.000255874, "ir__voltage__worst": 5, "ir__drop__avg": 4.87e-05, "ir__drop__worst": 0.00025, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}