{"vcs1":{"timestamp_begin":1747205074.071730106, "rt":11.61, "ut":11.67, "st":0.65}}
{"vcselab":{"timestamp_begin":1747205085.764215544, "rt":0.40, "ut":0.27, "st":0.12}}
{"link":{"timestamp_begin":1747205086.223710699, "rt":0.43, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747205073.420468376}
{"VCS_COMP_START_TIME": 1747205073.420468376}
{"VCS_COMP_END_TIME": 1747205086.810418560}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487028}}
{"vcselab": {"peak_mem": 183888}}
