Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/n/b/nbugg/FPGA_Telephony/UI/UI_Part2/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/n/b/nbugg/FPGA_Telephony/UI/UI_Part2/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: AC97_PCM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AC97_PCM.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AC97_PCM"
Output Format                      : NGC
Target Device                      : xc2v6000-6-bf957

---- Source Options
Top Module Name                    : AC97_PCM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : AC97_PCM.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../UI Interfaces/AC '97 Interface/AC97_PCM.v" in library work
Module <AC97_PCM> compiled
Module <ac97> compiled
Module <ac97commands> compiled
No errors in compilation
Analysis of file <"AC97_PCM.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <AC97_PCM> in library <work>.

Analyzing hierarchy for module <ac97> in library <work>.

Analyzing hierarchy for module <ac97commands> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <AC97_PCM>.
Module <AC97_PCM> is correct for synthesis.
 
Analyzing module <ac97> in library <work>.
INFO:Xst:1432 - Contents of array <l_cmd_addr> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_cmd_addr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <l_cmd_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_cmd_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <l_right_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_right_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <ac97> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for signal <ready> in unit <ac97>.
    Set user-defined property "INIT =  00000" for signal <left_in_data> in unit <ac97>.
    Set user-defined property "INIT =  00000" for signal <right_in_data> in unit <ac97>.
    Set user-defined property "INIT =  0" for signal <right_in_data> in unit <ac97> (previous value was "INIT 00000").
    Set user-defined property "INIT =  0" for signal <ac97_sdata_out> in unit <ac97>.
    Set user-defined property "INIT =  0" for signal <ac97_synch> in unit <ac97>.
    Set user-defined property "INIT =  0000" for signal <bit_count>.
    Set user-defined property "INIT =  0" for signal <l_left_v>.
    Set user-defined property "INIT =  0" for signal <l_right_v>.
    Set user-defined property "INIT =  0" for signal <l_cmd_v>.
Analyzing module <ac97commands> in library <work>.
Module <ac97commands> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for signal <command_valid> in unit <ac97commands>.
    Set user-defined property "INIT =  0" for signal <state>.
    Set user-defined property "INIT =  00_0000" for signal <command>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ac97>.
    Related source file is "../UI Interfaces/AC '97 Interface/AC97_PCM.v".
    Register <l_right_v> equivalent to <l_left_v> has been removed
    Found 1-bit register for signal <slot_req>.
    Found 20-bit register for signal <left_in_data>.
    Found 1-bit register for signal <ac97_synch>.
    Found 1-bit register for signal <ac97_sdata_out>.
    Found 20-bit register for signal <right_in_data>.
    Found 1-bit register for signal <ready>.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0000> created at line 205.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0001> created at line 208.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0002> created at line 216.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0000> created at line 203.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0001> created at line 206.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0002> created at line 209.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0003> created at line 214.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0000> created at line 192.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0001> created at line 203.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0002> created at line 206.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0003> created at line 209.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0004> created at line 214.
    Found 8-bit up counter for signal <bit_count>.
    Found 20-bit register for signal <l_cmd_addr>.
    Found 20-bit register for signal <l_cmd_data>.
    Found 1-bit register for signal <l_cmd_v>.
    Found 20-bit register for signal <l_left_data>.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0000> created at line 209.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0000> created at line 209.
    Found 1-bit register for signal <l_left_v>.
    Found 20-bit register for signal <l_right_data>.
    Found 8-bit comparator greatequal for signal <left_in_data$cmp_ge0000> created at line 235.
    Found 8-bit comparator lessequal for signal <left_in_data$cmp_le0000> created at line 235.
    Found 8-bit comparator greater for signal <right_in_data$cmp_gt0000> created at line 238.
    Found 8-bit comparator less for signal <right_in_data$cmp_lt0000> created at line 238.
    Summary:
	inferred   1 Counter(s).
	inferred 126 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ac97> synthesized.


Synthesizing Unit <ac97commands>.
    Related source file is "../UI Interfaces/AC '97 Interface/AC97_PCM.v".
    Found 1-bit register for signal <command_valid>.
    Found 24-bit register for signal <command>.
    Found 4-bit up counter for signal <state>.
    Found 5-bit adder for signal <vol>.
    Summary:
	inferred   1 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ac97commands> synthesized.


Synthesizing Unit <AC97_PCM>.
    Related source file is "../UI Interfaces/AC '97 Interface/AC97_PCM.v".
WARNING:Xst:646 - Signal <right_in_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <left_in_data<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <audio_reset_b>.
    Found 16-bit register for signal <out_data>.
    Found 3-bit register for signal <ready_sync>.
    Found 10-bit up counter for signal <reset_count>.
    Summary:
	inferred   1 Counter(s).
	inferred  20 D-type flip-flop(s).
Unit <AC97_PCM> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 5-bit adder                                           : 1
 9-bit adder                                           : 3
# Counters                                             : 3
 10-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 17
 1-bit register                                        : 8
 16-bit register                                       : 1
 20-bit register                                       : 6
 24-bit register                                       : 1
 3-bit register                                        : 1
# Comparators                                          : 15
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 2
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 3
 1-bit 20-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
WARNING:Xst:1426 - The value init of the FF/Latch l_left_v hinder the constant cleaning in the block ac97.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <l_cmd_addr_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_4> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_5> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_6> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_7> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_8> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_9> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_10> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_11> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch command_valid hinder the constant cleaning in the block ac97commands.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <command_5> (without init value) has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <command_7> (without init value) has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <command_13> (without init value) has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <command_14> (without init value) has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <command_16> (without init value) has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_22> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_addr_12> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_addr_18> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_9> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_11> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_17> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_18> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <right_in_data_0> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_1> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_2> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_3> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_4> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_5> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_6> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_7> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_8> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_9> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_10> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_11> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_12> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_13> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_14> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_15> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_16> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_17> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_18> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_19> of sequential type is unconnected in block <ac97>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 5-bit adder                                           : 4
# Counters                                             : 3
 10-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 149
 Flip-Flops                                            : 149
# Comparators                                          : 15
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 2
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 3
 1-bit 20-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <l_right_data_0> in Unit <ac97> is equivalent to the following 3 FFs/Latches, which will be removed : <l_right_data_1> <l_right_data_2> <l_right_data_3> 
WARNING:Xst:1710 - FF/Latch <l_right_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <AC97_PCM> ...

Optimizing unit <ac97> ...

Optimizing unit <ac97commands> ...
WARNING:Xst:1710 - FF/Latch <ac97/l_cmd_data_18> (without init value) has a constant value of 0 in block <AC97_PCM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ac97/l_cmd_data_17> (without init value) has a constant value of 0 in block <AC97_PCM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ac97/l_cmd_data_11> (without init value) has a constant value of 0 in block <AC97_PCM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ac97/l_cmd_data_9> (without init value) has a constant value of 0 in block <AC97_PCM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ac97/l_cmd_addr_18> (without init value) has a constant value of 0 in block <AC97_PCM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ac97/l_cmd_addr_12> (without init value) has a constant value of 0 in block <AC97_PCM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ac97/right_in_data_19> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_18> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_17> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_16> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_15> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_14> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_13> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_12> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_11> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_10> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_9> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_8> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_7> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_6> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_5> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_4> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_3> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_2> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_1> of sequential type is unconnected in block <AC97_PCM>.
WARNING:Xst:2677 - Node <ac97/right_in_data_0> of sequential type is unconnected in block <AC97_PCM>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block AC97_PCM, actual ratio is 0.
FlipFlop ac97/bit_count_2 has been replicated 1 time(s)
FlipFlop ac97/bit_count_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <AC97_PCM> :
	Found 2-bit shift register for signal <ready_sync_1>.
	Found 4-bit shift register for signal <ac97/left_in_data_4>.
Unit <AC97_PCM> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 137
 Flip-Flops                                            : 137
# Shift Registers                                      : 2
 2-bit shift register                                  : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : AC97_PCM.ngr
Top Level Output File Name         : AC97_PCM
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 45

Cell Usage :
# BELS                             : 203
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 16
#      LUT2                        : 16
#      LUT3                        : 35
#      LUT3_L                      : 1
#      LUT4                        : 62
#      LUT4_L                      : 4
#      MUXCY                       : 16
#      MUXF5                       : 19
#      MUXF6                       : 5
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 139
#      FD                          : 21
#      FDE                         : 77
#      FDE_1                       : 18
#      FDR                         : 1
#      FDRE                        : 11
#      FDS                         : 11
# Shift Registers                  : 2
#      SRL16                       : 1
#      SRL16E_1                    : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 43
#      IBUF                        : 23
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-6 

 Number of Slices:                      108  out of  33792     0%  
 Number of Slice Flip Flops:            139  out of  67584     0%  
 Number of 4 input LUTs:                143  out of  67584     0%  
    Number used as logic:               141
    Number used as Shift registers:       2
 Number of IOs:                          45
 Number of bonded IOBs:                  45  out of    684     6%  
 Number of GCLKs:                         2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | BUFGP                  | 53    |
ac97_bit_clock                     | BUFGP                  | 88    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.881ns (Maximum Frequency: 126.887MHz)
   Minimum input arrival time before clock: 2.348ns
   Maximum output required time after clock: 6.048ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 3.514ns (frequency: 284.536MHz)
  Total number of paths / destination ports: 357 / 74
-------------------------------------------------------------------------
Delay:               3.514ns (Levels of Logic = 2)
  Source:            cmds/state_3 (FF)
  Destination:       cmds/command_10 (FF)
  Source Clock:      clock_27mhz rising
  Destination Clock: clock_27mhz rising

  Data Path: cmds/state_3 to cmds/command_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             21   0.449   0.999  cmds/state_3 (cmds/state_3)
     LUT4:I0->O            7   0.347   0.769  cmds/command_cmp_eq00051 (cmds/command_cmp_eq0005)
     LUT3:I1->O            1   0.347   0.382  cmds/command_mux0000<15>_SW0 (N8)
     FDS:S                     0.222          cmds/command_8
    ----------------------------------------
    Total                      3.514ns (1.365ns logic, 2.150ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ac97_bit_clock'
  Clock period: 7.881ns (frequency: 126.887MHz)
  Total number of paths / destination ports: 1377 / 128
-------------------------------------------------------------------------
Delay:               3.940ns (Levels of Logic = 3)
  Source:            ac97/bit_count_6 (FF)
  Destination:       ac97/Mshreg_left_in_data_4 (FF)
  Source Clock:      ac97_bit_clock rising
  Destination Clock: ac97_bit_clock falling

  Data Path: ac97/bit_count_6 to ac97/Mshreg_left_in_data_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.449   0.871  ac97/bit_count_6 (ac97/bit_count_6)
     LUT4:I1->O            1   0.347   0.410  ac97/left_in_data_and00007 (ac97/left_in_data_and00007)
     LUT4:I2->O            1   0.347   0.000  ac97/left_in_data_and000064_G (N42)
     MUXF5:I1->O          18   0.345   0.757  ac97/left_in_data_and000064 (ac97/left_in_data_and0000)
     SRL16E_1:CE               0.416          ac97/Mshreg_left_in_data_4
    ----------------------------------------
    Total                      3.940ns (1.904ns logic, 2.037ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 37 / 37
-------------------------------------------------------------------------
Offset:              2.348ns (Levels of Logic = 2)
  Source:            volume<2> (PAD)
  Destination:       cmds/command_10 (FF)
  Destination Clock: clock_27mhz rising

  Data Path: volume<2> to cmds/command_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.653   0.743  volume_2_IBUF (volume_2_IBUF)
     LUT3:I0->O            1   0.347   0.382  cmds/command_mux0000<13>_SW0 (N12)
     FDS:S                     0.222          cmds/command_10
    ----------------------------------------
    Total                      2.348ns (1.222ns logic, 1.126ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ac97_bit_clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.194ns (Levels of Logic = 2)
  Source:            ac97_sdata_in (PAD)
  Destination:       ac97/slot_req (FF)
  Destination Clock: ac97_bit_clock falling

  Data Path: ac97_sdata_in to ac97/slot_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.653   0.519  ac97_sdata_in_IBUF (ac97_sdata_in_IBUF)
     INV:I->O              1   0.347   0.383  ac97/slot_req_not00011_INV_0 (ac97/slot_req_not0001)
     FDE_1:D                   0.293          ac97/slot_req
    ----------------------------------------
    Total                      2.194ns (1.293ns logic, 0.901ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              6.048ns (Levels of Logic = 2)
  Source:            ready_sync_1 (FF)
  Destination:       ready (PAD)
  Source Clock:      clock_27mhz rising

  Data Path: ready_sync_1 to ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.449   0.760  ready_sync_1 (ready_sync_1)
     LUT3:I0->O           17   0.347   0.748  ready1 (ready_OBUF)
     OBUF:I->O                 3.743          ready_OBUF (ready)
    ----------------------------------------
    Total                      6.048ns (4.539ns logic, 1.509ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ac97_bit_clock'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              5.696ns (Levels of Logic = 2)
  Source:            ac97/slot_req (FF)
  Destination:       ready (PAD)
  Source Clock:      ac97_bit_clock falling

  Data Path: ac97/slot_req to ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.449   0.410  ac97/slot_req (ac97/slot_req)
     LUT3:I2->O           17   0.347   0.748  ready1 (ready_OBUF)
     OBUF:I->O                 3.743          ready_OBUF (ready)
    ----------------------------------------
    Total                      5.696ns (4.539ns logic, 1.158ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.18 secs
 
--> 


Total memory usage is 456548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   83 (   0 filtered)
Number of infos    :    7 (   0 filtered)

