Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Aug 11 22:20:42 2018
| Host         : DESKTOP-JKG1DO6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |            7 |
| Yes          | No                    | No                     |              28 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------+----------------------+------------------+----------------+
|    Clock Signal    |     Enable Signal     |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+-----------------------+----------------------+------------------+----------------+
|  vga/RB0           |                       |                      |                1 |              1 |
|  vga/R0            |                       |                      |                1 |              1 |
|  c33/int_clk       |                       |                      |                2 |              3 |
|  c33/int_clk       | rr/R_ball[10]_i_1_n_0 | rr/R_ball[6]_i_1_n_0 |                3 |              4 |
|  c33/int_clk       | rr/R_ball[10]_i_1_n_0 |                      |                4 |              7 |
|  xxx/inst/clk_out1 | vga/vsenable          |                      |                5 |             10 |
|  c33/int_clk       | vga/E[0]              |                      |                7 |             11 |
|  xxx/inst/clk_out1 |                       |                      |                5 |             11 |
|  clk_IBUF_BUFG     |                       |                      |               11 |             18 |
|  clk_IBUF_BUFG     |                       | c33/clear            |                7 |             25 |
+--------------------+-----------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     1 |
| 4      |                     1 |
| 7      |                     1 |
| 10     |                     1 |
| 11     |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


