
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004748                       # Number of seconds simulated (Second)
simTicks                                   4748043000                       # Number of ticks simulated (Tick)
finalTick                                  4748043000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.46                       # Real time elapsed on the host (Second)
hostTickRate                                869310083                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     823080                       # Number of bytes of host memory used (Byte)
simInsts                                      1242163                       # Number of instructions simulated (Count)
simOps                                        2060714                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   227419                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     377282                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      2027626                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000010                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000007                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.003218                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     2027605    100.00%    100.00% |          21      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      2027626                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      2027626                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.342629                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.021139                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       5.311162                       (Unspecified)
system.caches.m_latencyHistSeqr          |     2024612     99.85%     99.85% |        2773      0.14%     99.99% |          90      0.00%     99.99% |          37      0.00%     99.99% |          76      0.00%    100.00% |          38      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        2027626                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2017510                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2017510    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2017510                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        10116                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    69.675662                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.214632                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    31.004946                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        7102     70.21%     70.21% |        2773     27.41%     97.62% |          90      0.89%     98.51% |          37      0.37%     98.87% |          76      0.75%     99.62% |          38      0.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        10116                       (Unspecified)
system.caches.L1Cache_Controller.Load    |      349764     18.81%     18.81% |     1509642     81.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Load::total      1859406                       (Unspecified)
system.caches.L1Cache_Controller.Store   |       22295     13.25%     13.25% |      145925     86.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Store::total       168220                       (Unspecified)
system.caches.L1Cache_Controller.Replacement |     2002556     67.06%     67.06% |      983675     32.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement::total      2986231                       (Unspecified)
system.caches.L1Cache_Controller.FwdGetS |          10     83.33%     83.33% |           2     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.FwdGetS::total           12                       (Unspecified)
system.caches.L1Cache_Controller.FwdGetM |           7     77.78%     77.78% |           2     22.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.FwdGetM::total            9                       (Unspecified)
system.caches.L1Cache_Controller.Inv     |          14     73.68%     73.68% |           5     26.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Inv::total           19                       (Unspecified)
system.caches.L1Cache_Controller.PutAck  |        6258     67.06%     67.06% |        3074     32.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.PutAck::total         9332                       (Unspecified)
system.caches.L1Cache_Controller.DataDirNoAcks |        6684     66.21%     66.21% |        3411     33.79%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.DataDirNoAcks::total        10095                       (Unspecified)
system.caches.L1Cache_Controller.DataOwner |           4     19.05%     19.05% |          17     80.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.DataOwner::total           21                       (Unspecified)
system.caches.L1Cache_Controller.InvAck  |           5     26.32%     26.32% |          14     73.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.InvAck::total           19                       (Unspecified)
system.caches.L1Cache_Controller.I.Load  |        5681     64.93%     64.93% |        3069     35.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load::total         8750                       (Unspecified)
system.caches.L1Cache_Controller.I.Store |         854     76.52%     76.52% |         262     23.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store::total         1116                       (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataDirNoAcks |        5679     64.99%     64.99% |        3059     35.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataDirNoAcks::total         8738                       (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataOwner |           2     16.67%     16.67% |          10     83.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataOwner::total           12                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataDirNoAcks |         852     76.96%     76.96% |         255     23.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataDirNoAcks::total         1107                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataOwner |           2     22.22%     22.22% |           7     77.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataOwner::total            9                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.InvAck |           2     50.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.InvAck::total            4                       (Unspecified)
system.caches.L1Cache_Controller.S.Load  |      325285     20.49%     20.49% |     1262625     79.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Load::total      1587910                       (Unspecified)
system.caches.L1Cache_Controller.S.Store |         153     61.20%     61.20% |          97     38.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Store::total          250                       (Unspecified)
system.caches.L1Cache_Controller.S.Replacement |        5310     65.81%     65.81% |        2759     34.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Replacement::total         8069                       (Unspecified)
system.caches.L1Cache_Controller.S.Inv   |          14     73.68%     73.68% |           5     26.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Inv::total           19                       (Unspecified)
system.caches.L1Cache_Controller.SM_AD.DataDirNoAcks |         153     61.20%     61.20% |          97     38.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SM_AD.DataDirNoAcks::total          250                       (Unspecified)
system.caches.L1Cache_Controller.SM_AD.InvAck |           3     20.00%     20.00% |          12     80.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SM_AD.InvAck::total           15                       (Unspecified)
system.caches.L1Cache_Controller.M.Load  |       18798      7.15%      7.15% |      243948     92.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load::total       262746                       (Unspecified)
system.caches.L1Cache_Controller.M.Store |       21288     12.76%     12.76% |      145566     87.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store::total       166854                       (Unspecified)
system.caches.L1Cache_Controller.M.Replacement |         948     75.06%     75.06% |         315     24.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement::total         1263                       (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetS |          10     83.33%     83.33% |           2     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetS::total           12                       (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetM |           7     77.78%     77.78% |           2     22.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetM::total            9                       (Unspecified)
system.caches.L1Cache_Controller.MI_A.Replacement |      302411     75.06%     75.06% |      100482     24.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.MI_A.Replacement::total       402893                       (Unspecified)
system.caches.L1Cache_Controller.MI_A.PutAck |         948     75.06%     75.06% |         315     24.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.MI_A.PutAck::total         1263                       (Unspecified)
system.caches.L1Cache_Controller.SI_A.Replacement |     1693887     65.81%     65.81% |      880119     34.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SI_A.Replacement::total      2574006                       (Unspecified)
system.caches.L1Cache_Controller.SI_A.PutAck |        5310     65.81%     65.81% |        2759     34.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SI_A.PutAck::total         8069                       (Unspecified)
system.caches.Directory_Controller.GetS          8750      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GetM          1366      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutSNotLast          555      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutSLast         7514      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutMOwner         1263      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Data            12      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MemData        10095      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MemAck         1275      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GetS         8157      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GetM         1103      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.GetS          581      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.GetM          254      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.PutSNotLast          555      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.PutSLast         7514      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.GetS           12      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.GetM            9      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PutMOwner         1263      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_D.Data           12      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_m.MemData         8738      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M_m.MemData         1357      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI_m.MemAck         1263      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.SS_m.MemAck           12      0.00%      0.00% (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::samples           21                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::mean    18.857143                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::gmean    18.380774                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::stdev     4.629100                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15     71.43%     71.43% |           0      0.00%     71.43% |           6     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::total           21                       (Unspecified)
system.caches.MachineType.L1Cache.incomplete_times_seqr           21                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        10095                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    69.781377                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.391397                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    30.949639                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        7081     70.14%     70.14% |        2773     27.47%     97.61% |          90      0.89%     98.50% |          37      0.37%     98.87% |          76      0.75%     99.62% |          38      0.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        10095                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                      
system.caches.MachineType.Directory.incomplete_times_seqr        10094                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples       316004                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     2.093888                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.067760                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     9.575461                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |      314313     99.46%     99.46% |        1558      0.49%     99.96% |          53      0.02%     99.97% |          22      0.01%     99.98% |          38      0.01%     99.99% |          20      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total       316004                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples       311087                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      311087    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total       311087                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         4917                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    71.301607                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    67.596805                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    32.053726                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        3226     65.61%     65.61% |        1558     31.69%     97.30% |          53      1.08%     98.37% |          22      0.45%     98.82% |          38      0.77%     99.59% |          20      0.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         4917                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples       160424                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.499483                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.032527                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     6.509519                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |      160183     99.85%     99.85% |         206      0.13%     99.98% |          10      0.01%     99.98% |           5      0.00%     99.99% |          13      0.01%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total       160424                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples       159167                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |      159167    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total       159167                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         1257                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    64.746221                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    59.449620                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.111470                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        1016     80.83%     80.83% |         206     16.39%     97.22% |          10      0.80%     98.01% |           5      0.40%     98.41% |          13      1.03%     99.44% |           7      0.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         1257                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      1543402                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.170552                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.010510                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     3.677144                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     1542340     99.93%     99.93% |         989      0.06%    100.00% |          27      0.00%    100.00% |          10      0.00%    100.00% |          25      0.00%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      1543402                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      1539569                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     1539569    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      1539569                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         3833                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    69.674928                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.353038                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    27.206639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        2771     72.29%     72.29% |         989     25.80%     98.10% |          27      0.70%     98.80% |          10      0.26%     99.06% |          25      0.65%     99.71% |          11      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         3833                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples         7034                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.588001                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.043307                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     5.901269                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |        6959     98.93%     98.93% |           6      0.09%     99.02% |           6      0.09%     99.10% |          48      0.68%     99.79% |          11      0.16%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total         7034                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples         6959                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        6959    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total         6959                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           75                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    56.146667                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    53.308568                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    16.136825                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           6      8.00%      8.00% |           6      8.00%     16.00% |          48     64.00%     80.00% |          11     14.67%     94.67% |           4      5.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           75                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::samples          381                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     5.078740                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.396960                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    14.200967                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr |         347     91.08%     91.08% |           9      2.36%     93.44% |           3      0.79%     94.23% |          17      4.46%     98.69% |           4      1.05%     99.74% |           1      0.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::total          381                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          347                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         347    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          347                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           34                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    46.705882                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    42.355921                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    19.025548                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           9     26.47%     26.47% |           3      8.82%     35.29% |          17     50.00%     85.29% |           4     11.76%     97.06% |           1      2.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           34                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::samples          381                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         381    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::total          381                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples          381                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         381    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total          381                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples           12                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    20.166667                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    19.587344                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     5.149287                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     58.33%     58.33% |           0      0.00%     58.33% |           5     41.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::total           12                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         4905                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    71.426707                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    67.801961                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    31.991906                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        3214     65.52%     65.52% |        1558     31.76%     97.29% |          53      1.08%     98.37% |          22      0.45%     98.82% |          38      0.77%     99.59% |          20      0.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         4905                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples            6                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    17.666667                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    17.348511                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev     4.082483                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     83.33%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::total            6                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         1251                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    64.972022                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    59.801831                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.055569                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        1010     80.74%     80.74% |         206     16.47%     97.20% |          10      0.80%     98.00% |           5      0.40%     98.40% |          13      1.04%     99.44% |           7      0.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         1251                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         3833                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    69.674928                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.353038                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    27.206639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2771     72.29%     72.29% |         989     25.80%     98.10% |          27      0.70%     98.80% |          10      0.26%     99.06% |          25      0.65%     99.71% |          11      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         3833                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            2                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           19                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean           16                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean    16.000000                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           74                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    56.689189                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    54.182647                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    15.543069                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           5      6.76%      6.76% |           6      8.11%     14.86% |          48     64.86%     79.73% |          11     14.86%     94.59% |           4      5.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           74                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            2                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           19                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean           16                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean    16.000000                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           32                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    48.625000                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    45.013084                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    17.907919                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     21.88%     21.88% |           3      9.38%     31.25% |          17     53.12%     84.38% |           4     12.50%     96.88% |           1      3.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           32                       (Unspecified)
system.caches.controllers0.fullyBusyCycles        62580                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardFromDir.m_buf_msgs     0.001325                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardFromDir.m_stall_time  4983.182545                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.091541                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1820.938016                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestToDir.m_buf_msgs     0.002727                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestToDir.m_stall_time   999.999579                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseFromDirOrSibling.m_buf_msgs     0.001410                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseFromDirOrSibling.m_stall_time  4999.923126                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToDirOrSibling.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToDirOrSibling.m_stall_time   752.288680                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.fullyBusyCycles        30740                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000649                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time  3760.421926                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.mandatoryQueue.m_buf_msgs     0.355160                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.mandatoryQueue.m_stall_time  1150.611104                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001369                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time   752.303633                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDirOrSibling.m_buf_msgs     0.000725                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDirOrSibling.m_stall_time  3761.465514                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseToDirOrSibling.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseToDirOrSibling.m_stall_time   752.084175                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers2.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers3.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers3.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers4.forwardToCache.m_buf_msgs     0.002023                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.forwardToCache.m_stall_time   999.565295                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers4.requestFromCache.m_buf_msgs     0.004096                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.requestFromCache.m_stall_time  5000.006318                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.requestToMemory.m_buf_msgs     0.002395                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.requestToMemory.m_stall_time  1000.013479                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseFromCache.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseFromCache.m_stall_time  3761.439187                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseFromMemory.m_buf_msgs     0.003115                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseFromMemory.m_stall_time   999.985678                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseToCache.m_buf_msgs     0.002126                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseToCache.m_stall_time   999.985468                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         55152                       (Unspecified)
system.caches.network.msg_byte.Control         441216                       (Unspecified)
system.caches.network.msg_count.Data            22782                       (Unspecified)
system.caches.network.msg_byte.Data           1640304                       (Unspecified)
system.caches.network.int_link_buffers11.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers11.m_stall_time  2256.864776                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers14.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers14.m_stall_time  2256.251260                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  2256.864776                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers21.m_buf_msgs     0.001369                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers21.m_stall_time  2256.982930                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers23.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers23.m_stall_time  2256.251260                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers49.m_buf_msgs     0.001325                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers49.m_stall_time  2989.910791                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers50.m_buf_msgs     0.001408                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers50.m_stall_time  2999.955139                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers52.m_buf_msgs     0.000649                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers52.m_stall_time  2256.254419                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers53.m_buf_msgs     0.000718                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers53.m_stall_time  2256.880572                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.002727                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  2999.997473                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.183808                       (Unspecified)
system.caches.network.routers0.msg_count.Control::0        11998                       (Unspecified)
system.caches.network.routers0.msg_count.Control::1         6289                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2           19                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::0        95984                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::1        50312                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2          152                       (Unspecified)
system.caches.network.routers0.msg_count.Data::0          948                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         6715                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::0        68256                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       483480                       (Unspecified)
system.caches.network.routers0.port_buffers1.m_buf_msgs     0.001325                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers1.m_stall_time  3986.546878                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers12.m_buf_msgs     0.002727                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers12.m_stall_time  1999.998736                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers14.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers14.m_stall_time  1504.576938                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers2.m_buf_msgs     0.001410                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers2.m_stall_time  3999.939343                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers5.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers5.m_stall_time  1504.576938                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.700141                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Control::1         6289                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Control::2            5                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Control::1        50312                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Control::2           40                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Data::2         6688                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Data::2       481536                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.001759                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2           14                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2          112                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2           17                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2         1224                       (Unspecified)
system.caches.network.routers0.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle04.link_utilization     0.217142                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Control::0        11998                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Control::0        95984                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Data::0          948                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Data::2           10                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Data::0        68256                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Data::2          720                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.090627                       (Unspecified)
system.caches.network.routers1.msg_count.Control::0         6187                       (Unspecified)
system.caches.network.routers1.msg_count.Control::1         3083                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2           19                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::0        49496                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::1        24664                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2          152                       (Unspecified)
system.caches.network.routers1.msg_count.Data::0          315                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         3434                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::0        22680                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       247248                       (Unspecified)
system.caches.network.routers1.port_buffers1.m_buf_msgs     0.000649                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers1.m_stall_time  3008.338383                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers12.m_buf_msgs     0.001370                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers12.m_stall_time  1504.680139                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers14.m_stall_time  1504.167928                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.000725                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  3009.173253                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers5.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers5.m_stall_time  1504.167928                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.357505                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::1         3083                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2           14                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::1        24664                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2          112                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         3428                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       246816                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.000432                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Control::2            5                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Control::2           40                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Data::2            4                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Data::2          288                       (Unspecified)
system.caches.network.routers1.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle04.link_utilization     0.095197                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Control::0         6187                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Control::0        49496                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Data::0          315                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Data::2            2                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Data::0        22680                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Data::2          144                       (Unspecified)
system.caches.network.routers2.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers2.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle04.link_utilization            0                       (Unspecified)
system.caches.network.routers3.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers3.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle04.link_utilization            0                       (Unspecified)
system.caches.network.routers4.percent_links_utilized     0.273559                       (Unspecified)
system.caches.network.routers4.msg_count.Control::0        18185                       (Unspecified)
system.caches.network.routers4.msg_count.Control::1         9372                       (Unspecified)
system.caches.network.routers4.msg_bytes.Control::0       145480                       (Unspecified)
system.caches.network.routers4.msg_bytes.Control::1        74976                       (Unspecified)
system.caches.network.routers4.msg_count.Data::0         1263                       (Unspecified)
system.caches.network.routers4.msg_count.Data::2        10107                       (Unspecified)
system.caches.network.routers4.msg_bytes.Data::0        90936                       (Unspecified)
system.caches.network.routers4.msg_bytes.Data::2       727704                       (Unspecified)
system.caches.network.routers4.port_buffers0.m_buf_msgs     0.004096                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers0.m_stall_time  4000.008425                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers2.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers2.m_stall_time  3009.152192                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers4.m_buf_msgs     0.001325                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers4.m_stall_time  1993.274282                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers5.m_buf_msgs     0.001408                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers5.m_stall_time  1999.970514                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers7.m_buf_msgs     0.000649                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers7.m_stall_time  1504.170034                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers8.m_buf_msgs     0.000718                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers8.m_stall_time  1504.587469                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers4.throttle00.link_utilization     0.312339                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Control::0        18185                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Control::0       145480                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Data::0         1263                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Data::2           12                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Data::0        90936                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Data::2          864                       (Unspecified)
system.caches.network.routers4.throttle01.link_utilization     0.699709                       (Unspecified)
system.caches.network.routers4.throttle01.msg_count.Control::1         6289                       (Unspecified)
system.caches.network.routers4.throttle01.msg_bytes.Control::1        50312                       (Unspecified)
system.caches.network.routers4.throttle01.msg_count.Data::2         6684                       (Unspecified)
system.caches.network.routers4.throttle01.msg_bytes.Data::2       481248                       (Unspecified)
system.caches.network.routers4.throttle02.link_utilization     0.355747                       (Unspecified)
system.caches.network.routers4.throttle02.msg_count.Control::1         3083                       (Unspecified)
system.caches.network.routers4.throttle02.msg_bytes.Control::1        24664                       (Unspecified)
system.caches.network.routers4.throttle02.msg_count.Data::2         3411                       (Unspecified)
system.caches.network.routers4.throttle02.msg_bytes.Data::2       245592                       (Unspecified)
system.caches.network.routers4.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers4.throttle04.link_utilization            0                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers0.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers1.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers2.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers3.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                         4748043                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts       221598                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps       415386                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses       404717                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses        15230                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns         3198                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts        40660                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts       404717                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts        15230                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads       789731                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites       338130                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads        22883                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites        11437                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numCCRegReads       271679                       # Number of times the CC registers were read (Count)
system.cpu0.exec_context.thread_0.numCCRegWrites       161243                       # Number of times the CC registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs        80157                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts        58876                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts        21281                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 3541905.000254                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 1206137.999746                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.254028                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.745972                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.numBranches        46719                       # Number of branches fetched (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass         2808      0.68%      0.68% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu       322071     77.51%     78.19% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult           19      0.00%     78.19% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv         1773      0.43%     78.62% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd          382      0.09%     78.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     78.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt          192      0.05%     78.75% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     78.75% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     78.75% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     78.75% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     78.75% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     78.75% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd         1516      0.36%     79.12% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     79.12% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu         1841      0.44%     79.56% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     79.56% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt         2498      0.60%     80.16% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc         1582      0.38%     80.54% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     80.54% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     80.54% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift          684      0.16%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     80.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead        55344     13.32%     94.03% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite        18960      4.56%     98.59% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead         3532      0.85%     99.44% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite         2321      0.56%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total       415523                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                  58884                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  21284                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      240                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       44                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                 292033                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      259                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::mean   3541905000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::min_value   3541905000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::max_value   3541905000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.pwrStateResidencyTicks::ON   1206138000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   3541905000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   58                       # Number of system calls (Count)
system.cpu1.numCycles                         4719818                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts      1020565                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps      1645328                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses      1635723                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses        11105                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns        72341                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts        25594                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts      1635723                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts        11105                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads      3799266                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites      1395571                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads        17797                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites         8768                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numCCRegReads       263874                       # Number of times the CC registers were read (Count)
system.cpu1.exec_context.thread_0.numCCRegWrites       601438                       # Number of times the CC registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs       404148                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts       264610                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts       139538                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 1197136.997633                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 3522681.002367                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.746359                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.253641                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.numBranches       101714                       # Number of branches fetched (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass         1872      0.11%      0.11% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu      1231426     74.84%     74.96% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult          200      0.01%     74.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv         1047      0.06%     75.03% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd          297      0.02%     75.05% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     75.05% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt          128      0.01%     75.06% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     75.06% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     75.06% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     75.06% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     75.06% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     75.06% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd          864      0.05%     75.11% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     75.11% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu         1430      0.09%     75.20% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     75.20% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt         1640      0.10%     75.30% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc         1906      0.12%     75.41% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     75.41% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     75.41% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift          421      0.03%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     75.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead       262547     15.96%     91.39% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite       138147      8.40%     99.79% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead         2063      0.13%     99.92% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite         1391      0.08%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total      1645379                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                 264617                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 139541                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      196                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1251450                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      199                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.mem_ctrl.avgPriority_caches.controllers4::samples     10948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.005326992750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            75                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            75                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                21839                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1133                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        10095                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1275                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      10095                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1275                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     385                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     37                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       23.59                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  10095                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1275                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     9698                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      75                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      75                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      75                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           75                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      127.400000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      96.279267                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     129.107854                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-31               1      1.33%      1.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-63             23     30.67%     32.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-95             15     20.00%     52.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-127            11     14.67%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-159           11     14.67%     81.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-191            3      4.00%     85.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-223            2      2.67%     88.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-255            2      2.67%     90.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::288-319            2      2.67%     93.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-351            1      1.33%     94.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-383            2      2.67%     97.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::416-447            1      1.33%     98.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::928-959            1      1.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             75                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           75                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.106667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.100825                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.452421                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                71     94.67%     94.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 4      5.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             75                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    24640                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   646080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 81600                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               136072904.14176956                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               17186028.01196198                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     4747984000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      417588.74                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers4       621440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers4        77312                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers4 130883397.644039854407                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers4 16282919.088980447501                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers4        10095                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers4         1275                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers4    278464750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers4 109749536500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers4     27584.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers4  86078067.84                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers4       646080                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          646080                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers4        81600                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        81600                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers4        10095                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            10095                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers4         1275                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1275                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers4    136072904                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          136072904                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers4     17186028                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          17186028                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers4    153258932                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         153258932                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  9710                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1208                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           605                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           663                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           603                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           788                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           429                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           373                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           896                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1077                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          341                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          339                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          372                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          359                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1084                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          870                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           104                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            56                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           53                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          115                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 96402250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               48550000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           278464750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9928.14                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28678.14                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 6746                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1048                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             69.47                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.75                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         3119                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   223.702469                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   145.067304                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   248.039629                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1298     41.62%     41.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          935     29.98%     71.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          338     10.84%     82.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          161      5.16%     87.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          100      3.21%     90.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           64      2.05%     92.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           51      1.64%     94.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           35      1.12%     95.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          137      4.39%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         3119                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 621440                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               77312                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               130.883398                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                16.282919                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.15                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.13                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                71.39                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         11538240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          6117540                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        34943160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        2683080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 374315760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    781470000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1165168800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     2376236580                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    500.466525                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3021942500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    158340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1567760500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         10767120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          5719065                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        34386240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        3622680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 374315760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    743910420                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1196797920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     2369519205                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    499.051758                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3104504750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    158340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1485198250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   4748043000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
