addi s0,zero,36
rvrs s1,s0
addi s3,zero,2
mul s2,s1,s3
rst
halt
addi s3,zero,2
beq zero,zero,0