

================================================================
== Vitis HLS Report for 'makeSuperPoint_alignedToLine8'
================================================================
* Date:           Thu Jul 18 17:16:50 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- rowListSet_loop                      |        1|        ?|         2|          1|          1|    1 ~ ?|       yes|
        |- start_value_loop                     |        5|        ?|         6|          3|          1|    1 ~ ?|       yes|
        |- LRdiscovery_loop                     |        1|      255|         2|          1|          1|  1 ~ 255|       yes|
        |- VITIS_LOOP_1216_1                    |        ?|        ?|         2|          1|          1|        ?|       yes|
        |- VITIS_LOOP_1229_3_VITIS_LOOP_1231_4  |        ?|        ?|         2|          1|          1|        ?|       yes|
        |- VITIS_LOOP_1259_5_VITIS_LOOP_1261_6  |        ?|        ?|         2|          1|          1|        ?|       yes|
        |- VITIS_LOOP_1272_7                    |        ?|        ?|         2|          1|          1|        ?|       yes|
        |- initWedgeSP_loop_VITIS_LOOP_11_1     |       32|       32|         2|          1|          1|       32|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 3, depth = 6
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 2
  * Pipeline-7: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 8
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 3, D = 6, States = { 19 20 21 22 23 24 }
  Pipeline-2 : II = 1, D = 2, States = { 27 28 }
  Pipeline-3 : II = 1, D = 2, States = { 30 31 }
  Pipeline-4 : II = 1, D = 2, States = { 33 34 }
  Pipeline-5 : II = 1, D = 2, States = { 35 36 }
  Pipeline-6 : II = 1, D = 2, States = { 37 38 }
  Pipeline-7 : II = 1, D = 2, States = { 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 29 19 
19 --> 25 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 19 
25 --> 26 
26 --> 27 
27 --> 29 28 
28 --> 27 
29 --> 32 30 33 35 37 
30 --> 32 31 
31 --> 30 
32 --> 39 
33 --> 32 34 
34 --> 33 
35 --> 32 36 
36 --> 35 
37 --> 32 38 
38 --> 37 
39 --> 41 40 
40 --> 39 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 42 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%row_list_V = alloca i64 1" [patchMaker.cpp:1177]   --->   Operation 43 'alloca' 'row_list_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1176 = zext i3 %i_read" [patchMaker.cpp:1176]   --->   Operation 44 'zext' 'zext_ln1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%radii_addr = getelementptr i25 %radii, i64 0, i64 %zext_ln1176" [patchMaker.cpp:1176]   --->   Operation 45 'getelementptr' 'radii_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.69ns)   --->   "%y = load i3 %radii_addr" [patchMaker.cpp:1176]   --->   Operation 46 'load' 'y' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %zext_ln1176" [patchMaker.cpp:1176]   --->   Operation 47 'getelementptr' 'GDn_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:1176]   --->   Operation 48 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 49 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight"   --->   Operation 50 'read' 'leftRight_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%original_ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_ppl"   --->   Operation 51 'read' 'original_ppl_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0"   --->   Operation 52 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top"   --->   Operation 53 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = trunc i32 %original_ppl_read"   --->   Operation 54 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_14, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %i_read, i7 0" [patchMaker.cpp:1182]   --->   Operation 56 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1176_1 = zext i10 %tmp_s" [patchMaker.cpp:1176]   --->   Operation 57 'zext' 'zext_ln1176_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.69ns)   --->   "%y = load i3 %radii_addr" [patchMaker.cpp:1176]   --->   Operation 58 'load' 'y' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 59 [1/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:1176]   --->   Operation 59 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 60 [1/1] (0.85ns)   --->   "%icmp_ln1180 = icmp_sgt  i32 %GDn_points_load, i32 0" [patchMaker.cpp:1180]   --->   Operation 60 'icmp' 'icmp_ln1180' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln1180 = br i1 %icmp_ln1180, void %._crit_edge52, void %.lr.ph51.preheader" [patchMaker.cpp:1180]   --->   Operation 61 'br' 'br_ln1180' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.lr.ph51"   --->   Operation 62 'br' 'br_ln0' <Predicate = (icmp_ln1180)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%row_list_size = phi i31 %add_ln1182, void %.split52, i31 0, void %.lr.ph51.preheader" [patchMaker.cpp:1180]   --->   Operation 63 'phi' 'row_list_size' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%j = phi i8 %j_1, void %.split52, i8 0, void %.lr.ph51.preheader"   --->   Operation 64 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.87ns)   --->   "%add_ln1182 = add i31 %row_list_size, i31 1" [patchMaker.cpp:1182]   --->   Operation 65 'add' 'add_ln1182' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 66 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_110 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 67 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1180 = zext i31 %row_list_size" [patchMaker.cpp:1180]   --->   Operation 68 'zext' 'zext_ln1180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.85ns)   --->   "%icmp_ln1180_1 = icmp_eq  i32 %zext_ln1180, i32 %GDn_points_load" [patchMaker.cpp:1180]   --->   Operation 69 'icmp' 'icmp_ln1180_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln1180 = br i1 %icmp_ln1180_1, void %.split52, void %._crit_edge52.loopexit" [patchMaker.cpp:1180]   --->   Operation 70 'br' 'br_ln1180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1182 = zext i8 %j" [patchMaker.cpp:1182]   --->   Operation 71 'zext' 'zext_ln1182' <Predicate = (!icmp_ln1180_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.72ns)   --->   "%add_ln1182_1 = add i11 %zext_ln1176_1, i11 %zext_ln1182" [patchMaker.cpp:1182]   --->   Operation 72 'add' 'add_ln1182_1' <Predicate = (!icmp_ln1180_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1182 = shl i11 %add_ln1182_1, i11 1" [patchMaker.cpp:1182]   --->   Operation 73 'shl' 'shl_ln1182' <Predicate = (!icmp_ln1180_1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln1182 = or i11 %shl_ln1182, i11 1" [patchMaker.cpp:1182]   --->   Operation 74 'or' 'or_ln1182' <Predicate = (!icmp_ln1180_1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1182_1 = zext i11 %or_ln1182" [patchMaker.cpp:1182]   --->   Operation 75 'zext' 'zext_ln1182_1' <Predicate = (!icmp_ln1180_1)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1182_1" [patchMaker.cpp:1182]   --->   Operation 76 'getelementptr' 'GDarrayDecoded_addr' <Predicate = (!icmp_ln1180_1)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.20ns)   --->   "%GDarrayDecoded_load = load i11 %GDarrayDecoded_addr" [patchMaker.cpp:1182]   --->   Operation 77 'load' 'GDarrayDecoded_load' <Predicate = (!icmp_ln1180_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 78 [1/1] (0.70ns)   --->   "%j_1 = add i8 %j, i8 1" [patchMaker.cpp:1180]   --->   Operation 78 'add' 'j_1' <Predicate = (!icmp_ln1180_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.80>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%lftr_wideiv_cast = zext i31 %row_list_size" [patchMaker.cpp:1180]   --->   Operation 79 'zext' 'lftr_wideiv_cast' <Predicate = (!icmp_ln1180_1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln1178 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [patchMaker.cpp:1178]   --->   Operation 80 'specloopname' 'specloopname_ln1178' <Predicate = (!icmp_ln1180_1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%row_list_V_addr = getelementptr i32 %row_list_V, i64 0, i64 %lftr_wideiv_cast" [patchMaker.cpp:1182]   --->   Operation 81 'getelementptr' 'row_list_V_addr' <Predicate = (!icmp_ln1180_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (1.20ns)   --->   "%GDarrayDecoded_load = load i11 %GDarrayDecoded_addr" [patchMaker.cpp:1182]   --->   Operation 82 'load' 'GDarrayDecoded_load' <Predicate = (!icmp_ln1180_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_4 : Operation 83 [1/1] (0.60ns)   --->   "%store_ln1182 = store i32 %GDarrayDecoded_load, i7 %row_list_V_addr" [patchMaker.cpp:1182]   --->   Operation 83 'store' 'store_ln1182' <Predicate = (!icmp_ln1180_1)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph51"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!icmp_ln1180_1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.19>
ST_5 : Operation 85 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge52"   --->   Operation 85 'br' 'br_ln0' <Predicate = (icmp_ln1180)> <Delay = 0.38>
ST_5 : Operation 86 [1/1] (0.83ns)   --->   "%add_ln1186 = add i25 %y, i25 28554432" [patchMaker.cpp:1186]   --->   Operation 86 'add' 'add_ln1186' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1186 = zext i25 %add_ln1186" [patchMaker.cpp:1186]   --->   Operation 87 'zext' 'zext_ln1186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (4.35ns)   --->   "%conv = sitofp i64 %zext_ln1186" [patchMaker.cpp:1186]   --->   Operation 88 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 4> <Delay = 4.35>
ST_6 : Operation 89 [1/2] (4.35ns)   --->   "%conv = sitofp i64 %zext_ln1186" [patchMaker.cpp:1186]   --->   Operation 89 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 5> <Delay = 7.06>
ST_7 : Operation 90 [6/6] (7.06ns)   --->   "%i_op_assign = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1186]   --->   Operation 90 'fdiv' 'i_op_assign' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 7.06>
ST_8 : Operation 91 [5/6] (7.06ns)   --->   "%i_op_assign = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1186]   --->   Operation 91 'fdiv' 'i_op_assign' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 7.06>
ST_9 : Operation 92 [4/6] (7.06ns)   --->   "%i_op_assign = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1186]   --->   Operation 92 'fdiv' 'i_op_assign' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 7.06>
ST_10 : Operation 93 [3/6] (7.06ns)   --->   "%i_op_assign = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1186]   --->   Operation 93 'fdiv' 'i_op_assign' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 7.06>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %z_top_read"   --->   Operation 94 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln215_26 = sext i32 %apexZ0_read"   --->   Operation 95 'sext' 'sext_ln215_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.88ns)   --->   "%ret = sub i33 %sext_ln215, i33 %sext_ln215_26"   --->   Operation 96 'sub' 'ret' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [2/6] (7.06ns)   --->   "%i_op_assign = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1186]   --->   Operation 97 'fdiv' 'i_op_assign' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1422 = sext i33 %ret"   --->   Operation 98 'sext' 'sext_ln1422' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [2/2] (4.35ns)   --->   "%conv_i = sitofp i64 %sext_ln1422"   --->   Operation 99 'sitofp' 'conv_i' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 10> <Delay = 7.06>
ST_12 : Operation 100 [1/6] (7.06ns)   --->   "%i_op_assign = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1186]   --->   Operation 100 'fdiv' 'i_op_assign' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/2] (4.35ns)   --->   "%conv_i = sitofp i64 %sext_ln1422"   --->   Operation 101 'sitofp' 'conv_i' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 11> <Delay = 4.90>
ST_13 : Operation 102 [2/2] (4.90ns)   --->   "%i_op_assign_1 = fmul i32 %conv_i, i32 %i_op_assign"   --->   Operation 102 'fmul' 'i_op_assign_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [2/2] (4.35ns)   --->   "%conv_i2 = sitofp i32 %apexZ0_read"   --->   Operation 103 'sitofp' 'conv_i2' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 12> <Delay = 4.90>
ST_14 : Operation 104 [1/2] (4.90ns)   --->   "%i_op_assign_1 = fmul i32 %conv_i, i32 %i_op_assign"   --->   Operation 104 'fmul' 'i_op_assign_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/2] (4.35ns)   --->   "%conv_i2 = sitofp i32 %apexZ0_read"   --->   Operation 105 'sitofp' 'conv_i2' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 13> <Delay = 6.14>
ST_15 : Operation 106 [3/3] (6.14ns)   --->   "%dc = fadd i32 %i_op_assign_1, i32 %conv_i2"   --->   Operation 106 'fadd' 'dc' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 6.14>
ST_16 : Operation 107 [2/3] (6.14ns)   --->   "%dc = fadd i32 %i_op_assign_1, i32 %conv_i2"   --->   Operation 107 'fadd' 'dc' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 6.14>
ST_17 : Operation 108 [1/3] (6.14ns)   --->   "%dc = fadd i32 %i_op_assign_1, i32 %conv_i2"   --->   Operation 108 'fadd' 'dc' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 3.61>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%row_list_size_1 = phi i32 0, void, i32 %GDn_points_load, void %._crit_edge52.loopexit" [patchMaker.cpp:1176]   --->   Operation 109 'phi' 'row_list_size_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 110 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 111 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 112 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i32 %data_V"   --->   Operation 113 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_64, i1 0"   --->   Operation 114 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 115 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_63" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 116 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 117 'add' 'add_ln341' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 118 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.70ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_63"   --->   Operation 119 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 120 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 121 'select' 'ush' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 122 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 123 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 124 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_9 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 125 'shl' 'r_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 126 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 127 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_36 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_9, i32 24, i32 87"   --->   Operation 128 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_36"   --->   Operation 129 'select' 'val' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 130 [1/1] (1.14ns)   --->   "%result_V_5 = sub i64 0, i64 %val"   --->   Operation 130 'sub' 'result_V_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 131 [1/1] (0.41ns)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_5, i64 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 131 'select' 'result_V' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 132 [1/1] (0.85ns)   --->   "%icmp_ln1313 = icmp_sgt  i32 %row_list_size_1, i32 0" [patchMaker.cpp:1313]   --->   Operation 132 'icmp' 'icmp_ln1313' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [1/1] (0.38ns)   --->   "%br_ln1313 = br i1 %icmp_ln1313, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit, void %.lr.ph.i.preheader" [patchMaker.cpp:1313]   --->   Operation 133 'br' 'br_ln1313' <Predicate = true> <Delay = 0.38>
ST_18 : Operation 134 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.lr.ph.i"   --->   Operation 134 'br' 'br_ln0' <Predicate = (icmp_ln1313)> <Delay = 0.38>

State 19 <SV = 17> <Delay = 0.85>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%start_value = phi i64 %start_value_2, void %.split49, i64 9223372036854775807, void %.lr.ph.i.preheader"   --->   Operation 135 'phi' 'start_value' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%start_index = phi i32 %start_index_2, void %.split49, i32 0, void %.lr.ph.i.preheader"   --->   Operation 136 'phi' 'start_index' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%p_x_assign_2 = phi i64 %select_ln1315_2, void %.split49, i64 9223372036854775807, void %.lr.ph.i.preheader" [patchMaker.cpp:1315]   --->   Operation 137 'phi' 'p_x_assign_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%j_21 = phi i8 %j_3, void %.split49, i8 0, void %.lr.ph.i.preheader"   --->   Operation 138 'phi' 'j_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (0.70ns)   --->   "%j_3 = add i8 %j_21, i8 1" [patchMaker.cpp:1313]   --->   Operation 139 'add' 'j_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 140 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1313 = zext i8 %j_21" [patchMaker.cpp:1313]   --->   Operation 141 'zext' 'zext_ln1313' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.85ns)   --->   "%icmp_ln1313_1 = icmp_slt  i32 %zext_ln1313, i32 %row_list_size_1" [patchMaker.cpp:1313]   --->   Operation 142 'icmp' 'icmp_ln1313_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%empty_111 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 143 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln1313 = br i1 %icmp_ln1313_1, void %_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit, void %.split49" [patchMaker.cpp:1313]   --->   Operation 144 'br' 'br_ln1313' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1315 = zext i8 %j_21" [patchMaker.cpp:1315]   --->   Operation 145 'zext' 'zext_ln1315' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%row_list_V_addr_1 = getelementptr i32 %row_list_V, i64 0, i64 %zext_ln1315"   --->   Operation 146 'getelementptr' 'row_list_V_addr_1' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>
ST_19 : Operation 147 [2/2] (0.60ns)   --->   "%row_list_V_load = load i7 %row_list_V_addr_1"   --->   Operation 147 'load' 'row_list_V_load' <Predicate = (icmp_ln1313_1)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 20 <SV = 18> <Delay = 1.74>
ST_20 : Operation 148 [1/2] (0.60ns)   --->   "%row_list_V_load = load i7 %row_list_V_addr_1"   --->   Operation 148 'load' 'row_list_V_load' <Predicate = (icmp_ln1313_1)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln534 = sext i32 %row_list_V_load"   --->   Operation 149 'sext' 'sext_ln534' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (1.14ns)   --->   "%start_value_1 = sub i64 %sext_ln534, i64 %result_V"   --->   Operation 150 'sub' 'start_value_1' <Predicate = (icmp_ln1313_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %start_value_1, i32 63" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 151 'bitselect' 'tmp_58' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>

State 21 <SV = 19> <Delay = 6.20>
ST_21 : Operation 152 [1/1] (1.14ns)   --->   "%sub_ln180 = sub i64 0, i64 %start_value_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 152 'sub' 'sub_ln180' <Predicate = (icmp_ln1313_1 & tmp_58)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [1/1] (0.41ns)   --->   "%select_ln180 = select i1 %tmp_58, i64 %sub_ln180, i64 %start_value_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 153 'select' 'select_ln180' <Predicate = (icmp_ln1313_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 154 [2/2] (4.65ns)   --->   "%conv2_i = sitodp i64 %select_ln180" [patchMaker.cpp:1315]   --->   Operation 154 'sitodp' 'conv2_i' <Predicate = (icmp_ln1313_1)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 20> <Delay = 4.65>
ST_22 : Operation 155 [1/2] (4.65ns)   --->   "%conv2_i = sitodp i64 %select_ln180" [patchMaker.cpp:1315]   --->   Operation 155 'sitodp' 'conv2_i' <Predicate = (icmp_ln1313_1)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 156 [2/2] (4.65ns)   --->   "%dc_9 = sitodp i64 %p_x_assign_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 156 'sitodp' 'dc_9' <Predicate = (icmp_ln1313_1)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 21> <Delay = 6.66>
ST_23 : Operation 157 [1/2] (4.65ns)   --->   "%dc_9 = sitodp i64 %p_x_assign_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 157 'sitodp' 'dc_9' <Predicate = (icmp_ln1313_1)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%data_V_10 = bitcast i64 %dc_9" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 158 'bitcast' 'data_V_10' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %data_V_10"   --->   Operation 159 'trunc' 'trunc_ln368' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln1315 = trunc i64 %data_V_10" [patchMaker.cpp:1315]   --->   Operation 160 'trunc' 'trunc_ln1315' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368"   --->   Operation 161 'bitconcatenate' 'p_Result_7' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i64 %p_Result_7" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 162 'bitcast' 'bitcast_ln521' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln1315 = bitcast i64 %conv2_i" [patchMaker.cpp:1315]   --->   Operation 163 'bitcast' 'bitcast_ln1315' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1315, i32 52, i32 62" [patchMaker.cpp:1315]   --->   Operation 164 'partselect' 'tmp_32' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln1315_1 = trunc i64 %bitcast_ln1315" [patchMaker.cpp:1315]   --->   Operation 165 'trunc' 'trunc_ln1315_1' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_10, i32 52, i32 62" [patchMaker.cpp:1315]   --->   Operation 166 'partselect' 'tmp_33' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.61ns)   --->   "%icmp_ln1315 = icmp_ne  i11 %tmp_32, i11 2047" [patchMaker.cpp:1315]   --->   Operation 167 'icmp' 'icmp_ln1315' <Predicate = (icmp_ln1313_1)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 168 [1/1] (0.98ns)   --->   "%icmp_ln1315_1 = icmp_eq  i52 %trunc_ln1315_1, i52 0" [patchMaker.cpp:1315]   --->   Operation 168 'icmp' 'icmp_ln1315_1' <Predicate = (icmp_ln1313_1)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [1/1] (0.61ns)   --->   "%icmp_ln1315_2 = icmp_ne  i11 %tmp_33, i11 2047" [patchMaker.cpp:1315]   --->   Operation 169 'icmp' 'icmp_ln1315_2' <Predicate = (icmp_ln1313_1)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 170 [1/1] (0.98ns)   --->   "%icmp_ln1315_3 = icmp_eq  i52 %trunc_ln1315, i52 0" [patchMaker.cpp:1315]   --->   Operation 170 'icmp' 'icmp_ln1315_3' <Predicate = (icmp_ln1313_1)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 171 [2/2] (2.01ns)   --->   "%tmp_34 = fcmp_olt  i64 %conv2_i, i64 %bitcast_ln521" [patchMaker.cpp:1315]   --->   Operation 171 'dcmp' 'tmp_34' <Predicate = (icmp_ln1313_1)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 2.54>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500]   --->   Operation 172 'specloopname' 'specloopname_ln500' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln1315_1)   --->   "%or_ln1315 = or i1 %icmp_ln1315_1, i1 %icmp_ln1315" [patchMaker.cpp:1315]   --->   Operation 173 'or' 'or_ln1315' <Predicate = (icmp_ln1313_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln1315_1)   --->   "%or_ln1315_1 = or i1 %icmp_ln1315_3, i1 %icmp_ln1315_2" [patchMaker.cpp:1315]   --->   Operation 174 'or' 'or_ln1315_1' <Predicate = (icmp_ln1313_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln1315_1)   --->   "%and_ln1315 = and i1 %or_ln1315, i1 %or_ln1315_1" [patchMaker.cpp:1315]   --->   Operation 175 'and' 'and_ln1315' <Predicate = (icmp_ln1313_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 176 [1/2] (2.01ns)   --->   "%tmp_34 = fcmp_olt  i64 %conv2_i, i64 %bitcast_ln521" [patchMaker.cpp:1315]   --->   Operation 176 'dcmp' 'tmp_34' <Predicate = (icmp_ln1313_1)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 177 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1315_1 = and i1 %and_ln1315, i1 %tmp_34" [patchMaker.cpp:1315]   --->   Operation 177 'and' 'and_ln1315_1' <Predicate = (icmp_ln1313_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 178 [1/1] (0.41ns)   --->   "%start_value_2 = select i1 %and_ln1315_1, i64 %start_value_1, i64 %start_value" [patchMaker.cpp:1315]   --->   Operation 178 'select' 'start_value_2' <Predicate = (icmp_ln1313_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 179 [1/1] (0.22ns)   --->   "%start_index_2 = select i1 %and_ln1315_1, i32 %zext_ln1313, i32 %start_index" [patchMaker.cpp:1315]   --->   Operation 179 'select' 'start_index_2' <Predicate = (icmp_ln1313_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 180 [1/1] (0.41ns)   --->   "%select_ln1315_2 = select i1 %and_ln1315_1, i64 %start_value_1, i64 %p_x_assign_2" [patchMaker.cpp:1315]   --->   Operation 180 'select' 'select_ln1315_2' <Predicate = (icmp_ln1313_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i"   --->   Operation 181 'br' 'br_ln0' <Predicate = (icmp_ln1313_1)> <Delay = 0.00>

State 25 <SV = 18> <Delay = 0.69>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%trapezoid_edges_V_addr = getelementptr i26 %trapezoid_edges_V, i64 0, i64 %zext_ln1176" [patchMaker.cpp:1176]   --->   Operation 182 'getelementptr' 'trapezoid_edges_V_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [2/2] (0.69ns)   --->   "%rhs_13 = load i3 %trapezoid_edges_V_addr" [patchMaker.cpp:1176]   --->   Operation 183 'load' 'rhs_13' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>

State 26 <SV = 19> <Delay = 0.69>
ST_26 : Operation 184 [1/2] (0.69ns)   --->   "%rhs_13 = load i3 %trapezoid_edges_V_addr" [patchMaker.cpp:1176]   --->   Operation 184 'load' 'rhs_13' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>
ST_26 : Operation 185 [1/1] (0.00ns)   --->   "%rhs_18 = zext i26 %rhs_13" [patchMaker.cpp:1176]   --->   Operation 185 'zext' 'rhs_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (0.38ns)   --->   "%br_ln1293 = br void" [patchMaker.cpp:1293]   --->   Operation 186 'br' 'br_ln1293' <Predicate = true> <Delay = 0.38>

State 27 <SV = 20> <Delay = 0.85>
ST_27 : Operation 187 [1/1] (0.00ns)   --->   "%left_bound = phi i32 0, void %_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit, i32 %left_bound_1, void %.split46"   --->   Operation 187 'phi' 'left_bound' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 188 [1/1] (0.00ns)   --->   "%right_bound = phi i32 0, void %_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit, i32 %right_bound_3, void %.split46"   --->   Operation 188 'phi' 'right_bound' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 189 [1/1] (0.00ns)   --->   "%j_22 = phi i8 0, void %_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit, i8 %j_5, void %.split46"   --->   Operation 189 'phi' 'j_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 190 [1/1] (0.00ns)   --->   "%rbVal = phi i64 9223372036854775807, void %_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit, i64 %rbVal_2, void %.split46"   --->   Operation 190 'phi' 'rbVal' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 191 [1/1] (0.00ns)   --->   "%lbVal = phi i64 9223372036854775807, void %_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit, i64 %lbVal_1, void %.split46"   --->   Operation 191 'phi' 'lbVal' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 192 [1/1] (0.70ns)   --->   "%j_5 = add i8 %j_22, i8 1" [patchMaker.cpp:1293]   --->   Operation 192 'add' 'j_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 193 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1293 = zext i8 %j_22" [patchMaker.cpp:1293]   --->   Operation 194 'zext' 'zext_ln1293' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 195 [1/1] (0.85ns)   --->   "%icmp_ln1293 = icmp_slt  i32 %zext_ln1293, i32 %row_list_size_1" [patchMaker.cpp:1293]   --->   Operation 195 'icmp' 'icmp_ln1293' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 196 [1/1] (0.00ns)   --->   "%empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 0"   --->   Operation 196 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln1293 = br i1 %icmp_ln1293, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit.loopexit, void %.split46" [patchMaker.cpp:1293]   --->   Operation 197 'br' 'br_ln1293' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1295 = zext i8 %j_22" [patchMaker.cpp:1295]   --->   Operation 198 'zext' 'zext_ln1295' <Predicate = (icmp_ln1293)> <Delay = 0.00>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "%row_list_V_addr_2 = getelementptr i32 %row_list_V, i64 0, i64 %zext_ln1295"   --->   Operation 199 'getelementptr' 'row_list_V_addr_2' <Predicate = (icmp_ln1293)> <Delay = 0.00>
ST_27 : Operation 200 [2/2] (0.60ns)   --->   "%lhs = load i7 %row_list_V_addr_2"   --->   Operation 200 'load' 'lhs' <Predicate = (icmp_ln1293)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 28 <SV = 21> <Delay = 4.07>
ST_28 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln1192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [patchMaker.cpp:1192]   --->   Operation 201 'specloopname' 'specloopname_ln1192' <Predicate = (icmp_ln1293)> <Delay = 0.00>
ST_28 : Operation 202 [1/2] (0.60ns)   --->   "%lhs = load i7 %row_list_V_addr_2"   --->   Operation 202 'load' 'lhs' <Predicate = (icmp_ln1293)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_28 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln215_27 = sext i32 %lhs"   --->   Operation 203 'sext' 'sext_ln215_27' <Predicate = (icmp_ln1293)> <Delay = 0.00>
ST_28 : Operation 204 [1/1] (0.88ns)   --->   "%ret_32 = add i33 %sext_ln215_27, i33 %rhs_18"   --->   Operation 204 'add' 'ret_32' <Predicate = (icmp_ln1293)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 205 [1/1] (0.89ns)   --->   "%sub_ln180_2 = sub i33 0, i33 %ret_32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 205 'sub' 'sub_ln180_2' <Predicate = (icmp_ln1293)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_32, i32 32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 206 'bitselect' 'tmp_59' <Predicate = (icmp_ln1293)> <Delay = 0.00>
ST_28 : Operation 207 [1/1] (0.22ns)   --->   "%select_ln180_1 = select i1 %tmp_59, i33 %sub_ln180_2, i33 %ret_32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 207 'select' 'select_ln180_1' <Predicate = (icmp_ln1293)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1295 = sext i33 %select_ln180_1" [patchMaker.cpp:1295]   --->   Operation 208 'sext' 'sext_ln1295' <Predicate = (icmp_ln1293)> <Delay = 0.00>
ST_28 : Operation 209 [1/1] (1.06ns)   --->   "%icmp_ln1295 = icmp_slt  i64 %sext_ln1295, i64 %lbVal" [patchMaker.cpp:1295]   --->   Operation 209 'icmp' 'icmp_ln1295' <Predicate = (icmp_ln1293)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 210 [1/1] (0.22ns)   --->   "%left_bound_1 = select i1 %icmp_ln1295, i32 %zext_ln1293, i32 %left_bound" [patchMaker.cpp:1295]   --->   Operation 210 'select' 'left_bound_1' <Predicate = (icmp_ln1293)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 211 [1/1] (0.41ns)   --->   "%lbVal_1 = select i1 %icmp_ln1295, i64 %sext_ln1295, i64 %lbVal" [patchMaker.cpp:1295]   --->   Operation 211 'select' 'lbVal_1' <Predicate = (icmp_ln1293)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 212 [1/1] (0.88ns)   --->   "%ret_33 = sub i33 %sext_ln215_27, i33 %rhs_18"   --->   Operation 212 'sub' 'ret_33' <Predicate = (icmp_ln1293)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [1/1] (0.89ns)   --->   "%sub_ln180_3 = sub i33 0, i33 %ret_33" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 213 'sub' 'sub_ln180_3' <Predicate = (icmp_ln1293)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_33, i32 32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 214 'bitselect' 'tmp_60' <Predicate = (icmp_ln1293)> <Delay = 0.00>
ST_28 : Operation 215 [1/1] (0.22ns)   --->   "%rbVal_1 = select i1 %tmp_60, i33 %sub_ln180_3, i33 %ret_33" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 215 'select' 'rbVal_1' <Predicate = (icmp_ln1293)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1301 = sext i33 %rbVal_1" [patchMaker.cpp:1301]   --->   Operation 216 'sext' 'sext_ln1301' <Predicate = (icmp_ln1293)> <Delay = 0.00>
ST_28 : Operation 217 [1/1] (1.06ns)   --->   "%icmp_ln1301 = icmp_slt  i64 %sext_ln1301, i64 %rbVal" [patchMaker.cpp:1301]   --->   Operation 217 'icmp' 'icmp_ln1301' <Predicate = (icmp_ln1293)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 218 [1/1] (0.22ns)   --->   "%right_bound_3 = select i1 %icmp_ln1301, i32 %zext_ln1293, i32 %right_bound" [patchMaker.cpp:1301]   --->   Operation 218 'select' 'right_bound_3' <Predicate = (icmp_ln1293)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 219 [1/1] (0.41ns)   --->   "%rbVal_2 = select i1 %icmp_ln1301, i64 %sext_ln1301, i64 %rbVal" [patchMaker.cpp:1301]   --->   Operation 219 'select' 'rbVal_2' <Predicate = (icmp_ln1293)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 220 'br' 'br_ln0' <Predicate = (icmp_ln1293)> <Delay = 0.00>

State 29 <SV = 21> <Delay = 4.58>
ST_29 : Operation 221 [1/1] (0.38ns)   --->   "%br_ln0 = br void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit"   --->   Operation 221 'br' 'br_ln0' <Predicate = (icmp_ln1313)> <Delay = 0.38>
ST_29 : Operation 222 [1/1] (0.00ns)   --->   "%start_index_29 = phi i32 0, void %._crit_edge52, i32 %start_index, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit.loopexit"   --->   Operation 222 'phi' 'start_index_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 223 [1/1] (0.00ns)   --->   "%start_value_28 = phi i64 9223372036854775807, void %._crit_edge52, i64 %start_value, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit.loopexit"   --->   Operation 223 'phi' 'start_value_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 224 [1/1] (0.00ns)   --->   "%left_bound_2 = phi i32 0, void %._crit_edge52, i32 %left_bound, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit.loopexit"   --->   Operation 224 'phi' 'left_bound_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%right_bound_2 = phi i32 0, void %._crit_edge52, i32 %right_bound, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit.loopexit"   --->   Operation 225 'phi' 'right_bound_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln1207 = br i1 %leftRight_read, void, void" [patchMaker.cpp:1207]   --->   Operation 226 'br' 'br_ln1207' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 227 [1/1] (0.88ns)   --->   "%add_ln1242 = add i32 %row_list_size_1, i32 4294967295" [patchMaker.cpp:1242]   --->   Operation 227 'add' 'add_ln1242' <Predicate = (!leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 228 [1/1] (0.85ns)   --->   "%icmp_ln1242 = icmp_ne  i32 %start_index_29, i32 %add_ln1242" [patchMaker.cpp:1242]   --->   Operation 228 'icmp' 'icmp_ln1242' <Predicate = (!leftRight_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 229 [1/1] (1.06ns)   --->   "%icmp_ln1247 = icmp_slt  i64 %start_value_28, i64 18446744073709551606" [patchMaker.cpp:1247]   --->   Operation 229 'icmp' 'icmp_ln1247' <Predicate = (!leftRight_read)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln1242)   --->   "%and_ln1242 = and i1 %icmp_ln1242, i1 %icmp_ln1247" [patchMaker.cpp:1242]   --->   Operation 230 'and' 'and_ln1242' <Predicate = (!leftRight_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 231 [1/1] (0.88ns)   --->   "%add_ln1249 = add i32 %start_index_29, i32 1" [patchMaker.cpp:1249]   --->   Operation 231 'add' 'add_ln1249' <Predicate = (!leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 232 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1242 = select i1 %and_ln1242, i32 %add_ln1249, i32 %start_index_29" [patchMaker.cpp:1242]   --->   Operation 232 'select' 'select_ln1242' <Predicate = (!leftRight_read)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 233 [1/1] (0.88ns)   --->   "%sub_ln1257 = sub i32 %select_ln1242, i32 %original_ppl_read" [patchMaker.cpp:1257]   --->   Operation 233 'sub' 'sub_ln1257' <Predicate = (!leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln1257 = trunc i32 %sub_ln1257" [patchMaker.cpp:1257]   --->   Operation 234 'trunc' 'trunc_ln1257' <Predicate = (!leftRight_read)> <Delay = 0.00>
ST_29 : Operation 235 [1/1] (0.88ns)   --->   "%add_ln1257 = add i32 %sub_ln1257, i32 1" [patchMaker.cpp:1257]   --->   Operation 235 'add' 'add_ln1257' <Predicate = (!leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 236 [1/1] (0.85ns)   --->   "%icmp_ln1257 = icmp_slt  i32 %add_ln1257, i32 %left_bound_2" [patchMaker.cpp:1257]   --->   Operation 236 'icmp' 'icmp_ln1257' <Predicate = (!leftRight_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln1257 = br i1 %icmp_ln1257, void, void" [patchMaker.cpp:1257]   --->   Operation 237 'br' 'br_ln1257' <Predicate = (!leftRight_read)> <Delay = 0.00>
ST_29 : Operation 238 [1/1] (0.70ns)   --->   "%j_9 = add i8 %trunc_ln1257, i8 1" [patchMaker.cpp:1272]   --->   Operation 238 'add' 'j_9' <Predicate = (!leftRight_read & !icmp_ln1257)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln1272 = zext i8 %j_9" [patchMaker.cpp:1272]   --->   Operation 239 'zext' 'zext_ln1272' <Predicate = (!leftRight_read & !icmp_ln1257)> <Delay = 0.00>
ST_29 : Operation 240 [1/1] (0.85ns)   --->   "%icmp_ln1272 = icmp_sgt  i32 %zext_ln1272, i32 %select_ln1242" [patchMaker.cpp:1272]   --->   Operation 240 'icmp' 'icmp_ln1272' <Predicate = (!leftRight_read & !icmp_ln1257)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln1272 = br i1 %icmp_ln1272, void %.lr.ph45.preheader, void %._crit_edge" [patchMaker.cpp:1272]   --->   Operation 241 'br' 'br_ln1272' <Predicate = (!leftRight_read & !icmp_ln1257)> <Delay = 0.00>
ST_29 : Operation 242 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.lr.ph45"   --->   Operation 242 'br' 'br_ln0' <Predicate = (!leftRight_read & !icmp_ln1257 & !icmp_ln1272)> <Delay = 0.38>
ST_29 : Operation 243 [1/1] (0.00ns)   --->   "%j_8 = trunc i32 %left_bound_2" [patchMaker.cpp:1259]   --->   Operation 243 'trunc' 'j_8' <Predicate = (!leftRight_read & icmp_ln1257)> <Delay = 0.00>
ST_29 : Operation 244 [1/1] (0.88ns)   --->   "%add89 = add i32 %left_bound_2, i32 %original_ppl_read" [patchMaker.cpp:1295]   --->   Operation 244 'add' 'add89' <Predicate = (!leftRight_read & icmp_ln1257)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1259 = zext i8 %j_8" [patchMaker.cpp:1259]   --->   Operation 245 'zext' 'zext_ln1259' <Predicate = (!leftRight_read & icmp_ln1257)> <Delay = 0.00>
ST_29 : Operation 246 [1/1] (0.85ns)   --->   "%icmp_ln1259 = icmp_slt  i32 %zext_ln1259, i32 %add89" [patchMaker.cpp:1259]   --->   Operation 246 'icmp' 'icmp_ln1259' <Predicate = (!leftRight_read & icmp_ln1257)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln1259 = br i1 %icmp_ln1259, void %._crit_edge, void %.lr.ph37.preheader" [patchMaker.cpp:1259]   --->   Operation 247 'br' 'br_ln1259' <Predicate = (!leftRight_read & icmp_ln1257)> <Delay = 0.00>
ST_29 : Operation 248 [1/1] (0.88ns)   --->   "%sub_ln1259 = sub i32 %add89, i32 %zext_ln1259" [patchMaker.cpp:1259]   --->   Operation 248 'sub' 'sub_ln1259' <Predicate = (!leftRight_read & icmp_ln1257 & icmp_ln1259)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %sub_ln1259, i1 0" [patchMaker.cpp:1259]   --->   Operation 249 'bitconcatenate' 'tmp_38' <Predicate = (!leftRight_read & icmp_ln1257 & icmp_ln1259)> <Delay = 0.00>
ST_29 : Operation 250 [1/1] (0.38ns)   --->   "%br_ln1259 = br void" [patchMaker.cpp:1259]   --->   Operation 250 'br' 'br_ln1259' <Predicate = (!leftRight_read & icmp_ln1257 & icmp_ln1259)> <Delay = 0.38>
ST_29 : Operation 251 [1/1] (0.85ns)   --->   "%icmp_ln1209 = icmp_ne  i32 %start_index_29, i32 0" [patchMaker.cpp:1209]   --->   Operation 251 'icmp' 'icmp_ln1209' <Predicate = (leftRight_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 252 [1/1] (1.06ns)   --->   "%icmp_ln1209_1 = icmp_sgt  i64 %start_value_28, i64 10" [patchMaker.cpp:1209]   --->   Operation 252 'icmp' 'icmp_ln1209_1' <Predicate = (leftRight_read)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln1209)   --->   "%and_ln1209 = and i1 %icmp_ln1209, i1 %icmp_ln1209_1" [patchMaker.cpp:1209]   --->   Operation 253 'and' 'and_ln1209' <Predicate = (leftRight_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 254 [1/1] (0.88ns)   --->   "%add_ln1211 = add i32 %start_index_29, i32 4294967295" [patchMaker.cpp:1211]   --->   Operation 254 'add' 'add_ln1211' <Predicate = (leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 255 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1209 = select i1 %and_ln1209, i32 %add_ln1211, i32 %start_index_29" [patchMaker.cpp:1209]   --->   Operation 255 'select' 'select_ln1209' <Predicate = (leftRight_read)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 256 [1/1] (0.88ns)   --->   "%add_ln1214 = add i32 %select_ln1209, i32 %original_ppl_read" [patchMaker.cpp:1214]   --->   Operation 256 'add' 'add_ln1214' <Predicate = (leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln1214 = trunc i32 %right_bound_2" [patchMaker.cpp:1214]   --->   Operation 257 'trunc' 'trunc_ln1214' <Predicate = (leftRight_read)> <Delay = 0.00>
ST_29 : Operation 258 [1/1] (0.88ns)   --->   "%add_ln1214_1 = add i32 %right_bound_2, i32 1" [patchMaker.cpp:1214]   --->   Operation 258 'add' 'add_ln1214_1' <Predicate = (leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 259 [1/1] (0.70ns)   --->   "%add_ln1214_2 = add i8 %trunc_ln1214, i8 1" [patchMaker.cpp:1214]   --->   Operation 259 'add' 'add_ln1214_2' <Predicate = (leftRight_read)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 260 [1/1] (0.85ns)   --->   "%icmp_ln1214 = icmp_sgt  i32 %add_ln1214, i32 %add_ln1214_1" [patchMaker.cpp:1214]   --->   Operation 260 'icmp' 'icmp_ln1214' <Predicate = (leftRight_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln1214 = br i1 %icmp_ln1214, void, void" [patchMaker.cpp:1214]   --->   Operation 261 'br' 'br_ln1214' <Predicate = (leftRight_read)> <Delay = 0.00>
ST_29 : Operation 262 [1/1] (0.00ns)   --->   "%j_7 = trunc i32 %select_ln1209" [patchMaker.cpp:1229]   --->   Operation 262 'trunc' 'j_7' <Predicate = (leftRight_read & !icmp_ln1214)> <Delay = 0.00>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1229 = zext i8 %j_7" [patchMaker.cpp:1229]   --->   Operation 263 'zext' 'zext_ln1229' <Predicate = (leftRight_read & !icmp_ln1214)> <Delay = 0.00>
ST_29 : Operation 264 [1/1] (0.85ns)   --->   "%icmp_ln1229 = icmp_slt  i32 %zext_ln1229, i32 %add_ln1214" [patchMaker.cpp:1229]   --->   Operation 264 'icmp' 'icmp_ln1229' <Predicate = (leftRight_read & !icmp_ln1214)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln1229 = br i1 %icmp_ln1229, void %._crit_edge, void %.lr.ph29.preheader" [patchMaker.cpp:1229]   --->   Operation 265 'br' 'br_ln1229' <Predicate = (leftRight_read & !icmp_ln1214)> <Delay = 0.00>
ST_29 : Operation 266 [1/1] (0.88ns)   --->   "%sub_ln1229 = sub i32 %add_ln1214, i32 %zext_ln1229" [patchMaker.cpp:1229]   --->   Operation 266 'sub' 'sub_ln1229' <Predicate = (leftRight_read & !icmp_ln1214 & icmp_ln1229)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %sub_ln1229, i1 0" [patchMaker.cpp:1229]   --->   Operation 267 'bitconcatenate' 'tmp_37' <Predicate = (leftRight_read & !icmp_ln1214 & icmp_ln1229)> <Delay = 0.00>
ST_29 : Operation 268 [1/1] (0.38ns)   --->   "%br_ln1229 = br void" [patchMaker.cpp:1229]   --->   Operation 268 'br' 'br_ln1229' <Predicate = (leftRight_read & !icmp_ln1214 & icmp_ln1229)> <Delay = 0.38>
ST_29 : Operation 269 [1/1] (0.70ns)   --->   "%j_6 = sub i8 %add_ln1214_2, i8 %empty" [patchMaker.cpp:1216]   --->   Operation 269 'sub' 'j_6' <Predicate = (leftRight_read & icmp_ln1214)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln1216 = zext i8 %j_6" [patchMaker.cpp:1216]   --->   Operation 270 'zext' 'zext_ln1216' <Predicate = (leftRight_read & icmp_ln1214)> <Delay = 0.00>
ST_29 : Operation 271 [1/1] (0.85ns)   --->   "%icmp_ln1216 = icmp_sgt  i32 %zext_ln1216, i32 %right_bound_2" [patchMaker.cpp:1216]   --->   Operation 271 'icmp' 'icmp_ln1216' <Predicate = (leftRight_read & icmp_ln1214)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln1216 = br i1 %icmp_ln1216, void %.lr.ph.preheader, void %._crit_edge" [patchMaker.cpp:1216]   --->   Operation 272 'br' 'br_ln1216' <Predicate = (leftRight_read & icmp_ln1214)> <Delay = 0.00>
ST_29 : Operation 273 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 273 'br' 'br_ln0' <Predicate = (leftRight_read & icmp_ln1214 & !icmp_ln1216)> <Delay = 0.38>

State 30 <SV = 22> <Delay = 1.92>
ST_30 : Operation 274 [1/1] (0.00ns)   --->   "%temp_size_3 = phi i9 %add_ln1279, void %.split43, i9 0, void %.lr.ph45.preheader" [patchMaker.cpp:1279]   --->   Operation 274 'phi' 'temp_size_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 275 [1/1] (0.00ns)   --->   "%j_13 = phi i8 %j_20, void %.split43, i8 %j_9, void %.lr.ph45.preheader"   --->   Operation 275 'phi' 'j_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 276 [1/1] (0.71ns)   --->   "%add_ln1279 = add i9 %temp_size_3, i9 1" [patchMaker.cpp:1279]   --->   Operation 276 'add' 'add_ln1279' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 277 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 277 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln1272_1 = zext i8 %j_13" [patchMaker.cpp:1272]   --->   Operation 278 'zext' 'zext_ln1272_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 279 [1/1] (0.85ns)   --->   "%icmp_ln1272_1 = icmp_sgt  i32 %zext_ln1272_1, i32 %select_ln1242" [patchMaker.cpp:1272]   --->   Operation 279 'icmp' 'icmp_ln1272_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln1272 = br i1 %icmp_ln1272_1, void %.split43, void %._crit_edge.loopexit" [patchMaker.cpp:1272]   --->   Operation 280 'br' 'br_ln1272' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %temp_size_3, i1 0" [patchMaker.cpp:1276]   --->   Operation 281 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_30 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1276_1 = zext i8 %j_13" [patchMaker.cpp:1276]   --->   Operation 282 'zext' 'zext_ln1276_1' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_30 : Operation 283 [1/1] (0.72ns)   --->   "%add_ln1276 = add i11 %zext_ln1176_1, i11 %zext_ln1276_1" [patchMaker.cpp:1276]   --->   Operation 283 'add' 'add_ln1276' <Predicate = (!icmp_ln1272_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln1276, i1 0" [patchMaker.cpp:1276]   --->   Operation 284 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_30 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1276_2 = zext i12 %tmp_62" [patchMaker.cpp:1276]   --->   Operation 285 'zext' 'zext_ln1276_2' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_30 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln1276 = shl i11 %add_ln1276, i11 1" [patchMaker.cpp:1276]   --->   Operation 286 'shl' 'shl_ln1276' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_30 : Operation 287 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr_10 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1276_2" [patchMaker.cpp:1276]   --->   Operation 287 'getelementptr' 'GDarrayDecoded_addr_10' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_30 : Operation 288 [1/1] (0.00ns)   --->   "%or_ln1276_1 = or i11 %shl_ln1276, i11 1" [patchMaker.cpp:1276]   --->   Operation 288 'or' 'or_ln1276_1' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_30 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln1276_3 = zext i11 %or_ln1276_1" [patchMaker.cpp:1276]   --->   Operation 289 'zext' 'zext_ln1276_3' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_30 : Operation 290 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr_11 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1276_3" [patchMaker.cpp:1276]   --->   Operation 290 'getelementptr' 'GDarrayDecoded_addr_11' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_30 : Operation 291 [2/2] (1.20ns)   --->   "%GDarrayDecoded_load_6 = load i11 %GDarrayDecoded_addr_10" [patchMaker.cpp:1276]   --->   Operation 291 'load' 'GDarrayDecoded_load_6' <Predicate = (!icmp_ln1272_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_30 : Operation 292 [2/2] (1.20ns)   --->   "%GDarrayDecoded_load_9 = load i11 %GDarrayDecoded_addr_11" [patchMaker.cpp:1276]   --->   Operation 292 'load' 'GDarrayDecoded_load_9' <Predicate = (!icmp_ln1272_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_30 : Operation 293 [1/1] (0.70ns)   --->   "%j_20 = add i8 %j_13, i8 1" [patchMaker.cpp:1272]   --->   Operation 293 'add' 'j_20' <Predicate = (!icmp_ln1272_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 23> <Delay = 2.39>
ST_31 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln1276 = zext i10 %tmp_41" [patchMaker.cpp:1276]   --->   Operation 294 'zext' 'zext_ln1276' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_31 : Operation 295 [1/1] (0.00ns)   --->   "%temp_V_addr_5 = getelementptr i32 %temp_V, i64 0, i64 %zext_ln1276" [patchMaker.cpp:1276]   --->   Operation 295 'getelementptr' 'temp_V_addr_5' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_31 : Operation 296 [1/1] (0.00ns)   --->   "%or_ln1276 = or i10 %tmp_41, i10 1" [patchMaker.cpp:1276]   --->   Operation 296 'or' 'or_ln1276' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_31 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln1276" [patchMaker.cpp:1276]   --->   Operation 297 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_31 : Operation 298 [1/1] (0.00ns)   --->   "%temp_V_addr_6 = getelementptr i32 %temp_V, i64 0, i64 %tmp_42" [patchMaker.cpp:1276]   --->   Operation 298 'getelementptr' 'temp_V_addr_6' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_31 : Operation 299 [1/1] (0.00ns)   --->   "%specloopname_ln1205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [patchMaker.cpp:1205]   --->   Operation 299 'specloopname' 'specloopname_ln1205' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>
ST_31 : Operation 300 [1/2] (1.20ns)   --->   "%GDarrayDecoded_load_6 = load i11 %GDarrayDecoded_addr_10" [patchMaker.cpp:1276]   --->   Operation 300 'load' 'GDarrayDecoded_load_6' <Predicate = (!icmp_ln1272_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_31 : Operation 301 [1/1] (1.19ns)   --->   "%store_ln1276 = store i32 %GDarrayDecoded_load_6, i8 %temp_V_addr_5" [patchMaker.cpp:1276]   --->   Operation 301 'store' 'store_ln1276' <Predicate = (!icmp_ln1272_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_31 : Operation 302 [1/2] (1.20ns)   --->   "%GDarrayDecoded_load_9 = load i11 %GDarrayDecoded_addr_11" [patchMaker.cpp:1276]   --->   Operation 302 'load' 'GDarrayDecoded_load_9' <Predicate = (!icmp_ln1272_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_31 : Operation 303 [1/1] (1.19ns)   --->   "%store_ln1276 = store i32 %GDarrayDecoded_load_9, i8 %temp_V_addr_6" [patchMaker.cpp:1276]   --->   Operation 303 'store' 'store_ln1276' <Predicate = (!icmp_ln1272_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_31 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph45"   --->   Operation 304 'br' 'br_ln0' <Predicate = (!icmp_ln1272_1)> <Delay = 0.00>

State 32 <SV = 23> <Delay = 0.70>
ST_32 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 305 'br' 'br_ln0' <Predicate = (!leftRight_read & !icmp_ln1257 & !icmp_ln1272)> <Delay = 0.00>
ST_32 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 306 'br' 'br_ln0' <Predicate = (!leftRight_read & icmp_ln1257 & icmp_ln1259)> <Delay = 0.00>
ST_32 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 307 'br' 'br_ln0' <Predicate = (leftRight_read & !icmp_ln1214 & icmp_ln1229)> <Delay = 0.00>
ST_32 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 308 'br' 'br_ln0' <Predicate = (leftRight_read & icmp_ln1214 & !icmp_ln1216)> <Delay = 0.00>
ST_32 : Operation 309 [1/1] (0.70ns)   --->   "%add_ln1284 = add i8 %p_read, i8 1" [patchMaker.cpp:1284]   --->   Operation 309 'add' 'add_ln1284' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i8 %p_read" [patchMaker.cpp:13]   --->   Operation 310 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 311 [1/1] (0.38ns)   --->   "%br_ln9 = br void" [patchMaker.cpp:9]   --->   Operation 311 'br' 'br_ln9' <Predicate = true> <Delay = 0.38>

State 33 <SV = 22> <Delay = 3.67>
ST_33 : Operation 312 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i33 0, void %.lr.ph37.preheader, i33 %add_ln1259, void %.lr.ph37" [patchMaker.cpp:1259]   --->   Operation 312 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 313 [1/1] (0.00ns)   --->   "%temp_size_2 = phi i64 0, void %.lr.ph37.preheader, i64 %select_ln1259_2, void %.lr.ph37" [patchMaker.cpp:1259]   --->   Operation 313 'phi' 'temp_size_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 314 [1/1] (0.00ns)   --->   "%j_12 = phi i8 %j_8, void %.lr.ph37.preheader, i8 %select_ln1259_1, void %.lr.ph37"   --->   Operation 314 'phi' 'j_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 315 [1/1] (0.00ns)   --->   "%z_1 = phi i2 0, void %.lr.ph37.preheader, i2 %add_ln1261, void %.lr.ph37" [patchMaker.cpp:1261]   --->   Operation 315 'phi' 'z_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 316 [1/1] (0.89ns)   --->   "%add_ln1259 = add i33 %indvar_flatten13, i33 1" [patchMaker.cpp:1259]   --->   Operation 316 'add' 'add_ln1259' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 317 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 317 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 318 [1/1] (0.88ns)   --->   "%icmp_ln1259_1 = icmp_eq  i33 %indvar_flatten13, i33 %tmp_38" [patchMaker.cpp:1259]   --->   Operation 318 'icmp' 'icmp_ln1259_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln1259 = br i1 %icmp_ln1259_1, void %.lr.ph37, void %._crit_edge.loopexit218" [patchMaker.cpp:1259]   --->   Operation 319 'br' 'br_ln1259' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 320 [1/1] (1.14ns)   --->   "%add_ln1266 = add i64 %temp_size_2, i64 1" [patchMaker.cpp:1266]   --->   Operation 320 'add' 'add_ln1266' <Predicate = (!icmp_ln1259_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 321 [1/1] (0.70ns)   --->   "%j_19 = add i8 %j_12, i8 1" [patchMaker.cpp:1259]   --->   Operation 321 'add' 'j_19' <Predicate = (!icmp_ln1259_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 322 [1/1] (0.34ns)   --->   "%icmp_ln1261 = icmp_eq  i2 %z_1, i2 2" [patchMaker.cpp:1261]   --->   Operation 322 'icmp' 'icmp_ln1261' <Predicate = (!icmp_ln1259_1)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 323 [1/1] (0.27ns)   --->   "%select_ln1259 = select i1 %icmp_ln1261, i2 0, i2 %z_1" [patchMaker.cpp:1259]   --->   Operation 323 'select' 'select_ln1259' <Predicate = (!icmp_ln1259_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 324 [1/1] (0.30ns)   --->   "%select_ln1259_1 = select i1 %icmp_ln1261, i8 %j_19, i8 %j_12" [patchMaker.cpp:1259]   --->   Operation 324 'select' 'select_ln1259_1' <Predicate = (!icmp_ln1259_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln1263 = zext i8 %select_ln1259_1" [patchMaker.cpp:1263]   --->   Operation 325 'zext' 'zext_ln1263' <Predicate = (!icmp_ln1259_1)> <Delay = 0.00>
ST_33 : Operation 326 [1/1] (0.72ns)   --->   "%add_ln1263 = add i11 %zext_ln1176_1, i11 %zext_ln1263" [patchMaker.cpp:1263]   --->   Operation 326 'add' 'add_ln1263' <Predicate = (!icmp_ln1259_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln1263_2)   --->   "%empty_114 = shl i11 %add_ln1263, i11 1" [patchMaker.cpp:1263]   --->   Operation 327 'shl' 'empty_114' <Predicate = (!icmp_ln1259_1)> <Delay = 0.00>
ST_33 : Operation 328 [1/1] (0.41ns)   --->   "%select_ln1259_2 = select i1 %icmp_ln1261, i64 %add_ln1266, i64 %temp_size_2" [patchMaker.cpp:1259]   --->   Operation 328 'select' 'select_ln1259_2' <Predicate = (!icmp_ln1259_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln1263 = trunc i64 %select_ln1259_2" [patchMaker.cpp:1263]   --->   Operation 329 'trunc' 'trunc_ln1263' <Predicate = (!icmp_ln1259_1)> <Delay = 0.00>
ST_33 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_97_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln1263, i1 0" [patchMaker.cpp:1263]   --->   Operation 330 'bitconcatenate' 'tmp_97_cast' <Predicate = (!icmp_ln1259_1)> <Delay = 0.00>
ST_33 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln1263_2)   --->   "%zext_ln1263_1 = zext i2 %select_ln1259" [patchMaker.cpp:1263]   --->   Operation 331 'zext' 'zext_ln1263_1' <Predicate = (!icmp_ln1259_1)> <Delay = 0.00>
ST_33 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln1263_2 = zext i2 %select_ln1259" [patchMaker.cpp:1263]   --->   Operation 332 'zext' 'zext_ln1263_2' <Predicate = (!icmp_ln1259_1)> <Delay = 0.00>
ST_33 : Operation 333 [1/1] (0.70ns)   --->   "%add_ln1263_1 = add i8 %tmp_97_cast, i8 %zext_ln1263_2" [patchMaker.cpp:1263]   --->   Operation 333 'add' 'add_ln1263_1' <Predicate = (!icmp_ln1259_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 334 [1/1] (0.73ns) (out node of the LUT)   --->   "%add_ln1263_2 = add i11 %empty_114, i11 %zext_ln1263_1" [patchMaker.cpp:1263]   --->   Operation 334 'add' 'add_ln1263_2' <Predicate = (!icmp_ln1259_1)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln1263_4 = zext i11 %add_ln1263_2" [patchMaker.cpp:1263]   --->   Operation 335 'zext' 'zext_ln1263_4' <Predicate = (!icmp_ln1259_1)> <Delay = 0.00>
ST_33 : Operation 336 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr_8 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1263_4" [patchMaker.cpp:1263]   --->   Operation 336 'getelementptr' 'GDarrayDecoded_addr_8' <Predicate = (!icmp_ln1259_1)> <Delay = 0.00>
ST_33 : Operation 337 [2/2] (1.20ns)   --->   "%GDarrayDecoded_load_8 = load i11 %GDarrayDecoded_addr_8" [patchMaker.cpp:1263]   --->   Operation 337 'load' 'GDarrayDecoded_load_8' <Predicate = (!icmp_ln1259_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_33 : Operation 338 [1/1] (0.43ns)   --->   "%add_ln1261 = add i2 %select_ln1259, i2 1" [patchMaker.cpp:1261]   --->   Operation 338 'add' 'add_ln1261' <Predicate = (!icmp_ln1259_1)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 23> <Delay = 2.39>
ST_34 : Operation 339 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1259_5_VITIS_LOOP_1261_6_str"   --->   Operation 339 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1259_1)> <Delay = 0.00>
ST_34 : Operation 340 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 340 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1259_1)> <Delay = 0.00>
ST_34 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln1263_3 = zext i8 %add_ln1263_1" [patchMaker.cpp:1263]   --->   Operation 341 'zext' 'zext_ln1263_3' <Predicate = (!icmp_ln1259_1)> <Delay = 0.00>
ST_34 : Operation 342 [1/1] (0.00ns)   --->   "%temp_V_addr_2 = getelementptr i32 %temp_V, i64 0, i64 %zext_ln1263_3" [patchMaker.cpp:1263]   --->   Operation 342 'getelementptr' 'temp_V_addr_2' <Predicate = (!icmp_ln1259_1)> <Delay = 0.00>
ST_34 : Operation 343 [1/1] (0.00ns)   --->   "%specloopname_ln1261 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [patchMaker.cpp:1261]   --->   Operation 343 'specloopname' 'specloopname_ln1261' <Predicate = (!icmp_ln1259_1)> <Delay = 0.00>
ST_34 : Operation 344 [1/2] (1.20ns)   --->   "%GDarrayDecoded_load_8 = load i11 %GDarrayDecoded_addr_8" [patchMaker.cpp:1263]   --->   Operation 344 'load' 'GDarrayDecoded_load_8' <Predicate = (!icmp_ln1259_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_34 : Operation 345 [1/1] (1.19ns)   --->   "%store_ln1263 = store i32 %GDarrayDecoded_load_8, i8 %temp_V_addr_2" [patchMaker.cpp:1263]   --->   Operation 345 'store' 'store_ln1263' <Predicate = (!icmp_ln1259_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_34 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 346 'br' 'br_ln0' <Predicate = (!icmp_ln1259_1)> <Delay = 0.00>

State 35 <SV = 22> <Delay = 3.67>
ST_35 : Operation 347 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i33 0, void %.lr.ph29.preheader, i33 %add_ln1229, void %.lr.ph29" [patchMaker.cpp:1229]   --->   Operation 347 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 348 [1/1] (0.00ns)   --->   "%temp_size_1 = phi i64 0, void %.lr.ph29.preheader, i64 %select_ln1229_2, void %.lr.ph29" [patchMaker.cpp:1229]   --->   Operation 348 'phi' 'temp_size_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 349 [1/1] (0.00ns)   --->   "%j_11 = phi i8 %j_7, void %.lr.ph29.preheader, i8 %select_ln1229_1, void %.lr.ph29"   --->   Operation 349 'phi' 'j_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 350 [1/1] (0.00ns)   --->   "%z = phi i2 0, void %.lr.ph29.preheader, i2 %add_ln1231, void %.lr.ph29" [patchMaker.cpp:1231]   --->   Operation 350 'phi' 'z' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 351 [1/1] (0.89ns)   --->   "%add_ln1229 = add i33 %indvar_flatten, i33 1" [patchMaker.cpp:1229]   --->   Operation 351 'add' 'add_ln1229' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 352 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 352 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 353 [1/1] (0.88ns)   --->   "%icmp_ln1229_1 = icmp_eq  i33 %indvar_flatten, i33 %tmp_37" [patchMaker.cpp:1229]   --->   Operation 353 'icmp' 'icmp_ln1229_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln1229 = br i1 %icmp_ln1229_1, void %.lr.ph29, void %._crit_edge.loopexit219" [patchMaker.cpp:1229]   --->   Operation 354 'br' 'br_ln1229' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 355 [1/1] (1.14ns)   --->   "%add_ln1236 = add i64 %temp_size_1, i64 1" [patchMaker.cpp:1236]   --->   Operation 355 'add' 'add_ln1236' <Predicate = (!icmp_ln1229_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 356 [1/1] (0.70ns)   --->   "%j_17 = add i8 %j_11, i8 1" [patchMaker.cpp:1229]   --->   Operation 356 'add' 'j_17' <Predicate = (!icmp_ln1229_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 357 [1/1] (0.34ns)   --->   "%icmp_ln1231 = icmp_eq  i2 %z, i2 2" [patchMaker.cpp:1231]   --->   Operation 357 'icmp' 'icmp_ln1231' <Predicate = (!icmp_ln1229_1)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 358 [1/1] (0.27ns)   --->   "%select_ln1229 = select i1 %icmp_ln1231, i2 0, i2 %z" [patchMaker.cpp:1229]   --->   Operation 358 'select' 'select_ln1229' <Predicate = (!icmp_ln1229_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 359 [1/1] (0.30ns)   --->   "%select_ln1229_1 = select i1 %icmp_ln1231, i8 %j_17, i8 %j_11" [patchMaker.cpp:1229]   --->   Operation 359 'select' 'select_ln1229_1' <Predicate = (!icmp_ln1229_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln1233 = zext i8 %select_ln1229_1" [patchMaker.cpp:1233]   --->   Operation 360 'zext' 'zext_ln1233' <Predicate = (!icmp_ln1229_1)> <Delay = 0.00>
ST_35 : Operation 361 [1/1] (0.72ns)   --->   "%add_ln1233 = add i11 %zext_ln1176_1, i11 %zext_ln1233" [patchMaker.cpp:1233]   --->   Operation 361 'add' 'add_ln1233' <Predicate = (!icmp_ln1229_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln1233_2)   --->   "%empty_113 = shl i11 %add_ln1233, i11 1" [patchMaker.cpp:1233]   --->   Operation 362 'shl' 'empty_113' <Predicate = (!icmp_ln1229_1)> <Delay = 0.00>
ST_35 : Operation 363 [1/1] (0.41ns)   --->   "%select_ln1229_2 = select i1 %icmp_ln1231, i64 %add_ln1236, i64 %temp_size_1" [patchMaker.cpp:1229]   --->   Operation 363 'select' 'select_ln1229_2' <Predicate = (!icmp_ln1229_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln1233 = trunc i64 %select_ln1229_2" [patchMaker.cpp:1233]   --->   Operation 364 'trunc' 'trunc_ln1233' <Predicate = (!icmp_ln1229_1)> <Delay = 0.00>
ST_35 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_93_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln1233, i1 0" [patchMaker.cpp:1233]   --->   Operation 365 'bitconcatenate' 'tmp_93_cast' <Predicate = (!icmp_ln1229_1)> <Delay = 0.00>
ST_35 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node add_ln1233_2)   --->   "%zext_ln1233_1 = zext i2 %select_ln1229" [patchMaker.cpp:1233]   --->   Operation 366 'zext' 'zext_ln1233_1' <Predicate = (!icmp_ln1229_1)> <Delay = 0.00>
ST_35 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln1233_2 = zext i2 %select_ln1229" [patchMaker.cpp:1233]   --->   Operation 367 'zext' 'zext_ln1233_2' <Predicate = (!icmp_ln1229_1)> <Delay = 0.00>
ST_35 : Operation 368 [1/1] (0.70ns)   --->   "%add_ln1233_1 = add i8 %tmp_93_cast, i8 %zext_ln1233_2" [patchMaker.cpp:1233]   --->   Operation 368 'add' 'add_ln1233_1' <Predicate = (!icmp_ln1229_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 369 [1/1] (0.73ns) (out node of the LUT)   --->   "%add_ln1233_2 = add i11 %empty_113, i11 %zext_ln1233_1" [patchMaker.cpp:1233]   --->   Operation 369 'add' 'add_ln1233_2' <Predicate = (!icmp_ln1229_1)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln1233_4 = zext i11 %add_ln1233_2" [patchMaker.cpp:1233]   --->   Operation 370 'zext' 'zext_ln1233_4' <Predicate = (!icmp_ln1229_1)> <Delay = 0.00>
ST_35 : Operation 371 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr_7 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1233_4" [patchMaker.cpp:1233]   --->   Operation 371 'getelementptr' 'GDarrayDecoded_addr_7' <Predicate = (!icmp_ln1229_1)> <Delay = 0.00>
ST_35 : Operation 372 [2/2] (1.20ns)   --->   "%GDarrayDecoded_load_7 = load i11 %GDarrayDecoded_addr_7" [patchMaker.cpp:1233]   --->   Operation 372 'load' 'GDarrayDecoded_load_7' <Predicate = (!icmp_ln1229_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_35 : Operation 373 [1/1] (0.43ns)   --->   "%add_ln1231 = add i2 %select_ln1229, i2 1" [patchMaker.cpp:1231]   --->   Operation 373 'add' 'add_ln1231' <Predicate = (!icmp_ln1229_1)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 23> <Delay = 2.39>
ST_36 : Operation 374 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1229_3_VITIS_LOOP_1231_4_str"   --->   Operation 374 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1229_1)> <Delay = 0.00>
ST_36 : Operation 375 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 375 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1229_1)> <Delay = 0.00>
ST_36 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln1233_3 = zext i8 %add_ln1233_1" [patchMaker.cpp:1233]   --->   Operation 376 'zext' 'zext_ln1233_3' <Predicate = (!icmp_ln1229_1)> <Delay = 0.00>
ST_36 : Operation 377 [1/1] (0.00ns)   --->   "%temp_V_addr_1 = getelementptr i32 %temp_V, i64 0, i64 %zext_ln1233_3" [patchMaker.cpp:1233]   --->   Operation 377 'getelementptr' 'temp_V_addr_1' <Predicate = (!icmp_ln1229_1)> <Delay = 0.00>
ST_36 : Operation 378 [1/1] (0.00ns)   --->   "%specloopname_ln1231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [patchMaker.cpp:1231]   --->   Operation 378 'specloopname' 'specloopname_ln1231' <Predicate = (!icmp_ln1229_1)> <Delay = 0.00>
ST_36 : Operation 379 [1/2] (1.20ns)   --->   "%GDarrayDecoded_load_7 = load i11 %GDarrayDecoded_addr_7" [patchMaker.cpp:1233]   --->   Operation 379 'load' 'GDarrayDecoded_load_7' <Predicate = (!icmp_ln1229_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_36 : Operation 380 [1/1] (1.19ns)   --->   "%store_ln1233 = store i32 %GDarrayDecoded_load_7, i8 %temp_V_addr_1" [patchMaker.cpp:1233]   --->   Operation 380 'store' 'store_ln1233' <Predicate = (!icmp_ln1229_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_36 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 381 'br' 'br_ln0' <Predicate = (!icmp_ln1229_1)> <Delay = 0.00>

State 37 <SV = 22> <Delay = 1.92>
ST_37 : Operation 382 [1/1] (0.00ns)   --->   "%temp_size = phi i9 %add_ln1223, void %.split28, i9 0, void %.lr.ph.preheader" [patchMaker.cpp:1223]   --->   Operation 382 'phi' 'temp_size' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 383 [1/1] (0.00ns)   --->   "%j_10 = phi i8 %j_16, void %.split28, i8 %j_6, void %.lr.ph.preheader"   --->   Operation 383 'phi' 'j_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 384 [1/1] (0.71ns)   --->   "%add_ln1223 = add i9 %temp_size, i9 1" [patchMaker.cpp:1223]   --->   Operation 384 'add' 'add_ln1223' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 385 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 385 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln1216_1 = zext i8 %j_10" [patchMaker.cpp:1216]   --->   Operation 386 'zext' 'zext_ln1216_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 387 [1/1] (0.85ns)   --->   "%icmp_ln1216_1 = icmp_sgt  i32 %zext_ln1216_1, i32 %right_bound_2" [patchMaker.cpp:1216]   --->   Operation 387 'icmp' 'icmp_ln1216_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln1216 = br i1 %icmp_ln1216_1, void %.split28, void %._crit_edge.loopexit220" [patchMaker.cpp:1216]   --->   Operation 388 'br' 'br_ln1216' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %temp_size, i1 0" [patchMaker.cpp:1220]   --->   Operation 389 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_37 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln1220_1 = zext i8 %j_10" [patchMaker.cpp:1220]   --->   Operation 390 'zext' 'zext_ln1220_1' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_37 : Operation 391 [1/1] (0.72ns)   --->   "%add_ln1220 = add i11 %zext_ln1176_1, i11 %zext_ln1220_1" [patchMaker.cpp:1220]   --->   Operation 391 'add' 'add_ln1220' <Predicate = (!icmp_ln1216_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln1220, i1 0" [patchMaker.cpp:1220]   --->   Operation 392 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_37 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln1220_2 = zext i12 %tmp_61" [patchMaker.cpp:1220]   --->   Operation 393 'zext' 'zext_ln1220_2' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_37 : Operation 394 [1/1] (0.00ns)   --->   "%shl_ln1220 = shl i11 %add_ln1220, i11 1" [patchMaker.cpp:1220]   --->   Operation 394 'shl' 'shl_ln1220' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_37 : Operation 395 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr_6 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1220_2" [patchMaker.cpp:1220]   --->   Operation 395 'getelementptr' 'GDarrayDecoded_addr_6' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_37 : Operation 396 [1/1] (0.00ns)   --->   "%or_ln1220_1 = or i11 %shl_ln1220, i11 1" [patchMaker.cpp:1220]   --->   Operation 396 'or' 'or_ln1220_1' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_37 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln1220_3 = zext i11 %or_ln1220_1" [patchMaker.cpp:1220]   --->   Operation 397 'zext' 'zext_ln1220_3' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_37 : Operation 398 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr_9 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1220_3" [patchMaker.cpp:1220]   --->   Operation 398 'getelementptr' 'GDarrayDecoded_addr_9' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_37 : Operation 399 [2/2] (1.20ns)   --->   "%GDarrayDecoded_load_4 = load i11 %GDarrayDecoded_addr_6" [patchMaker.cpp:1220]   --->   Operation 399 'load' 'GDarrayDecoded_load_4' <Predicate = (!icmp_ln1216_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_37 : Operation 400 [2/2] (1.20ns)   --->   "%GDarrayDecoded_load_5 = load i11 %GDarrayDecoded_addr_9" [patchMaker.cpp:1220]   --->   Operation 400 'load' 'GDarrayDecoded_load_5' <Predicate = (!icmp_ln1216_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_37 : Operation 401 [1/1] (0.70ns)   --->   "%j_16 = add i8 %j_10, i8 1" [patchMaker.cpp:1216]   --->   Operation 401 'add' 'j_16' <Predicate = (!icmp_ln1216_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 23> <Delay = 2.39>
ST_38 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln1220 = zext i10 %tmp_39" [patchMaker.cpp:1220]   --->   Operation 402 'zext' 'zext_ln1220' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_38 : Operation 403 [1/1] (0.00ns)   --->   "%temp_V_addr = getelementptr i32 %temp_V, i64 0, i64 %zext_ln1220" [patchMaker.cpp:1220]   --->   Operation 403 'getelementptr' 'temp_V_addr' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_38 : Operation 404 [1/1] (0.00ns)   --->   "%or_ln1220 = or i10 %tmp_39, i10 1" [patchMaker.cpp:1220]   --->   Operation 404 'or' 'or_ln1220' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_38 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln1220" [patchMaker.cpp:1220]   --->   Operation 405 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_38 : Operation 406 [1/1] (0.00ns)   --->   "%temp_V_addr_3 = getelementptr i32 %temp_V, i64 0, i64 %tmp_40" [patchMaker.cpp:1220]   --->   Operation 406 'getelementptr' 'temp_V_addr_3' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_38 : Operation 407 [1/1] (0.00ns)   --->   "%specloopname_ln1205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [patchMaker.cpp:1205]   --->   Operation 407 'specloopname' 'specloopname_ln1205' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>
ST_38 : Operation 408 [1/2] (1.20ns)   --->   "%GDarrayDecoded_load_4 = load i11 %GDarrayDecoded_addr_6" [patchMaker.cpp:1220]   --->   Operation 408 'load' 'GDarrayDecoded_load_4' <Predicate = (!icmp_ln1216_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_38 : Operation 409 [1/1] (1.19ns)   --->   "%store_ln1220 = store i32 %GDarrayDecoded_load_4, i8 %temp_V_addr" [patchMaker.cpp:1220]   --->   Operation 409 'store' 'store_ln1220' <Predicate = (!icmp_ln1216_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 410 [1/2] (1.20ns)   --->   "%GDarrayDecoded_load_5 = load i11 %GDarrayDecoded_addr_9" [patchMaker.cpp:1220]   --->   Operation 410 'load' 'GDarrayDecoded_load_5' <Predicate = (!icmp_ln1216_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_38 : Operation 411 [1/1] (1.19ns)   --->   "%store_ln1220 = store i32 %GDarrayDecoded_load_5, i8 %temp_V_addr_3" [patchMaker.cpp:1220]   --->   Operation 411 'store' 'store_ln1220' <Predicate = (!icmp_ln1216_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 412 'br' 'br_ln0' <Predicate = (!icmp_ln1216_1)> <Delay = 0.00>

State 39 <SV = 24> <Delay = 2.88>
ST_39 : Operation 413 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i6 0, void %._crit_edge, i6 %add_ln9_1, void %.split9" [patchMaker.cpp:9]   --->   Operation 413 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 414 [1/1] (0.00ns)   --->   "%i_16 = phi i5 0, void %._crit_edge, i5 %select_ln9_1, void %.split9" [patchMaker.cpp:9]   --->   Operation 414 'phi' 'i_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 415 [1/1] (0.00ns)   --->   "%j_18 = phi i2 0, void %._crit_edge, i2 %add_ln11, void %.split9" [patchMaker.cpp:11]   --->   Operation 415 'phi' 'j_18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 416 [1/1] (0.70ns)   --->   "%add_ln9_1 = add i6 %indvar_flatten21, i6 1" [patchMaker.cpp:9]   --->   Operation 416 'add' 'add_ln9_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 417 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 417 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 418 [1/1] (0.61ns)   --->   "%icmp_ln9 = icmp_eq  i6 %indvar_flatten21, i6 32" [patchMaker.cpp:9]   --->   Operation 418 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split24, void %_Z19initWedgeSuperPointRA16_A2_6ap_intILi32EEPS1_i.exit" [patchMaker.cpp:9]   --->   Operation 419 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 420 [1/1] (0.70ns)   --->   "%add_ln9 = add i5 %i_16, i5 1" [patchMaker.cpp:9]   --->   Operation 420 'add' 'add_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 421 [1/1] (0.34ns)   --->   "%icmp_ln11 = icmp_eq  i2 %j_18, i2 2" [patchMaker.cpp:11]   --->   Operation 421 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 422 [1/1] (0.27ns)   --->   "%select_ln9 = select i1 %icmp_ln11, i2 0, i2 %j_18" [patchMaker.cpp:9]   --->   Operation 422 'select' 'select_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 423 [1/1] (0.27ns)   --->   "%select_ln9_1 = select i1 %icmp_ln11, i5 %add_ln9, i5 %i_16" [patchMaker.cpp:9]   --->   Operation 423 'select' 'select_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln9_1, i1 0" [patchMaker.cpp:13]   --->   Operation 424 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_39 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_102_cast = zext i6 %tmp_43" [patchMaker.cpp:13]   --->   Operation 425 'zext' 'tmp_102_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_39 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %select_ln9" [patchMaker.cpp:13]   --->   Operation 426 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_39 : Operation 427 [1/1] (0.70ns)   --->   "%add_ln13 = add i7 %tmp_102_cast, i7 %zext_ln13" [patchMaker.cpp:13]   --->   Operation 427 'add' 'add_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i7 %add_ln13" [patchMaker.cpp:13]   --->   Operation 428 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_39 : Operation 429 [1/1] (0.00ns)   --->   "%temp_V_addr_4 = getelementptr i32 %temp_V, i64 0, i64 %zext_ln13_1" [patchMaker.cpp:13]   --->   Operation 429 'getelementptr' 'temp_V_addr_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_39 : Operation 430 [1/1] (0.00ns)   --->   "%init_patch_addr = getelementptr i32 %init_patch, i64 0, i64 %zext_ln13_1" [patchMaker.cpp:13]   --->   Operation 430 'getelementptr' 'init_patch_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_39 : Operation 431 [1/1] (0.00ns)   --->   "%init_patch1_addr = getelementptr i32 %init_patch1, i64 0, i64 %zext_ln13_1" [patchMaker.cpp:13]   --->   Operation 431 'getelementptr' 'init_patch1_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_39 : Operation 432 [1/1] (0.00ns)   --->   "%init_patch2_addr = getelementptr i32 %init_patch2, i64 0, i64 %zext_ln13_1" [patchMaker.cpp:13]   --->   Operation 432 'getelementptr' 'init_patch2_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_39 : Operation 433 [1/1] (0.00ns)   --->   "%init_patch3_addr = getelementptr i32 %init_patch3, i64 0, i64 %zext_ln13_1" [patchMaker.cpp:13]   --->   Operation 433 'getelementptr' 'init_patch3_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_39 : Operation 434 [1/1] (0.00ns)   --->   "%init_patch4_addr = getelementptr i32 %init_patch4, i64 0, i64 %zext_ln13_1" [patchMaker.cpp:13]   --->   Operation 434 'getelementptr' 'init_patch4_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_39 : Operation 435 [2/2] (1.19ns)   --->   "%temp_V_load = load i8 %temp_V_addr_4" [patchMaker.cpp:13]   --->   Operation 435 'load' 'temp_V_load' <Predicate = (!icmp_ln9)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_39 : Operation 436 [1/1] (0.65ns)   --->   "%switch_ln13 = switch i3 %trunc_ln13, void %branch4, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3" [patchMaker.cpp:13]   --->   Operation 436 'switch' 'switch_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.65>
ST_39 : Operation 437 [1/1] (0.43ns)   --->   "%add_ln11 = add i2 %select_ln9, i2 1" [patchMaker.cpp:11]   --->   Operation 437 'add' 'add_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 438 'br' 'br_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 40 <SV = 25> <Delay = 1.89>
ST_40 : Operation 439 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initWedgeSP_loop_VITIS_LOOP_11_1_str"   --->   Operation 439 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_40 : Operation 440 [1/1] (0.00ns)   --->   "%empty_115 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 440 'speclooptripcount' 'empty_115' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_40 : Operation 441 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 441 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_40 : Operation 442 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [patchMaker.cpp:11]   --->   Operation 442 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_40 : Operation 443 [1/2] (1.19ns)   --->   "%temp_V_load = load i8 %temp_V_addr_4" [patchMaker.cpp:13]   --->   Operation 443 'load' 'temp_V_load' <Predicate = (!icmp_ln9)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 444 [1/1] (0.69ns)   --->   "%store_ln13 = store i32 %temp_V_load, i5 %init_patch3_addr" [patchMaker.cpp:13]   --->   Operation 444 'store' 'store_ln13' <Predicate = (trunc_ln13 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_40 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split9" [patchMaker.cpp:13]   --->   Operation 445 'br' 'br_ln13' <Predicate = (trunc_ln13 == 3)> <Delay = 0.00>
ST_40 : Operation 446 [1/1] (0.69ns)   --->   "%store_ln13 = store i32 %temp_V_load, i5 %init_patch2_addr" [patchMaker.cpp:13]   --->   Operation 446 'store' 'store_ln13' <Predicate = (trunc_ln13 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_40 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split9" [patchMaker.cpp:13]   --->   Operation 447 'br' 'br_ln13' <Predicate = (trunc_ln13 == 2)> <Delay = 0.00>
ST_40 : Operation 448 [1/1] (0.69ns)   --->   "%store_ln13 = store i32 %temp_V_load, i5 %init_patch1_addr" [patchMaker.cpp:13]   --->   Operation 448 'store' 'store_ln13' <Predicate = (trunc_ln13 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_40 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split9" [patchMaker.cpp:13]   --->   Operation 449 'br' 'br_ln13' <Predicate = (trunc_ln13 == 1)> <Delay = 0.00>
ST_40 : Operation 450 [1/1] (0.69ns)   --->   "%store_ln13 = store i32 %temp_V_load, i5 %init_patch_addr" [patchMaker.cpp:13]   --->   Operation 450 'store' 'store_ln13' <Predicate = (trunc_ln13 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_40 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split9" [patchMaker.cpp:13]   --->   Operation 451 'br' 'br_ln13' <Predicate = (trunc_ln13 == 0)> <Delay = 0.00>
ST_40 : Operation 452 [1/1] (0.69ns)   --->   "%store_ln13 = store i32 %temp_V_load, i5 %init_patch4_addr" [patchMaker.cpp:13]   --->   Operation 452 'store' 'store_ln13' <Predicate = (trunc_ln13 != 0 & trunc_ln13 != 1 & trunc_ln13 != 2 & trunc_ln13 != 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_40 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split9" [patchMaker.cpp:13]   --->   Operation 453 'br' 'br_ln13' <Predicate = (trunc_ln13 != 0 & trunc_ln13 != 1 & trunc_ln13 != 2 & trunc_ln13 != 3)> <Delay = 0.00>

State 41 <SV = 25> <Delay = 0.00>
ST_41 : Operation 454 [1/1] (0.00ns)   --->   "%mrv = insertvalue i40 <undef>, i32 %original_ppl_read" [patchMaker.cpp:1285]   --->   Operation 454 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 455 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i40 %mrv, i8 %add_ln1284" [patchMaker.cpp:1285]   --->   Operation 455 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 456 [1/1] (0.00ns)   --->   "%ret_ln1285 = ret i40 %mrv_1" [patchMaker.cpp:1285]   --->   Operation 456 'ret' 'ret_ln1285' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	wire read on port 'i' [25]  (0 ns)
	'getelementptr' operation ('radii_addr', patchMaker.cpp:1176) [32]  (0 ns)
	'load' operation ('y', patchMaker.cpp:1176) on array 'radii' [33]  (0.699 ns)

 <State 2>: 1.94ns
The critical path consists of the following:
	'load' operation ('GDn_points_load', patchMaker.cpp:1176) on array 'GDn_points' [35]  (0.699 ns)
	'icmp' operation ('icmp_ln1180', patchMaker.cpp:1180) [36]  (0.859 ns)
	multiplexor before 'phi' operation ('row_list_size', patchMaker.cpp:1176) with incoming values : ('GDn_points_load', patchMaker.cpp:1176) [66]  (0.387 ns)

 <State 3>: 1.93ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', patchMaker.cpp:1180) [42]  (0 ns)
	'add' operation ('add_ln1182_1', patchMaker.cpp:1182) [53]  (0.725 ns)
	'shl' operation ('shl_ln1182', patchMaker.cpp:1182) [54]  (0 ns)
	'or' operation ('or_ln1182', patchMaker.cpp:1182) [55]  (0 ns)
	'getelementptr' operation ('GDarrayDecoded_addr', patchMaker.cpp:1182) [57]  (0 ns)
	'load' operation ('GDarrayDecoded_load', patchMaker.cpp:1182) on array 'GDarrayDecoded' [59]  (1.2 ns)

 <State 4>: 1.8ns
The critical path consists of the following:
	'load' operation ('GDarrayDecoded_load', patchMaker.cpp:1182) on array 'GDarrayDecoded' [59]  (1.2 ns)
	'store' operation ('store_ln1182', patchMaker.cpp:1182) of variable 'GDarrayDecoded_load', patchMaker.cpp:1182 on array 'row_list.V', patchMaker.cpp:1177 [60]  (0.6 ns)

 <State 5>: 5.19ns
The critical path consists of the following:
	'add' operation ('add_ln1186', patchMaker.cpp:1186) [70]  (0.838 ns)
	'sitofp' operation ('conv', patchMaker.cpp:1186) [72]  (4.35 ns)

 <State 6>: 4.35ns
The critical path consists of the following:
	'sitofp' operation ('conv', patchMaker.cpp:1186) [72]  (4.35 ns)

 <State 7>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('i_op', patchMaker.cpp:1186) [73]  (7.07 ns)

 <State 8>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('i_op', patchMaker.cpp:1186) [73]  (7.07 ns)

 <State 9>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('i_op', patchMaker.cpp:1186) [73]  (7.07 ns)

 <State 10>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('i_op', patchMaker.cpp:1186) [73]  (7.07 ns)

 <State 11>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('i_op', patchMaker.cpp:1186) [73]  (7.07 ns)

 <State 12>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('i_op', patchMaker.cpp:1186) [73]  (7.07 ns)

 <State 13>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('i_op') [76]  (4.9 ns)

 <State 14>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('i_op') [76]  (4.9 ns)

 <State 15>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('x') [78]  (6.15 ns)

 <State 16>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('x') [78]  (6.15 ns)

 <State 17>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('x') [78]  (6.15 ns)

 <State 18>: 3.62ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341) [86]  (0.705 ns)
	'select' operation ('ush') [90]  (0.303 ns)
	'lshr' operation ('r.V') [93]  (0 ns)
	'select' operation ('val') [98]  (1.05 ns)
	'sub' operation ('result.V') [99]  (1.15 ns)
	'select' operation ('result.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [100]  (0.411 ns)

 <State 19>: 0.859ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', patchMaker.cpp:1313) [109]  (0 ns)
	'icmp' operation ('icmp_ln1313_1', patchMaker.cpp:1313) [113]  (0.859 ns)

 <State 20>: 1.75ns
The critical path consists of the following:
	'load' operation ('row_list_V_load') on array 'row_list.V', patchMaker.cpp:1177 [120]  (0.6 ns)
	'sub' operation ('__x') [122]  (1.15 ns)

 <State 21>: 6.21ns
The critical path consists of the following:
	'sub' operation ('sub_ln180', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [123]  (1.15 ns)
	'select' operation ('select_ln180', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [125]  (0.411 ns)
	'sitodp' operation ('conv2_i', patchMaker.cpp:1315) [126]  (4.65 ns)

 <State 22>: 4.65ns
The critical path consists of the following:
	'sitodp' operation ('conv2_i', patchMaker.cpp:1315) [126]  (4.65 ns)

 <State 23>: 6.66ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [127]  (4.65 ns)
	'dcmp' operation ('tmp_34', patchMaker.cpp:1315) [144]  (2.01 ns)

 <State 24>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_34', patchMaker.cpp:1315) [144]  (2.01 ns)
	'and' operation ('and_ln1315_1', patchMaker.cpp:1315) [145]  (0.122 ns)
	'select' operation ('start_value', patchMaker.cpp:1315) [146]  (0.411 ns)

 <State 25>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('trapezoid_edges_V_addr', patchMaker.cpp:1176) [151]  (0 ns)
	'load' operation ('rhs', patchMaker.cpp:1176) on array 'trapezoid_edges_V' [152]  (0.699 ns)

 <State 26>: 0.699ns
The critical path consists of the following:
	'load' operation ('rhs', patchMaker.cpp:1176) on array 'trapezoid_edges_V' [152]  (0.699 ns)

 <State 27>: 0.859ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', patchMaker.cpp:1293) [158]  (0 ns)
	'icmp' operation ('icmp_ln1293', patchMaker.cpp:1293) [164]  (0.859 ns)

 <State 28>: 4.07ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'row_list.V', patchMaker.cpp:1177 [171]  (0.6 ns)
	'add' operation ('ret') [173]  (0.88 ns)
	'sub' operation ('sub_ln180_2', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [174]  (0.89 ns)
	'select' operation ('select_ln180_1', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [176]  (0.227 ns)
	'icmp' operation ('icmp_ln1295', patchMaker.cpp:1295) [178]  (1.06 ns)
	'select' operation ('lbVal', patchMaker.cpp:1295) [180]  (0.411 ns)

 <State 29>: 4.58ns
The critical path consists of the following:
	'add' operation ('add_ln1242', patchMaker.cpp:1242) [199]  (0.88 ns)
	'icmp' operation ('icmp_ln1242', patchMaker.cpp:1242) [200]  (0.859 ns)
	'and' operation ('and_ln1242', patchMaker.cpp:1242) [202]  (0 ns)
	'select' operation ('select_ln1242', patchMaker.cpp:1242) [204]  (0.227 ns)
	'sub' operation ('sub_ln1257', patchMaker.cpp:1257) [205]  (0.88 ns)
	'add' operation ('add_ln1257', patchMaker.cpp:1257) [207]  (0.88 ns)
	'icmp' operation ('icmp_ln1257', patchMaker.cpp:1257) [208]  (0.859 ns)

 <State 30>: 1.93ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', patchMaker.cpp:1272) [219]  (0 ns)
	'add' operation ('add_ln1276', patchMaker.cpp:1276) [234]  (0.725 ns)
	'getelementptr' operation ('GDarrayDecoded_addr_10', patchMaker.cpp:1276) [238]  (0 ns)
	'load' operation ('GDarrayDecoded_load_6', patchMaker.cpp:1276) on array 'GDarrayDecoded' [242]  (1.2 ns)

 <State 31>: 2.4ns
The critical path consists of the following:
	'load' operation ('GDarrayDecoded_load_6', patchMaker.cpp:1276) on array 'GDarrayDecoded' [242]  (1.2 ns)
	'store' operation ('store_ln1276', patchMaker.cpp:1276) of variable 'GDarrayDecoded_load_6', patchMaker.cpp:1276 on array 'temp_V' [243]  (1.2 ns)

 <State 32>: 0.705ns
The critical path consists of the following:
	'add' operation ('add_ln1284', patchMaker.cpp:1284) [398]  (0.705 ns)

 <State 33>: 3.67ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', patchMaker.cpp:1259) ('select_ln1259_1', patchMaker.cpp:1259) [263]  (0 ns)
	'add' operation ('j', patchMaker.cpp:1259) [271]  (0.705 ns)
	'select' operation ('select_ln1259_1', patchMaker.cpp:1259) [275]  (0.303 ns)
	'add' operation ('add_ln1263', patchMaker.cpp:1263) [277]  (0.725 ns)
	'shl' operation ('empty_114', patchMaker.cpp:1263) [278]  (0 ns)
	'add' operation ('add_ln1263_2', patchMaker.cpp:1263) [288]  (0.735 ns)
	'getelementptr' operation ('GDarrayDecoded_addr_8', patchMaker.cpp:1263) [290]  (0 ns)
	'load' operation ('GDarrayDecoded_load_8', patchMaker.cpp:1263) on array 'GDarrayDecoded' [292]  (1.2 ns)

 <State 34>: 2.4ns
The critical path consists of the following:
	'load' operation ('GDarrayDecoded_load_8', patchMaker.cpp:1263) on array 'GDarrayDecoded' [292]  (1.2 ns)
	'store' operation ('store_ln1263', patchMaker.cpp:1263) of variable 'GDarrayDecoded_load_8', patchMaker.cpp:1263 on array 'temp_V' [293]  (1.2 ns)

 <State 35>: 3.67ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', patchMaker.cpp:1229) ('select_ln1229_1', patchMaker.cpp:1229) [322]  (0 ns)
	'add' operation ('j', patchMaker.cpp:1229) [330]  (0.705 ns)
	'select' operation ('select_ln1229_1', patchMaker.cpp:1229) [334]  (0.303 ns)
	'add' operation ('add_ln1233', patchMaker.cpp:1233) [336]  (0.725 ns)
	'shl' operation ('empty_113', patchMaker.cpp:1233) [337]  (0 ns)
	'add' operation ('add_ln1233_2', patchMaker.cpp:1233) [347]  (0.735 ns)
	'getelementptr' operation ('GDarrayDecoded_addr_7', patchMaker.cpp:1233) [349]  (0 ns)
	'load' operation ('GDarrayDecoded_load_7', patchMaker.cpp:1233) on array 'GDarrayDecoded' [351]  (1.2 ns)

 <State 36>: 2.4ns
The critical path consists of the following:
	'load' operation ('GDarrayDecoded_load_7', patchMaker.cpp:1233) on array 'GDarrayDecoded' [351]  (1.2 ns)
	'store' operation ('store_ln1233', patchMaker.cpp:1233) of variable 'GDarrayDecoded_load_7', patchMaker.cpp:1233 on array 'temp_V' [352]  (1.2 ns)

 <State 37>: 1.93ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', patchMaker.cpp:1216) [366]  (0 ns)
	'add' operation ('add_ln1220', patchMaker.cpp:1220) [381]  (0.725 ns)
	'getelementptr' operation ('GDarrayDecoded_addr_6', patchMaker.cpp:1220) [385]  (0 ns)
	'load' operation ('GDarrayDecoded_load_4', patchMaker.cpp:1220) on array 'GDarrayDecoded' [389]  (1.2 ns)

 <State 38>: 2.4ns
The critical path consists of the following:
	'load' operation ('GDarrayDecoded_load_4', patchMaker.cpp:1220) on array 'GDarrayDecoded' [389]  (1.2 ns)
	'store' operation ('store_ln1220', patchMaker.cpp:1220) of variable 'GDarrayDecoded_load_4', patchMaker.cpp:1220 on array 'temp_V' [390]  (1.2 ns)

 <State 39>: 2.89ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:9) with incoming values : ('select_ln9_1', patchMaker.cpp:9) [403]  (0 ns)
	'add' operation ('add_ln9', patchMaker.cpp:9) [410]  (0.707 ns)
	'select' operation ('select_ln9_1', patchMaker.cpp:9) [415]  (0.278 ns)
	'add' operation ('add_ln13', patchMaker.cpp:13) [420]  (0.706 ns)
	'getelementptr' operation ('temp_V_addr_4', patchMaker.cpp:13) [422]  (0 ns)
	'load' operation ('temp_V_load', patchMaker.cpp:13) on array 'temp_V' [429]  (1.2 ns)

 <State 40>: 1.9ns
The critical path consists of the following:
	'load' operation ('temp_V_load', patchMaker.cpp:13) on array 'temp_V' [429]  (1.2 ns)
	'store' operation ('store_ln13', patchMaker.cpp:13) of variable 'temp_V_load', patchMaker.cpp:13 on array 'init_patch3' [432]  (0.699 ns)

 <State 41>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
