{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 22:52:08 2014 " "Info: Processing started: Fri Oct 17 22:52:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemoriaRAM -c MemoriaRAM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MemoriaRAM -c MemoriaRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaram-SYN " "Info: Found design unit 1: memoriaram-SYN" {  } { { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MemoriaRAM " "Info: Found entity 1: MemoriaRAM" {  } { { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemoriaRAM " "Info: Elaborating entity \"MemoriaRAM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:altsyncram_component\"" {  } { { "MemoriaRAM.vhd" "altsyncram_component" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"altsyncram:altsyncram_component\"" {  } { { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:altsyncram_component " "Info: Instantiated megafunction \"altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoriaRAM.hex " "Info: Parameter \"init_file\" = \"MemoriaRAM.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ed1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2ed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ed1 " "Info: Found entity 1: altsyncram_2ed1" {  } { { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ed1 altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated " "Info: Elaborating entity \"altsyncram_2ed1\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.hex " "Critical Warning: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.hex -- setting all initial values to 0" {  } { { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 89 0 0 } }  } 1 0 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Info: Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 22:52:09 2014 " "Info: Processing ended: Fri Oct 17 22:52:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 22:52:11 2014 " "Info: Processing started: Fri Oct 17 22:52:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MemoriaRAM EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"MemoriaRAM\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "Critical Warning: No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Info: Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { q[0] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 49 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Info: Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { q[1] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 49 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Info: Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { q[2] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 49 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Info: Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { q[3] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 49 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Info: Pin q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { q[4] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 49 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Info: Pin q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { q[5] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 49 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Info: Pin q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { q[6] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 49 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Info: Pin q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { q[7] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 49 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren " "Info: Pin wren not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { wren } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 48 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { clock } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { data[0] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 47 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { address[0] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 45 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { address[1] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 45 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { address[2] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 45 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { address[3] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 45 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Info: Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { address[4] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 45 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Info: Pin address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { address[5] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 45 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Info: Pin address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { address[6] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 45 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Info: Pin address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { address[7] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 45 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[8\] " "Info: Pin address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { address[8] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 45 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[9\] " "Info: Pin address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { address[9] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 45 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[10\] " "Info: Pin address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { address[10] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 45 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[11\] " "Info: Pin address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { address[11] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 45 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { data[1] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 47 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { data[2] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 47 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { data[3] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 47 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Info: Pin data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { data[4] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 47 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Info: Pin data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { data[5] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 47 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Info: Pin data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { data[6] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 47 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Info: Pin data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { data[7] } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 47 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { clock } } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 3.3V 21 8 0 " "Info: Number of I/O pins in group: 29 (unused VREF, 3.3V VCCIO, 21 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.645 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X52_Y32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y32; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X52_Y32 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X52_Y32; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Info: Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Info: Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Info: Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Info: Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Info: Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Info: Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Info: Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Info: Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 22:52:18 2014 " "Info: Processing ended: Fri Oct 17 22:52:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 22:52:20 2014 " "Info: Processing started: Fri Oct 17 22:52:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 22:52:23 2014 " "Info: Processing ended: Fri Oct 17 22:52:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 22:52:24 2014 " "Info: Processing started: Fri Oct 17 22:52:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_memory_reg0 200.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 200.0 MHz between source memory \"altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X52_Y32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y32; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X52_Y32 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X52_Y32; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.707 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.635 ns) 2.707 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X52_Y32 0 " "Info: 3: + IC(0.955 ns) + CELL(0.635 ns) = 2.707 ns; Loc. = M4K_X52_Y32; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 60.36 % ) " "Info: Total cell delay = 1.634 ns ( 60.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 39.64 % ) " "Info: Total interconnect delay = 1.073 ns ( 39.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.707 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.732 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.660 ns) 2.732 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X52_Y32 1 " "Info: 3: + IC(0.955 ns) + CELL(0.660 ns) = 2.732 ns; Loc. = M4K_X52_Y32; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 60.72 % ) " "Info: Total cell delay = 1.659 ns ( 60.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 39.28 % ) " "Info: Total interconnect delay = 1.073 ns ( 39.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.707 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.707 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a3~porta_address_reg4 address\[4\] clock 5.460 ns memory " "Info: tsu for memory \"altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a3~porta_address_reg4\" (data pin = \"address\[4\]\", clock pin = \"clock\") is 5.460 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.154 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns address\[4\] 1 PIN PIN_R3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 8; PIN Node = 'address\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.170 ns) + CELL(0.142 ns) 8.154 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a3~porta_address_reg4 2 MEM M4K_X52_Y31 1 " "Info: 2: + IC(7.170 ns) + CELL(0.142 ns) = 8.154 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a3~porta_address_reg4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.312 ns" { address[4] altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.984 ns ( 12.07 % ) " "Info: Total cell delay = 0.984 ns ( 12.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.170 ns ( 87.93 % ) " "Info: Total interconnect delay = 7.170 ns ( 87.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.154 ns" { address[4] altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.154 ns" { address[4] {} address[4]~combout {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 {} } { 0.000ns 0.000ns 7.170ns } { 0.000ns 0.842ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 99 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.729 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.661 ns) 2.729 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a3~porta_address_reg4 3 MEM M4K_X52_Y31 1 " "Info: 3: + IC(0.951 ns) + CELL(0.661 ns) = 2.729 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a3~porta_address_reg4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.83 % ) " "Info: Total cell delay = 1.660 ns ( 60.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.069 ns ( 39.17 % ) " "Info: Total interconnect delay = 1.069 ns ( 39.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 {} } { 0.000ns 0.000ns 0.118ns 0.951ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.154 ns" { address[4] altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.154 ns" { address[4] {} address[4]~combout {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 {} } { 0.000ns 0.000ns 7.170ns } { 0.000ns 0.842ns 0.142ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 {} } { 0.000ns 0.000ns 0.118ns 0.951ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock q\[0\] altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_we_reg 11.195 ns memory " "Info: tco from clock \"clock\" to destination pin \"q\[0\]\" through memory \"altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_we_reg\" is 11.195 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.733 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.661 ns) 2.733 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X52_Y32 1 " "Info: 3: + IC(0.955 ns) + CELL(0.661 ns) = 2.733 ns; Loc. = M4K_X52_Y32; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.74 % ) " "Info: Total cell delay = 1.660 ns ( 60.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 39.26 % ) " "Info: Total interconnect delay = 1.073 ns ( 39.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.253 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X52_Y32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y32; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|q_a\[0\] 2 MEM M4K_X52_Y32 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y32; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.472 ns) + CELL(2.788 ns) 8.253 ns q\[0\] 3 PIN PIN_D10 0 " "Info: 3: + IC(2.472 ns) + CELL(2.788 ns) = 8.253 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'q\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.260 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.781 ns ( 70.05 % ) " "Info: Total cell delay = 5.781 ns ( 70.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.472 ns ( 29.95 % ) " "Info: Total interconnect delay = 2.472 ns ( 29.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.253 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.253 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|q_a[0] {} q[0] {} } { 0.000ns 0.000ns 2.472ns } { 0.000ns 2.993ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.253 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.253 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|q_a[0] {} q[0] {} } { 0.000ns 0.000ns 2.472ns } { 0.000ns 2.993ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a5~porta_we_reg wren clock 0.496 ns memory " "Info: th for memory \"altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a5~porta_we_reg\" (data pin = \"wren\", clock pin = \"clock\") is 0.496 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.754 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.661 ns) 2.754 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a5~porta_we_reg 3 MEM M4K_X26_Y35 1 " "Info: 3: + IC(0.976 ns) + CELL(0.661 ns) = 2.754 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a5~porta_we_reg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.28 % ) " "Info: Total cell delay = 1.660 ns ( 60.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 39.72 % ) " "Info: Total interconnect delay = 1.094 ns ( 39.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 141 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.492 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns wren 1 PIN PIN_C13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'wren'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.309 ns) 2.492 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a5~porta_we_reg 2 MEM M4K_X26_Y35 1 " "Info: 2: + IC(1.204 ns) + CELL(0.309 ns) = 2.492 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a5~porta_we_reg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { wren altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns ( 51.69 % ) " "Info: Total cell delay = 1.288 ns ( 51.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.204 ns ( 48.31 % ) " "Info: Total interconnect delay = 1.204 ns ( 48.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { wren altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { wren {} wren~combout {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 1.204ns } { 0.000ns 0.979ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { wren altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { wren {} wren~combout {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 1.204ns } { 0.000ns 0.979ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 22:52:24 2014 " "Info: Processing ended: Fri Oct 17 22:52:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 22:52:26 2014 " "Info: Processing started: Fri Oct 17 22:52:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "MemoriaRAM.vho MemoriaRAM_vhd.sdo C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/simulation/modelsim/ simulation " "Info: Generated files \"MemoriaRAM.vho\" and \"MemoriaRAM_vhd.sdo\" in directory \"C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 22:52:26 2014 " "Info: Processing ended: Fri Oct 17 22:52:26 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
