Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,10
design__inferred_latch__count,0
design__instance__count,4678
design__instance__area,60109.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0010390470270067453
power__switching__total,0.00017369224224239588
power__leakage__total,0.0000015273749340849463
power__total,0.0012142666382715106
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2610712830925574
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26078584474485356
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1232401715561075
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.799948352423433
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.123240
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2651667571683495
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2655925832214876
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6368217800006417
timing__setup__ws__corner:nom_slow_1p08V_125C,10.984628628722426
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.636822
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,10.984629
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2615752688488397
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26166550222771806
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31176995201282887
timing__setup__ws__corner:nom_typ_1p20V_25C,14.222898816824188
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.311770
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.222898
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2610712830925574
clock__skew__worst_setup,0.26078584474485356
timing__hold__ws,0.1232401715561075
timing__setup__ws,10.984628628722426
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.123240
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.984629
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2603
design__instance__area__stdcell,43933.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.7309
design__instance__utilization__stdcell,0.7309
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,87
design__instance__area__class:inverter,498.96
design__instance__count__class:sequential_cell,311
design__instance__area__class:sequential_cell,15306.3
design__instance__count__class:multi_input_combinational_cell,1394
design__instance__area__class:multi_input_combinational_cell,13657
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,757
design__instance__area__class:timing_repair_buffer,13281.4
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,65626.4
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,1155.77
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,564
global_route__vias,17238
global_route__wirelength,107484
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2620
route__net__special,2
route__drc_errors__iter:0,726
route__wirelength__iter:0,71830
route__drc_errors__iter:1,264
route__wirelength__iter:1,71133
route__drc_errors__iter:2,225
route__wirelength__iter:2,71043
route__drc_errors__iter:3,0
route__wirelength__iter:3,70985
route__drc_errors,0
route__wirelength,70985
route__vias,15538
route__vias__singlecut,15538
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,469.92
design__instance__count__class:fill_cell,2075
design__instance__area__class:fill_cell,16175.4
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,7
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,7
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,7
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,7
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19991
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000200681
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000198863
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000846643
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000198863
design_powergrid__voltage__worst,0.000198863
design_powergrid__voltage__worst__net:VPWR,1.1998
design_powergrid__drop__worst,0.000200681
design_powergrid__drop__worst__net:VPWR,0.000200681
design_powergrid__voltage__worst__net:VGND,0.000198863
design_powergrid__drop__worst__net:VGND,0.000198863
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00008789999999999999528120520064788934178068302571773529052734375
ir__drop__worst,0.00020100000000000000678623823802126935333944857120513916015625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
