$date
	Sat Jun 11 22:56:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab3_Sequence_Recognizer $end
$var wire 1 ! z $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module Rec $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var reg 3 % next_state [2:0] $end
$var reg 3 & state [2:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
1#
x"
x!
$end
#5
0!
b1 %
b0 &
0"
0#
#10
1"
0$
#15
0"
#20
b100 %
1"
1$
#25
0"
#30
1"
#35
0"
#40
1"
#45
0"
#50
b1 %
1"
0$
#55
0"
#60
b100 %
1"
1$
#65
0"
#70
b1 %
1"
0$
#75
0"
#80
1"
#85
0"
#90
1"
#95
0"
#100
1"
