

================================================================
== Vivado HLS Report for 'dct_1d2'
================================================================
* Date:           Mon Dec 14 00:22:13 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.351|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   34|   34|   34|   34|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop  |   32|   32|         5|          4|          1|     8|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dst_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %dst_offset)" [dct.cpp:63]   --->   Operation 8 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %src_offset)" [dct.cpp:63]   --->   Operation 9 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %dst_offset_read, i3 0)" [dct.cpp:63]   --->   Operation 10 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i7 %tmp_4 to i8" [dct.cpp:61]   --->   Operation 11 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %src_offset_read, i3 0)" [dct.cpp:61]   --->   Operation 12 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i7 %tmp_5 to i64" [dct.cpp:61]   --->   Operation 13 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_addr = getelementptr [64 x i16]* %src, i64 0, i64 %zext_ln61_1" [dct.cpp:61]   --->   Operation 14 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%or_ln61 = or i7 %tmp_5, 1" [dct.cpp:61]   --->   Operation 15 'or' 'or_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln61)" [dct.cpp:61]   --->   Operation 16 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%src_addr_1 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_6" [dct.cpp:61]   --->   Operation 17 'getelementptr' 'src_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln61_1 = or i7 %tmp_5, 2" [dct.cpp:61]   --->   Operation 18 'or' 'or_ln61_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln61_1)" [dct.cpp:61]   --->   Operation 19 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_addr_2 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_7" [dct.cpp:61]   --->   Operation 20 'getelementptr' 'src_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln61_2 = or i7 %tmp_5, 3" [dct.cpp:61]   --->   Operation 21 'or' 'or_ln61_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln61_2)" [dct.cpp:61]   --->   Operation 22 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%src_addr_3 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_8" [dct.cpp:61]   --->   Operation 23 'getelementptr' 'src_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln61_3 = or i7 %tmp_5, 4" [dct.cpp:61]   --->   Operation 24 'or' 'or_ln61_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln61_3)" [dct.cpp:61]   --->   Operation 25 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%src_addr_4 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_9" [dct.cpp:61]   --->   Operation 26 'getelementptr' 'src_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln61_4 = or i7 %tmp_5, 5" [dct.cpp:61]   --->   Operation 27 'or' 'or_ln61_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln61_4)" [dct.cpp:61]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%src_addr_5 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_s" [dct.cpp:61]   --->   Operation 29 'getelementptr' 'src_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln61_5 = or i7 %tmp_5, 6" [dct.cpp:61]   --->   Operation 30 'or' 'or_ln61_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln61_5)" [dct.cpp:61]   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%src_addr_6 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_1" [dct.cpp:61]   --->   Operation 32 'getelementptr' 'src_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln61_6 = or i7 %tmp_5, 7" [dct.cpp:61]   --->   Operation 33 'or' 'or_ln61_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln61_6)" [dct.cpp:61]   --->   Operation 34 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%src_addr_7 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_2" [dct.cpp:61]   --->   Operation 35 'getelementptr' 'src_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.73ns)   --->   "br label %1" [dct.cpp:55]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ 0, %0 ], [ %k, %DCT_Outer_Loop ]"   --->   Operation 37 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.72ns)   --->   "%icmp_ln55 = icmp eq i4 %k_0, -8" [dct.cpp:55]   --->   Operation 38 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.80ns)   --->   "%k = add i4 %k_0, 1" [dct.cpp:55]   --->   Operation 40 'add' 'k' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %2, label %DCT_Outer_Loop" [dct.cpp:55]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i4 %k_0 to i64" [dct.cpp:60]   --->   Operation 42 'zext' 'zext_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %k_0 to i8" [dct.cpp:63]   --->   Operation 43 'zext' 'zext_ln63' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.85ns)   --->   "%add_ln63_8 = add i8 %zext_ln61_2, %zext_ln63" [dct.cpp:63]   --->   Operation 44 'add' 'add_ln63_8' <Predicate = (!icmp_ln55)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%dct_coeff_table_0_ad = getelementptr [8 x i14]* @dct_coeff_table_0, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 45 'getelementptr' 'dct_coeff_table_0_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.29ns)   --->   "%dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2" [dct.cpp:60]   --->   Operation 46 'load' 'dct_coeff_table_0_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 47 [2/2] (1.29ns)   --->   "%src_load = load i16* %src_addr, align 2" [dct.cpp:61]   --->   Operation 47 'load' 'src_load' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%dct_coeff_table_1_ad = getelementptr [8 x i15]* @dct_coeff_table_1, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 48 'getelementptr' 'dct_coeff_table_1_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.29ns)   --->   "%dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2" [dct.cpp:60]   --->   Operation 49 'load' 'dct_coeff_table_1_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 50 [2/2] (1.29ns)   --->   "%src_load_1 = load i16* %src_addr_1, align 2" [dct.cpp:61]   --->   Operation 50 'load' 'src_load_1' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%dct_coeff_table_2_ad = getelementptr [8 x i15]* @dct_coeff_table_2, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 51 'getelementptr' 'dct_coeff_table_2_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.29ns)   --->   "%dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2" [dct.cpp:60]   --->   Operation 52 'load' 'dct_coeff_table_2_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%dct_coeff_table_3_ad = getelementptr [8 x i15]* @dct_coeff_table_3, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 53 'getelementptr' 'dct_coeff_table_3_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.29ns)   --->   "%dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2" [dct.cpp:60]   --->   Operation 54 'load' 'dct_coeff_table_3_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%dct_coeff_table_4_ad = getelementptr [8 x i15]* @dct_coeff_table_4, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 55 'getelementptr' 'dct_coeff_table_4_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (1.29ns)   --->   "%dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2" [dct.cpp:60]   --->   Operation 56 'load' 'dct_coeff_table_4_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%dct_coeff_table_5_ad = getelementptr [8 x i15]* @dct_coeff_table_5, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 57 'getelementptr' 'dct_coeff_table_5_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.29ns)   --->   "%dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2" [dct.cpp:60]   --->   Operation 58 'load' 'dct_coeff_table_5_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%dct_coeff_table_6_ad = getelementptr [8 x i15]* @dct_coeff_table_6, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 59 'getelementptr' 'dct_coeff_table_6_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.29ns)   --->   "%dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2" [dct.cpp:60]   --->   Operation 60 'load' 'dct_coeff_table_6_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%dct_coeff_table_7_ad = getelementptr [8 x i15]* @dct_coeff_table_7, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 61 'getelementptr' 'dct_coeff_table_7_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.29ns)   --->   "%dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2" [dct.cpp:60]   --->   Operation 62 'load' 'dct_coeff_table_7_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>

State 3 <SV = 2> <Delay = 6.35>
ST_3 : Operation 63 [1/2] (1.29ns)   --->   "%dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2" [dct.cpp:60]   --->   Operation 63 'load' 'dct_coeff_table_0_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i14 %dct_coeff_table_0_lo to i29" [dct.cpp:61]   --->   Operation 64 'zext' 'zext_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (1.29ns)   --->   "%src_load = load i16* %src_addr, align 2" [dct.cpp:61]   --->   Operation 65 'load' 'src_load' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i16 %src_load to i29" [dct.cpp:61]   --->   Operation 66 'sext' 'sext_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln61 = mul i29 %sext_ln61, %zext_ln61" [dct.cpp:61]   --->   Operation 67 'mul' 'mul_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/2] (1.29ns)   --->   "%dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2" [dct.cpp:60]   --->   Operation 68 'load' 'dct_coeff_table_1_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i15 %dct_coeff_table_1_lo to i29" [dct.cpp:61]   --->   Operation 69 'sext' 'sext_ln61_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 70 [1/2] (1.29ns)   --->   "%src_load_1 = load i16* %src_addr_1, align 2" [dct.cpp:61]   --->   Operation 70 'load' 'src_load_1' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln61_2 = sext i16 %src_load_1 to i29" [dct.cpp:61]   --->   Operation 71 'sext' 'sext_ln61_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln61_1 = mul i29 %sext_ln61_2, %sext_ln61_1" [dct.cpp:61]   --->   Operation 72 'mul' 'mul_ln61_1' <Predicate = (!icmp_ln55)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/2] (1.29ns)   --->   "%dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2" [dct.cpp:60]   --->   Operation 73 'load' 'dct_coeff_table_2_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 74 [2/2] (1.29ns)   --->   "%src_load_2 = load i16* %src_addr_2, align 2" [dct.cpp:61]   --->   Operation 74 'load' 'src_load_2' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 75 [1/2] (1.29ns)   --->   "%dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2" [dct.cpp:60]   --->   Operation 75 'load' 'dct_coeff_table_3_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 76 [2/2] (1.29ns)   --->   "%src_load_3 = load i16* %src_addr_3, align 2" [dct.cpp:61]   --->   Operation 76 'load' 'src_load_3' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 77 [1/2] (1.29ns)   --->   "%dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2" [dct.cpp:60]   --->   Operation 77 'load' 'dct_coeff_table_4_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 78 [1/2] (1.29ns)   --->   "%dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2" [dct.cpp:60]   --->   Operation 78 'load' 'dct_coeff_table_5_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 79 [1/2] (1.29ns)   --->   "%dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2" [dct.cpp:60]   --->   Operation 79 'load' 'dct_coeff_table_6_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 80 [1/2] (1.29ns)   --->   "%dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2" [dct.cpp:60]   --->   Operation 80 'load' 'dct_coeff_table_7_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 81 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_1 = add i29 %mul_ln61_1, %mul_ln61" [dct.cpp:63]   --->   Operation 81 'add' 'add_ln63_1' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln61_3 = sext i15 %dct_coeff_table_2_lo to i29" [dct.cpp:61]   --->   Operation 82 'sext' 'sext_ln61_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (1.29ns)   --->   "%src_load_2 = load i16* %src_addr_2, align 2" [dct.cpp:61]   --->   Operation 83 'load' 'src_load_2' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i16 %src_load_2 to i29" [dct.cpp:61]   --->   Operation 84 'sext' 'sext_ln61_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln61_2 = mul i29 %sext_ln61_4, %sext_ln61_3" [dct.cpp:61]   --->   Operation 85 'mul' 'mul_ln61_2' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln61_5 = sext i15 %dct_coeff_table_3_lo to i29" [dct.cpp:61]   --->   Operation 86 'sext' 'sext_ln61_5' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 87 [1/2] (1.29ns)   --->   "%src_load_3 = load i16* %src_addr_3, align 2" [dct.cpp:61]   --->   Operation 87 'load' 'src_load_3' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln61_6 = sext i16 %src_load_3 to i29" [dct.cpp:61]   --->   Operation 88 'sext' 'sext_ln61_6' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln61_3 = mul i29 %sext_ln61_6, %sext_ln61_5" [dct.cpp:61]   --->   Operation 89 'mul' 'mul_ln61_3' <Predicate = (!icmp_ln55)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [2/2] (1.29ns)   --->   "%src_load_5 = load i16* %src_addr_5, align 2" [dct.cpp:61]   --->   Operation 90 'load' 'src_load_5' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 91 [2/2] (1.29ns)   --->   "%src_load_7 = load i16* %src_addr_7, align 2" [dct.cpp:61]   --->   Operation 91 'load' 'src_load_7' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 92 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_2 = add i29 %mul_ln61_3, %mul_ln61_2" [dct.cpp:63]   --->   Operation 92 'add' 'add_ln63_2' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 93 [2/2] (1.29ns)   --->   "%src_load_4 = load i16* %src_addr_4, align 2" [dct.cpp:61]   --->   Operation 93 'load' 'src_load_4' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln61_9 = sext i15 %dct_coeff_table_5_lo to i29" [dct.cpp:61]   --->   Operation 94 'sext' 'sext_ln61_9' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 95 [1/2] (1.29ns)   --->   "%src_load_5 = load i16* %src_addr_5, align 2" [dct.cpp:61]   --->   Operation 95 'load' 'src_load_5' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln61_10 = sext i16 %src_load_5 to i29" [dct.cpp:61]   --->   Operation 96 'sext' 'sext_ln61_10' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln61_5 = mul i29 %sext_ln61_10, %sext_ln61_9" [dct.cpp:61]   --->   Operation 97 'mul' 'mul_ln61_5' <Predicate = (!icmp_ln55)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [2/2] (1.29ns)   --->   "%src_load_6 = load i16* %src_addr_6, align 2" [dct.cpp:61]   --->   Operation 98 'load' 'src_load_6' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln61_13 = sext i15 %dct_coeff_table_7_lo to i29" [dct.cpp:61]   --->   Operation 99 'sext' 'sext_ln61_13' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 100 [1/2] (1.29ns)   --->   "%src_load_7 = load i16* %src_addr_7, align 2" [dct.cpp:61]   --->   Operation 100 'load' 'src_load_7' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln61_14 = sext i16 %src_load_7 to i29" [dct.cpp:61]   --->   Operation 101 'sext' 'sext_ln61_14' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln61_7 = mul i29 %sext_ln61_14, %sext_ln61_13" [dct.cpp:61]   --->   Operation 102 'mul' 'mul_ln61_7' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (1.13ns)   --->   "%add_ln63_3 = add i29 %add_ln63_1, %add_ln63_2" [dct.cpp:63]   --->   Operation 103 'add' 'add_ln63_3' <Predicate = (!icmp_ln55)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_5 = add i29 %mul_ln61_7, 4096" [dct.cpp:63]   --->   Operation 104 'add' 'add_ln63_5' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.33>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind" [dct.cpp:55]   --->   Operation 105 'specloopname' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind" [dct.cpp:55]   --->   Operation 106 'specregionbegin' 'tmp' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct.cpp:56]   --->   Operation 107 'specpipeline' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i8 %add_ln63_8 to i64" [dct.cpp:63]   --->   Operation 108 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr [64 x i16]* %dst, i64 0, i64 %zext_ln63_1" [dct.cpp:63]   --->   Operation 109 'getelementptr' 'dst_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln61_7 = sext i15 %dct_coeff_table_4_lo to i29" [dct.cpp:61]   --->   Operation 110 'sext' 'sext_ln61_7' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 111 [1/2] (1.29ns)   --->   "%src_load_4 = load i16* %src_addr_4, align 2" [dct.cpp:61]   --->   Operation 111 'load' 'src_load_4' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln61_8 = sext i16 %src_load_4 to i29" [dct.cpp:61]   --->   Operation 112 'sext' 'sext_ln61_8' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln61_4 = mul i29 %sext_ln61_8, %sext_ln61_7" [dct.cpp:61]   --->   Operation 113 'mul' 'mul_ln61_4' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln61_11 = sext i15 %dct_coeff_table_6_lo to i29" [dct.cpp:61]   --->   Operation 114 'sext' 'sext_ln61_11' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 115 [1/2] (1.29ns)   --->   "%src_load_6 = load i16* %src_addr_6, align 2" [dct.cpp:61]   --->   Operation 115 'load' 'src_load_6' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln61_12 = sext i16 %src_load_6 to i29" [dct.cpp:61]   --->   Operation 116 'sext' 'sext_ln61_12' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln61_6 = mul i29 %sext_ln61_12, %sext_ln61_11" [dct.cpp:61]   --->   Operation 117 'mul' 'mul_ln61_6' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 118 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_4 = add i29 %mul_ln61_5, %mul_ln61_4" [dct.cpp:63]   --->   Operation 118 'add' 'add_ln63_4' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 119 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_6 = add i29 %mul_ln61_6, %add_ln63_5" [dct.cpp:63]   --->   Operation 119 'add' 'add_ln63_6' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_7 = add i29 %add_ln63_4, %add_ln63_6" [dct.cpp:63]   --->   Operation 120 'add' 'add_ln63_7' <Predicate = (!icmp_ln55)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [1/1] (0.89ns) (root node of TernaryAdder)   --->   "%add_ln63 = add i29 %add_ln63_3, %add_ln63_7" [dct.cpp:63]   --->   Operation 121 'add' 'add_ln63' <Predicate = (!icmp_ln55)> <Delay = 0.89> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln63, i32 13, i32 28)" [dct.cpp:63]   --->   Operation 122 'partselect' 'trunc_ln' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.29ns)   --->   "store i16 %trunc_ln, i16* %dst_addr, align 2" [dct.cpp:63]   --->   Operation 123 'store' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp) nounwind" [dct.cpp:64]   --->   Operation 124 'specregionend' 'empty_10' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "br label %1" [dct.cpp:55]   --->   Operation 125 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "ret void" [dct.cpp:65]   --->   Operation 126 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dst_offset_read      (read             ) [ 00000000]
src_offset_read      (read             ) [ 00000000]
tmp_4                (bitconcatenate   ) [ 00000000]
zext_ln61_2          (zext             ) [ 00111110]
tmp_5                (bitconcatenate   ) [ 00000000]
zext_ln61_1          (zext             ) [ 00000000]
src_addr             (getelementptr    ) [ 00111110]
or_ln61              (or               ) [ 00000000]
tmp_6                (bitconcatenate   ) [ 00000000]
src_addr_1           (getelementptr    ) [ 00111110]
or_ln61_1            (or               ) [ 00000000]
tmp_7                (bitconcatenate   ) [ 00000000]
src_addr_2           (getelementptr    ) [ 00111110]
or_ln61_2            (or               ) [ 00000000]
tmp_8                (bitconcatenate   ) [ 00000000]
src_addr_3           (getelementptr    ) [ 00111110]
or_ln61_3            (or               ) [ 00000000]
tmp_9                (bitconcatenate   ) [ 00000000]
src_addr_4           (getelementptr    ) [ 00111110]
or_ln61_4            (or               ) [ 00000000]
tmp_s                (bitconcatenate   ) [ 00000000]
src_addr_5           (getelementptr    ) [ 00111110]
or_ln61_5            (or               ) [ 00000000]
tmp_1                (bitconcatenate   ) [ 00000000]
src_addr_6           (getelementptr    ) [ 00111110]
or_ln61_6            (or               ) [ 00000000]
tmp_2                (bitconcatenate   ) [ 00000000]
src_addr_7           (getelementptr    ) [ 00111110]
br_ln55              (br               ) [ 01111110]
k_0                  (phi              ) [ 00100000]
icmp_ln55            (icmp             ) [ 00111110]
empty                (speclooptripcount) [ 00000000]
k                    (add              ) [ 01111110]
br_ln55              (br               ) [ 00000000]
zext_ln60            (zext             ) [ 00000000]
zext_ln63            (zext             ) [ 00000000]
add_ln63_8           (add              ) [ 00111110]
dct_coeff_table_0_ad (getelementptr    ) [ 00010000]
dct_coeff_table_1_ad (getelementptr    ) [ 00010000]
dct_coeff_table_2_ad (getelementptr    ) [ 00010000]
dct_coeff_table_3_ad (getelementptr    ) [ 00010000]
dct_coeff_table_4_ad (getelementptr    ) [ 00010000]
dct_coeff_table_5_ad (getelementptr    ) [ 00010000]
dct_coeff_table_6_ad (getelementptr    ) [ 00010000]
dct_coeff_table_7_ad (getelementptr    ) [ 00010000]
dct_coeff_table_0_lo (load             ) [ 00000000]
zext_ln61            (zext             ) [ 00000000]
src_load             (load             ) [ 00000000]
sext_ln61            (sext             ) [ 00000000]
mul_ln61             (mul              ) [ 00000000]
dct_coeff_table_1_lo (load             ) [ 00000000]
sext_ln61_1          (sext             ) [ 00000000]
src_load_1           (load             ) [ 00000000]
sext_ln61_2          (sext             ) [ 00000000]
mul_ln61_1           (mul              ) [ 00000000]
dct_coeff_table_2_lo (load             ) [ 00001000]
dct_coeff_table_3_lo (load             ) [ 00001000]
dct_coeff_table_4_lo (load             ) [ 00101110]
dct_coeff_table_5_lo (load             ) [ 00001100]
dct_coeff_table_6_lo (load             ) [ 00101110]
dct_coeff_table_7_lo (load             ) [ 00001100]
add_ln63_1           (add              ) [ 00001100]
sext_ln61_3          (sext             ) [ 00000000]
src_load_2           (load             ) [ 00000000]
sext_ln61_4          (sext             ) [ 00000000]
mul_ln61_2           (mul              ) [ 00000000]
sext_ln61_5          (sext             ) [ 00000000]
src_load_3           (load             ) [ 00000000]
sext_ln61_6          (sext             ) [ 00000000]
mul_ln61_3           (mul              ) [ 00000000]
add_ln63_2           (add              ) [ 00000100]
sext_ln61_9          (sext             ) [ 00000000]
src_load_5           (load             ) [ 00000000]
sext_ln61_10         (sext             ) [ 00000000]
mul_ln61_5           (mul              ) [ 00100010]
sext_ln61_13         (sext             ) [ 00000000]
src_load_7           (load             ) [ 00000000]
sext_ln61_14         (sext             ) [ 00000000]
mul_ln61_7           (mul              ) [ 00000000]
add_ln63_3           (add              ) [ 00100010]
add_ln63_5           (add              ) [ 00100010]
specloopname_ln55    (specloopname     ) [ 00000000]
tmp                  (specregionbegin  ) [ 00000000]
specpipeline_ln56    (specpipeline     ) [ 00000000]
zext_ln63_1          (zext             ) [ 00000000]
dst_addr             (getelementptr    ) [ 00000000]
sext_ln61_7          (sext             ) [ 00000000]
src_load_4           (load             ) [ 00000000]
sext_ln61_8          (sext             ) [ 00000000]
mul_ln61_4           (mul              ) [ 00000000]
sext_ln61_11         (sext             ) [ 00000000]
src_load_6           (load             ) [ 00000000]
sext_ln61_12         (sext             ) [ 00000000]
mul_ln61_6           (mul              ) [ 00000000]
add_ln63_4           (add              ) [ 00000000]
add_ln63_6           (add              ) [ 00000000]
add_ln63_7           (add              ) [ 00000000]
add_ln63             (add              ) [ 00000000]
trunc_ln             (partselect       ) [ 00000000]
store_ln63           (store            ) [ 00000000]
empty_10             (specregionend    ) [ 00000000]
br_ln55              (br               ) [ 01111110]
ret_ln65             (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i57.i7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="dst_offset_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="src_offset_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="src_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="7" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="src_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="64" slack="0"/>
<pin id="109" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="src_addr_2_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="0"/>
<pin id="116" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_2/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="src_addr_3_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="64" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="src_addr_4_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_4/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="src_addr_5_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="64" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_5/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="src_addr_6_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="64" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_6/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="src_addr_7_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="64" slack="0"/>
<pin id="151" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_7/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="dct_coeff_table_0_ad_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_0_ad/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_0_lo/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="1"/>
<pin id="169" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="1"/>
<pin id="185" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="187" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="16" slack="0"/>
<pin id="188" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/2 src_load_1/2 src_load_2/3 src_load_3/3 src_load_5/4 src_load_7/4 src_load_4/5 src_load_6/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="dct_coeff_table_1_ad_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="15" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_1_ad/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_1_lo/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="dct_coeff_table_2_ad_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="15" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_2_ad/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_2_lo/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="dct_coeff_table_3_ad_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="15" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_3_ad/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_3_lo/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="dct_coeff_table_4_ad_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="15" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_4_ad/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_4_lo/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="dct_coeff_table_5_ad_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="15" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_5_ad/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_5_lo/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="dct_coeff_table_6_ad_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="15" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_6_ad/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_6_lo/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="dct_coeff_table_7_ad_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="15" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_7_ad/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_7_lo/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="dst_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln63_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/6 "/>
</bind>
</comp>

<comp id="280" class="1005" name="k_0_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="1"/>
<pin id="282" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="k_0_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_4_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln61_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_5_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln61_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln61_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_6_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="or_ln61_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_1/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_7_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_ln61_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="0"/>
<pin id="349" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_2/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_8_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="or_ln61_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_3/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_9_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="7" slack="0"/>
<pin id="371" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="or_ln61_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="0"/>
<pin id="379" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_4/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_s_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="7" slack="0"/>
<pin id="386" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="or_ln61_5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_5/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="or_ln61_6_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_6/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="7" slack="0"/>
<pin id="416" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln55_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="0" index="1" bw="4" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="k_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln60_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln63_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln63_8_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="1"/>
<pin id="451" dir="0" index="1" bw="4" slack="0"/>
<pin id="452" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_8/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln61_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="14" slack="0"/>
<pin id="456" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln61_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln61_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="15" slack="0"/>
<pin id="464" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_1/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln61_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_2/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sext_ln61_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="15" slack="1"/>
<pin id="472" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_3/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln61_4_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_4/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln61_5_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="15" slack="1"/>
<pin id="479" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_5/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln61_6_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_6/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln61_9_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="15" slack="2"/>
<pin id="486" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_9/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln61_10_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_10/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln61_13_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="15" slack="2"/>
<pin id="493" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_13/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sext_ln61_14_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_14/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln63_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="29" slack="2"/>
<pin id="500" dir="0" index="1" bw="29" slack="1"/>
<pin id="501" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_3/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln63_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="4"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sext_ln61_7_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="15" slack="3"/>
<pin id="508" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_7/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sext_ln61_8_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_8/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln61_11_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="15" slack="3"/>
<pin id="515" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_11/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sext_ln61_12_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_12/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln63_7_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="29" slack="0"/>
<pin id="522" dir="0" index="1" bw="29" slack="0"/>
<pin id="523" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_7/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln63_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="29" slack="1"/>
<pin id="526" dir="0" index="1" bw="29" slack="0"/>
<pin id="527" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="0"/>
<pin id="531" dir="0" index="1" bw="29" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="0" index="3" bw="6" slack="0"/>
<pin id="534" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="540" class="1007" name="grp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="14" slack="0"/>
<pin id="543" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="544" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61/3 add_ln63_1/3 "/>
</bind>
</comp>

<comp id="547" class="1007" name="mul_ln61_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="0"/>
<pin id="549" dir="0" index="1" bw="15" slack="0"/>
<pin id="550" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_1/3 "/>
</bind>
</comp>

<comp id="554" class="1007" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="0" index="1" bw="15" slack="0"/>
<pin id="557" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="558" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_2/4 add_ln63_2/4 "/>
</bind>
</comp>

<comp id="561" class="1007" name="mul_ln61_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="0" index="1" bw="15" slack="0"/>
<pin id="564" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_3/4 "/>
</bind>
</comp>

<comp id="568" class="1007" name="mul_ln61_5_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="0"/>
<pin id="570" dir="0" index="1" bw="15" slack="0"/>
<pin id="571" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_5/5 "/>
</bind>
</comp>

<comp id="574" class="1007" name="grp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="0"/>
<pin id="576" dir="0" index="1" bw="15" slack="0"/>
<pin id="577" dir="0" index="2" bw="29" slack="0"/>
<pin id="578" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_7/5 add_ln63_5/5 "/>
</bind>
</comp>

<comp id="582" class="1007" name="grp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="0" index="1" bw="15" slack="0"/>
<pin id="585" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="586" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_4/6 add_ln63_4/6 "/>
</bind>
</comp>

<comp id="590" class="1007" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="0" index="1" bw="15" slack="0"/>
<pin id="593" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="594" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_6/6 add_ln63_6/6 "/>
</bind>
</comp>

<comp id="598" class="1005" name="zext_ln61_2_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="1"/>
<pin id="600" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln61_2 "/>
</bind>
</comp>

<comp id="603" class="1005" name="src_addr_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="6" slack="1"/>
<pin id="605" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="608" class="1005" name="src_addr_1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="1"/>
<pin id="610" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="src_addr_2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="2"/>
<pin id="615" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="src_addr_2 "/>
</bind>
</comp>

<comp id="618" class="1005" name="src_addr_3_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="2"/>
<pin id="620" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="src_addr_3 "/>
</bind>
</comp>

<comp id="623" class="1005" name="src_addr_4_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="4"/>
<pin id="625" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="src_addr_4 "/>
</bind>
</comp>

<comp id="628" class="1005" name="src_addr_5_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="3"/>
<pin id="630" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="src_addr_5 "/>
</bind>
</comp>

<comp id="633" class="1005" name="src_addr_6_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="4"/>
<pin id="635" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="src_addr_6 "/>
</bind>
</comp>

<comp id="638" class="1005" name="src_addr_7_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="6" slack="3"/>
<pin id="640" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="src_addr_7 "/>
</bind>
</comp>

<comp id="643" class="1005" name="icmp_ln55_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="647" class="1005" name="k_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="652" class="1005" name="add_ln63_8_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="4"/>
<pin id="654" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="add_ln63_8 "/>
</bind>
</comp>

<comp id="657" class="1005" name="dct_coeff_table_0_ad_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="3" slack="1"/>
<pin id="659" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_ad "/>
</bind>
</comp>

<comp id="662" class="1005" name="dct_coeff_table_1_ad_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="1"/>
<pin id="664" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_1_ad "/>
</bind>
</comp>

<comp id="667" class="1005" name="dct_coeff_table_2_ad_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="1"/>
<pin id="669" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_ad "/>
</bind>
</comp>

<comp id="672" class="1005" name="dct_coeff_table_3_ad_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="1"/>
<pin id="674" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_ad "/>
</bind>
</comp>

<comp id="677" class="1005" name="dct_coeff_table_4_ad_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="1"/>
<pin id="679" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_ad "/>
</bind>
</comp>

<comp id="682" class="1005" name="dct_coeff_table_5_ad_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="1"/>
<pin id="684" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_ad "/>
</bind>
</comp>

<comp id="687" class="1005" name="dct_coeff_table_6_ad_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="1"/>
<pin id="689" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_ad "/>
</bind>
</comp>

<comp id="692" class="1005" name="dct_coeff_table_7_ad_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="1"/>
<pin id="694" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_ad "/>
</bind>
</comp>

<comp id="697" class="1005" name="dct_coeff_table_2_lo_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="15" slack="1"/>
<pin id="699" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_lo "/>
</bind>
</comp>

<comp id="702" class="1005" name="dct_coeff_table_3_lo_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="15" slack="1"/>
<pin id="704" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_lo "/>
</bind>
</comp>

<comp id="707" class="1005" name="dct_coeff_table_4_lo_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="15" slack="3"/>
<pin id="709" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_lo "/>
</bind>
</comp>

<comp id="712" class="1005" name="dct_coeff_table_5_lo_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="15" slack="2"/>
<pin id="714" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_lo "/>
</bind>
</comp>

<comp id="717" class="1005" name="dct_coeff_table_6_lo_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="15" slack="3"/>
<pin id="719" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_lo "/>
</bind>
</comp>

<comp id="722" class="1005" name="dct_coeff_table_7_lo_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="15" slack="2"/>
<pin id="724" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_lo "/>
</bind>
</comp>

<comp id="727" class="1005" name="add_ln63_1_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="29" slack="2"/>
<pin id="729" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln63_1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="add_ln63_2_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="29" slack="1"/>
<pin id="734" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_2 "/>
</bind>
</comp>

<comp id="737" class="1005" name="mul_ln61_5_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="29" slack="1"/>
<pin id="739" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61_5 "/>
</bind>
</comp>

<comp id="742" class="1005" name="add_ln63_3_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="29" slack="1"/>
<pin id="744" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_3 "/>
</bind>
</comp>

<comp id="747" class="1005" name="add_ln63_5_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="29" slack="1"/>
<pin id="749" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="4" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="86" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="92" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="320"><net_src comp="303" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="316" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="322" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="335"><net_src comp="303" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="331" pin="2"/><net_sink comp="337" pin=2"/></net>

<net id="345"><net_src comp="337" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="350"><net_src comp="303" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="36" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="346" pin="2"/><net_sink comp="352" pin=2"/></net>

<net id="360"><net_src comp="352" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="365"><net_src comp="303" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="34" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="361" pin="2"/><net_sink comp="367" pin=2"/></net>

<net id="375"><net_src comp="367" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="380"><net_src comp="303" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="34" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="36" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="376" pin="2"/><net_sink comp="382" pin=2"/></net>

<net id="390"><net_src comp="382" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="395"><net_src comp="303" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="46" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="34" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="36" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="391" pin="2"/><net_sink comp="397" pin=2"/></net>

<net id="405"><net_src comp="397" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="410"><net_src comp="303" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="48" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="34" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="36" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="406" pin="2"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="412" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="425"><net_src comp="284" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="52" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="284" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="284" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="443"><net_src comp="433" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="444"><net_src comp="433" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="448"><net_src comp="284" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="161" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="167" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="179" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="167" pin="7"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="167" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="167" pin="7"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="167" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="167" pin="7"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="502" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="512"><net_src comp="167" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="167" pin="7"/><net_sink comp="516" pin=0"/></net>

<net id="528"><net_src comp="520" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="78" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="524" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="80" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="82" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="539"><net_src comp="529" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="545"><net_src comp="458" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="454" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="466" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="462" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="547" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="559"><net_src comp="473" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="470" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="480" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="477" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="567"><net_src comp="561" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="572"><net_src comp="487" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="484" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="494" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="491" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="60" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="587"><net_src comp="509" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="506" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="582" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="595"><net_src comp="516" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="513" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="590" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="601"><net_src comp="299" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="606"><net_src comp="98" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="611"><net_src comp="105" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="616"><net_src comp="112" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="621"><net_src comp="119" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="626"><net_src comp="126" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="631"><net_src comp="133" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="636"><net_src comp="140" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="641"><net_src comp="147" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="646"><net_src comp="421" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="427" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="655"><net_src comp="449" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="660"><net_src comp="154" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="665"><net_src comp="172" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="670"><net_src comp="189" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="675"><net_src comp="202" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="680"><net_src comp="215" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="685"><net_src comp="228" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="690"><net_src comp="241" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="695"><net_src comp="254" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="700"><net_src comp="196" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="705"><net_src comp="209" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="710"><net_src comp="222" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="715"><net_src comp="235" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="720"><net_src comp="248" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="725"><net_src comp="261" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="730"><net_src comp="540" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="735"><net_src comp="554" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="740"><net_src comp="568" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="745"><net_src comp="498" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="750"><net_src comp="574" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="590" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {6 }
 - Input state : 
	Port: dct_1d2 : src | {2 3 4 5 6 }
	Port: dct_1d2 : src_offset | {1 }
	Port: dct_1d2 : dst_offset | {1 }
	Port: dct_1d2 : dct_coeff_table_0 | {2 3 }
	Port: dct_1d2 : dct_coeff_table_1 | {2 3 }
	Port: dct_1d2 : dct_coeff_table_2 | {2 3 }
	Port: dct_1d2 : dct_coeff_table_3 | {2 3 }
	Port: dct_1d2 : dct_coeff_table_4 | {2 3 }
	Port: dct_1d2 : dct_coeff_table_5 | {2 3 }
	Port: dct_1d2 : dct_coeff_table_6 | {2 3 }
	Port: dct_1d2 : dct_coeff_table_7 | {2 3 }
  - Chain level:
	State 1
		zext_ln61_2 : 1
		zext_ln61_1 : 1
		src_addr : 2
		or_ln61 : 1
		tmp_6 : 1
		src_addr_1 : 2
		or_ln61_1 : 1
		tmp_7 : 1
		src_addr_2 : 2
		or_ln61_2 : 1
		tmp_8 : 1
		src_addr_3 : 2
		or_ln61_3 : 1
		tmp_9 : 1
		src_addr_4 : 2
		or_ln61_4 : 1
		tmp_s : 1
		src_addr_5 : 2
		or_ln61_5 : 1
		tmp_1 : 1
		src_addr_6 : 2
		or_ln61_6 : 1
		tmp_2 : 1
		src_addr_7 : 2
	State 2
		icmp_ln55 : 1
		k : 1
		br_ln55 : 2
		zext_ln60 : 1
		zext_ln63 : 1
		add_ln63_8 : 2
		dct_coeff_table_0_ad : 2
		dct_coeff_table_0_lo : 3
		dct_coeff_table_1_ad : 2
		dct_coeff_table_1_lo : 3
		dct_coeff_table_2_ad : 2
		dct_coeff_table_2_lo : 3
		dct_coeff_table_3_ad : 2
		dct_coeff_table_3_lo : 3
		dct_coeff_table_4_ad : 2
		dct_coeff_table_4_lo : 3
		dct_coeff_table_5_ad : 2
		dct_coeff_table_5_lo : 3
		dct_coeff_table_6_ad : 2
		dct_coeff_table_6_lo : 3
		dct_coeff_table_7_ad : 2
		dct_coeff_table_7_lo : 3
	State 3
		zext_ln61 : 1
		sext_ln61 : 1
		mul_ln61 : 2
		sext_ln61_1 : 1
		sext_ln61_2 : 1
		mul_ln61_1 : 2
		add_ln63_1 : 3
	State 4
		sext_ln61_4 : 1
		mul_ln61_2 : 2
		sext_ln61_6 : 1
		mul_ln61_3 : 2
		add_ln63_2 : 3
	State 5
		sext_ln61_10 : 1
		mul_ln61_5 : 2
		sext_ln61_14 : 1
		mul_ln61_7 : 2
		add_ln63_5 : 3
	State 6
		dst_addr : 1
		sext_ln61_8 : 1
		mul_ln61_4 : 2
		sext_ln61_12 : 1
		mul_ln61_6 : 2
		add_ln63_4 : 3
		add_ln63_6 : 3
		add_ln63_7 : 4
		add_ln63 : 5
		trunc_ln : 6
		store_ln63 : 7
		empty_10 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |          k_fu_427          |    0    |    0    |    12   |
|          |      add_ln63_8_fu_449     |    0    |    0    |    15   |
|    add   |      add_ln63_3_fu_498     |    0    |    0    |    36   |
|          |      add_ln63_7_fu_520     |    0    |    0    |    29   |
|          |       add_ln63_fu_524      |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln55_fu_421      |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_540         |    1    |    0    |    0    |
|          |         grp_fu_554         |    1    |    0    |    0    |
|  muladd  |         grp_fu_574         |    1    |    0    |    0    |
|          |         grp_fu_582         |    1    |    0    |    0    |
|          |         grp_fu_590         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      mul_ln61_1_fu_547     |    1    |    0    |    0    |
|    mul   |      mul_ln61_3_fu_561     |    1    |    0    |    0    |
|          |      mul_ln61_5_fu_568     |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   | dst_offset_read_read_fu_86 |    0    |    0    |    0    |
|          | src_offset_read_read_fu_92 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_4_fu_291        |    0    |    0    |    0    |
|          |        tmp_5_fu_303        |    0    |    0    |    0    |
|          |        tmp_6_fu_322        |    0    |    0    |    0    |
|          |        tmp_7_fu_337        |    0    |    0    |    0    |
|bitconcatenate|        tmp_8_fu_352        |    0    |    0    |    0    |
|          |        tmp_9_fu_367        |    0    |    0    |    0    |
|          |        tmp_s_fu_382        |    0    |    0    |    0    |
|          |        tmp_1_fu_397        |    0    |    0    |    0    |
|          |        tmp_2_fu_412        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     zext_ln61_2_fu_299     |    0    |    0    |    0    |
|          |     zext_ln61_1_fu_311     |    0    |    0    |    0    |
|   zext   |      zext_ln60_fu_433      |    0    |    0    |    0    |
|          |      zext_ln63_fu_445      |    0    |    0    |    0    |
|          |      zext_ln61_fu_454      |    0    |    0    |    0    |
|          |     zext_ln63_1_fu_502     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln61_fu_316       |    0    |    0    |    0    |
|          |      or_ln61_1_fu_331      |    0    |    0    |    0    |
|          |      or_ln61_2_fu_346      |    0    |    0    |    0    |
|    or    |      or_ln61_3_fu_361      |    0    |    0    |    0    |
|          |      or_ln61_4_fu_376      |    0    |    0    |    0    |
|          |      or_ln61_5_fu_391      |    0    |    0    |    0    |
|          |      or_ln61_6_fu_406      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln61_fu_458      |    0    |    0    |    0    |
|          |     sext_ln61_1_fu_462     |    0    |    0    |    0    |
|          |     sext_ln61_2_fu_466     |    0    |    0    |    0    |
|          |     sext_ln61_3_fu_470     |    0    |    0    |    0    |
|          |     sext_ln61_4_fu_473     |    0    |    0    |    0    |
|          |     sext_ln61_5_fu_477     |    0    |    0    |    0    |
|          |     sext_ln61_6_fu_480     |    0    |    0    |    0    |
|   sext   |     sext_ln61_9_fu_484     |    0    |    0    |    0    |
|          |     sext_ln61_10_fu_487    |    0    |    0    |    0    |
|          |     sext_ln61_13_fu_491    |    0    |    0    |    0    |
|          |     sext_ln61_14_fu_494    |    0    |    0    |    0    |
|          |     sext_ln61_7_fu_506     |    0    |    0    |    0    |
|          |     sext_ln61_8_fu_509     |    0    |    0    |    0    |
|          |     sext_ln61_11_fu_513    |    0    |    0    |    0    |
|          |     sext_ln61_12_fu_516    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       trunc_ln_fu_529      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    8    |    0    |   130   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln63_1_reg_727     |   29   |
|     add_ln63_2_reg_732     |   29   |
|     add_ln63_3_reg_742     |   29   |
|     add_ln63_5_reg_747     |   29   |
|     add_ln63_8_reg_652     |    8   |
|dct_coeff_table_0_ad_reg_657|    3   |
|dct_coeff_table_1_ad_reg_662|    3   |
|dct_coeff_table_2_ad_reg_667|    3   |
|dct_coeff_table_2_lo_reg_697|   15   |
|dct_coeff_table_3_ad_reg_672|    3   |
|dct_coeff_table_3_lo_reg_702|   15   |
|dct_coeff_table_4_ad_reg_677|    3   |
|dct_coeff_table_4_lo_reg_707|   15   |
|dct_coeff_table_5_ad_reg_682|    3   |
|dct_coeff_table_5_lo_reg_712|   15   |
|dct_coeff_table_6_ad_reg_687|    3   |
|dct_coeff_table_6_lo_reg_717|   15   |
|dct_coeff_table_7_ad_reg_692|    3   |
|dct_coeff_table_7_lo_reg_722|   15   |
|      icmp_ln55_reg_643     |    1   |
|         k_0_reg_280        |    4   |
|          k_reg_647         |    4   |
|     mul_ln61_5_reg_737     |   29   |
|     src_addr_1_reg_608     |    6   |
|     src_addr_2_reg_613     |    6   |
|     src_addr_3_reg_618     |    6   |
|     src_addr_4_reg_623     |    6   |
|     src_addr_5_reg_628     |    6   |
|     src_addr_6_reg_633     |    6   |
|     src_addr_7_reg_638     |    6   |
|      src_addr_reg_603      |    6   |
|     zext_ln61_2_reg_598    |    8   |
+----------------------------+--------+
|            Total           |   332  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_161 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_167 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_167 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_179 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_196 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_209 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_222 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_235 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_248 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_261 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_540    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_554    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_582    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_590    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   198  ||  10.524 ||   150   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   130  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   150  |
|  Register |    -   |    -   |   332  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   10   |   332  |   280  |
+-----------+--------+--------+--------+--------+
