<stg><name>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_289_1</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %map_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="map_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %map_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="map_V_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %map_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="map_V_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %sub_ln291_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub_ln291

]]></Node>
<StgValue><ssdm name="sub_ln291_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:2 %icmp_ln289 = icmp_eq  i2 %i_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:4 %add_ln289 = add i2 %i_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln289"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln289 = br i1 %icmp_ln289, void %for.inc.split, void %VITIS_LOOP_296_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="2">
<![CDATA[
for.inc.split:1 %zext_ln291 = zext i2 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:2 %add_ln291 = add i4 %sub_ln291_read, i4 %zext_ln291

]]></Node>
<StgValue><ssdm name="add_ln291"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:3 %zext_ln291_1 = zext i4 %add_ln291

]]></Node>
<StgValue><ssdm name="zext_ln291_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="2" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:4 %mapComp_addr = getelementptr i2 %mapComp, i32 0, i32 %zext_ln291_1

]]></Node>
<StgValue><ssdm name="mapComp_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="4">
<![CDATA[
for.inc.split:5 %map_V_3 = load i4 %mapComp_addr

]]></Node>
<StgValue><ssdm name="map_V_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc.split:7 %switch_ln291 = switch i2 %i_1, void %arrayidx29.case.2, i2 0, void %for.inc.split.arrayidx29.exit_crit_edge, i2 1, void %for.inc.split.arrayidx29.exit_crit_edge6

]]></Node>
<StgValue><ssdm name="switch_ln291"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx29.exit:0 %store_ln289 = store i2 %add_ln289, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29.exit:1 %br_ln289 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5">
<![CDATA[
VITIS_LOOP_296_2.exitStub:0 %map_V_load = load i5 %map_V

]]></Node>
<StgValue><ssdm name="map_V_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5">
<![CDATA[
VITIS_LOOP_296_2.exitStub:1 %map_V_1_load = load i5 %map_V_1

]]></Node>
<StgValue><ssdm name="map_V_1_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5">
<![CDATA[
VITIS_LOOP_296_2.exitStub:2 %map_V_2_load = load i5 %map_V_2

]]></Node>
<StgValue><ssdm name="map_V_2_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_296_2.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %map_V_2_out, i5 %map_V_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_296_2.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %map_V_1_out, i5 %map_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_296_2.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %map_V_out, i5 %map_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
VITIS_LOOP_296_2.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln287 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln287"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="4">
<![CDATA[
for.inc.split:5 %map_V_3 = load i4 %mapComp_addr

]]></Node>
<StgValue><ssdm name="map_V_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="2">
<![CDATA[
for.inc.split:6 %map_V_3_cast = zext i2 %map_V_3

]]></Node>
<StgValue><ssdm name="map_V_3_cast"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split.arrayidx29.exit_crit_edge6:0 %store_ln291 = store i5 %map_V_3_cast, i5 %map_V_1

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.arrayidx29.exit_crit_edge6:1 %br_ln291 = br void %arrayidx29.exit

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split.arrayidx29.exit_crit_edge:0 %store_ln291 = store i5 %map_V_3_cast, i5 %map_V_2

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.arrayidx29.exit_crit_edge:1 %br_ln291 = br void %arrayidx29.exit

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayidx29.case.2:0 %store_ln291 = store i5 %map_V_3_cast, i5 %map_V

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29.case.2:1 %br_ln291 = br void %arrayidx29.exit

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
