/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// TZSC peripheral register templates
// Total unique registers: 7

// tzsc_icr1_v1: ICR1 (version 1)
// Used by: TZIC.ICR1@stm32wl5xcm0p, TZIC.ICR1@stm32wl5xcm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using tzsc_icr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 14, access::ro>,
             groov::field<"pkacf", bool, 13, 13>,
             groov::field<"sram2cf", bool, 12, 12>,
             groov::field<"sram1cf", bool, 11, 11>,
             groov::field<"flashcf", bool, 10, 10>,
             groov::field<"dmamux1cf", bool, 9, 9>,
             groov::field<"dma2cf", bool, 8, 8>,
             groov::field<"dma1cf", bool, 7, 7>,
             groov::field<"flashifcf", bool, 6, 6>,
             groov::field<"pwrcf", bool, 5, 5>,
             groov::field<"subghzspicf", bool, 4, 4>,
             groov::field<"rngcf", bool, 3, 3>,
             groov::field<"aescf", bool, 2, 2>,
             groov::field<"tzsccf", bool, 1, 1>,
             groov::field<"tziccf", bool, 0, 0>>;

// tzsc_ier1_v1: IER1 (version 1)
// Used by: TZIC.IER1@stm32wl5xcm0p, TZIC.IER1@stm32wl5xcm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using tzsc_ier1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 14, access::ro>,
             groov::field<"pkaie", bool, 13, 13>,
             groov::field<"sram2ie", bool, 12, 12>,
             groov::field<"sram1ie", bool, 11, 11>,
             groov::field<"flashie", bool, 10, 10>,
             groov::field<"dmamux1ie", bool, 9, 9>,
             groov::field<"dma2ie", bool, 8, 8>,
             groov::field<"dma1ie", bool, 7, 7>,
             groov::field<"flashifie", bool, 6, 6>,
             groov::field<"pwrie", bool, 5, 5>,
             groov::field<"subghzspiie", bool, 4, 4>,
             groov::field<"rngie", bool, 3, 3>,
             groov::field<"aesie", bool, 2, 2>,
             groov::field<"tzscie", bool, 1, 1>,
             groov::field<"tzicie", bool, 0, 0>>;

// tzsc_misr1_v1: MISR1 (version 1)
// Used by: TZIC.MISR1@stm32wl5xcm0p, TZIC.MISR1@stm32wl5xcm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using tzsc_misr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 14>,
             groov::field<"pkamf", bool, 13, 13>,
             groov::field<"sram2mf", bool, 12, 12>,
             groov::field<"sram1mf", bool, 11, 11>,
             groov::field<"flashmf", bool, 10, 10>,
             groov::field<"dmamux1mf", bool, 9, 9>,
             groov::field<"dma2mf", bool, 8, 8>,
             groov::field<"dma1mf", bool, 7, 7>,
             groov::field<"flashifmf", bool, 6, 6>,
             groov::field<"pwrmf", bool, 5, 5>,
             groov::field<"subghzspimf", bool, 4, 4>,
             groov::field<"rngmf", bool, 3, 3>,
             groov::field<"aesmf", bool, 2, 2>,
             groov::field<"tzscmf", bool, 1, 1>,
             groov::field<"tzicmf", bool, 0, 0>>;

// tzsc_tzsc_cr_v1: TZSC_CR (version 1)
// Used by: TZSC.TZSC_CR@stm32wl5xcm0p, TZSC.TZSC_CR@stm32wl5xcm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using tzsc_tzsc_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"lck", bool, 0, 0>>;

// tzsc_tzsc_mpcwm3_upwmr_v1: TZSC_MPCWM3_UPWMR (version 1)
// Used by: TZSC.TZSC_MPCWM3_UPWMR@stm32wl5xcm0p, TZSC.TZSC_MPCWM3_UPWMR@stm32wl5xcm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using tzsc_tzsc_mpcwm3_upwmr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 28, access::ro>,
             groov::field<"lgth", std::uint16_t, 27, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 0, access::ro>>;

// tzsc_tzsc_privcfgr1_v1: TZSC_PRIVCFGR1 (version 1)
// Used by: TZSC.TZSC_PRIVCFGR1@stm32wl5xcm0p, TZSC.TZSC_PRIVCFGR1@stm32wl5xcm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using tzsc_tzsc_privcfgr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint32_t, 31, 14, access::ro>,
             groov::field<"pkapriv", bool, 13, 13>,
             groov::field<"reserved1", std::uint8_t, 12, 5, access::ro>,
             groov::field<"subghzspipriv", bool, 4, 4>,
             groov::field<"rngpriv", bool, 3, 3>,
             groov::field<"aespriv", bool, 2, 2>,
             groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

// tzsc_tzsc_seccfgr1_v1: TZSC_SECCFGR1 (version 1)
// Used by: TZSC.TZSC_SECCFGR1@stm32wl5xcm0p, TZSC.TZSC_SECCFGR1@stm32wl5xcm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using tzsc_tzsc_seccfgr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint32_t, 31, 14, access::ro>,
             groov::field<"pkasec", bool, 13, 13>,
             groov::field<"reserved1", std::uint16_t, 12, 4, access::ro>,
             groov::field<"rngsec", bool, 3, 3>,
             groov::field<"aessec", bool, 2, 2>,
             groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

} // namespace stm32::registers
