{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1555827285388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1555827285388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 11:44:45 2019 " "Processing started: Sun Apr 21 11:44:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1555827285388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1555827285388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off precision_multiplier -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off precision_multiplier -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1555827285388 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1555827285522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file Gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827285993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_Adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Full_Adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "Full_Adder.vhdl" "" { Text "/home/student/Desktop/assignment2/Full_Adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285994 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhdl" "" { Text "/home/student/Desktop/assignment2/Full_Adder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827285994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tenbit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tenbit-Struct " "Found design unit 1: tenbit-Struct" {  } { { "tenbit.vhdl" "" { Text "/home/student/Desktop/assignment2/tenbit.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285995 ""} { "Info" "ISGN_ENTITY_NAME" "1 tenbit " "Found entity 1: tenbit" {  } { { "tenbit.vhdl" "" { Text "/home/student/Desktop/assignment2/tenbit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827285995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-design " "Found design unit 1: multiplier-design" {  } { { "multiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285996 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827285996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "/home/student/Desktop/assignment2/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285997 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "/home/student/Desktop/assignment2/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827285997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285998 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827285998 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhdl " "Entity \"mux\" obtained from \"mux.vhdl\" instead of from Quartus II megafunction library" {  } { { "mux.vhdl" "" { Text "/home/student/Desktop/assignment2/mux.vhdl" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1555827285998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-design " "Found design unit 1: mux-design" {  } { { "mux.vhdl" "" { Text "/home/student/Desktop/assignment2/mux.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285998 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhdl" "" { Text "/home/student/Desktop/assignment2/mux.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827285998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "precisionmultiplier.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file precisionmultiplier.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 precision_multiplier-design " "Found design unit 1: precision_multiplier-design" {  } { { "precisionmultiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/precisionmultiplier.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827285999 ""} { "Info" "ISGN_ENTITY_NAME" "1 precision_multiplier " "Found entity 1: precision_multiplier" {  } { { "precisionmultiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/precisionmultiplier.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827285999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827285999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1555827286058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "precision_multiplier precision_multiplier:add_instance " "Elaborating entity \"precision_multiplier\" for hierarchy \"precision_multiplier:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827286060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier precision_multiplier:add_instance\|multiplier:multiplier1 " "Elaborating entity \"multiplier\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\"" {  } { { "precisionmultiplier.vhdl" "multiplier1" { Text "/home/student/Desktop/assignment2/precisionmultiplier.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827286061 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null_c1 multiplier.vhdl(32) " "Verilog HDL or VHDL warning at multiplier.vhdl(32): object \"null_c1\" assigned a value but never read" {  } { { "multiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1555827286063 "|DUT|precision_multiplier:add_instance|multiplier:multiplier1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null_c2 multiplier.vhdl(32) " "Verilog HDL or VHDL warning at multiplier.vhdl(32): object \"null_c2\" assigned a value but never read" {  } { { "multiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1555827286063 "|DUT|precision_multiplier:add_instance|multiplier:multiplier1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null_c3 multiplier.vhdl(32) " "Verilog HDL or VHDL warning at multiplier.vhdl(32): object \"null_c3\" assigned a value but never read" {  } { { "multiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1555827286063 "|DUT|precision_multiplier:add_instance|multiplier:multiplier1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null_c4 multiplier.vhdl(32) " "Verilog HDL or VHDL warning at multiplier.vhdl(32): object \"null_c4\" assigned a value but never read" {  } { { "multiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1555827286063 "|DUT|precision_multiplier:add_instance|multiplier:multiplier1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux precision_multiplier:add_instance\|multiplier:multiplier1\|mux:mux2 " "Elaborating entity \"mux\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\|mux:mux2\"" {  } { { "multiplier.vhdl" "mux2" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827286063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tenbit precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1 " "Elaborating entity \"tenbit\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\"" {  } { { "multiplier.vhdl" "tenbit1" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827286064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0 " "Elaborating entity \"Full_Adder\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\"" {  } { { "tenbit.vhdl" "fa_0" { Text "/home/student/Desktop/assignment2/tenbit.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827286065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|HALF_ADDER:ha " "Elaborating entity \"HALF_ADDER\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|HALF_ADDER:ha\"" {  } { { "Full_Adder.vhdl" "ha" { Text "/home/student/Desktop/assignment2/Full_Adder.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827286066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|AND_2:a1\"" {  } { { "Full_Adder.vhdl" "a1" { Text "/home/student/Desktop/assignment2/Full_Adder.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827286066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|OR_2:o1\"" {  } { { "Full_Adder.vhdl" "o1" { Text "/home/student/Desktop/assignment2/Full_Adder.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827286067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|XOR_2:x1\"" {  } { { "Full_Adder.vhdl" "x1" { Text "/home/student/Desktop/assignment2/Full_Adder.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827286067 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] GND " "Pin \"output_vector\[0\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1555827286691 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1555827286691 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1555827286757 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1555827286757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1555827286757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1555827286757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1555827286809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 11:44:46 2019 " "Processing ended: Sun Apr 21 11:44:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1555827286809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1555827286809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1555827286809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1555827286809 ""}
