Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Jan 15 14:28:11 2026
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file GPIO_demo_timing_summary_postroute_physopted.rpt -pb GPIO_demo_timing_summary_postroute_physopted.pb -rpx GPIO_demo_timing_summary_postroute_physopted.rpx
| Design       : GPIO_demo
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.430        0.000                      0                 5552        0.085        0.000                      0                 5552        4.500        0.000                       0                  2217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.430        0.000                      0                 5552        0.085        0.000                      0                 5552        4.500        0.000                       0                  2217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[9][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.313ns  (logic 2.415ns (25.932%)  route 6.898ns (74.068%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.617     4.554    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  inst_LogicUnit/rs1_val_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  inst_LogicUnit/rs1_val_reg[31]/Q
                         net (fo=93, routed)          2.148     7.158    inst_LogicUnit/rs1_val_reg_n_0_[31]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.149     7.307 r  inst_LogicUnit/registers[2][13]_i_25/O
                         net (fo=6, routed)           0.348     7.655    inst_LogicUnit/registers[2][13]_i_25_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.332     7.987 r  inst_LogicUnit/registers[2][15]_i_26/O
                         net (fo=1, routed)           0.656     8.643    inst_LogicUnit/registers[2][15]_i_26_n_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.795 r  inst_LogicUnit/registers[2][15]_i_18/O
                         net (fo=2, routed)           0.608     9.403    inst_LogicUnit/registers[2][15]_i_18_n_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.326     9.729 r  inst_LogicUnit/registers[2][15]_i_13/O
                         net (fo=1, routed)           0.480    10.209    inst_LogicUnit/registers[2][15]_i_13_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I1_O)        0.124    10.333 r  inst_LogicUnit/registers[2][15]_i_9/O
                         net (fo=1, routed)           0.000    10.333    inst_LogicUnit/registers[2][15]_i_9_n_0
    SLICE_X29Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    10.550 r  inst_LogicUnit/registers_reg[2][15]_i_5/O
                         net (fo=1, routed)           1.004    11.554    inst_LogicUnit/registers_reg[2][15]_i_5_n_0
    SLICE_X25Y75         LUT3 (Prop_lut3_I1_O)        0.327    11.881 r  inst_LogicUnit/registers[2][15]_i_3/O
                         net (fo=1, routed)           0.508    12.389    inst_LogicUnit/registers[2][15]_i_3_n_0
    SLICE_X24Y82         LUT5 (Prop_lut5_I2_O)        0.332    12.721 r  inst_LogicUnit/registers[2][15]_i_1/O
                         net (fo=31, routed)          1.146    13.867    inst_LogicUnit/registers[2][15]_i_1_n_0
    SLICE_X26Y92         FDRE                                         r  inst_LogicUnit/registers_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.433    14.222    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y92         FDRE                                         r  inst_LogicUnit/registers_reg[9][15]/C
                         clock pessimism              0.155    14.377    
                         clock uncertainty           -0.035    14.342    
    SLICE_X26Y92         FDRE (Setup_fdre_C_D)       -0.045    14.297    inst_LogicUnit/registers_reg[9][15]
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.294ns  (logic 2.415ns (25.985%)  route 6.879ns (74.015%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 14.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.617     4.554    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  inst_LogicUnit/rs1_val_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  inst_LogicUnit/rs1_val_reg[31]/Q
                         net (fo=93, routed)          2.148     7.158    inst_LogicUnit/rs1_val_reg_n_0_[31]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.149     7.307 r  inst_LogicUnit/registers[2][13]_i_25/O
                         net (fo=6, routed)           0.348     7.655    inst_LogicUnit/registers[2][13]_i_25_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.332     7.987 r  inst_LogicUnit/registers[2][15]_i_26/O
                         net (fo=1, routed)           0.656     8.643    inst_LogicUnit/registers[2][15]_i_26_n_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.795 r  inst_LogicUnit/registers[2][15]_i_18/O
                         net (fo=2, routed)           0.608     9.403    inst_LogicUnit/registers[2][15]_i_18_n_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.326     9.729 r  inst_LogicUnit/registers[2][15]_i_13/O
                         net (fo=1, routed)           0.480    10.209    inst_LogicUnit/registers[2][15]_i_13_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I1_O)        0.124    10.333 r  inst_LogicUnit/registers[2][15]_i_9/O
                         net (fo=1, routed)           0.000    10.333    inst_LogicUnit/registers[2][15]_i_9_n_0
    SLICE_X29Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    10.550 r  inst_LogicUnit/registers_reg[2][15]_i_5/O
                         net (fo=1, routed)           1.004    11.554    inst_LogicUnit/registers_reg[2][15]_i_5_n_0
    SLICE_X25Y75         LUT3 (Prop_lut3_I1_O)        0.327    11.881 r  inst_LogicUnit/registers[2][15]_i_3/O
                         net (fo=1, routed)           0.508    12.389    inst_LogicUnit/registers[2][15]_i_3_n_0
    SLICE_X24Y82         LUT5 (Prop_lut5_I2_O)        0.332    12.721 r  inst_LogicUnit/registers[2][15]_i_1/O
                         net (fo=31, routed)          1.127    13.848    inst_LogicUnit/registers[2][15]_i_1_n_0
    SLICE_X26Y94         FDRE                                         r  inst_LogicUnit/registers_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.434    14.223    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y94         FDRE                                         r  inst_LogicUnit/registers_reg[6][15]/C
                         clock pessimism              0.155    14.378    
                         clock uncertainty           -0.035    14.343    
    SLICE_X26Y94         FDRE (Setup_fdre_C_D)       -0.045    14.298    inst_LogicUnit/registers_reg[6][15]
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[16][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 2.415ns (26.164%)  route 6.815ns (73.836%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.617     4.554    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  inst_LogicUnit/rs1_val_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  inst_LogicUnit/rs1_val_reg[31]/Q
                         net (fo=93, routed)          2.148     7.158    inst_LogicUnit/rs1_val_reg_n_0_[31]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.149     7.307 r  inst_LogicUnit/registers[2][13]_i_25/O
                         net (fo=6, routed)           0.348     7.655    inst_LogicUnit/registers[2][13]_i_25_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.332     7.987 r  inst_LogicUnit/registers[2][15]_i_26/O
                         net (fo=1, routed)           0.656     8.643    inst_LogicUnit/registers[2][15]_i_26_n_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.795 r  inst_LogicUnit/registers[2][15]_i_18/O
                         net (fo=2, routed)           0.608     9.403    inst_LogicUnit/registers[2][15]_i_18_n_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.326     9.729 r  inst_LogicUnit/registers[2][15]_i_13/O
                         net (fo=1, routed)           0.480    10.209    inst_LogicUnit/registers[2][15]_i_13_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I1_O)        0.124    10.333 r  inst_LogicUnit/registers[2][15]_i_9/O
                         net (fo=1, routed)           0.000    10.333    inst_LogicUnit/registers[2][15]_i_9_n_0
    SLICE_X29Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    10.550 r  inst_LogicUnit/registers_reg[2][15]_i_5/O
                         net (fo=1, routed)           1.004    11.554    inst_LogicUnit/registers_reg[2][15]_i_5_n_0
    SLICE_X25Y75         LUT3 (Prop_lut3_I1_O)        0.327    11.881 r  inst_LogicUnit/registers[2][15]_i_3/O
                         net (fo=1, routed)           0.508    12.389    inst_LogicUnit/registers[2][15]_i_3_n_0
    SLICE_X24Y82         LUT5 (Prop_lut5_I2_O)        0.332    12.721 r  inst_LogicUnit/registers[2][15]_i_1/O
                         net (fo=31, routed)          1.064    13.784    inst_LogicUnit/registers[2][15]_i_1_n_0
    SLICE_X27Y91         FDRE                                         r  inst_LogicUnit/registers_reg[16][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.433    14.222    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X27Y91         FDRE                                         r  inst_LogicUnit/registers_reg[16][15]/C
                         clock pessimism              0.155    14.377    
                         clock uncertainty           -0.035    14.342    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)       -0.081    14.261    inst_LogicUnit/registers_reg[16][15]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[29][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 2.415ns (26.224%)  route 6.794ns (73.776%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns = ( 14.219 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.617     4.554    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  inst_LogicUnit/rs1_val_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  inst_LogicUnit/rs1_val_reg[31]/Q
                         net (fo=93, routed)          2.148     7.158    inst_LogicUnit/rs1_val_reg_n_0_[31]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.149     7.307 r  inst_LogicUnit/registers[2][13]_i_25/O
                         net (fo=6, routed)           0.348     7.655    inst_LogicUnit/registers[2][13]_i_25_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.332     7.987 r  inst_LogicUnit/registers[2][15]_i_26/O
                         net (fo=1, routed)           0.656     8.643    inst_LogicUnit/registers[2][15]_i_26_n_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.795 r  inst_LogicUnit/registers[2][15]_i_18/O
                         net (fo=2, routed)           0.608     9.403    inst_LogicUnit/registers[2][15]_i_18_n_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.326     9.729 r  inst_LogicUnit/registers[2][15]_i_13/O
                         net (fo=1, routed)           0.480    10.209    inst_LogicUnit/registers[2][15]_i_13_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I1_O)        0.124    10.333 r  inst_LogicUnit/registers[2][15]_i_9/O
                         net (fo=1, routed)           0.000    10.333    inst_LogicUnit/registers[2][15]_i_9_n_0
    SLICE_X29Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    10.550 r  inst_LogicUnit/registers_reg[2][15]_i_5/O
                         net (fo=1, routed)           1.004    11.554    inst_LogicUnit/registers_reg[2][15]_i_5_n_0
    SLICE_X25Y75         LUT3 (Prop_lut3_I1_O)        0.327    11.881 r  inst_LogicUnit/registers[2][15]_i_3/O
                         net (fo=1, routed)           0.508    12.389    inst_LogicUnit/registers[2][15]_i_3_n_0
    SLICE_X24Y82         LUT5 (Prop_lut5_I2_O)        0.332    12.721 r  inst_LogicUnit/registers[2][15]_i_1/O
                         net (fo=31, routed)          1.043    13.763    inst_LogicUnit/registers[2][15]_i_1_n_0
    SLICE_X21Y89         FDRE                                         r  inst_LogicUnit/registers_reg[29][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.430    14.219    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X21Y89         FDRE                                         r  inst_LogicUnit/registers_reg[29][15]/C
                         clock pessimism              0.155    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X21Y89         FDRE (Setup_fdre_C_D)       -0.081    14.258    inst_LogicUnit/registers_reg[29][15]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[11][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 2.415ns (26.257%)  route 6.782ns (73.743%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 14.221 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.617     4.554    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  inst_LogicUnit/rs1_val_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  inst_LogicUnit/rs1_val_reg[31]/Q
                         net (fo=93, routed)          2.148     7.158    inst_LogicUnit/rs1_val_reg_n_0_[31]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.149     7.307 r  inst_LogicUnit/registers[2][13]_i_25/O
                         net (fo=6, routed)           0.348     7.655    inst_LogicUnit/registers[2][13]_i_25_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.332     7.987 r  inst_LogicUnit/registers[2][15]_i_26/O
                         net (fo=1, routed)           0.656     8.643    inst_LogicUnit/registers[2][15]_i_26_n_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.795 r  inst_LogicUnit/registers[2][15]_i_18/O
                         net (fo=2, routed)           0.608     9.403    inst_LogicUnit/registers[2][15]_i_18_n_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.326     9.729 r  inst_LogicUnit/registers[2][15]_i_13/O
                         net (fo=1, routed)           0.480    10.209    inst_LogicUnit/registers[2][15]_i_13_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I1_O)        0.124    10.333 r  inst_LogicUnit/registers[2][15]_i_9/O
                         net (fo=1, routed)           0.000    10.333    inst_LogicUnit/registers[2][15]_i_9_n_0
    SLICE_X29Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    10.550 r  inst_LogicUnit/registers_reg[2][15]_i_5/O
                         net (fo=1, routed)           1.004    11.554    inst_LogicUnit/registers_reg[2][15]_i_5_n_0
    SLICE_X25Y75         LUT3 (Prop_lut3_I1_O)        0.327    11.881 r  inst_LogicUnit/registers[2][15]_i_3/O
                         net (fo=1, routed)           0.508    12.389    inst_LogicUnit/registers[2][15]_i_3_n_0
    SLICE_X24Y82         LUT5 (Prop_lut5_I2_O)        0.332    12.721 r  inst_LogicUnit/registers[2][15]_i_1/O
                         net (fo=31, routed)          1.031    13.752    inst_LogicUnit/registers[2][15]_i_1_n_0
    SLICE_X24Y92         FDRE                                         r  inst_LogicUnit/registers_reg[11][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.432    14.221    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X24Y92         FDRE                                         r  inst_LogicUnit/registers_reg[11][15]/C
                         clock pessimism              0.155    14.376    
                         clock uncertainty           -0.035    14.341    
    SLICE_X24Y92         FDRE (Setup_fdre_C_D)       -0.081    14.260    inst_LogicUnit/registers_reg[11][15]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 3.162ns (34.102%)  route 6.110ns (65.898%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 14.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.617     4.554    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  inst_LogicUnit/rs1_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  inst_LogicUnit/rs1_val_reg[3]/Q
                         net (fo=39, routed)          1.805     6.815    inst_LogicUnit/rs1_val_reg_n_0_[3]
    SLICE_X26Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.939 r  inst_LogicUnit/registers[2][3]_i_23/O
                         net (fo=1, routed)           0.000     6.939    inst_LogicUnit/registers[2][3]_i_23_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.315 r  inst_LogicUnit/registers_reg[2][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.315    inst_LogicUnit/registers_reg[2][3]_i_15_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  inst_LogicUnit/registers_reg[2][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.432    inst_LogicUnit/registers_reg[2][7]_i_15_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  inst_LogicUnit/registers_reg[2][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.549    inst_LogicUnit/registers_reg[2][11]_i_15_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  inst_LogicUnit/registers_reg[2][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.666    inst_LogicUnit/registers_reg[2][15]_i_20_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.783 r  inst_LogicUnit/registers_reg[2][19]_i_20/CO[3]
                         net (fo=1, routed)           0.009     7.792    inst_LogicUnit/registers_reg[2][19]_i_20_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  inst_LogicUnit/registers_reg[2][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.909    inst_LogicUnit/registers_reg[2][23]_i_15_n_0
    SLICE_X26Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.232 r  inst_LogicUnit/registers_reg[2][27]_i_15/O[1]
                         net (fo=1, routed)           0.793     9.025    inst_LogicUnit/registers[1]00_out[25]
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.336     9.361 r  inst_LogicUnit/registers[2][25]_i_10/O
                         net (fo=1, routed)           0.687    10.048    inst_LogicUnit/registers[2][25]_i_10_n_0
    SLICE_X27Y80         LUT6 (Prop_lut6_I0_O)        0.327    10.375 r  inst_LogicUnit/registers[2][25]_i_6/O
                         net (fo=1, routed)           0.000    10.375    inst_LogicUnit/registers[2][25]_i_6_n_0
    SLICE_X27Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    10.587 r  inst_LogicUnit/registers_reg[2][25]_i_4/O
                         net (fo=1, routed)           0.847    11.434    inst_LogicUnit/registers_reg[2][25]_i_4_n_0
    SLICE_X18Y82         LUT5 (Prop_lut5_I2_O)        0.299    11.733 r  inst_LogicUnit/registers[2][25]_i_2/O
                         net (fo=1, routed)           0.769    12.502    inst_LogicUnit/registers[1]_35[25]
    SLICE_X16Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.626 r  inst_LogicUnit/registers[2][25]_i_1/O
                         net (fo=31, routed)          1.200    13.826    inst_LogicUnit/registers[2][25]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  inst_LogicUnit/registers_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.434    14.223    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  inst_LogicUnit/registers_reg[2][25]/C
                         clock pessimism              0.226    14.449    
                         clock uncertainty           -0.035    14.414    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)       -0.058    14.356    inst_LogicUnit/registers_reg[2][25]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                         -13.826    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 2.415ns (26.315%)  route 6.762ns (73.685%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 14.220 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.617     4.554    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  inst_LogicUnit/rs1_val_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  inst_LogicUnit/rs1_val_reg[31]/Q
                         net (fo=93, routed)          2.148     7.158    inst_LogicUnit/rs1_val_reg_n_0_[31]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.149     7.307 r  inst_LogicUnit/registers[2][13]_i_25/O
                         net (fo=6, routed)           0.348     7.655    inst_LogicUnit/registers[2][13]_i_25_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.332     7.987 r  inst_LogicUnit/registers[2][15]_i_26/O
                         net (fo=1, routed)           0.656     8.643    inst_LogicUnit/registers[2][15]_i_26_n_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.795 r  inst_LogicUnit/registers[2][15]_i_18/O
                         net (fo=2, routed)           0.608     9.403    inst_LogicUnit/registers[2][15]_i_18_n_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.326     9.729 r  inst_LogicUnit/registers[2][15]_i_13/O
                         net (fo=1, routed)           0.480    10.209    inst_LogicUnit/registers[2][15]_i_13_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I1_O)        0.124    10.333 r  inst_LogicUnit/registers[2][15]_i_9/O
                         net (fo=1, routed)           0.000    10.333    inst_LogicUnit/registers[2][15]_i_9_n_0
    SLICE_X29Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    10.550 r  inst_LogicUnit/registers_reg[2][15]_i_5/O
                         net (fo=1, routed)           1.004    11.554    inst_LogicUnit/registers_reg[2][15]_i_5_n_0
    SLICE_X25Y75         LUT3 (Prop_lut3_I1_O)        0.327    11.881 r  inst_LogicUnit/registers[2][15]_i_3/O
                         net (fo=1, routed)           0.508    12.389    inst_LogicUnit/registers[2][15]_i_3_n_0
    SLICE_X24Y82         LUT5 (Prop_lut5_I2_O)        0.332    12.721 r  inst_LogicUnit/registers[2][15]_i_1/O
                         net (fo=31, routed)          1.011    13.731    inst_LogicUnit/registers[2][15]_i_1_n_0
    SLICE_X21Y92         FDRE                                         r  inst_LogicUnit/registers_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.431    14.220    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X21Y92         FDRE                                         r  inst_LogicUnit/registers_reg[3][15]/C
                         clock pessimism              0.155    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X21Y92         FDRE (Setup_fdre_C_D)       -0.067    14.273    inst_LogicUnit/registers_reg[3][15]
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[18][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 2.415ns (26.330%)  route 6.757ns (73.670%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 14.220 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.617     4.554    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  inst_LogicUnit/rs1_val_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  inst_LogicUnit/rs1_val_reg[31]/Q
                         net (fo=93, routed)          2.148     7.158    inst_LogicUnit/rs1_val_reg_n_0_[31]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.149     7.307 r  inst_LogicUnit/registers[2][13]_i_25/O
                         net (fo=6, routed)           0.348     7.655    inst_LogicUnit/registers[2][13]_i_25_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.332     7.987 r  inst_LogicUnit/registers[2][15]_i_26/O
                         net (fo=1, routed)           0.656     8.643    inst_LogicUnit/registers[2][15]_i_26_n_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.795 r  inst_LogicUnit/registers[2][15]_i_18/O
                         net (fo=2, routed)           0.608     9.403    inst_LogicUnit/registers[2][15]_i_18_n_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.326     9.729 r  inst_LogicUnit/registers[2][15]_i_13/O
                         net (fo=1, routed)           0.480    10.209    inst_LogicUnit/registers[2][15]_i_13_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I1_O)        0.124    10.333 r  inst_LogicUnit/registers[2][15]_i_9/O
                         net (fo=1, routed)           0.000    10.333    inst_LogicUnit/registers[2][15]_i_9_n_0
    SLICE_X29Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    10.550 r  inst_LogicUnit/registers_reg[2][15]_i_5/O
                         net (fo=1, routed)           1.004    11.554    inst_LogicUnit/registers_reg[2][15]_i_5_n_0
    SLICE_X25Y75         LUT3 (Prop_lut3_I1_O)        0.327    11.881 r  inst_LogicUnit/registers[2][15]_i_3/O
                         net (fo=1, routed)           0.508    12.389    inst_LogicUnit/registers[2][15]_i_3_n_0
    SLICE_X24Y82         LUT5 (Prop_lut5_I2_O)        0.332    12.721 r  inst_LogicUnit/registers[2][15]_i_1/O
                         net (fo=31, routed)          1.006    13.726    inst_LogicUnit/registers[2][15]_i_1_n_0
    SLICE_X23Y92         FDRE                                         r  inst_LogicUnit/registers_reg[18][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.431    14.220    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X23Y92         FDRE                                         r  inst_LogicUnit/registers_reg[18][15]/C
                         clock pessimism              0.155    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X23Y92         FDRE (Setup_fdre_C_D)       -0.067    14.273    inst_LogicUnit/registers_reg[18][15]
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[10][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 3.162ns (34.265%)  route 6.066ns (65.735%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.617     4.554    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  inst_LogicUnit/rs1_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  inst_LogicUnit/rs1_val_reg[3]/Q
                         net (fo=39, routed)          1.805     6.815    inst_LogicUnit/rs1_val_reg_n_0_[3]
    SLICE_X26Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.939 r  inst_LogicUnit/registers[2][3]_i_23/O
                         net (fo=1, routed)           0.000     6.939    inst_LogicUnit/registers[2][3]_i_23_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.315 r  inst_LogicUnit/registers_reg[2][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.315    inst_LogicUnit/registers_reg[2][3]_i_15_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  inst_LogicUnit/registers_reg[2][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.432    inst_LogicUnit/registers_reg[2][7]_i_15_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  inst_LogicUnit/registers_reg[2][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.549    inst_LogicUnit/registers_reg[2][11]_i_15_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  inst_LogicUnit/registers_reg[2][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.666    inst_LogicUnit/registers_reg[2][15]_i_20_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.783 r  inst_LogicUnit/registers_reg[2][19]_i_20/CO[3]
                         net (fo=1, routed)           0.009     7.792    inst_LogicUnit/registers_reg[2][19]_i_20_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  inst_LogicUnit/registers_reg[2][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.909    inst_LogicUnit/registers_reg[2][23]_i_15_n_0
    SLICE_X26Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.232 r  inst_LogicUnit/registers_reg[2][27]_i_15/O[1]
                         net (fo=1, routed)           0.793     9.025    inst_LogicUnit/registers[1]00_out[25]
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.336     9.361 r  inst_LogicUnit/registers[2][25]_i_10/O
                         net (fo=1, routed)           0.687    10.048    inst_LogicUnit/registers[2][25]_i_10_n_0
    SLICE_X27Y80         LUT6 (Prop_lut6_I0_O)        0.327    10.375 r  inst_LogicUnit/registers[2][25]_i_6/O
                         net (fo=1, routed)           0.000    10.375    inst_LogicUnit/registers[2][25]_i_6_n_0
    SLICE_X27Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    10.587 r  inst_LogicUnit/registers_reg[2][25]_i_4/O
                         net (fo=1, routed)           0.847    11.434    inst_LogicUnit/registers_reg[2][25]_i_4_n_0
    SLICE_X18Y82         LUT5 (Prop_lut5_I2_O)        0.299    11.733 r  inst_LogicUnit/registers[2][25]_i_2/O
                         net (fo=1, routed)           0.769    12.502    inst_LogicUnit/registers[1]_35[25]
    SLICE_X16Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.626 r  inst_LogicUnit/registers[2][25]_i_1/O
                         net (fo=31, routed)          1.156    13.782    inst_LogicUnit/registers[2][25]_i_1_n_0
    SLICE_X13Y99         FDRE                                         r  inst_LogicUnit/registers_reg[10][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.433    14.222    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  inst_LogicUnit/registers_reg[10][25]/C
                         clock pessimism              0.226    14.448    
                         clock uncertainty           -0.035    14.413    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)       -0.058    14.355    inst_LogicUnit/registers_reg[10][25]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                         -13.782    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 inst_LogicUnit/rs1_val_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[25][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 2.415ns (26.365%)  route 6.745ns (73.635%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 14.220 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.617     4.554    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  inst_LogicUnit/rs1_val_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  inst_LogicUnit/rs1_val_reg[31]/Q
                         net (fo=93, routed)          2.148     7.158    inst_LogicUnit/rs1_val_reg_n_0_[31]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.149     7.307 r  inst_LogicUnit/registers[2][13]_i_25/O
                         net (fo=6, routed)           0.348     7.655    inst_LogicUnit/registers[2][13]_i_25_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.332     7.987 r  inst_LogicUnit/registers[2][15]_i_26/O
                         net (fo=1, routed)           0.656     8.643    inst_LogicUnit/registers[2][15]_i_26_n_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.795 r  inst_LogicUnit/registers[2][15]_i_18/O
                         net (fo=2, routed)           0.608     9.403    inst_LogicUnit/registers[2][15]_i_18_n_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.326     9.729 r  inst_LogicUnit/registers[2][15]_i_13/O
                         net (fo=1, routed)           0.480    10.209    inst_LogicUnit/registers[2][15]_i_13_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I1_O)        0.124    10.333 r  inst_LogicUnit/registers[2][15]_i_9/O
                         net (fo=1, routed)           0.000    10.333    inst_LogicUnit/registers[2][15]_i_9_n_0
    SLICE_X29Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    10.550 r  inst_LogicUnit/registers_reg[2][15]_i_5/O
                         net (fo=1, routed)           1.004    11.554    inst_LogicUnit/registers_reg[2][15]_i_5_n_0
    SLICE_X25Y75         LUT3 (Prop_lut3_I1_O)        0.327    11.881 r  inst_LogicUnit/registers[2][15]_i_3/O
                         net (fo=1, routed)           0.508    12.389    inst_LogicUnit/registers[2][15]_i_3_n_0
    SLICE_X24Y82         LUT5 (Prop_lut5_I2_O)        0.332    12.721 r  inst_LogicUnit/registers[2][15]_i_1/O
                         net (fo=31, routed)          0.993    13.714    inst_LogicUnit/registers[2][15]_i_1_n_0
    SLICE_X24Y89         FDRE                                         r  inst_LogicUnit/registers_reg[25][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.431    14.220    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X24Y89         FDRE                                         r  inst_LogicUnit/registers_reg[25][15]/C
                         clock pessimism              0.155    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X24Y89         FDRE (Setup_fdre_C_D)       -0.047    14.293    inst_LogicUnit/registers_reg[25][15]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -13.714    
  -------------------------------------------------------------------
                         slack                                  0.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 inst_LogicUnit/jmp_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/pc_fetch_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.623%)  route 0.283ns (60.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.551     1.551    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X16Y81         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y81         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  inst_LogicUnit/jmp_addr_reg[14]/Q
                         net (fo=7, routed)           0.283     1.976    inst_LogicUnit/p_0_in[14]
    SLICE_X10Y81         LUT5 (Prop_lut5_I0_O)        0.045     2.021 r  inst_LogicUnit/pc_fetch[1][14]_i_1/O
                         net (fo=1, routed)           0.000     2.021    inst_LogicUnit/pc_fetch[1][14]_i_1_n_0
    SLICE_X10Y81         FDRE                                         r  inst_LogicUnit/pc_fetch_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.820     1.908    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  inst_LogicUnit/pc_fetch_reg[1][14]/C
                         clock pessimism             -0.091     1.816    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.120     1.936    inst_LogicUnit/pc_fetch_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.149%)  route 0.316ns (65.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.561     1.561    CLK_IBUF_BUFG
    SLICE_X18Y48         FDRE                                         r  progRam_Data_In_Bytes_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.164     1.725 r  progRam_Data_In_Bytes_reg[2][3]/Q
                         net (fo=4, routed)           0.316     2.042    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.877     1.964    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.644    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.940    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/next_pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/current_pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.548     1.548    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  inst_LogicUnit/next_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  inst_LogicUnit/next_pc_reg[4]/Q
                         net (fo=1, routed)           0.054     1.743    inst_LogicUnit/next_pc[4]
    SLICE_X12Y74         LUT5 (Prop_lut5_I2_O)        0.045     1.788 r  inst_LogicUnit/current_pc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.788    inst_LogicUnit/current_pc[4]_i_1_n_0
    SLICE_X12Y74         FDRE                                         r  inst_LogicUnit/current_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.813     1.901    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  inst_LogicUnit/current_pc_reg[4]/C
                         clock pessimism             -0.339     1.561    
    SLICE_X12Y74         FDRE (Hold_fdre_C_D)         0.121     1.682    inst_LogicUnit/current_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/instruction_fetch_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/instruction_fetch_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.556     1.556    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141     1.697 r  inst_LogicUnit/instruction_fetch_reg[3][7]/Q
                         net (fo=1, routed)           0.054     1.751    inst_LogicUnit/instruction_fetch_reg[3]_0[7]
    SLICE_X8Y66          LUT5 (Prop_lut5_I1_O)        0.045     1.796 r  inst_LogicUnit/instruction_fetch[1][7]_i_1/O
                         net (fo=1, routed)           0.000     1.796    inst_LogicUnit/instruction_fetch[1]_31[7]
    SLICE_X8Y66          FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.822     1.910    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[1][7]/C
                         clock pessimism             -0.340     1.569    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.121     1.690    inst_LogicUnit/instruction_fetch_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.148ns (36.320%)  route 0.259ns (63.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.560     1.560    CLK_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  progRam_Data_In_Bytes_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.148     1.708 r  progRam_Data_In_Bytes_reg[0][7]/Q
                         net (fo=4, routed)           0.259     1.968    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.867     1.954    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.615    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.858    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.560     1.560    CLK_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  progRam_Data_In_Bytes_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     1.701 r  progRam_Data_In_Bytes_reg[4][1]/Q
                         net (fo=4, routed)           0.322     2.024    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.867     1.954    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.615    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.911    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.184%)  route 0.326ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.564     1.564    CLK_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  progRam_Data_In_Bytes_reg[7][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.705 r  progRam_Data_In_Bytes_reg[7][7]/Q
                         net (fo=4, routed)           0.326     2.031    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.874     1.961    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.622    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.918    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inst_LogicUnit/pc_fetch_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/pc_reg[1][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.310%)  route 0.064ns (25.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.584     1.584    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  inst_LogicUnit/pc_fetch_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.725 r  inst_LogicUnit/pc_fetch_reg[1][26]/Q
                         net (fo=2, routed)           0.064     1.790    inst_LogicUnit/pc_fetch_reg[1]_2[26]
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.045     1.835 r  inst_LogicUnit/pc[1][26]_i_1/O
                         net (fo=1, routed)           0.000     1.835    inst_LogicUnit/pc[1]_32[26]
    SLICE_X6Y84          FDRE                                         r  inst_LogicUnit/pc_reg[1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.851     1.939    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  inst_LogicUnit/pc_reg[1][26]/C
                         clock pessimism             -0.341     1.597    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.121     1.718    inst_LogicUnit/pc_reg[1][26]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 inst_LogicUnit/Instructions_Execute_Proc.v_dm_write_data_2bytes_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/o_DM_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.545     1.545    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X23Y75         FDRE                                         r  inst_LogicUnit/Instructions_Execute_Proc.v_dm_write_data_2bytes_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  inst_LogicUnit/Instructions_Execute_Proc.v_dm_write_data_2bytes_reg[0][8]/Q
                         net (fo=2, routed)           0.067     1.753    inst_LogicUnit/Instructions_Execute_Proc.v_dm_write_data_2bytes_reg[0]_11[8]
    SLICE_X22Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  inst_LogicUnit/o_DM_Data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.798    inst_LogicUnit/o_DM_Data[8]_i_1_n_0
    SLICE_X22Y75         FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.812     1.900    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y75         FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[8]/C
                         clock pessimism             -0.341     1.558    
    SLICE_X22Y75         FDRE (Hold_fdre_C_D)         0.120     1.678    inst_LogicUnit/o_DM_Data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.148ns (33.117%)  route 0.299ns (66.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.561     1.561    CLK_IBUF_BUFG
    SLICE_X18Y48         FDRE                                         r  progRam_Data_In_Bytes_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.148     1.709 r  progRam_Data_In_Bytes_reg[2][4]/Q
                         net (fo=4, routed)           0.299     2.008    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.877     1.964    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.644    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.887    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y34  <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y34  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y71  FSM_onehot_dm_read_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y71  FSM_onehot_dm_read_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y71  FSM_onehot_dm_read_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y71  FSM_onehot_dm_read_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y71  FSM_onehot_dm_read_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y71  FSM_onehot_dm_read_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y65   FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y65   FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y65   FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y65   FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y71  FSM_onehot_dm_read_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y71  FSM_onehot_dm_read_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y71  FSM_onehot_dm_read_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y71  FSM_onehot_dm_read_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y71  FSM_onehot_dm_read_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y71  FSM_onehot_dm_read_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y65   FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y65   FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y65   FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y65   FSM_sequential_progRam_Uart_State_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Uart_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.056ns  (logic 4.068ns (44.919%)  route 4.988ns (55.081%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.605     4.542    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  Inst_UART_TX_CTRL/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     4.998 f  Inst_UART_TX_CTRL/o_TX_Active_reg/Q
                         net (fo=7, routed)           1.007     6.005    Inst_UART_TX_CTRL/uart_TX_Active
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.124     6.129 r  Inst_UART_TX_CTRL/o_Uart_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.981    10.110    o_Uart_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    13.598 r  o_Uart_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.598    o_Uart_TXD
    R12                                                               r  o_Uart_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.011ns  (logic 3.959ns (65.864%)  route 2.052ns (34.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.615     4.552    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           2.052     7.060    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.503    10.563 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.563    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.010ns  (logic 4.171ns (69.409%)  route 1.839ns (30.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.611     4.548    CLK_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478     5.026 r  LED_reg[0]/Q
                         net (fo=1, routed)           1.839     6.865    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.693    10.558 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.558    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.004ns  (logic 3.985ns (66.372%)  route 2.019ns (33.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.615     4.552    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           2.019     7.027    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.529    10.556 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.556    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.914ns  (logic 3.989ns (67.446%)  route 1.925ns (32.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.615     4.552    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           1.925     6.933    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         3.533    10.466 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.466    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.867ns  (logic 3.960ns (67.499%)  route 1.907ns (32.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.615     4.552    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           1.907     6.915    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.504    10.419 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.419    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 3.981ns (67.922%)  route 1.880ns (32.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.615     4.552    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           1.880     6.888    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         3.525    10.413 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.413    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.835ns  (logic 3.965ns (67.953%)  route 1.870ns (32.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.617     4.554    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           1.870     6.880    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.509    10.389 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.389    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.801ns  (logic 4.112ns (70.874%)  route 1.690ns (29.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.612     4.549    CLK_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.419     4.968 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.690     6.658    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.693    10.350 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.350    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.780ns  (logic 4.114ns (71.186%)  route 1.665ns (28.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.611     4.548    CLK_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.419     4.967 r  LED_reg[2]/Q
                         net (fo=1, routed)           1.665     6.633    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.695    10.328 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.328    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.385ns (80.958%)  route 0.326ns (19.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.585     1.585    CLK_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.749 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.326     2.075    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.221     3.296 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.296    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.403ns (80.943%)  route 0.330ns (19.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.585     1.585    CLK_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.128     1.713 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.330     2.044    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.275     3.319 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.319    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.401ns (80.482%)  route 0.340ns (19.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.584     1.584    CLK_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.128     1.712 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.340     2.052    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.273     3.325 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.325    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.351ns (76.721%)  route 0.410ns (23.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.588     1.588    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.729 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.410     2.139    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.350 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.350    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.346ns (75.546%)  route 0.436ns (24.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.587     1.587    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.728 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.436     2.164    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.205     3.369 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.369    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.367ns (76.662%)  route 0.416ns (23.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.587     1.587    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.728 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           0.416     2.145    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.226     3.371 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.371    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.375ns (75.741%)  route 0.440ns (24.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.587     1.587    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.728 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           0.440     2.169    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.403 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.403    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.424ns (77.925%)  route 0.404ns (22.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.585     1.585    CLK_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.148     1.733 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.404     2.137    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.276     3.413 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.413    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.371ns (74.672%)  route 0.465ns (25.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.587     1.587    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.728 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           0.465     2.193    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.423 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.423    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.345ns (72.946%)  route 0.499ns (27.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.587     1.587    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.728 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           0.499     2.227    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.431 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.431    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.013ns  (logic 1.709ns (28.421%)  route 4.304ns (71.579%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.701     4.162    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X5Y61          LUT5 (Prop_lut5_I3_O)        0.124     4.286 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.525     4.810    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     4.934 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           1.078     6.013    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X5Y61          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.497     4.286    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.013ns  (logic 1.709ns (28.421%)  route 4.304ns (71.579%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.701     4.162    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X5Y61          LUT5 (Prop_lut5_I3_O)        0.124     4.286 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.525     4.810    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     4.934 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           1.078     6.013    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X5Y61          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.497     4.286    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.013ns  (logic 1.709ns (28.421%)  route 4.304ns (71.579%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.701     4.162    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X5Y61          LUT5 (Prop_lut5_I3_O)        0.124     4.286 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.525     4.810    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     4.934 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           1.078     6.013    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X5Y61          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.497     4.286    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.585ns  (logic 1.709ns (30.601%)  route 3.876ns (69.399%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.701     4.162    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X5Y61          LUT5 (Prop_lut5_I3_O)        0.124     4.286 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.525     4.810    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     4.934 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.650     5.585    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X5Y63          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.495     4.284    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.585ns  (logic 1.709ns (30.601%)  route 3.876ns (69.399%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.701     4.162    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X5Y61          LUT5 (Prop_lut5_I3_O)        0.124     4.286 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.525     4.810    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     4.934 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.650     5.585    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X5Y63          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.495     4.284    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.585ns  (logic 1.709ns (30.601%)  route 3.876ns (69.399%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.701     4.162    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X5Y61          LUT5 (Prop_lut5_I3_O)        0.124     4.286 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.525     4.810    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     4.934 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.650     5.585    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X5Y63          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.495     4.284    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.284ns  (logic 1.709ns (32.340%)  route 3.575ns (67.660%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.701     4.162    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X5Y61          LUT5 (Prop_lut5_I3_O)        0.124     4.286 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.525     4.810    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     4.934 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.350     5.284    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X5Y62          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.496     4.285    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.221ns  (logic 1.709ns (32.733%)  route 3.512ns (67.267%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.701     4.162    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X5Y61          LUT5 (Prop_lut5_I3_O)        0.124     4.286 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.811     5.097    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.124     5.221 r  Inst_UART_RX_CTRL/r_Clk_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.221    Inst_UART_RX_CTRL/r_Clk_Count[1]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.495     4.284    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[1]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.178ns  (logic 1.709ns (33.005%)  route 3.469ns (66.995%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.701     4.162    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X5Y61          LUT5 (Prop_lut5_I3_O)        0.124     4.286 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.768     5.054    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.124     5.178 r  Inst_UART_RX_CTRL/r_Clk_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.178    Inst_UART_RX_CTRL/r_Clk_Count[2]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.495     4.284    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[2]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.007ns  (logic 1.585ns (31.654%)  route 3.422ns (68.346%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.701     4.162    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X5Y61          LUT5 (Prop_lut5_I3_O)        0.124     4.286 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.721     5.007    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X5Y63          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.495     4.284    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.273ns (28.307%)  route 0.691ns (71.693%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.521     0.749    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.045     0.794 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.169     0.963    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.851     1.939    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.273ns (28.307%)  route 0.691ns (71.693%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.521     0.749    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.045     0.794 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.169     0.963    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.851     1.939    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][14]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.273ns (28.307%)  route 0.691ns (71.693%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.521     0.749    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.045     0.794 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.169     0.963    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.851     1.939    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.273ns (26.757%)  route 0.746ns (73.243%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.521     0.749    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.045     0.794 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.225     1.019    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.854     1.942    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.273ns (26.757%)  route 0.746ns (73.243%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.521     0.749    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.045     0.794 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.225     1.019    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.854     1.942    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.273ns (26.757%)  route 0.746ns (73.243%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.521     0.749    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.045     0.794 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.225     1.019    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.854     1.942    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.273ns (26.757%)  route 0.746ns (73.243%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.521     0.749    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.045     0.794 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.225     1.019    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.854     1.942    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.273ns (25.723%)  route 0.787ns (74.277%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.521     0.749    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.045     0.794 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.266     1.060    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.852     1.940    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.273ns (25.723%)  route 0.787ns (74.277%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.521     0.749    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.045     0.794 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.266     1.060    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.852     1.940    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.273ns (25.723%)  route 0.787ns (74.277%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.521     0.749    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.045     0.794 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.266     1.060    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.852     1.940    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][12]/C





