# DSP48A1 â€“ Digital IC Design (Spartan-6 FPGA)

## ğŸ“Œ Overview  
This project is my **first Digital IC Design project**, where I implemented a **parameterized Verilog RTL** model of the **DSP48A1 slice** used in Xilinx Spartan-6 FPGAs.  
The DSP48A1 is a high-performance arithmetic unit that supports **multiply, add, subtract, and accumulation** operations, widely used in digital signal processing applications.  

The design includes:  
- **Fully parameterized** DSP48A1 module  
- **Custom MUX & REG modules**  
- **Pipeline registers** for high-speed operation  
- **Pre-adder, multiplier, and post-adder/subtractor** stages  
- **Comprehensive testbench** with multiple DSP operation mode verifications  
- **Simulation, synthesis, and timing analysis** results  

---

## ğŸ›  Features  
- **Parameterization** for pipeline stage enable/disable  
- **Configurable reset type** (`SYNC` or `ASYNC`)  
- **Custom data paths** (A, B, C, D inputs)  
- **Carry-in / carry-out support**  
- **Multiple operation modes** via OPMODE control  
- **BCOUT & PCOUT cascading support**  

---

## ğŸ“‚ Project Structure
```
ğŸ“ DSP48A1-Project
â”‚â”€â”€ src/
â”‚   â”œâ”€â”€ DSP48A1.v        # Main DSP48A1 RTL design
â”‚   â”œâ”€â”€ MUX.v            # Parameterized multiplexer module
â”‚   â”œâ”€â”€ REG.v            # Parameterized register module
â”‚
â”‚â”€â”€ tb/
â”‚   â”œâ”€â”€ DSP48A1_tb.v     # Testbench for DSP48A1
â”‚
â”‚â”€â”€ docs/
â”‚   â”œâ”€â”€ DSP48A1_Report.pdf  # Full project report
â”‚
â”‚â”€â”€ sim/
â”‚   â”œâ”€â”€ waveforms/       # Simulation outputs
â”‚   â”œâ”€â”€ synthesis/       # Synthesis reports
â”‚
â””â”€â”€ README.md
```

---

## ğŸš€ Getting Started

### 1ï¸âƒ£ Prerequisites  
- **Xilinx ISE** or **Vivado** for synthesis & simulation  
- Basic knowledge of Verilog HDL  

### 2ï¸âƒ£ Clone the Repository
```bash
git clone https://github.com/<your-username>/DSP48A1-Project.git
cd DSP48A1-Project
```

### 3ï¸âƒ£ Run Simulation  
1. Open project in ISE/Vivado  
2. Add `src/` and `tb/` files  
3. Set `DSP48A1_tb.v` as the top module  
4. Run simulation to view waveform results  

---

## ğŸ“Š Simulation & Verification  
The testbench verifies:  
- **Reset functionality**  
- **Multiple OPMODE paths** (pre-adder, multiplier, post-adder)  
- **Cascading outputs (BCOUT, PCOUT)**  
- **Carry handling**  

---

## ğŸ“ˆ Synthesis Results  
- Successfully synthesized for **Spartan-6**  
- Meets timing requirements for targeted clock frequency  
- Resource utilization and timing reports included in `/docs`  

---

## ğŸ“œ License  
This project is licensed under the **MIT License** â€“ feel free to use and modify.  

---

## ğŸ™Œ Acknowledgments  
This is my first **Digital IC Design project** â€“ a major step in my FPGA and RTL design journey.  
