<!DOCTYPE html>
<html lang="en">

<head>
	<meta charset="utf-8">
	<meta name="viewport" content="width=device-width,initial-scale=1">
	<meta name="author" content="Kodinger">
	<meta name="keyword" content="Kodinger, template, html5, css3, bootstrap4">
	<meta name="description" content="HTML5 and CSS3 Template Based on Bootstrap 4">
	<title>EnyAC Research</title>
	<link rel="stylesheet" href="ionicons/css/ionicons.min.css">
	<link rel="stylesheet" href="bootstrap/css/bootstrap.min.css">
	<link rel="stylesheet" href="sweetalert/dist/sweetalert.css">
	<link rel="stylesheet" href="css/stisla.css">
</head>

<body>
	<nav class="navbar navbar-expand-lg main-navbar">
		<div class="container-fluid">
			<a class="navbar-brand" href="#">
				<img src="img/ecelogo1.gif" alt="Logo">
			</a>
			<button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false"
			 aria-label="Toggle navigation">
				<span class="navbar-toggler-icon">
					<i class="ion-navicon"></i>
				</span>
			</button>
			<div class="collapse navbar-collapse" id="navbarNav">
				<div class="mr-auto"></div>
				<ul class="navbar-nav">
					<li class="nav-item active">
						<a class="nav-link smooth-link" href="#home">Home</a>
					</li>
					<li class="nav-item">
						<a class="nav-link smooth-link" href="#about">About</a>
					</li>
					<li class="nav-item">
						<a class="nav-link smooth-link" href="#research">Research</a>
					</li>
					<li class="nav-item">
						<a class="nav-link smooth-link" href="#pub">Publications</a>
					</li>
					<li class="nav-item">
						<a class="nav-link smooth-link" href="#member">Members</a>
					</li>
				</ul>
			</div>
		</div>
	</nav>
	<section class="hero bg-overlay" id="home" data-bg="img/tartan.png">
		<div class="text">
			<h1>
				<span class="bold">EnyAC Research</span>
			</h1>
			<br>
			<p class="lead">Electrical &amp; Computer Engineering</p>
			<p class="lead">Carnegie Mellon University</p>
			<div class="cta">
				<a href="#about" class="btn btn-primary smooth-link">About us!</a>
			</div>
		</div>
	</section>

	<section class="bg-overlay padding" id="about" data-bg="img/projects.jpeg">
		<div class="container">
			<div class="row align-items-center">
				<div class="col-12 col-md-6">
					<figure class="projects-picture">
						<img src="img/youzhang.png" alt="Youzhang">
					</figure>
				</div>
				<div class="col-12 col-md-6">
					<div class="projects-details">
						<h2 class="projects-title">Energy-Efficiency Matters</h2>
						<p class="projects-description">
							The EnyAC research group develops tools and methods for sustainable computing, computing for sustainability and life science
							applications. From its inception in 2000, the EnyAC research group has worked on novel computing paradigms and computer-aided
							design (CAD) tools for energy, variability and reliability aware computing, all aiming for sustainable computing.
							Currently, this work is part of the NSF-funded Statistical Learning in Chip (SLIC) project. More recently, our group's
							research addressed modeling, analysis, and optimization of social and life science applications, including river network
							modeling for renewable energy generation (RyvERS, a NSF CyberSEES funded project) and hardware emulation of cell signaling
							networks by computer-aided design means (AIMCancer, a DARPA Big Mechanism funded project).
						</p>
						<div class="projects-cta">
							<a href="#research" class="btn btn-primary smooth-link">
								Check Research Projects
							</a>
						</div>
					</div>
				</div>
			</div>
		</div>
	</section>

	<section class="padding" id="research">
		<div class="container">
			<div class="row">
				<div class="col-12 col-md-4 col-sm-12">
					<div class="list-item">
						<div class="icon">
							<i class="ion-ios-lightbulb"></i>
						</div>
						<div class="desc">
							<h2>Sustainable Computing</h2>
							<p>
								Our work relies on statistical learning approaches for managing power in large scale computing systems and implementing computational
								kernels for on-chip learning in an energy efficient manner.
							</p>
							<a href="#" class="more" data-toggle="read" data-id="suscomp">Learn More</a>
						</div>
					</div>
				</div>
				<div class="col-12 col-md-4 col-sm-12">
					<div class="list-item">
						<div class="icon">
							<i class="ion-ios-partlysunny-outline"></i>
						</div>
						<div class="desc">
							<h2>Computing for Sustainability</h2>
							<p>
								Water, solar and wind are essential for a sustainable transformation of our energy systems. Distributed solar and wind farms
								proliferate, but energy harvesting from water is trapped in a century-old damming paradigm with high up-front costs
								and ecological impacts.
							</p>
							<a href="#" class="more" data-toggle="read" data-id="comp4sus">Learn More</a>
						</div>
					</div>
				</div>
				<div class="col-12 col-md-4 col-sm-12">
					<div class="list-item no-spacing">
						<div class="icon">
							<i class="ion-heart"></i>
						</div>
						<div class="desc">
							<h2>Computing for Life Science Applications</h2>
							<p>
								As a sister concern to Big Data, the Big Mechanism challenge tries to identify interactions within and across complicated
								system. Biological, economic, and social systems have many parts and processes, but they are studied piecewise, and
								information about the data and their interactions are fragmented, distributed and inconsistent.
							</p>
							<a href="#" class="more" data-toggle="read" data-id="comp4life">Learn More</a>
						</div>
					</div>
				</div>
			</div>
		</div>
	</section>

	<section class="padding bg-grey" id="pub">
		<div class="container">
			<h2 class="section-title">Publications</h2>
			<div class="section-body">
				<h3 class="projects-title">Books and Book Chapters</h3>
				<ol>
					<li>
						K. Bharadwaj, R. Ding, D. Stamoulis, R. Marculescu, and D. Marculescu, “Computational Approaches for Incorporating Short and Long Term Dynamics in Smart Water Networks,” in Smart Water Grids: A Cyber-Physical Approach, P. Tsakalides, A. Panousopoulou, G. Tsagkatakis, L. Montestruque (eds.), Taylor and Francis, 2017.
					</li>
					<li>
						S. Garg, Y. Turakhia, and D. Marculescu, “Heterogeneous Dark Silicon Chip Multi-Processors: Design and Run-time Management,” in The Dark Side of Silicon (Computing in the Dark Silicon Era), A. Jantsch and A. Rahmani (eds.), Springer Verlag, 2016.
					</li>
					<li>
						S. Garg, D. Marculescu, and R. Marculescu, “Fundamental Limits on Run-time Power Management Algorithms for MPSoCs,” in Sustainable and Green Computing Systems, P. Pande (ed.), Springer Verlag, 2013.
					</li>
					<li>
						S. Herbert and D. Marculescu, “Variability-Aware Frequency Scaling in Multi-Clock Processors,” in Adaptive and Dynamic Techniques for Processor Optimization: Theory and Practice, A. Wang and S. Naffzinger (eds.), Springer Verlag, 2008.
					</li>
					<li>
						E. Talpes and D. Marculescu, “Low power microarchitecture techniques,” in The VLSI Handbook, W.-K. Chen (ed.), CRC Book Press, 2006. 
					</li>
					<li>
						P. Stanley-Marbell, D. Marculescu, R. Marculescu, and P.K. Khosla, “Challenges and Opportunities in Modeling, Analysis and Optimization of Electronic Textiles,” in Low Power Electronics Design, C. Piguet (ed.), CRC Book Press, 2004. 
					</li>
					<li>
						P. Stanley-Marbell, N.H. Zamora, D. Marculescu, and R. Marculescu, “Fault-tolerant techniques for ambient intelligent distributed systems,” in Ambient Intelligence: Impact on embedded-system design, T. Basten, M. Geilen, H. de Groot (eds.), Kluwer Academic Publishers, 2003.
					</li>
					<li>
						V.S.P. Rapaka and D. Marculescu, “Efficient power/performance analysis of embedded and general purpose software applications,” in Embedded Software for SoC, A. Jerraya, S. Yoo, N. Wehn, D. Verkest (eds.), Kluwer Academic Publishers, 2003.
					</li>
					<li>
						S.W. Haga, N. Reeves, R. Barua, and D. Marculescu, “Dynamic functional units assignment for low power,” in Embedded Software for SoC, A. Jerraya, S. Yoo, N. Wehn, D. Verkest (eds.), Kluwer Academic Publishers, 2003.
					</li>
					<li>
						D. Marculescu and R. Marculescu, “System and microarchitectural level power modeling, optimization, and their implications in energy aware computing,” in Power Aware Design Methodologies, M. Pedram, J. Rabaey (eds.), Kluwer Academic Publishers, 2002.
					</li>
					<li>
						I. Athanasiu, D. (Raiciu) Marculescu, R. Sion, and I. Mocanu, “Formal Languages – Applications,” Computer Science Department, “Politehnica” University of Bucharest Press, December 1999.
					</li>
				</ol>
				<h3 class="projects-title">Journals</h3>
				<ol>
					<li>
						W. Choi, K. Duraisamy, R. Kim, J. Doppa, P. Pande, D. Marculescu, and R. Marculescu,  “On-Chip Communication Network for Efficient Training of Deep Convolutional Networks on Heterogeneous Manycore Systems,” IEEE Trans. on Computers, in press.
					</li>
					<li>
						R. Kim, J.R. Doppa, P.P. Pande, D. Marculescu, and R. Marculescu, “Machine Learning and Manycore Systems Design: A Serendipitous Symbiosis,” in IEEE Computer, in press.
					</li>
					<li>
						Z. Chen, D. Stamoulis, and D. Marculescu, “Profit: Priority and Power/Performance Optimization for Many-core Systems,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, in press.
					</li>
					<li>
						E. Cai and D. Marculescu, “Temperature Effect Inversion-Aware Power-Performance Optimization for FinFET-Based Multi-Core Systems,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.36, no.11, pp. 1897-1910, Nov. 2017.
					</li>
					<li>
						W. Choi, R. Kim, Z. Chen, P. Pande, J. Doppa, D. Marculescu, and R. Marculescu, “Imitation Learning for Dynamic VFI Control in Large-Scale Manycore Systems,” IEEE Trans. on Very Large Scale Integrated (VLSI) Circuits, vol.25, no.9, pp. 2458-2471, Sept. 2017.
					</li>
					<li>
						Y. Turakhia, G. Liu, S. Garg, and D. Marculescu, “Thread Progress Equalization: Dynamically Adaptive Power and Performance Optimization of Multi-threaded Applications,” IEEE Trans. on Computers, vol.66, no.4, pp. 731-744, April 2017.
					</li>
					<li>
						E. Cai, D.-C. Juan, S. Garg, J. Park, and D. Marculescu, “Learning-Based Power/Performance Optimization for Many-Core Systems with Extended-Range Voltage/Frequency Scaling,” in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.35, no.8, pp. 1318–1331, Aug. 2016.
					</li>
					<li>
						R. Kim, W. Choi, Z. Chen, P. Pande, D. Marculescu, and R. Marculescu, “Wireless NoC and Dynamic VFI Co-Design: Energy Efficiency without Performance Penalty,” in IEEE Trans. on Very Large Scale Integrated (VLSI) Circuits, vol.24, no.7, pp. 2488–2501, July 2016.
					</li>
					<li>
						R. Kim, W. Choi, G. Liu, E. Mohandesi, P. Pande, D. Marculescu, and R. Marculescu, “Wireless NoC for VFI-Enabled Multicore Chip Design: Performance Evaluation and Design Trade-offs,” in IEEE Trans. on Computers, vol.65, no.4, pp. 1323-1336, April 2016.
					</li>
					<li>
						Z. Qian, D.-C. Juan, P. Bogdan, C.-Y. Tsui, D. Marculescu, and R. Marculescu, “A Support Vector Regression (SVR) based Latency Model for Network-on-Chip (NoC) Architectures,” in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.35, no.3, pp. 471-484, March 2016.
					</li>
					<li>
						J. Jiao, D.-C. Juan, D. Marculescu, and Y. Fu, “A two-level approximate model driven framework for characterizing Multi-Cell Upsets impacts on processors,” in Microelectronics Journal, vol.48, no.2, pp.7-17, Feb. 2016.
					</li>
					<li>
						G. Liu, J. Park, and D. Marculescu, “Procrustes: Power Constrained Performance Improvement Using Extended Maximize-then-Swap Algorithm,” in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.34, no.10, pp. 1664-1676, Oct. 2015.
					</li>
					<li>
						J. Jiao, D.-C. Juan, D. Marculescu, and Y. Fu, “Exploiting Component Dependency for Accurate and Efficient Soft Error Analysis via Probabilistic Graphical Models,” in Microelectronics Reliability, vol.55, no.1, pp.251-263, Jan. 2015.
					</li>
					<li>
						D.-C. Juan, S. Garg, and D. Marculescu, “Statistical Peak Temperature Prediction and Thermal Yield Improvement for 3D Chip-Multiprocessors,” in ACM Trans. on Design Automation of Electronic Systems,  vol.19, no.4, art.no. 39, Aug. 2014.
					</li>
					<li>
						K.-C. Wu and D. Marculescu, “Power-Planning-Aware Soft Error Hardening via Selective Voltage Assignment,” in IEEE Trans. on Very Large Scale Integrated (VLSI) Circuits, vol.22, no.1, pp.136-145, Jan. 2014.
					</li>
					<li>
						S. Garg and D. Marculescu, “Mitigating the Impact of Process Variations on the Performance of 3D ICs,” in IEEE Trans. on Very Large Scale Integrated (VLSI) Circuits, vol.21, no.10, Oct. 2013.
					</li>
					<li>
						K.-C. Wu and D. Marculescu, “A Low-Cost, Systematic Methodology for Soft Error Robustness of Logic Circuits,” in IEEE Trans. on Very Large Scale Integrated (VLSI) Circuits, vol.21, no.2, pp. 367-379, Feb. 2013.
					</li>
					<li>
						S. Garg and D. Marculescu, “Addressing Process Variations at the Microarchitecture and System Level,” Foundations and Trends in EDA, vol.6, no.3, pp. 217-291, 2013.
					</li>
					<li>
						S. Garg, D. Marculescu, and R. Marculescu, “Technology-driven Limits on Run-time Power Management Algorithms for Multi-processor Systems on Chip,” in ACM Journal on Emerging Technologies in Computing Systems, vol.8, no.4, art.no.28, Oct. 2012.
					</li>
					<li>
						S. Garg and D. Marculescu, “System-Level Leakage Variability Mitigation for MPSoC Platforms Using Body-Bias Islands,” in IEEE Trans. on Very Large Scale Integrated (VLSI) Circuits, vol.20, no.12, pp.2289-2310, Dec. 2012.
					</li>
					<li>
						S. Herbert, S. Garg, and D. Marculescu, “Exploiting Process Variability in Voltage/Frequency Control,” in IEEE Trans. on Very Large Scale Integrated (VLSI) Circuits, vol.20, no.8, pp.1392-1404, Aug. 2012.
					</li>
					<li>
						S. Garg and D. Marculescu, “On the Impact of Manufacturing Process Variations on the Lifetime of Sensor Networks,” in ACM Trans. on Embedded Computing Systems, vol.11, no.2, article 33, pp.33:1-33:13, July 2012.
					</li>
					<li>
						N. Miskov-Zivanov and D. Marculescu, “Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach,” in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.29, no.10, pp.1614-1627, Oct. 2010.
					</li>
					<li>
						S. Herbert and D. Marculescu, “Mitigating the Impact of Variability on Chip-Multiprocessor Power and Performance,” in IEEE Trans. on VLSI Systems, vol.17, no.10, pp.1520-1533, Oct. 2009.
					</li>
					<li>
						U.Y. Ogras, R. Marculescu, and D. Marculescu, E.-G. Jung, “Design and Management of Voltage-Frequency Island Partitioned Networks-on-Chip,” in  IEEE Trans. on VLSI Systems, vol.17, no.3, pp. 330-341, March 2009. (Special Section on Networks-on-Chip; <b>Best Paper Award</b>)
					</li>
					<li>
						P. Choudhary and D. Marculescu, “Power Management of Voltage/Frequency Island-Based Systems Using Hardware Based Methods,” in IEEE Trans. on VLSI Systems, vol.17, no.3, pp. 427-438, March 2009.
					</li>
					<li>
						S. Garg and D. Marculescu, “System Level Throughput Analysis for Process Variation Adaptive Multiple Voltage-Frequency Island Designs,” in ACM Trans. on Design Automation of Electronic Systems, vol.13, No.4, pp. 1-25, Sept. 2008.
					</li>
					<li>
						N. Miskov-Zivanov and D. Marculescu, “Modeling and Optimization for Soft Error Reliability of Sequential Circuits,” in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.27, No.5, pp. 803-816, May 2008.
					</li>
					<li>
						D. Marculescu and S. Garg, “Process-Driven Variability Analysis for Single and Multiple Voltage-Frequency Island, Latency-Constrained Systems,” in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.27, No.5, pp. 893-905, May 2008.
					</li>
					<li>
						U.Y. Ogras, R. Marculescu, H.G. Lee, P. Choudhary, D. Marculescu, M. Kaufman, and P. Nelson, “Challenges and Promising Results in NoC Prototyping Using FPGAS,” in IEEE Micro, vol.27, No.5, Sept-Oct. 2007.
					</li>
					<li>
						R.I. Bahar, D. Hammerstrom, J. Harlow, W.H. Joyner Jr., C. Lau, D. Marculescu, A. Orailoglu, and M. Pedram, “Architectures for Silicon Nanoelectronics and Beyond,” in IEEE Computer, vol. 40, No.1, pp.25-33, Jan. 2007.
					</li>
					<li>
						N. Miskov-Zivanov and D. Marculescu, “Circuit Reliability Analysis Using Symbolic Techniques,” in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.25, No.12, pp. 2638-2649, Dec. 2006.
					</li>
					<li>
						D. Marculescu and E. Talpes, “Energy Awareness and Uncertainty in Design at Microarchitecture Level,” in IEEE Micro, vol.25, No.5, pp.64-76, Sept.-Oct. 2005.
					</li>
					<li>
						P. Koopman, H. Choset, R. Gandhi, B. Krogh, D. Marculescu, P. Narasimhan, J.M. Paul, R. Rajkumar, D. Siewiorek, A. Smailagic, P. Steenkiste, D.E. Thomas, and C. Wang, “Undergraduate Embedded System Education at Carnegie Mellon,” in ACM Trans. on Embedded Computer Systems, vol.4, No.3, pp.500-528, Aug. 2005.
					</li>
					<li>
						E. Talpes and D. Marculescu, “Toward a Multiple Clock/Voltage Island Design Style for Power Aware Processors,” in IEEE Trans. on VLSI Systems, vol.13, No.5, pp.591-603, May 2005.
					</li>
					<li>
						S.W. Haga, N. Reeves, R. Barua, and D. Marculescu, “Dynamic Functional Unit Assignment for Low Power,” in Journal of Supercomputing, vol.31, No.1, pp. 47-62, Kluwer Academic Publishers, Jan. 2005.
					</li>
					<li>
						E. Talpes and D. Marculescu, “Execution Cache Based Microarchitecture for Power Efficient Superscalar Processors,” in IEEE Trans. on VLSI Systems, vol.13, No.1, pp.14-26, Jan. 2005.
					</li>
					<li>
						D. Marculescu, R. Marculescu, N. H. Zamora, P. Stanley-Marbell, P. K. Khosla, S. Park, S. Jayaraman, S. Jung, W. Weber, C. Lauterbach, D. Cottet, C. Grzyb, T. Kirstein, G. Troester, M. T. Jones, T. Martin, and Z. Nakad, “Electronic Textiles: A Platform for Pervasive Computing,” in Proceedings of the IEEE, vol.91, No.12, pp. 1995-2018, Dec. 2003.
					</li>
					<li>
						P. Stanley-Marbell, D. Marculescu, R. Marculescu, and P.K. Khosla, “Modeling, Analysis and Self-Management of Electronic Textiles,” in IEEE Trans. on Computers (Special Issue on Wearable Computing), vol.52, No.8, pp. 996-1010, Aug. 2003.
					</li>
					<li>
						A. Iyer and D. Marculescu, “Microarchitecture Level Power Management,” in IEEE Trans. on VLSI Systems, vol.10, No.3, pp. 230-239, June 2002.
					</li>
					<li>
						D. Marculescu, R. Marculescu, and M. Pedram, “Theoretical Bounds for Switching Activity Analysis in Finite-State Machines,” in IEEE Trans. on VLSI Systems (Special Issue on Low Power Design), vol.8, No.3, pp. 335-339, June 2000.
					</li>
					<li>
						D. Marculescu, R. Marculescu, and M. Pedram, “Stochastic Sequential Machines Synthesis with Application to Constrained Sequence Generation,” in ACM Trans. on Design Automation of Electronic Systems, vol.5, No.2, Jan. 2000.
					</li>
					<li>
						R. Marculescu, D. Marculescu, and M. Pedram, “Sequence Compaction for Power Estimation: Theory and Practice,” in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.18, No.7, pp. 973-993, 1999.
					</li>
					<li>
						R. Marculescu, D. Marculescu, and M. Pedram, “Probabilistic Modeling of Dependencies During Switching Activity Analysis,” in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.17, No.2, pp. 73-83, Feb.1998.
					</li>
					<li>
						R. Marculescu, D. Marculescu, and M. Pedram, “Vector Compaction Using Dynamic Markov Models,” in IEICE Trans. on Fundamentals (Special issue on VLSI design and CAD algorithms), vol. E80-A, No.10, October 1997, Japan.
					</li>
					<li>
						D. Marculescu, R. Marculescu, and M. Pedram, “Information Theoretic Measures for Power Analysis,” in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (Special Issue on Low Power Design), vol.15, No.6, pp. 599-610, June 1996.
					</li>
				</ol>
				<h3 class="projects-title">Conferences, Symposia and Workshop Papers</h3>
				<ol>
					<li>
						D. Stamoulis, E. Cai, D. C. Juan, and D. Marculescu, “HyperPower: Power- and Memory-Constrained Hyper-Parameter Optimization for Neural Networks,” in Proc. IEEE/ACM Design, Automation, and Test in Europe Conference (DATE), Dresden, Germany, March 2018.
					</li>
					<li>
						E. Cai, D.-C. Juan, D. Stamoulis, and D. Marculescu, “NeuralPower: Predict and Deploy Energy-Efficient Convolutional Neural Networks,” in Proc. Asian Conference on Machine Learning (ACML), Seoul, Korea, Nov. 2017.  <a href="https://arxiv.org/abs/1710.05420">[Arxiv]</a>
					</li>
					<li>
						R. Ding and D. Marculescu, “Leveraging Classification Models for River Forecasting,” in Proc. ACM SIGSPATIAL International Conference on Advances in Geographic Information Systems (SIGSPATIAL), Redondo Beach, CA, Nov. 2017.
					</li>
					<li>
						B. Joardar, W. Choi, R. Kim, J.R. Doppa, P.P. Pande, D. Marculescu, and R. Marculescu “3D NoC-Enabled Heterogeneous Manycore Architectures for Accelerating CNN Training: Performance and Thermal Trade-offs,” in Proc. IEEE/ACM International Symposium on Networks on Chip (NOCS), Seoul, South Korea, Oct. 2017. 
					</li>
					<li>
						D.-C. Juan, N. Shah, Z. Qian, M. Tang, D. Marculescu, and C. Faloutsos “M3A: Model, MetaModel, and Anomaly Detection for Inter-arrivals of Web Searches and Postings,” in Proc. IEEE International Conference on Data Science and Advanced Analytics (DSAA), Tokyo, Japan, Oct. 2017.
					</li>
					<li>
						R. Ding, Z. Liu, R. Shi, D. Marculescu, and S. Blanton, “LightNN: Filling the Gap between Conventional Deep Neural Networks and Binarized Networks,” in Proc. ACM Great Lakes Symposium on VLSI (GLSVLSI), Banff, Canada, May 2017 <b>(Best Paper Award)</b>.
					</li>
					<li>
						R. Ding, D. Stamoulis, K. Bhardwaj, D. Marculescu, and R. Marculescu “Enhancing Precipitation Models by Capturing Multivariate and Multiscale Climate Dynamics,” in Proc. IEEE Intl. Workshop on Cyber-Physical Systems for Smart Water Networks (CysWater), Pittsburgh, PA, May 2017.
					</li>
					<li>
						E. Cai, D. Stamoulis, and D. Marculescu, “Exploring Aging Deceleration in FinFET-Based Multi-Core Systems,” in Proc. of the IEEE/ACM Intl. Conference on Computer-Aided Design (ICCAD), Austin, TX, Nov. 2016.
					</li>
					<li>
						W. Choi, K. Duraisamy, R. Kim, J.R. Doppa, P. Pande, R. Marculescu, and D. Marculescu, “Hybrid Network-on-Chip Architectures for Accelerating Deep Learning Kernels on Heterogeneous Manycore Platforms,” in Proc. IEEE/ACM International Conference on Compilers, Architectures and Synthesis of Embedded Systems (CASES), Pittsburgh, PA, Oct. 2016.
					</li>
					<li>
						D. Stamoulis and D. Marculescu, “Can We Guarantee Performance Requirements under Workload and Process Variations?” in Proc. of ACM/IEEE Intl. Symposium on Low Power Electronics and Design (ISLPED), San Francisco, CA, Aug. 2016.
					</li>
					<li>
						E. Cai and D. Marculescu, “TEI-Turbo: Temperature Effect Inversion-Aware Turbo Boost for FinFET-Based Multi-Core Systems,” in Proc. of the IEEE/ACM Intl. Conference on Computer-Aided Design (ICCAD), Austin, TX, Nov. 2015.
					</li>
					<li>
						R.D. Blanton, X. Li, K. Mai, D. Marculescu, R. Marculescu, J. Paramesh, J. Schneider, and D.E. Thomas, “Statistical Learning in Chip (SLIC),” in Proc. of the IEEE/ACM Intl. Conference on Computer-Aided Design (ICCAD), Austin, TX, Nov. 2015. <b>(Invited paper)</b>
					</li>
					<li>
						P. Pande, R. Kim, W. Choi, Z. Chen, D. Marculescu, and R. Marculescu, “The (Low) Power of Less Wiring: Enabling Energy Efficiency in Many-Core Platforms Through Wireless NoC,” Proc. of the IEEE/ACM Intl. Conference on Computer-Aided Design (ICCAD), Austin, TX, Nov. 2015. <b>(Invited paper)</b>
					</li>
					<li>
						D. Marculescu, D-C. Juan, and G. Liu, “Understanding and Using Heterogeneity for High Performance, Energy Efficient Computing,” in Proc. IEEE Intl. Conference on Control Systems and Computer Science (CSCS), Bucharest, Romania, May 2015. <b>(Invited paper)</b> 
					</li>
					<li>
						K. Duraisamy, R. Kim, W. Choi, G. Liu, P. Pande, D. Marculescu, and R. Marculescu, “Energy Efficient MapReduce with VFI-enabled multicore Platforms,” in Proc. ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, June 2015.
					</li>
					<li>
						Z. Chen and D. Marculescu, “Distributed Reinforcement Learning for Power Limited Many-core System Performance Optimization,” in Proc. IEEE/ACM Design, Automation, and Test in Europe Conference (DATE), Grenoble, France, March 2015.
					</li>
					<li>
						S. Blanton, X. Li, K. Mai, D. Marculescu, R. Marculescu, J. Paramesh, J. Schneider, and D. Thomas, “SLIC: Statistical Learning in Chip,” in Proc. IEEE International Symposium on Integrated Circuits (ISIC), Singapore, Dec. 2014. <b>(Special session)</b> 
					</li>
					<li>
						R. Kim, G. Liu, P. Wettin, R. Marculescu, D. Marculescu, and P. P. Pande, “Energy-Efficient VFI-Partitioned Multicore Design Using Wireless NoC Architectures,” in Proc. IEEE/ACM International Conference on Compilers, Architectures and Synthesis of Embedded Systems (CASES), New Delhi, India, Oct. 2014.
					</li>
					<li>
						M. Shafique, S. Garg, D. Marculescu, and J. Henkel, “The EDA Challenges in the Dark Silicon Era,” in Proc. ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, June 2014.
					</li>
					<li>
						D.-C. Juan, L. Li, H.-K. Peng, D. Marculescu, and C. Faloutsos, “Beyond Poisson: Modeling Inter-Arrival Times of Requests in a Datacenter,” in Proc. Pacific-Asia Conference on Knowledge Discovery and Data Mining (PAKDD), Tainan, Taiwan, May 2014.
					</li>
					<li>
						Z. Qian, D.-C. Juan, P. Bogdan, C.-Y. Tsui, D. Marculescu, and R. Marculescu, “A Comprehensive and Accurate Latency Model for Network-on-Chip Performance Analysis,” in Proc. IEEE/ACM Asian-South Pacific Design Automation Conference (ASPDAC), Yokohama, Japan, Jan. 2014.
					</li>
					<li>
						G. Liu, J. Park, and D. Marculescu, “Dynamic Thread Mapping for High-Performance, Power-Efficient Heterogeneous Manycore Systems,” in Proc. IEEE Intl. Conference on Computer Design (ICCD), Asheville, NC, Oct. 2013.
					</li>
					<li>
						D.-C. Juan, S. Garg, J. Park, and D. Marculescu, “Learning the Optimal Operating Point for Many-Core Systems with Extended Range Voltage/Frequency Scaling,” in Proc. ACM/IEEE Intl. Conference on Hardware-Software Codesign and System Synthesis (CODES-ISSS), Montreal, Canada, Sept. 2013.
					</li>
					<li>
						N. Miskov-Zivanov, D. Marculescu, and J.R. Faeder, “Dynamic behavior of cell signaling networks: model design and analysis automation,” in Proc. ACM/IEEE Design Automation Conference (DAC), Austin, TX, June 2013. <b>(Special session)</b>
					</li>
					<li>
						Y. Turakhia, B. Raghunathan, S. Garg, and D. Marculescu, “HaDeS: Architectural Synthesis for Heterogeneous Dark Silicon Chip Multi-processors,” in Proc. ACM/IEEE Design Automation Conference (DAC), Austin, TX, June 2013.
					</li>
					<li>
						A. Sharma, K. Neelathalli, D. Marculescu, and E. Nurvitadhi, “Hardware Efficient Stereo Estimation Using a Residual-Based Approach,” in Proc. IEEE Intl. Conference on Acoustics, Speech, and Signal Processing (ICASSP), Vancouver, Canada, May 2013.
					</li>

					<li>
						D.-C. Juan, S. Garg, and D. Marculescu, “Impact of Manufacturing Process Variations on Performance and Thermal Characteristics
						of 3D ICs: Emerging Challenges and New Solutions,” in Proc. IEEE Intl. Symposium on Circuits and Systems (ISCAS), Beijing,
						China, May 2013. (Invited paper)
					</li>
					<li>
						Z. Qian, D.-C. Juan, P. Bogdan, C.-Y. Tsui, D. Marculescu, and R. Marculescu, “SVR-NoC: A Performance Analysis Tool for Network-on-Chip
						Architectures Using Learning-based Support Vector Regression Model,” in Proc. IEEE/ACM Design, Automation, and Test in Europe
						Conference (DATE), Grenoble, France, March 2013.
					</li>
					<li>
						Y. Turakhia, B. Raghunathan, S. Garg, and D. Marculescu, “Cherry-Picking: Exploiting Process Variations in Dark-Silicon Homogeneous
						Chip Multi-Processors,” in Proc. IEEE/ACM Design, Automation, and Test in Europe Conference (DATE), Grenoble, France, March
						2013.
					</li>
					<li>
						D.-C. Juan and D. Marculescu, “Power-aware Performance Increase via Core/Uncore Reinforcement Control for Chip-Multiprocessors,”
						in Proc. of ACM/IEEE Intl. Symposium on Low Power Electronics and Design (ISLPED), Los Angeles, CA, Jul. 2012.
					</li>
					<li>
						K.-C. Wu, D. Marculescu, M.-C. Lee, and S.-C. Chang, “Mitigating Lifetime Underestimation: A System-Level Approach Considering
						Temperature Variations and Correlations between Failure Mechanisms,” in Proc. IEEE/ACM Design, Automation, and Test in Europe
						Conference (DATE), Dresden, Germany, March 2012.
					</li>
					<li>
						D.-C. Juan, Y.-L. Chuang, D. Marculescu, and Y.-W. Chang, “Statistical Thermal Modeling and Mitigation Strategies Considering
						Leakage Power Variations,” in Proc. IEEE/ACM Design, Automation, and Test in Europe Conference (DATE), Dresden, Germany,
						March 2012.
					</li>
					<li>
						M.-C. Lee, Y. Shi, Y.-G. Chen, D. Marculescu, and S.-C. Chang, “Efficient On-line Module-Level Wake-Up Scheduling for High
						Performance Multi-Module Designs,” in Proc. ACM/IEEE Intl. Symposium on Physical Design (ISPD), Napa, CA, March 2012.
					</li>
					<li>
						D.-C. Juan, H. Zhou, D. Marculescu, and X. Li, “A Learning-Based Autoregressive Model for Fast Transient Thermal Analysis
						of Chip-Multiprocessors,” in Proc. IEEE/ACM Asian-South Pacific Design Automation Conference (ASPDAC), Sydney, Australia,
						Jan. 2012.
					</li>
					<li>
						Y.-L. Chuang, T.-Y. Ho, H.-T. Lin, Y.-W. Chang, and D. Marculescu, “PRICE: Power Reduction by Placement and Clock-Network
						Co-Synthesis for Pulsed-Latch Designs,” in Proc. of the IEEE/ACM Intl. Conference on Computer-Aided Design (ICCAD), San
						Jose, CA, Nov. 2011.
					</li>
					<li>
						N. Miskov-Zivanov, A. Bresticker, S. Venkatakrishnan, P. Kashinkunti, D. Krishnaswamy, D. Marculescu, and J. Faeder, “Regulatory
						Network Analysis Acceleration with Reconfigurable Hardware,” in Proc. Annual International Conference of the IEEE Engineering
						in Medicine and Biology Society (EMBC), Boston, MA, Sept. 2011.
					</li>
					<li>
						K.-C. Wu, D. Marculescu, M.-C. Lee, and S.-C. Chang, "Analysis and Mitigation of NBTI-Induced Performance Degradation for
						Power-Gated Circuits," in Proc. of ACM/IEEE Intl. Symposium on Low Power Electronics and Design (ISLPED), Fukuoka, Japan,
						Aug. 2011.
					</li>
					<li>
						N. Miskov-Zivanov, D. Krishnaswamy, S. Venkataraman, A. Bresticker, D. Marculescu, and J.R. Faeder, “Emulation of Biological
						Networks in Reconfigurable Hardware,” in Proc. ACM Intl. Conference on Bioinformatics and Computational Biology (BCB), Chicago,
						IL, Aug. 2011.
					</li>
					<li>
						S. Garg and D. Marculescu, “Parametric Yield and Reliability of 3D Integrated Circuits: New Challenges and Solutions,” in
						Proc. IEEE VLSI Test Symposium (VTS), Dana Point, CA, May 2011. (Invited paper)
					</li>
					<li>
						D.-C. Juan, S. Garg, and D. Marculescu, “Statistical Thermal Evaluation and Mitigation Techniques for 3D Chip-Multiprocessors
						In the Presence of Process Variations,” in Proc. of IEEE/ACM Design, Automation and Test in Europe (DATE), Grenoble, France,
						March 2011.
					</li>
					<li>
						K.-C. Wu and D. Marculescu, “Aging-Aware Timing Analysis and Optimization Considering Path Sensitization,” in Proc. of IEEE/ACM
						Design, Automation and Test in Europe (DATE), Grenoble, France, March 2011.
					</li>
					<li>
						S. Garg, D. Marculescu, and S. Herbert, “Process Variation Aware Performance Modeling and Dynamic Power Management for Multicore
						Systems,” in IEEE/ACM Intl. Conference on Computer-Aided Design (ICCAD), San Jose, CA, Nov. 2010. (Embedded tutorial)
					</li>
					<li>
						S. Garg, D. Marculescu, and R. Marculescu, “Custom Feedback Control: Enabling Truly Scalable On-Chip Power Management for
						MPSoCs,” in Proc. ACM/IEEE Intl. Symposium on Low Power Electronics and Design (ISLPED), Austin, TX, Aug. 2010.
					</li>
					<li>
						D. Marculescu and N. Miskov-Zivanov, “Formal Modeling and Reasoning for Reliability Analysis,” in Proc. of ACM/IEEE Design
						Automation Conference (DAC), Anaheim, CA, June 2010. (Invited paper)
					</li>
					<li>
						S. Garg, R. Yan, R. Marculescu, D. Marculescu, and U. Schlichtmann, “Architectural Modeling of the Impact of Process Variations
						on Network-on-Chip Clock Frequency,” in Proc. Workshop on Diagnostic Services in Network-on-Chips (DSNOC), in conjunction
						with ACM/IEEE Design Automation Conference (DAC), Anaheim, CA, June 2010.
					</li>
					<li>
						N. Miskov-Zivanov and D. Marculescu, “Modeling and Analysis of SER in Combinational Circuits,” in Proc. of IEEE Workshop
						on Silicon Errors in Logic – System Effects (SELSE), Stanford, CA, March 2010. (Invited paper)
					</li>
					<li>
						K.-C. Wu and D. Marculescu, “Clock Skew Scheduling for Soft-Error-Tolerant Sequential Circuits,” in Proc. of IEEE/ACM Design,
						Automation and Test in Europe (DATE), Dresden, Germany, March 2010.
					</li>
					<li>
						A. Bonnoit, S. Herbert, D. Marculescu, and L. Pileggi, “Integrating Dynamic Voltage/Frequency Scaling and Adaptive Body Biasing
						using Test-time Voltage Selection,” in Proc. of ACM/IEEE Intl. Symposium on Low Power Electronics and Design (ISLPED), San
						Francisco, CA, Aug. 2009.
					</li>
					<li>
						S. Garg, D. Marculescu, R. Marculescu, and U. Ogras, “Technology-driven Limits on DVFS Controllability of Multiple Voltage-Frequency
						Island Designs,” in Proc. of IEEE/ACM Design Automation Conference (DAC), San Francisco, CA, Jul. 2009.
					</li>
					<li>
						K.-C. Wu and D. Marculescu, “Joint Logic Restructuring and Pin Reordering for Mitigating NBTI-Induced Affects,” in Proc.
						of IEEE/ACM Design, Automation and Test in Europe (DATE), Nice, France, Apr. 2009.
					</li>
					<li>
						S. Garg and D. Marculescu, “Process Variability Analysis and Mitigation for 3D MPSoCs,” in Proc. of IEEE/ACM Design, Automation
						and Test in Europe (DATE), Nice, France, Apr. 2009. (Paper nominated for Best Paper Award)
					</li>
					<li>
						S. Garg and D. Marculescu, “3D GCP - An Analytical Model for the Impact of Process Variations on the Critical Path Delay
						of 3D ICs,” in Proc. of IEEE International Symposium on Quality Electronic Design (ISQED), San Jose, CA, Mar. 2009. (Best
						Paper Award)
					</li>
					<li>
						W.-P. Lee, Y.-W. Chang, and D. Marculescu , “Post-Floorplanning Power/Ground Ring Synthesis for Multiple-Supply-VoltageDesigns,”
						in Proc. of ACM International Symposium on Physical Design (ISPD), San Diego, CA, Mar. 2009.
					</li>
					<li>
						S. Herbert and D. Marculescu, “Variation-Aware Dynamic Voltage/Frequency Scaling,” in Proc. of the 15th International Symposium
						on High-Performance Computer Architecture (HPCA), Raleigh, NC, Feb. 2009.
					</li>
					<li>
						K.-C. Wu and D. Marculescu, “Power-Aware Soft Error Hardening via Selective Voltage Scaling,” in Proc. IEEE Intl. Conference
						on Computer Design (ICCD), Lake Tahoe, CA, Oct. 2008. (Best Paper Award)
					</li>
					<li>
						N. Miskov-Zivanov, K.-C. Wu, and D. Marculescu, “Process Variability-Aware Transient Fault Modeling and Analysis,” in Proc.
						IEEE/ACM Intl. Conference on Computer Aided-Design (ICCAD), in San Jose, CA, Nov. 2008.
					</li>
					<li>
						S. Garg and D. Marculescu, “System-Level Mitigation of WID Leakage Power Variability Using Body-Bias Islands,” in Proc. ACM/IEEE
						Intl. Conference on Hardware-Software Codesign and System Synthesis (CODES-ISSS), Atlanta, GA, Oct. 2008.
					</li>
					<li>
						S. Herbert and D. Marculescu, “Analysis of Variability-Tolerance in Chip-Multiprocessors,” in Proc. ACM/IEEE Design Automation
						Conference (DAC), Anaheim, CA, June 2008. (Paper nominated for Best Paper Award)
					</li>
					<li>
						U.Y. Ogras, R. Marculescu, D. Marculescu, and E.-G. Jung, “Variation-Adaptive Feedback Control for Networks-on-Chip with
						Multiple Clock Domains,” in Proc. ACM/IEEE Design Automation Conference (DAC), Anaheim, CA, June 2008. (Paper nominated
						for Best Paper Award)
					</li>
					<li>
						N. Miskov-Zivanov and D. Marculescu, “A Systematic Approach to Modeling and Analysis of Transient Faults in Logic Circuits,”
						in Proc. IEEE Intl. Symposium on Quality on Electronic Design (ISQED), San Jose, CA, March 2008.
					</li>
					<li>
						K.-C. Wu and D. Marculescu, “Soft Error Rate Reduction Using Redundancy Addition and Removal,” in Proc. IEEE/ACM Asian-South
						Pacific Design Automation Conference (ASPDAC), Seoul, Korea, Jan. 2008.
					</li>
					<li>
						S. Garg and D. Marculescu, “On the Impact of Manufacturing Process Variations On the Lifetime of Sensor Networks,” in Proc.
						ACM/IEEE Intl. Conference on Hardware-Software Codesign and System Synthesis (CODES-ISSS), Salzburg, Austria, Sept. 2007.
					</li>
					<li>
						S. Herbert and D. Marculescu, “Analysis of Dynamic Voltage/Frequency Scaling in Chip-Multiprocessors,” in Proc. ACM/IEEE
						Intl. Symposium on Low Power Electronics and Design (ISLPED), Portland, OR, Aug. 2007.
					</li>
					<li>
						U.Y. Ogras, P .Choudhary, R. Marculescu, and D. Marculescu, “Voltage-Frequency Island Partitioning for GALS-Based Networks-on-Chip,”
						in Proc. ACM/IEEE Design Automation Conference (DAC), San Diego, CA, June 2007. (Paper nominated for Best Paper Award)
					</li>
					<li>
						S. Garg and D. Marculescu, “System-Level Process Variation Driven Throughput Analysis for Single and Multiple Voltage-Frequency
						Island Designs,” in Proc. IEEE Design, Automation and Test in Europe (DATE), Nice, France, Apr. 2007.
					</li>
					<li>
						N. Miskov-Zivanov and D. Marculescu, “Soft Error Rate Analysis for Sequential Circuits,” in Proc. IEEE Design, Automation
						and Test in Europe (DATE), Nice, France, Apr. 2007.
					</li>
					<li>
						P. Stanley-Marbell and D. Marculescu, “An 0.9 X 1.2”, Low Power, Energy-Harvesting System with Custom Multi-Channel Communication
						Interface,” in Proc. IEEE Design, Automation and Test in Europe (DATE), Nice, France, Apr. 2007.
					</li>
					<li>
						N. Miskov-Zivanov and D. Marculescu, “MARS-S: Modeling, Analysis and Reduction of Soft Errors in Sequential Circuits,” in
						Proc. IEEE Intl. Symposium on Quality in Electronic Design (ISQED), San Jose, CA, March 2007. (Paper nominated for Best
						Paper Award)
					</li>
					<li>
						P. Stanley-Marbell and D. Marculescu, “Sunflower: Full-System Embedded Microarchitecture Evaluation,” in Proc. Intl. Conf.
						on High Performance Embedded Architectures & Compilers (HiPEAC), Ghent, Belgium, Jan. 2007.
					</li>
					<li>
						D. Marculescu and S. Garg, “System-Level Process-Driven Variability Analysis for Single and Multiple Voltage-Frequency Island
						Systems,” in Proc. IEEE/ACM Intl. Conference on Computer Aided-Design (ICCAD), in San Jose, CA, Nov. 2006.
					</li>
					<li>
						P. Choudhary and D. Marculescu, “Hardware based Frequency/Voltage Control of Voltage Frequency Island Systems,” in Proc.
						IEEE/ACM Intl. Conference on Hardware/Software Codesign and System Synthesis (CODES-ISSS), Seoul, Korea, Oct. 2006.
					</li>
					<li>
						N. Miskov-Zivanov and D. Marculescu, “MARS-C: Modeling, Analysis and Reduction of Soft Errors in Combinational Circuits,”
						in Proc. ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, June 2006.
					</li>
					<li>
						C.-H. Chang and D. Marculescu, “Design and Analysis of a Low Power VLIW DSP Core,” in Proc. IEEE Computer Society Annual
						Symposium on VLSI (ISVLSI), Karlsruhe, Germany, March 2006.
					</li>
					<li>
						K. Niyogi and D. Marculescu, “System Level Power and Performance Modeling of GALS Point-to-point Communication Interfaces,”
						in Proc. ACM/IEEE Intl. Symposium on Low Power Electronics and Design (ISLPED), San Diego, CA, Aug. 2005.
					</li>
					<li>
						D. Marculescu and E. Talpes, “Variability and Energy Awareness: A Microarchitecture-Level Perspective,” in ACM/IEEE Design
						Automation Conference (DAC), Anaheim, CA, June 2005.
					</li>
					<li>
						E. Talpes and D. Marculescu, “Increased Scalability and Power Efficiency through Multiple Speed Pipelines,” in Proc. ACM
						Intl. Symposium on Computer Architecture (ISCA), Madison, WI, June 2005.
					</li>
					<li>
						D. Marculescu, “Energy Bounds for Fault-Tolerant Nanoscale Designs,” in Proc. IEEE Design, Automation and Test in Europe
						(DATE), Munich, Germany, March 2005. (Paper nominated for Best Paper Award)
					</li>
					<li>
						K. Niyogi and D. Marculescu, “Speed and Voltage Selection for GALS Systems Based on Voltage/Frequency Islands,” in IEEE/ACM
						Asian-South Pacific Design Automation Conference (ASPDAC), Shanghai, China, Jan. 2005. (Best Paper Award)
					</li>
					<li>
						R. Marculescu, D. Marculescu, and L. Pileggi, “Toward an Integrated Design Methodology for Fault-Tolerant, Multiple Clock/Voltage
						Integrated Systems,” in Proc. IEEE Intl. Conference on Computer Design (ICCD), San Jose, CA, October 2004. (Invited paper)
					</li>
					<li>
						D. Marculescu, “Application Adaptive Energy Efficient Clustered Architectures,” in Proc. ACM/IEEE Intl. Symposium on Low
						Power Electronics and Design (ISLPED), Newport Beach, CA, Aug. 2004.
					</li>
					<li>
						E. Talpes and D. Marculescu, “Impact of Technology Scaling on Energy Aware Execution Cache-based Microarchitectures,” in
						Proc. ACM/IEEE Intl. Symposium on Low Power Electronics and Design (ISLPED), Newport Beach, CA, Aug. 2004.
					</li>
					<li>
						P. Stanley-Marbell and D. Marculescu, “Local Decisions and Triggering Mechanisms for Adaptive Fault-Tolerance,” in Proc.
						IEEE Design, Automation and Test in Europe Conf. (DATE), Paris, France, Feb. 2004.
					</li>
					<li>
						V.S.P. Rapaka, E. Talpes, and D. Marculescu, “Mixed-Clock Issue Queue Design for Energy Aware, High-Performance Cores,” in
						Proc. IEEE/ACM Asian-South Pacific Design Automation Conference (ASPDAC), Yokohama, Japan, Jan. 2004.
					</li>
					<li>
						P. Stanley-Marbell and D. Marculescu, “Dynamic Fault­Tolerance and Metrics for Battery Powered, Failure­Prone Systems,” in
						Proc. IEEE/ACM Intl. Conference on Computer-Aided Design (ICCAD), San Jose, CA, Nov. 2003.
					</li>
					<li>
						D. Marculescu, N. H. Zamora, P. Stanley-Marbell, and R. Marculescu, “Fault-Tolerant Techniques for Ambient Intelligent Distributed
						Systems,” in Proc. IEEE/ACM Intl. Conference on Computer-Aided Design (ICCAD), San Jose, CA, Nov. 2003.
					</li>
					<li>
						V.S.P. Rapaka and D. Marculescu, “A Mixed-Clock Issue Queue Design for Globally Asynchronous, Locally Synchronous Processor
						Cores,” in Proc. ACM/IEEE Intl. Symposium on Low Power Electronics and Design (ISLPED), Seoul, Korea, Aug. 2003.
					</li>
					<li>
						E. Talpes and D. Marculescu, “A Critical Analysis of Application-Adaptive Multiple Clock Processors,” in Proc. ACM/IEEE Intl.
						Symposium on Low Power Electronics and Design (ISLPED), Seoul, Korea, Aug. 2003.
					</li>
					<li>
						M. Lindwer, D. Marculescu, T. Basten, R. Zimmermann, R. Marculescu, S. Jung, and E. Cantatore, “Ambient Intelligence Visions
						and Achievements: Linking Abstract Ideas to Real-World Concepts,” in IEEE Design, Automation and Test in Europe Conf. (DATE),
						Munich, Germany, March 2003. (Hot topic session)
					</li>
					<li>
						V.S.P. Rapaka and D. Marculescu, “Pre-characterization Free Efficient Power/Performance Analysis of Embedded and General
						Purpose Software Applications,” in Proc. IEEE Design, Automation and Test in Europe Conf. (DATE), Munich, Germany, March
						2003.
					</li>
					<li>
						S.W. Haga, N. Reeves, R. Barua, and D. Marculescu, “Dynamic Functional Unit Assignment for Low Power,” in Proc. IEEE Design,
						Automation and Test in Europe Conf. (DATE), Munich, Germany, March 2003.
					</li>
					<li>
						A. Iyer and D. Marculescu, “Power Efficiency of Voltage Scaling in Multiple Clock, Multiple Voltage Cores,” in Proc. IEEE/ACM
						Intl. Conference on Computer Aided Design (ICCAD), San Jose, CA, Nov. 2002.
					</li>
					<li>
						D. Marculescu, R. Marculescu, and P. Khosla, “Challenges and Opportunities in E-textile Analysis, Modeling and Optimization,”
						in Proc. ACM/IEEE Design Automation Conference (DAC), Anaheim, CA, June 2002. (Special session)
					</li>
					<li>
						A. Iyer and D. Marculescu, “Power Performance Evaluation of Globally Asynchronous, Locally Synchronous Processors,” in Proc.
						IEEE Intl. Symposium on Computer Architecture (ISCA), Anchorage, AK, May 2002.
					</li>
					<li>
						R. Marculescu and D. Marculescu, “Is Q=MC2? (On the Relationship between the Model of Colloidal Computing and Quality in
						Electronic Design),” in Proc. ACM Intl. Symposium on Quality in Electronic Design (ISQED), March 2002. (Invited paper)
					</li>
					<li>
						D. Marculescu and A. Iyer, “Application-Driven Processor Design Exploration for Power-Performance Trade-off Analysis,” in
						Proc. IEEE/ACM Intl. Conference on Computer Aided Design (ICCAD), November 2001.
					</li>
					<li>
						E. Talpes and D. Marculescu, “Power Reduction through Work Reuse,” in Proc. ACM Intl. Symposium on Low Power Electronics
						and Design (ISLPED), August 2001.
					</li>
					<li>
						A. Iyer and D. Marculescu, “Power Aware Microarchitecture Resource Scaling,” in Proc. of IEEE Design, Auto­mation and Test
						in Europe Conf. (DATE), Munich, Germany, March 2001.
					</li>
					<li>
						D. Marculescu, “Profile-Driven Code Execution for Low Power Dissipation,” in Proc. ACM Intl. Symp. on Low Power Electronics
						and Design (ISLPED), Rapallo/Portofino Coast, Italy, July 2000.
					</li>
					<li>
						D. Marculescu and R. Marculescu, “Information-Theoretic Bounds for Switching Activity Analysis in Finite-State Machines under
						Temporally Correlated Inputs,” in Proc. 33rd Asilomar Conference on Signals, Systems, and Com­puters (ASILOMAR), October
						1999. (Invited paper)
					</li>
					<li>
						R. Marculescu, D. Marculescu, and M. Pedram, “Non-Stationary Effects in Trace-Driven Power Analysis,” in Proc. ACM Intl.
						Symp. on Low Power Electronics and Design (ISLPED), San Diego, CA, August 1999.
					</li>
					<li>
						D. Marculescu, R. Marculescu, and M. Pedram, “Theoretical Bounds for Switching Activity Analysis in Finite-State Machines,”
						in Proc. ACM Intl. Symp. on Low Power Electronics and Design (ISLPED), Monterey, CA, August 1998.
					</li>
					<li>
						D. Marculescu, R. Marculescu, and M. Pedram, “Trace-Driven Steady-State Probability Estimation in FSMs with Application to
						Power Estimation,” in Proc. ACM Design, Automation and Test in Europe Conf. (DATE), Paris, France, February 1998.
					</li>
					<li>
						R Marculescu, D. Marculescu, and M. Pedram, “Block Entropy and High-Order Temporal Effects in Composite Sequence Compaction
						for Finite-State Machines,” in Proc. ACM Intl. Symp. on Low Power Electronics and Design (ISLPED), Monterey, CA, August
						1997.
					</li>
					<li>
						R. Marculescu, D. Marculescu, and M. Pedram, “Hierarchical Sequence Compaction for Power Estimation,” in Proc. ACM/IEEE Design
						Automation Conf. (DAC), Anaheim, CA, June 1997. (Paper nominated for Best Paper Award)
					</li>
					<li>
						D. Marculescu, R. Marculescu, and M. Pedram, “Sequence Compaction for Probabilistic Analysis of Finite-State Machines,” in
						Proc. ACM/IEEE Design Automation Conf. (DAC), Anaheim, CA, June 1997.
					</li>
					<li>
						R. Marculescu, D. Marculescu, and M. Pedram, “Adaptive Models for Input Data Compaction for Power Simulators,” in Proc. ACM
						Asia and South-Pacific Design Automation Conf. (ASPDAC), Japan, January 1997.
					</li>
					<li>
						D. Marculescu, R. Marculescu, and M. Pedram, “Stochastic Sequential Machine Synthesis Targeting Constrained Sequence Generation,”
						in Proc. ACM/IEEE Design Automation Conf. (DAC), Las Vegas, NV, June 1996. (Paper Nominated for Best Paper Award)
					</li>
					<li>
						C.-Y.Tsui, R. Marculescu, D. Marculescu, and M. Pedram, “Reducing the Run-Time of Simulation-Based Power Estimation by Vector
						Compaction,” in Proc. ACM/IEEE Design Automation Conf. (DAC), Las Vegas, NV, June 1996.
					</li>
					<li>
						D. Marculescu, R. Marculescu, and M. Pedram, “Information Theoretic Measures for Energy Consumption at Register Transfer
						Level,” in Proc. ACM Intl. Symposium. on Low Power Design (ISLPED), Dana Point, CA, April 1995.
					</li>
					<li>
						R. Marculescu, D. Marculescu, and M. Pedram, “Efficient Power Estimation for Highly Correlated Input Streams,” in Proc. of
						ACM/IEEE Design Automation Conf. (DAC), San Francisco, CA, June 1995.
					</li>
					<li>
						R. Marculescu, D. Marculescu, and M. Pedram, “Switching Activity Analysis Considering Spatiotemporal Correlations,” in Proc.
						IEEE/ACM Intl. Conf. on Computer Aided Design (ICCAD), San Jose, CA, November 1994.
					</li>
				</ol>
			</div>
		</div>
	</section>

	<section id="member">
		<div class="bg-faded p-4 my-4">
			<hr class="divider">
			<h2 class="text-center text-lg text-uppercase my-0">Our
				<strong>Team</strong>
			</h2>
			<hr class="divider">
			<div class="row">
				<div class="col-md-4"></div>
				<div class="col-md-4 mb-4 mb-md-4">
					<div class="card h-100">
						<img class="card-img-top" src="http://placehold.it/750x450" alt="">
						<div class="card-body text-center">
							<h4 class="card-title m-0">Diana Marculescu
								<br>
								<small class="text-muted">Director</small>
							</h4>
						</div>
					</div>
				</div>
			</div>
			<div class="row">
				<div class="col-md-4 mb-4 mb-md-4">
					<div class="card h-100">
						<img class="card-img-top" src="http://placehold.it/750x450" alt="">
						<div class="card-body text-center">
							<h4 class="card-title m-0">Ermao Cai
								<br>
								<small class="text-muted">Ph.D. Student</small>
							</h4>
						</div>
					</div>
				</div>
				<div class="col-md-4 mb-4 mb-md-4">
					<div class="card h-100">
						<img class="card-img-top" src="http://placehold.it/750x450" alt="">
						<div class="card-body text-center">
							<h4 class="card-title m-0">Zhuo Chen
								<br>
								<small class="text-muted">Ph.D. Student</small>
							</h4>
						</div>
					</div>
				</div>
				<div class="col-md-4 mb-4 mb-md-4">
					<div class="card h-100">
						<img class="card-img-top" src="http://placehold.it/750x450" alt="">
						<div class="card-body text-center">
							<h4 class="card-title m-0">Dimitrious Stamoulis
								<br>
								<small class="text-muted">Ph.D. Student</small>
							</h4>
						</div>
					</div>
				</div>
			</div>
			<div class="row">
				<div class="col-md-4 mb-4 mb-md-4">
					<div class="card h-100">
						<img class="card-img-top" src="http://placehold.it/750x450" alt="">
						<div class="card-body text-center">
							<h4 class="card-title m-0">Ruizhou Ding
								<br>
								<small class="text-muted">Ph.D. Student</small>
							</h4>
						</div>
					</div>
				</div>
				<div class="col-md-4 mb-4 mb-md-4">
					<div class="card h-100">
						<img class="card-img-top" src="http://placehold.it/750x450" alt="">
						<div class="card-body text-center">
							<h4 class="card-title m-0">Ahmet Fatih Inci
								<br>
								<small class="text-muted">Ph.D. Student</small>
							</h4>
						</div>
					</div>
				</div>
				<div class="col-md-4 mb-4 mb-md-4">
					<div class="card h-100">
						<img class="card-img-top" src="http://placehold.it/750x450" alt="">
						<div class="card-body text-center">
							<h4 class="card-title m-0">Ting-Wu (Rudy) Chin
								<br>
								<small class="text-muted">Ph.D. Student</small>
							</h4>
						</div>
					</div>
				</div>
			</div>
		</div>

	</section>

	<footer>
		<div class="container">
			<!-- <figure>
					<img src="img/logo-light.png" alt="Logo">
				</figure> -->
			<p>
				Copyright &copy; 2017 EnyAC Research Group
			</p>
		</div>
	</footer>

	<script src="js/jquery.min.js"></script>
	<script src="bootstrap/js/popper.min.js"></script>
	<script src="bootstrap/js/bootstrap.min.js"></script>
	<script src="js/jquery.easeScroll.js"></script>
	<script src="sweetalert/dist/sweetalert.min.js"></script>
	<script src="js/stisla.js"></script>
</body>
</html>