# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 13:31:30  November 06, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Five_Stage_Processor_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CEBA4F23C7
set_global_assignment -name TOP_LEVEL_ENTITY Five_Stage_Processor
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:31:30  NOVEMBER 06, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VHDL_FILE CLK_DIV.vhd
set_global_assignment -name VERILOG_FILE two_mux.v
set_global_assignment -name QIP_FILE two_mux.qip
set_global_assignment -name VERILOG_FILE three_register.v
set_global_assignment -name VERILOG_FILE Register_File.v
set_global_assignment -name VERILOG_FILE register.v
set_global_assignment -name VERILOG_FILE PC_register.v
set_global_assignment -name VHDL_FILE onepulse.vhd
set_global_assignment -name VERILOG_FILE instruction_memory.v
set_global_assignment -name QIP_FILE instruction_memory.qip
set_global_assignment -name VERILOG_FILE data_memory.v
set_global_assignment -name QIP_FILE data_memory.qip
set_global_assignment -name VERILOG_FILE ALU_add.v
set_global_assignment -name VERILOG_FILE ../VGA_Demo_V1.6/VGA_Components/vram.v
set_global_assignment -name VERILOG_FILE ../VGA_Demo_V1.6/VGA_Components/vgaclk_0002.v
set_global_assignment -name VERILOG_FILE ../VGA_Demo_V1.6/VGA_Components/vgaclk.v
set_global_assignment -name VERILOG_FILE ../VGA_Demo_V1.6/VGA_Components/vga_control.v
set_global_assignment -name BDF_FILE ../VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf
set_global_assignment -name VERILOG_FILE ../VGA_Demo_V1.6/VGA_Components/color_encoder.v
set_global_assignment -name VERILOG_FILE ../VGA_Demo_V1.6/VGA_Components/char_engine.v
set_global_assignment -name BDF_FILE Five_Stage_Processor.bdf
set_global_assignment -name QIP_FILE clk_mux/clk_mux.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top