// Seed: 1818508197
module module_0 (
    output tri id_0
    , id_3,
    output tri id_1
);
  wire id_4;
  integer id_5;
  id_6(
      .id_0(1),
      .id_1(),
      .id_2(1),
      .id_3(1 + ""),
      .id_4(1),
      .id_5(id_5),
      .id_6(id_4),
      .id_7(id_4),
      .id_8(id_1 - id_1)
  );
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1
    , id_16,
    input supply1 id_2,
    output wor id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    input supply0 id_11,
    output tri0 id_12
    , id_17,
    output wand id_13,
    input wire id_14
);
  wire id_18;
  module_0(
      id_4, id_12
  );
  wire id_19;
  xor (id_12, id_10, id_8, id_14, id_0, id_18, id_5, id_7, id_6);
  wire id_20 = id_20;
endmodule
