Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Thu Mar 20 13:28:23 2014
| Host         : joel-MacBookPro running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 117 register/latch pins with no clock driven by: ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/buf2.buf/O and possible clock pin by: ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/u0/TCK 
 There are 23 register/latch pins with no clock driven by: apb0/sLED_reg[31]_i_1/O and possible clock pin by: apb0/r_reg[haddr][2]/Q apb0/r_reg[haddr][3]/Q apb0/r_reg[haddr][4]/Q apb0/r_reg[haddr][8]/Q apb0/r_reg[haddr][9]/Q apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 32 register/latch pins with no clock driven by: n_0_8584_BUFG_inst/O and possible clock pin by: adderahb_if/r_reg[addr][2]/Q adderahb_if/r_reg[addr][3]/Q 
 There are 2 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 242 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 22 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 67 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.977     -214.575                     38                10716        0.049        0.000                      0                10716        3.000        0.000                       0                  4990  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk                            {0.000 5.000}        10.000          100.000         
  CLKFBOUT                     {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1                   {0.000 5.000}        10.000          100.000         
  CLKOUT0                      {0.000 10.000}       20.000          50.000          
  CLKOUT0_1                    {0.000 10.000}       20.000          50.000          
  CLKOUT1                      {5.000 15.000}       20.000          50.000          
  CLKOUT1_1                    {5.000 15.000}       20.000          50.000          
  CLKOUT2                      {0.000 2.500}        5.000           200.000         
io0/inst_top/inst_DMC/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_DMC                 {0.000 5.536}        11.072          90.316          
  clkfbout_DMC                 {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                              3.000        0.000                       0                     9  
  CLKFBOUT                                                                                                                                                                       8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                                     8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                                       17.845        0.000                       0                     2  
  CLKOUT0_1                          5.206        0.000                      0                 9763        0.049        0.000                      0                 9763        8.750        0.000                       0                  4598  
  CLKOUT1                           11.726        0.000                      0                  697        0.119        0.000                      0                  697        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                                     18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                                        3.751        0.000                       0                     1  
io0/inst_top/inst_DMC/clk_in1                                                                                                                                                    3.000        0.000                       0                     3  
  clk_out1_DMC                       5.167        0.000                      0                   31        0.164        0.000                      0                   31        5.036        0.000                       0                    33  
  clkfbout_DMC                                                                                                                                                                  47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT1       CLKOUT0_1           4.973        0.000                      0                  191        4.696        0.000                      0                  191  
clk_out1_DMC  CLKOUT0_1          -4.167      -12.425                      3                    3        0.855        0.000                      0                    3  
CLKOUT0_1     CLKOUT1            -0.622       -2.068                      4                  103       14.348        0.000                      0                  103  
CLKOUT0_1     clk_out1_DMC       -6.299     -109.912                     18                   18        0.772        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0_1          CLKOUT0_1                6.796        0.000                      0                  101        0.775        0.000                      0                  101  
**async_default**  CLKOUT0_1          CLKOUT1                  0.705        0.000                      0                    6       15.561        0.000                      0                    6  
**async_default**  CLKOUT0_1          clk_out1_DMC            -6.977      -90.171                     13                   13        1.186        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKFBOUT
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y0   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.dsugen.dsu0/x0/r_reg[bmsk][0]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        13.882ns  (logic 0.635ns (4.574%)  route 13.247ns (95.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.519ns = ( 25.519 - 20.000 ) 
    Source Clock Delay      (SCD):    5.833ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.093     2.575    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.605     5.833    rst0/I14
    SLICE_X56Y113                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDCE (Prop_fdce_C_Q)         0.518     6.351 f  rst0/async.rstoutl_reg/Q
                         net (fo=310, routed)         0.585     6.936    rst0/O2
    SLICE_X57Y114        LUT1 (Prop_lut1_I0_O)        0.117     7.053 r  rst0/r[slv][hsel]_i_1/O
                         net (fo=706, routed)        12.662    19.716    leon3gen.dsugen.dsu0/x0/SS[0]
    SLICE_X8Y75          FDRE                                         r  leon3gen.dsugen.dsu0/x0/r_reg[bmsk][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.029    22.440    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.523 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    23.920    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.011 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.507    25.519    leon3gen.dsugen.dsu0/x0/I1
    SLICE_X8Y75                                                       r  leon3gen.dsugen.dsu0/x0/r_reg[bmsk][0]/C
                         clock pessimism              0.217    25.736    
                         clock uncertainty           -0.082    25.654    
    SLICE_X8Y75          FDRE (Setup_fdre_C_R)       -0.732    24.922    leon3gen.dsugen.dsu0/x0/r_reg[bmsk][0]
  -------------------------------------------------------------------
                         required time                         24.922    
                         arrival time                         -19.716    
  -------------------------------------------------------------------
                         slack                                  5.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_data_addr/gen_reg.d_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.675%)  route 0.149ns (51.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.391     0.641    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.563     1.707    io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_data_addr/aclk
    SLICE_X63Y102                                                     r  io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_data_addr/gen_reg.d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.141     1.848 r  io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_data_addr/gen_reg.d_reg_reg[2]/Q
                         net (fo=1, routed)           0.149     1.997    io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/ADDRA[2]
    RAMB18_X1Y40         RAMB18E1                                     r  io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     0.866    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.919 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.464     1.382    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.411 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.875     2.286    io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X1Y40                                                      r  io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.521     1.765    
    RAMB18_X1Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.948    io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     20.000  16.000   XADC_X0Y0       io0/inst_ADC_TOP/inst_ADC/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X70Y77    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X70Y75    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       11.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.726ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        7.864ns  (logic 1.856ns (23.600%)  route 6.008ns (76.400%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.967ns = ( 30.967 - 25.000 ) 
    Source Clock Delay      (SCD):    6.398ns = ( 11.398 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     7.798    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.886 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.713     9.599    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.695 r  bufgclk45/O
                         net (fo=343, routed)         1.702    11.398    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I51
    SLICE_X73Y68                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y68         FDRE (Prop_fdre_C_Q)         0.419    11.817 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/Q
                         net (fo=34, routed)          2.807    14.623    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/speed
    SLICE_X59Y60         LUT4 (Prop_lut4_I1_O)        0.299    14.922 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_7/O
                         net (fo=22, routed)          0.743    15.665    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_7
    SLICE_X58Y58         LUT5 (Prop_lut5_I0_O)        0.150    15.815 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[retry_cnt][4]_i_3/O
                         net (fo=6, routed)           0.302    16.117    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[retry_cnt][4]_i_3
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.348    16.465 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_22/O
                         net (fo=1, routed)           0.902    17.367    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_22
    SLICE_X59Y58         LUT6 (Prop_lut6_I5_O)        0.124    17.491 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_16/O
                         net (fo=1, routed)           0.000    17.491    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_16
    SLICE_X59Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    17.708 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][14]_i_3/O
                         net (fo=1, routed)           0.436    18.144    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][14]_i_3
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.299    18.443 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_1/O
                         net (fo=15, routed)          0.819    19.262    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_1
    SLICE_X59Y56         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    27.652    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.735 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.369    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.460 r  bufgclk45/O
                         net (fo=343, routed)         1.506    30.967    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I51
    SLICE_X59Y56                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][2]/C
                         clock pessimism              0.315    31.282    
                         clock uncertainty           -0.089    31.193    
    SLICE_X59Y56         FDRE (Setup_fdre_C_CE)      -0.205    30.988    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][2]
  -------------------------------------------------------------------
                         required time                         30.988    
                         arrival time                         -19.262    
  -------------------------------------------------------------------
                         slack                                 11.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd2][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][29]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.740%)  route 0.334ns (64.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns = ( 7.495 - 5.000 ) 
    Source Clock Delay      (SCD):    1.896ns = ( 6.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     5.713    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.763 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.514     6.277    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.303 r  bufgclk45/O
                         net (fo=343, routed)         0.594     6.896    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I51
    SLICE_X72Y51                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y51         FDRE (Prop_fdre_C_Q)         0.141     7.037 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd2][0]/Q
                         net (fo=19, routed)          0.334     7.372    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[rxd2][0]
    SLICE_X69Y49         LUT5 (Prop_lut5_I1_O)        0.045     7.417 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[crc][29]_i_1__0/O
                         net (fo=1, routed)           0.000     7.417    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rin[crc][29]
    SLICE_X69Y49         FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     5.945    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.998 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     6.557    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.586 r  bufgclk45/O
                         net (fo=343, routed)         0.909     7.495    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I51
    SLICE_X69Y49                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][29]/C
                         clock pessimism             -0.288     7.206    
    SLICE_X69Y49         FDRE (Hold_fdre_C_D)         0.091     7.297    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][29]
  -------------------------------------------------------------------
                         required time                         -7.297    
                         arrival time                           7.417    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X71Y72    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X64Y48    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[cnt][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  io0/inst_top/inst_DMC/clk_in1
  To Clock:  io0/inst_top/inst_DMC/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io0/inst_top/inst_DMC/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { io0/inst_top/inst_DMC/clk_in1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y1  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y1  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y1  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y1  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DMC
  To Clock:  clk_out1_DMC

Setup :            0  Failing Endpoints,  Worst Slack        5.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 io0/inst_top/Inst_PWM/cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/Inst_PWM/PWMout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (clk_out1_DMC rise@11.072ns - clk_out1_DMC rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.812ns (31.413%)  route 3.956ns (68.587%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 12.561 - 11.072 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.636     1.636    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=31, routed)          1.607     1.609    io0/inst_top/Inst_PWM/CLK
    SLICE_X57Y113                                                     r  io0/inst_top/Inst_PWM/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDPE (Prop_fdpe_C_Q)         0.419     2.028 r  io0/inst_top/Inst_PWM/cnt_reg[1]/Q
                         net (fo=9, routed)           1.621     3.649    io0/inst_top/Inst_PWM/n_2_cnt_reg[1]
    SLICE_X54Y114        LUT3 (Prop_lut3_I1_O)        0.328     3.977 r  io0/inst_top/Inst_PWM/cnt[7]_i_2/O
                         net (fo=3, routed)           0.973     4.950    io0/inst_top/Inst_PWM/n_2_cnt[7]_i_2
    SLICE_X54Y114        LUT5 (Prop_lut5_I3_O)        0.357     5.307 r  io0/inst_top/Inst_PWM/samplevalue[10]_i_2/O
                         net (fo=5, routed)           0.499     5.806    io0/inst_top/Inst_PWM/n_2_samplevalue[10]_i_2
    SLICE_X54Y114        LUT5 (Prop_lut5_I4_O)        0.353     6.159 r  io0/inst_top/Inst_PWM/PWMout_i_3/O
                         net (fo=1, routed)           0.864     7.022    io0/inst_top/Inst_PWM/n_2_PWMout_i_3
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.355     7.377 r  io0/inst_top/Inst_PWM/PWMout_i_1/O
                         net (fo=1, routed)           0.000     7.377    io0/inst_top/Inst_PWM/n_2_PWMout_i_1
    SLICE_X55Y114        FDCE                                         r  io0/inst_top/Inst_PWM/PWMout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                     11.072    11.072 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.072 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.516    12.589    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     9.354 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.984    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    11.075 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=31, routed)          1.486    12.561    io0/inst_top/Inst_PWM/CLK
    SLICE_X55Y114                                                     r  io0/inst_top/Inst_PWM/PWMout_reg/C
                         clock pessimism              0.077    12.638    
                         clock uncertainty           -0.126    12.512    
    SLICE_X55Y114        FDCE (Setup_fdce_C_D)        0.032    12.544    io0/inst_top/Inst_PWM/PWMout_reg
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  5.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 io0/inst_top/Inst_PWM/cnt_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/Inst_PWM/cnt_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMC rise@0.000ns - clk_out1_DMC rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.558     0.558    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=31, routed)          0.556     0.558    io0/inst_top/Inst_PWM/CLK
    SLICE_X55Y114                                                     r  io0/inst_top/Inst_PWM/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.699 r  io0/inst_top/Inst_PWM/cnt_reg[5]/Q
                         net (fo=7, routed)           0.111     0.810    io0/inst_top/Inst_PWM/n_2_cnt_reg[5]
    SLICE_X54Y114        LUT5 (Prop_lut5_I3_O)        0.045     0.855 r  io0/inst_top/Inst_PWM/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.855    io0/inst_top/Inst_PWM/p_1_in[6]
    SLICE_X54Y114        FDPE                                         r  io0/inst_top/Inst_PWM/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.828     0.828    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=31, routed)          0.825     0.826    io0/inst_top/Inst_PWM/CLK
    SLICE_X54Y114                                                     r  io0/inst_top/Inst_PWM/cnt_reg[6]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X54Y114        FDPE (Hold_fdpe_C_D)         0.120     0.691    io0/inst_top/Inst_PWM/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DMC
Waveform:           { 0 5.53613 }
Period:             11.072
Sources:            { io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     11.072  8.917    BUFGCTRL_X0Y4    io0/inst_top/inst_DMC/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   11.072  202.288  MMCME2_ADV_X0Y1  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.536   5.036    SLICE_X55Y114    io0/inst_top/Inst_PWM/PWMout_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.536   5.036    SLICE_X56Y112    io0/inst_top/Inst_PWM/lastcnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DMC
  To Clock:  clkfbout_DMC

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DMC
Waveform:           { 0 25 }
Period:             50.000
Sources:            { io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     50.000  47.845  BUFGCTRL_X0Y5    io0/inst_top/inst_DMC/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   50.000  50.000  MMCME2_ADV_X0Y1  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        9.031ns  (logic 3.254ns (36.030%)  route 5.777ns (63.970%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 25.608 - 20.000 ) 
    Source Clock Delay      (SCD):    6.396ns = ( 11.396 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     7.798    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.886 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.713     9.599    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.695 r  bufgclk45/O
                         net (fo=343, routed)         1.700    11.396    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I51
    SLICE_X73Y70                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.456    11.852 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][23]/Q
                         net (fo=13, routed)          2.426    14.278    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[23]
    SLICE_X84Y82         LUT6 (Prop_lut6_I4_O)        0.124    14.402 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_9/O
                         net (fo=1, routed)           0.000    14.402    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[nak]_i_9
    SLICE_X84Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.935 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.935    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[nak]_i_5
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.189 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=39, routed)          2.013    17.202    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O3[0]
    SLICE_X79Y74         LUT3 (Prop_lut3_I0_O)        0.367    17.569 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[applength][5]_i_1/O
                         net (fo=2, routed)           0.830    18.399    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O10[5]
    SLICE_X84Y74         LUT5 (Prop_lut5_I4_O)        0.124    18.523 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_6/O
                         net (fo=1, routed)           0.000    18.523    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[ipcrc][7]_i_6
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.056 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    19.065    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[ipcrc][7]_i_2
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.182 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.182    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[ipcrc][11]_i_2
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.299 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.299    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[ipcrc][15]_i_2
    SLICE_X84Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.622 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][17]_i_4/O[1]
                         net (fo=1, routed)           0.499    20.121    eth0.e1/m100.u0/ethc0/data63[17]
    SLICE_X85Y77         LUT3 (Prop_lut3_I0_O)        0.306    20.427 r  eth0.e1/m100.u0/ethc0/r[ipcrc][17]_i_2/O
                         net (fo=1, routed)           0.000    20.427    eth0.e1/m100.u0/ethc0/v[ipcrc][17]
    SLICE_X85Y77         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.029    22.440    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.523 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    23.920    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.011 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.596    25.608    eth0.e1/m100.u0/ethc0/I2
    SLICE_X85Y77                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/C
                         clock pessimism              0.071    25.678    
                         clock uncertainty           -0.310    25.368    
    SLICE_X85Y77         FDRE (Setup_fdre_C_D)        0.032    25.400    eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]
  -------------------------------------------------------------------
                         required time                         25.400    
                         arrival time                         -20.427    
  -------------------------------------------------------------------
                         slack                                  4.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.696ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[sync_start]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.866ns = ( 6.866 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     5.713    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.763 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.514     6.277    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.303 r  bufgclk45/O
                         net (fo=343, routed)         0.564     6.866    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I51
    SLICE_X66Y60                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[sync_start]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDRE (Prop_fdre_C_Q)         0.164     7.030 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[sync_start]/Q
                         net (fo=2, routed)           0.082     7.112    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rxo[start]
    SLICE_X67Y60         LUT3 (Prop_lut3_I0_O)        0.045     7.157 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxstart][0]_i_1/O
                         net (fo=1, routed)           0.000     7.157    eth0.e1/m100.u0/ethc0/rin[rxstart][0]
    SLICE_X67Y60         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     0.866    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.919 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.464     1.382    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.411 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.838     2.249    eth0.e1/m100.u0/ethc0/I2
    SLICE_X67Y60                                                      r  eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]/C
                         clock pessimism             -0.188     2.061    
                         clock uncertainty            0.310     2.371    
    SLICE_X67Y60         FDRE (Hold_fdre_C_D)         0.091     2.462    eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           7.157    
  -------------------------------------------------------------------
                         slack                                  4.696    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DMC
  To Clock:  CLKOUT0_1

Setup :            3  Failing Endpoints,  Worst Slack       -4.167ns,  Total Violation      -12.425ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.167ns  (required time - arrival time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna705Khz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_ADC_TOP/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (CLKOUT0_1 rise@4440.000ns - clk_out1_DMC rise@4439.977ns)
  Data Path Delay:        7.724ns  (logic 0.718ns (9.295%)  route 7.006ns (90.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns = ( 4445.494 - 4440.000 ) 
    Source Clock Delay      (SCD):    1.608ns = ( 4441.584 - 4439.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                   4439.977  4439.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4439.977 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.636  4441.613    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441  4438.172 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710  4439.882    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  4439.979 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=31, routed)          1.606  4441.584    io0/inst_top/Inst_PWM/CLK
    SLICE_X55Y114                                                     r  io0/inst_top/Inst_PWM/sampleEna705Khz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDCE (Prop_fdce_C_Q)         0.419  4442.003 r  io0/inst_top/Inst_PWM/sampleEna705Khz_reg/Q
                         net (fo=4, routed)           7.006  4449.010    io0/inst_ADC_TOP/sampleclk
    SLICE_X56Y115        LUT4 (Prop_lut4_I2_O)        0.299  4449.309 r  io0/inst_ADC_TOP/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000  4449.309    io0/inst_ADC_TOP/n_2_cnt[0]_i_1
    SLICE_X56Y115        FDRE                                         r  io0/inst_ADC_TOP/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                   4440.000  4440.000 r  
    E3                                                0.000  4440.000 r  clk
                         net (fo=0)                   0.000  4440.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4441.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.029  4442.440    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4442.523 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397  4443.920    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4444.011 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.483  4445.494    io0/inst_ADC_TOP/I1
    SLICE_X56Y115                                                     r  io0/inst_ADC_TOP/cnt_reg[0]/C
                         clock pessimism              0.000  4445.494    
                         clock uncertainty           -0.429  4445.065    
    SLICE_X56Y115        FDRE (Setup_fdre_C_D)        0.077  4445.142    io0/inst_ADC_TOP/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       4445.142    
                         arrival time                       -4449.309    
  -------------------------------------------------------------------
                         slack                                 -4.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna705Khz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_ADC_TOP/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk_out1_DMC rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.227ns (7.346%)  route 2.863ns (92.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.558     0.558    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=31, routed)          0.556     0.558    io0/inst_top/Inst_PWM/CLK
    SLICE_X55Y114                                                     r  io0/inst_top/Inst_PWM/sampleEna705Khz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDCE (Prop_fdce_C_Q)         0.128     0.686 r  io0/inst_top/Inst_PWM/sampleEna705Khz_reg/Q
                         net (fo=4, routed)           2.863     3.549    io0/inst_ADC_TOP/sampleclk
    SLICE_X56Y115        LUT4 (Prop_lut4_I2_O)        0.099     3.648 r  io0/inst_ADC_TOP/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.648    io0/inst_ADC_TOP/n_2_cnt[1]_i_1
    SLICE_X56Y115        FDRE                                         r  io0/inst_ADC_TOP/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     0.866    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.919 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.464     1.382    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.411 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.822     2.234    io0/inst_ADC_TOP/I1
    SLICE_X56Y115                                                     r  io0/inst_ADC_TOP/cnt_reg[1]/C
                         clock pessimism              0.000     2.234    
                         clock uncertainty            0.429     2.662    
    SLICE_X56Y115        FDRE (Hold_fdre_C_D)         0.131     2.793    io0/inst_ADC_TOP/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  0.855    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            4  Failing Endpoints,  Worst Slack       -0.622ns,  Total Violation       -2.068ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.622ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 2.265ns (44.216%)  route 2.858ns (55.784%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.966ns = ( 10.966 - 5.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.093     2.575    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.619     5.848    eth0.e1/m100.u0/ethc0/I2
    SLICE_X61Y68                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.419     6.267 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/Q
                         net (fo=10, routed)          1.029     7.296    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I10[4]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.299     7.595 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_7/O
                         net (fo=1, routed)           0.000     7.595    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][8]_i_7
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.145 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]_i_2/CO[3]
                         net (fo=8, routed)           0.784     8.929    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][8]_i_2
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.455     9.384 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][6]_i_3/O
                         net (fo=2, routed)           0.561     9.945    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][6]_i_3
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.328    10.273 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.000    10.273    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[cnt][3]_i_4
    SLICE_X60Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    10.487 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][3]_i_1/O
                         net (fo=4, routed)           0.483    10.970    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r_reg[cnt][3]_i_1
    SLICE_X59Y58         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     7.652    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.735 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634     9.369    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.460 r  bufgclk45/O
                         net (fo=343, routed)         1.505    10.966    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I51
    SLICE_X59Y58                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/C
                         clock pessimism              0.071    11.036    
                         clock uncertainty           -0.310    10.726    
    SLICE_X59Y58         FDRE (Setup_fdre_C_CE)      -0.378    10.348    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                         -10.970    
  -------------------------------------------------------------------
                         slack                                 -0.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.348ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 7.408 - 5.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.391    20.641    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428    21.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.556    21.700    eth0.e1/m100.u0/ethc0/I2
    SLICE_X63Y73                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.128    21.828 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][4]/Q
                         net (fo=1, routed)           0.059    21.887    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I9[4]
    SLICE_X62Y73         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     5.945    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.998 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     6.557    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.586 r  bufgclk45/O
                         net (fo=343, routed)         0.822     7.408    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I51
    SLICE_X62Y73                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][4]/C
                         clock pessimism             -0.188     7.220    
                         clock uncertainty            0.310     7.530    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.010     7.540    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][4]
  -------------------------------------------------------------------
                         required time                         -7.540    
                         arrival time                          21.887    
  -------------------------------------------------------------------
                         slack                                 14.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk_out1_DMC

Setup :           18  Failing Endpoints,  Worst Slack       -6.299ns,  Total Violation     -109.912ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.299ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/samplevalue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_out1_DMC rise@5060.023ns - CLKOUT0_1 rise@5060.000ns)
  Data Path Delay:        1.343ns  (logic 0.642ns (47.792%)  route 0.701ns (52.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 5061.516 - 5060.023 ) 
    Source Clock Delay      (SCD):    5.833ns = ( 5065.833 - 5060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                   5060.000  5060.000 r  
    E3                                                0.000  5060.000 r  clk
                         net (fo=0)                   0.000  5060.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  5061.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.093  5062.575    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  5062.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469  5064.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5064.229 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.605  5065.833    rst0/I14
    SLICE_X56Y113                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDCE (Prop_fdce_C_Q)         0.518  5066.352 r  rst0/async.rstoutl_reg/Q
                         net (fo=310, routed)         0.346  5066.698    io0/inst_top/Inst_PWM/O2
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124  5066.822 r  io0/inst_top/Inst_PWM/samplevalue[10]_i_1/O
                         net (fo=11, routed)          0.355  5067.177    io0/inst_top/Inst_PWM/n_2_samplevalue[10]_i_1
    SLICE_X57Y110        FDRE                                         r  io0/inst_top/Inst_PWM/samplevalue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                   5060.023  5060.023 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5060.023 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.516  5061.540    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234  5058.306 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630  5059.936    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091  5060.026 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=31, routed)          1.490  5061.516    io0/inst_top/Inst_PWM/CLK
    SLICE_X57Y110                                                     r  io0/inst_top/Inst_PWM/samplevalue_reg[0]/C
                         clock pessimism              0.000  5061.516    
                         clock uncertainty           -0.433  5061.083    
    SLICE_X57Y110        FDRE (Setup_fdre_C_CE)      -0.205  5060.878    io0/inst_top/Inst_PWM/samplevalue_reg[0]
  -------------------------------------------------------------------
                         required time                       5060.878    
                         arrival time                       -5067.177    
  -------------------------------------------------------------------
                         slack                                 -6.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/lastcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMC rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.533%)  route 0.154ns (48.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.391     0.641    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.555     1.699    rst0/I14
    SLICE_X56Y113                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDCE (Prop_fdce_C_Q)         0.164     1.863 r  rst0/async.rstoutl_reg/Q
                         net (fo=310, routed)         0.154     2.018    io0/inst_top/Inst_PWM/O2
    SLICE_X56Y112        FDRE                                         r  io0/inst_top/Inst_PWM/lastcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.828     0.828    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=31, routed)          0.826     0.828    io0/inst_top/Inst_PWM/CLK
    SLICE_X56Y112                                                     r  io0/inst_top/Inst_PWM/lastcnt_reg[0]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.433     1.261    
    SLICE_X56Y112        FDRE (Hold_fdre_C_CE)       -0.016     1.245    io0/inst_top/Inst_PWM/lastcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.772    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.775ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adderahb_if/ahb_reg_reg[A][26]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        12.416ns  (logic 0.635ns (5.114%)  route 11.781ns (94.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 25.515 - 20.000 ) 
    Source Clock Delay      (SCD):    5.833ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.093     2.575    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.605     5.833    rst0/I14
    SLICE_X56Y113                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDCE (Prop_fdce_C_Q)         0.518     6.351 r  rst0/async.rstoutl_reg/Q
                         net (fo=310, routed)         0.585     6.936    rst0/O2
    SLICE_X57Y114        LUT1 (Prop_lut1_I0_O)        0.117     7.053 f  rst0/r[slv][hsel]_i_1/O
                         net (fo=706, routed)        11.196    18.249    adderahb_if/SS[0]
    SLICE_X35Y102        FDCE                                         f  adderahb_if/ahb_reg_reg[A][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.029    22.440    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.523 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    23.920    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.011 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.504    25.515    adderahb_if/I2
    SLICE_X35Y102                                                     r  adderahb_if/ahb_reg_reg[A][26]/C
                         clock pessimism              0.225    25.740    
                         clock uncertainty           -0.082    25.658    
    SLICE_X35Y102        FDCE (Recov_fdce_C_CLR)     -0.613    25.045    adderahb_if/ahb_reg_reg[A][26]
  -------------------------------------------------------------------
                         required time                         25.045    
                         arrival time                         -18.249    
  -------------------------------------------------------------------
                         slack                                  6.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/dataready_reg/PRE
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.213ns (33.955%)  route 0.414ns (66.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.391     0.641    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.555     1.699    rst0/I14
    SLICE_X56Y113                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDCE (Prop_fdce_C_Q)         0.164     1.863 r  rst0/async.rstoutl_reg/Q
                         net (fo=310, routed)         0.232     2.096    rst0/O2
    SLICE_X57Y114        LUT1 (Prop_lut1_I0_O)        0.049     2.145 f  rst0/r[slv][hsel]_i_1/O
                         net (fo=706, routed)         0.182     2.327    io0/inst_ADC_TOP/clear
    SLICE_X57Y115        FDPE                                         f  io0/inst_ADC_TOP/dataready_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     0.866    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.919 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.464     1.382    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.411 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.822     2.234    io0/inst_ADC_TOP/I1
    SLICE_X57Y115                                                     r  io0/inst_ADC_TOP/dataready_reg/C
                         clock pessimism             -0.520     1.713    
    SLICE_X57Y115        FDPE (Remov_fdpe_C_PRE)     -0.162     1.551    io0/inst_ADC_TOP/dataready_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.775    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.642ns (16.597%)  route 3.226ns (83.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.051ns = ( 11.051 - 5.000 ) 
    Source Clock Delay      (SCD):    5.833ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.093     2.575    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.605     5.833    rst0/I14
    SLICE_X56Y113                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDCE (Prop_fdce_C_Q)         0.518     6.351 r  rst0/async.rstoutl_reg/Q
                         net (fo=310, routed)         1.911     8.262    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I108
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124     8.386 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          1.315     9.702    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X79Y66         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     7.652    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.735 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634     9.369    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.460 r  bufgclk45/O
                         net (fo=343, routed)         1.590    11.051    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I51
    SLICE_X79Y66                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]/C
                         clock pessimism              0.071    11.121    
                         clock uncertainty           -0.310    10.811    
    SLICE_X79Y66         FDCE (Recov_fdce_C_CLR)     -0.405    10.406    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]
  -------------------------------------------------------------------
                         required time                         10.406    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  0.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.561ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        1.355ns  (logic 0.209ns (15.421%)  route 1.146ns (84.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 7.449 - 5.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 21.709 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.391    20.641    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428    21.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.565    21.709    eth0.e1/m100.u0/ethc0/I2
    SLICE_X66Y87                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164    21.873 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=60, routed)          0.550    22.423    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I28
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.045    22.468 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.596    23.065    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X78Y66         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     5.945    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.998 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     6.557    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.586 r  bufgclk45/O
                         net (fo=343, routed)         0.863     7.449    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I51
    SLICE_X78Y66                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism             -0.188     7.261    
                         clock uncertainty            0.310     7.571    
    SLICE_X78Y66         FDCE (Remov_fdce_C_CLR)     -0.067     7.504    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.504    
                         arrival time                          23.065    
  -------------------------------------------------------------------
                         slack                                 15.561    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk_out1_DMC

Setup :           13  Failing Endpoints,  Worst Slack       -6.977ns,  Total Violation      -90.171ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.977ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/PWMout_reg/CLR
                            (recovery check against rising-edge clock clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_out1_DMC rise@5060.023ns - CLKOUT0_1 rise@5060.000ns)
  Data Path Delay:        1.610ns  (logic 0.635ns (39.445%)  route 0.975ns (60.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 5061.512 - 5060.023 ) 
    Source Clock Delay      (SCD):    5.833ns = ( 5065.833 - 5060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                   5060.000  5060.000 r  
    E3                                                0.000  5060.000 r  clk
                         net (fo=0)                   0.000  5060.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  5061.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.093  5062.575    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  5062.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469  5064.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5064.229 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.605  5065.833    rst0/I14
    SLICE_X56Y113                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDCE (Prop_fdce_C_Q)         0.518  5066.352 r  rst0/async.rstoutl_reg/Q
                         net (fo=310, routed)         0.585  5066.937    rst0/O2
    SLICE_X57Y114        LUT1 (Prop_lut1_I0_O)        0.117  5067.054 f  rst0/r[slv][hsel]_i_1/O
                         net (fo=706, routed)         0.390  5067.443    io0/inst_top/Inst_PWM/clear
    SLICE_X55Y114        FDCE                                         f  io0/inst_top/Inst_PWM/PWMout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                   5060.023  5060.023 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5060.023 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        1.516  5061.540    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234  5058.306 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630  5059.936    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091  5060.026 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=31, routed)          1.486  5061.512    io0/inst_top/Inst_PWM/CLK
    SLICE_X55Y114                                                     r  io0/inst_top/Inst_PWM/PWMout_reg/C
                         clock pessimism              0.000  5061.512    
                         clock uncertainty           -0.433  5061.079    
    SLICE_X55Y114        FDCE (Recov_fdce_C_CLR)     -0.613  5060.466    io0/inst_top/Inst_PWM/PWMout_reg
  -------------------------------------------------------------------
                         required time                       5060.466    
                         arrival time                       -5067.443    
  -------------------------------------------------------------------
                         slack                                 -6.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/cnt_reg[10]/PRE
                            (removal check against rising-edge clock clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMC rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.213ns (35.043%)  route 0.395ns (64.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.391     0.641    clkgen0/xc7l.v/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.555     1.699    rst0/I14
    SLICE_X56Y113                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDCE (Prop_fdce_C_Q)         0.164     1.863 r  rst0/async.rstoutl_reg/Q
                         net (fo=310, routed)         0.232     2.096    rst0/O2
    SLICE_X57Y114        LUT1 (Prop_lut1_I0_O)        0.049     2.145 f  rst0/r[slv][hsel]_i_1/O
                         net (fo=706, routed)         0.163     2.307    io0/inst_top/Inst_PWM/clear
    SLICE_X54Y114        FDPE                                         f  io0/inst_top/Inst_PWM/cnt_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4597, routed)        0.828     0.828    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=31, routed)          0.825     0.826    io0/inst_top/Inst_PWM/CLK
    SLICE_X54Y114                                                     r  io0/inst_top/Inst_PWM/cnt_reg[10]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.433     1.259    
    SLICE_X54Y114        FDPE (Remov_fdpe_C_PRE)     -0.138     1.121    io0/inst_top/Inst_PWM/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  1.186    





