// This is a verilog code that implements a 4-to-1 multiplexer using if-else statement

module mux_4to1 (
    input [3:0] in0, in1, in2, in3, // input lines
    input [1:0] sel, // selection lines
    output reg out
);

always @ (*) begin // combinational logic
    if (sel == 2'b00) begin // if selection lines are 00
        out = in0; // output is set to input 0
    end else if (sel == 2'b01) begin // if selection lines are 01
        out = in1; // output is set to input 1
    end else if (sel == 2'b10) begin // if selection lines are 10
        out = in2; // output is set to input 2
    end else begin // if selection lines are 11
        out = in3; // output is set to input 3
    end
end

endmodule