{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574806866675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574806866687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 17:21:06 2019 " "Processing started: Tue Nov 26 17:21:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574806866687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806866687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulating-life -c simulating-life " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulating-life -c simulating-life" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806866687 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574806867478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574806867478 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 main.v(50) " "Verilog HDL Expression warning at main.v(50): truncated literal to match 8 bits" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574806880052 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(126) " "Verilog HDL information at main.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574806880054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v 4 4 " "Found 4 design units, including 4 entities, in source file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806880061 ""} { "Info" "ISGN_ENTITY_NAME" "2 simulation " "Found entity 2: simulation" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806880061 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806880061 ""} { "Info" "ISGN_ENTITY_NAME" "4 rateDivider " "Found entity 4: rateDivider" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806880061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../vga_adapter/vga_adapter.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806880114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../vga_adapter/vga_address_translator.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806880124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../vga_adapter/vga_controller.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806880134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../vga_adapter/vga_pll.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806880144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574806880939 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_in main.v(86) " "Verilog HDL Always Construct warning at main.v(86): inferring latch(es) for variable \"x_in\", which holds its previous value in one or more paths through the always construct" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574806880941 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_in main.v(86) " "Verilog HDL Always Construct warning at main.v(86): inferring latch(es) for variable \"y_in\", which holds its previous value in one or more paths through the always construct" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574806880941 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[0\] main.v(88) " "Inferred latch for \"y_in\[0\]\" at main.v(88)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880943 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[1\] main.v(88) " "Inferred latch for \"y_in\[1\]\" at main.v(88)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880943 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[2\] main.v(88) " "Inferred latch for \"y_in\[2\]\" at main.v(88)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880943 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[3\] main.v(88) " "Inferred latch for \"y_in\[3\]\" at main.v(88)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880943 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[4\] main.v(88) " "Inferred latch for \"y_in\[4\]\" at main.v(88)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880943 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[5\] main.v(88) " "Inferred latch for \"y_in\[5\]\" at main.v(88)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880943 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[6\] main.v(88) " "Inferred latch for \"y_in\[6\]\" at main.v(88)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880943 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[7\] main.v(88) " "Inferred latch for \"y_in\[7\]\" at main.v(88)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880943 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[0\] main.v(86) " "Inferred latch for \"x_in\[0\]\" at main.v(86)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880943 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[1\] main.v(86) " "Inferred latch for \"x_in\[1\]\" at main.v(86)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880943 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[2\] main.v(86) " "Inferred latch for \"x_in\[2\]\" at main.v(86)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880943 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[3\] main.v(86) " "Inferred latch for \"x_in\[3\]\" at main.v(86)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[4\] main.v(86) " "Inferred latch for \"x_in\[4\]\" at main.v(86)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[5\] main.v(86) " "Inferred latch for \"x_in\[5\]\" at main.v(86)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[6\] main.v(86) " "Inferred latch for \"x_in\[6\]\" at main.v(86)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[7\] main.v(86) " "Inferred latch for \"x_in\[7\]\" at main.v(86)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806880944 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rateDivider rateDivider:d1 " "Elaborating entity \"rateDivider\" for hierarchy \"rateDivider:d1\"" {  } { { "../main.v" "d1" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(326) " "Verilog HDL assignment warning at main.v(326): truncated value with size 32 to match size of target (1)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806881195 "|main|rateDivider:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "../main.v" "VGA" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "../vga_adapter/vga_adapter.v" "user_input_translator" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../vga_adapter/vga_adapter.v" "VideoMemory" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../vga_adapter/vga_adapter.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881508 ""}  } { { "../vga_adapter/vga_adapter.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806881508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/quartus_project/db/altsyncram_m6m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806881636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806881636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/quartus_project/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806881680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806881680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/quartus_project/db/altsyncram_m6m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/quartus_project/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806881723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806881723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/quartus_project/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/quartus_project/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806881766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806881766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/quartus_project/db/altsyncram_m6m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "../vga_adapter/vga_adapter.v" "mypll" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../vga_adapter/vga_pll.v" "altpll_component" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../vga_adapter/vga_pll.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806881818 ""}  } { { "../vga_adapter/vga_pll.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806881818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/quartus_project/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806881941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806881941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "../vga_adapter/vga_adapter.v" "controller" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c1 " "Elaborating entity \"control\" for hierarchy \"control:c1\"" {  } { { "../main.v" "c1" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806881951 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(292) " "Verilog HDL Case Statement information at main.v(292): all case item expressions in this case statement are onehot" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 292 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574806881952 "|main|control:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simulation simulation:s1 " "Elaborating entity \"simulation\" for hierarchy \"simulation:s1\"" {  } { { "../main.v" "s1" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806882171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(158) " "Verilog HDL assignment warning at main.v(158): truncated value with size 32 to match size of target (8)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806882182 "|main|simulation:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(185) " "Verilog HDL assignment warning at main.v(185): truncated value with size 32 to match size of target (8)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806882187 "|main|simulation:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(186) " "Verilog HDL assignment warning at main.v(186): truncated value with size 32 to match size of target (8)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806882188 "|main|simulation:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(205) " "Verilog HDL assignment warning at main.v(205): truncated value with size 32 to match size of target (8)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806882192 "|main|simulation:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(206) " "Verilog HDL assignment warning at main.v(206): truncated value with size 32 to match size of target (8)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806882192 "|main|simulation:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(212) " "Verilog HDL assignment warning at main.v(212): truncated value with size 32 to match size of target (8)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806882193 "|main|simulation:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(213) " "Verilog HDL assignment warning at main.v(213): truncated value with size 32 to match size of target (8)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806882193 "|main|simulation:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(221) " "Verilog HDL assignment warning at main.v(221): truncated value with size 32 to match size of target (8)" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806882349 "|main|simulation:s1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574806901405 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806904207 "|main|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574806904207 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574806904309 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574806907358 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/quartus_project/output_files/simulating-life.map.smsg " "Generated suppressed messages file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/quartus_project/output_files/simulating-life.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806907496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574806909612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806909612 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1574806912731 ""}  } { { "db/altpll_80u.tdf" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/quartus_project/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1574806912731 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806913579 "|main|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806913579 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806913579 "|main|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574806913579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "967 " "Implemented 967 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574806913598 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574806913598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "907 " "Implemented 907 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574806913598 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574806913598 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574806913598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574806913598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1125 " "Peak virtual memory: 1125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574806914433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 17:21:54 2019 " "Processing ended: Tue Nov 26 17:21:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574806914433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574806914433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574806914433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806914433 ""}
