# Loading project rom_more_clk_testbench
# Compile of microprocessor_tb.v was successful.
# Compile of micro.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim work.microprocessor_tb -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver
# vsim work.microprocessor_tb -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver 
# Start time: 12:16:11 on Nov 23,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 24, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/micro.vo
# ** Error: (vsim-3063) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): Port 'hold_out' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/micro.vo
# ** Error: (vsim-3063) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): Port 'hold_count' not found in the connected module (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/micro.vo
# ** Error: (vsim-3063) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): Port 'hold' not found in the connected module (10th connection).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/micro.vo
# ** Error: (vsim-3063) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): Port 'start_hold' not found in the connected module (11th connection).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/micro.vo
# ** Error: (vsim-3063) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): Port 'end_hold' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Error loading design
# End time: 12:16:12 on Nov 23,2019, Elapsed time: 0:00:01
# Errors: 5, Warnings: 18
# Compile of microprocessor_tb.v was successful.
# Compile of micro.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb 
# Start time: 12:19:10 on Nov 23,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Too few port connections. Expected 25, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(28)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v line 28
vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb
# End time: 12:22:43 on Nov 23,2019, Elapsed time: 0:03:33
# Errors: 0, Warnings: 18
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb 
# Start time: 12:22:43 on Nov 23,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Too few port connections. Expected 25, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(28)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v line 28
# Compile of microprocessor_tb.v was successful.
# Compile of micro.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb
# End time: 12:28:11 on Nov 23,2019, Elapsed time: 0:05:28
# Errors: 0, Warnings: 18
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb 
# Start time: 12:28:11 on Nov 23,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Too few port connections. Expected 25, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(28)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v line 28
# Compile of microprocessor_tb.v was successful.
# Compile of micro.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb
# End time: 12:29:49 on Nov 23,2019, Elapsed time: 0:01:38
# Errors: 0, Warnings: 18
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb 
# Start time: 12:29:49 on Nov 23,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Too few port connections. Expected 25, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2722 ps, d[0]:2889 ps, 222 ps );
#    Time: 2889 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\data_mem|altsyncram_component|auto_generated|ram_block1a0 /we_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2705 ps, d:2926 ps, 222 ps );
#    Time: 2926 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# Break key hit
# Simulation stop requested.
# Compile of microprocessor_tb.v was successful.
# Compile of micro.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb
# End time: 12:35:44 on Nov 23,2019, Elapsed time: 0:05:55
# Errors: 2, Warnings: 18
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb 
# Start time: 12:35:44 on Nov 23,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Too few port connections. Expected 25, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(28)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v line 28
# Compile of microprocessor_tb.v was successful.
# Compile of micro.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb
# End time: 12:42:48 on Nov 23,2019, Elapsed time: 0:07:04
# Errors: 0, Warnings: 18
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb 
# Start time: 12:42:48 on Nov 23,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Too few port connections. Expected 25, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2713 ps, d:2740 ps, 222 ps );
#    Time: 2740 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2713 ps, d:2881 ps, 222 ps );
#    Time: 2881 ps  Iteration: 1  Instance: /microprocessor_tb/uut/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2713 ps, d:2908 ps, 222 ps );
#    Time: 2908 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(28)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v line 28
# Compile of microprocessor_tb.v was successful.
# Compile of micro.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb
# End time: 12:45:46 on Nov 23,2019, Elapsed time: 0:02:58
# Errors: 3, Warnings: 18
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb 
# Start time: 12:45:46 on Nov 23,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Too few port connections. Expected 25, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v(28)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab4/rom_more_clk/simulation/modelsim/microprocessor_tb.v line 28
quit -sim
# End time: 13:18:38 on Nov 23,2019, Elapsed time: 0:32:52
# Errors: 0, Warnings: 18
# reading /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project rom_more_clk_cache
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb 
# Start time: 13:19:22 on Nov 23,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3015) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [PCDPC] - Port size (7) does not match connection size (8) for port 'hold_count'. The port definition is at: /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/micro.vo(60).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2702 ps, d:2769 ps, 222 ps );
#    Time: 2769 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\single_line_cache|DPR|altsyncram_component|auto_generated|ram_block1a136 /byteena_a_register
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v line 33
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb
# End time: 13:23:03 on Nov 23,2019, Elapsed time: 0:03:41
# Errors: 1, Warnings: 19
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_mf -L altera_ver work.microprocessor_tb 
# Start time: 13:23:03 on Nov 23,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2702 ps, d:2769 ps, 222 ps );
#    Time: 2769 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\single_line_cache|DPR|altsyncram_component|auto_generated|ram_block1a136 /byteena_a_register
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab4/rom_more_clk_cache/simulation/modelsim/microprocessor_tb.v line 33
