Analysis & Synthesis report for ula
Sun Sep 24 17:14:42 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+-----------------------------------+---------------------------------------------+
; Analysis & Synthesis Status       ; Failed - Sun Sep 24 17:14:42 2017           ;
; Quartus Prime Version             ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                     ; ula                                         ;
; Top-level Entity Name             ; 8bitnot                                     ;
; Family                            ; Arria II GX                                 ;
; Logic utilization                 ; N/A until Partition Merge                   ;
;     Combinational ALUTs           ; N/A until Partition Merge                   ;
;     Memory ALUTs                  ; N/A until Partition Merge                   ;
;     Dedicated logic registers     ; N/A until Partition Merge                   ;
; Total registers                   ; N/A until Partition Merge                   ;
; Total pins                        ; N/A until Partition Merge                   ;
; Total virtual pins                ; N/A until Partition Merge                   ;
; Total block memory bits           ; N/A until Partition Merge                   ;
; DSP block 18-bit elements         ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS    ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA    ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA ; N/A until Partition Merge                   ;
; Total PLLs                        ; N/A until Partition Merge                   ;
; Total DLLs                        ; N/A until Partition Merge                   ;
+-----------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                           ; 8bitnot            ; ula                ;
; Family name                                                                     ; Arria II GX        ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sun Sep 24 17:14:23 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file 1bitfulladder.bdf
    Info (12023): Found entity 1: 1bitfulladder
Info (12021): Found 1 design units, including 1 entities, in source file latchd.bdf
    Info (12023): Found entity 1: latchd
Info (12021): Found 1 design units, including 1 entities, in source file flipflopd.bdf
    Info (12023): Found entity 1: flipflopd
Info (12021): Found 1 design units, including 1 entities, in source file 8bitadder.bdf
    Info (12023): Found entity 1: 8bitadder
Info (12021): Found 1 design units, including 1 entities, in source file 8bitnot.bdf
    Info (12023): Found entity 1: 8bitnot
Info (12021): Found 1 design units, including 1 entities, in source file ula.bdf
    Info (12023): Found entity 1: ula
Info (12021): Found 1 design units, including 1 entities, in source file 8bitand.bdf
    Info (12023): Found entity 1: 8bitand
Info (12021): Found 1 design units, including 1 entities, in source file 8bitor.bdf
    Info (12023): Found entity 1: 8bitor
Info (12021): Found 1 design units, including 1 entities, in source file 8bitxor.bdf
    Info (12023): Found entity 1: 8bitxor
Info (12021): Found 1 design units, including 1 entities, in source file 8x1multiplier.bdf
    Info (12023): Found entity 1: 8x1multiplier
Info (12021): Found 1 design units, including 1 entities, in source file 8x8multiplier.bdf
    Info (12023): Found entity 1: 8x8multiplier
Info (12021): Found 1 design units, including 1 entities, in source file 8bitsubtractor.bdf
    Info (12023): Found entity 1: 8bitsubtractor
Info (12021): Found 1 design units, including 1 entities, in source file 2to1mux.bdf
    Info (12023): Found entity 1: 2to1mux
Info (12021): Found 1 design units, including 1 entities, in source file 8to3encoder.bdf
    Info (12023): Found entity 1: 8to3encoder
Info (12021): Found 1 design units, including 1 entities, in source file leftlogicshifter.bdf
    Info (12023): Found entity 1: leftlogicshifter
Info (12021): Found 1 design units, including 1 entities, in source file 8x1mux.bdf
    Info (12023): Found entity 1: 8x1mux
Info (12021): Found 1 design units, including 1 entities, in source file rightlogicshifter.bdf
    Info (12023): Found entity 1: rightlogicshifter
Info (12021): Found 1 design units, including 1 entities, in source file leftrotate.bdf
    Info (12023): Found entity 1: leftrotate
Info (12021): Found 1 design units, including 1 entities, in source file rightrotate.bdf
    Info (12023): Found entity 1: rightrotate
Info (12021): Found 1 design units, including 1 entities, in source file leftarithshifter.bdf
    Info (12023): Found entity 1: leftarithshifter
Info (12021): Found 1 design units, including 1 entities, in source file rightarithshifter.bdf
    Info (12023): Found entity 1: rightarithshifter
Info (12021): Found 1 design units, including 1 entities, in source file 4x4multiplier.bdf
    Info (12023): Found entity 1: 4x4multiplier
Info (12021): Found 1 design units, including 1 entities, in source file 1bithalfadder.bdf
    Info (12023): Found entity 1: 1bithalfadder
Info (12021): Found 1 design units, including 1 entities, in source file 8x8divider.bdf
    Info (12023): Found entity 1: 8x8divider
Info (12021): Found 1 design units, including 1 entities, in source file cas.bdf
    Info (12023): Found entity 1: cas
Info (12127): Elaborating entity "8bitnot" for the top level hierarchy
Error (275028): Bus name allowed only on bus line -- pin "o[0..7]"
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings
    Error: Peak virtual memory: 815 megabytes
    Error: Processing ended: Sun Sep 24 17:14:42 2017
    Error: Elapsed time: 00:00:19
    Error: Total CPU time (on all processors): 00:00:43


