Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,258
design__instance__area,3396.56
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002934494987130165
power__switching__total,0.00016598137153778225
power__leakage__total,0.000001609924879630853
power__total,0.00046104079228825867
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2543128557501616
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2543128557501616
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10302545219662627
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.165371498953226
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.103025
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.053661
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2595326249592132
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2595326249592132
timing__hold__ws__corner:nom_slow_1p08V_125C,0.606258393980193
timing__setup__ws__corner:nom_slow_1p08V_125C,11.99432587200527
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.606258
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.667120
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25632469094998345
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25632469094998345
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29253003625211343
timing__setup__ws__corner:nom_typ_1p20V_25C,13.365497531474546
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.292530
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.186796
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2543128557501616
clock__skew__worst_setup,0.2543128557501616
timing__hold__ws,0.10302545219662627
timing__setup__ws,11.99432587200527
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103025
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.667120
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,258
design__instance__area__stdcell,3396.56
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.117359
design__instance__utilization__stdcell,0.117359
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,21
design__instance__area__class:inverter,114.307
design__instance__count__class:sequential_cell,19
design__instance__area__class:sequential_cell,896.314
design__instance__count__class:multi_input_combinational_cell,160
design__instance__area__class:multi_input_combinational_cell,1689.21
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,44
design__instance__area__class:timing_repair_buffer,587.866
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5224.81
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,27
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,295
route__net__special,2
route__drc_errors__iter:0,136
route__wirelength__iter:0,5561
route__drc_errors__iter:1,45
route__wirelength__iter:1,5553
route__drc_errors__iter:2,46
route__wirelength__iter:2,5497
route__drc_errors__iter:3,0
route__wirelength__iter:3,5503
route__drc_errors,0
route__wirelength,5503
route__vias,1554
route__vias__singlecut,1554
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,106.865
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,20
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,20
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,20
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,20
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000377011
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000372627
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000489023
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000372627
design_powergrid__voltage__worst,0.0000372627
design_powergrid__voltage__worst__net:VPWR,1.19996
design_powergrid__drop__worst,0.0000377011
design_powergrid__drop__worst__net:VPWR,0.0000377011
design_powergrid__voltage__worst__net:VGND,0.0000372627
design_powergrid__drop__worst__net:VGND,0.0000372627
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000054299999999999996801668643298111049944054684601724147796630859375
ir__drop__worst,0.0000377000000000000015762564864463257663373951800167560577392578125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
