<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 274</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page274-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a274.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">11-20&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL¬Æ STREAMING&#160;SIMD&#160;EXTENSIONS&#160;2 (INTEL¬Æ SSE2)</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft07">If the&#160;processor&#160;attempts&#160;to execute&#160;an unsupported&#160;SSE&#160;or SSE2&#160;instruction, the&#160;processor will generate&#160;an&#160;<br/>invalid-opcode exception&#160;(#UD). If an&#160;operating system&#160;did&#160;not provide adequate&#160;system level&#160;support for&#160;SSE,&#160;<br/>executing an&#160;SSE or&#160;SSE2 instructions can&#160;also&#160;generate&#160;#UD.</p>
<p style="position:absolute;top:184px;left:68px;white-space:nowrap" class="ft03">11.6.3&#160;</p>
<p style="position:absolute;top:184px;left:148px;white-space:nowrap" class="ft03">Checking for the DAZ Flag in the MXCSR Register</p>
<p style="position:absolute;top:214px;left:68px;white-space:nowrap" class="ft08">The denormals-are-zero flag in the MXCSR register is available&#160;in most of the Pentium 4 processors and in&#160;the&#160;Intel&#160;<br/>Xeon processor,&#160;with the&#160;exception of some&#160;early steppings.&#160;To&#160;check for the&#160;presence of&#160;the DAZ flag&#160;in&#160;the&#160;MXCSR&#160;<br/>register,&#160;do&#160;the&#160;following:<br/>1.&#160;Establish a&#160;512-byte&#160;FXSAVE&#160;area in memory.<br/>2.&#160;Clear&#160;the&#160;FXSAVE area&#160;to&#160;all 0s.<br/>3.&#160;Execute the&#160;FXSAVE instruction,&#160;using the&#160;address of the first&#160;byte&#160;of the&#160;cleared&#160;FXSAVE&#160;area as&#160;a source&#160;</p>
<p style="position:absolute;top:336px;left:93px;white-space:nowrap" class="ft07">operand.&#160;See&#160;‚ÄúFXSAVE‚ÄîSave&#160;x87&#160;FPU,&#160;MMX,&#160;SSE,&#160;and&#160;SSE2&#160;State‚Äù&#160;<a href="˛ˇ">in Chapter 3 of the&#160;</a><i>Intel¬Æ 64&#160;and&#160;IA-32&#160;<br/>Architectures&#160;Software Developer‚Äôs Manual, Volume&#160;2A,</i>&#160;for&#160;a description&#160;of&#160;the FXSAVE instruction&#160;and the&#160;<br/>layout of the&#160;FXSAVE image.</p>
<p style="position:absolute;top:393px;left:68px;white-space:nowrap" class="ft02">4.&#160;Check&#160;the value in&#160;the MXCSR_MASK&#160;field&#160;in&#160;the FXSAVE&#160;image&#160;(bytes 28 through 31).</p>
<p style="position:absolute;top:417px;left:93px;white-space:nowrap" class="ft02">‚Äî&#160;If the&#160;value of the&#160;MXCSR_MASK field&#160;is&#160;00000000H,&#160;the DAZ flag&#160;and denormals-are-zero&#160;mode&#160;are not&#160;</p>
<p style="position:absolute;top:433px;left:119px;white-space:nowrap" class="ft02">supported.</p>
<p style="position:absolute;top:457px;left:93px;white-space:nowrap" class="ft02">‚Äî&#160;If&#160;the value&#160;of&#160;the MXCSR_MASK&#160;field is&#160;non-zero and bit&#160;6&#160;is set,&#160;the DAZ flag and&#160;denormals-are-zero&#160;</p>
<p style="position:absolute;top:474px;left:119px;white-space:nowrap" class="ft02">mode&#160;are&#160;supported.</p>
<p style="position:absolute;top:498px;left:68px;white-space:nowrap" class="ft07">If&#160;the DAZ flag&#160;is not&#160;supported, then it&#160;is a&#160;reserved&#160;bit&#160;and attempting to&#160;write&#160;a&#160;1 to&#160;it will cause&#160;a&#160;general-<br/>protection exception (#GP). S<a href="o_7281d5ea06a5b67a-275.html">ee Section 11.6.6,&#160;‚ÄúGuidelines&#160;for&#160;Writing to the MXCSR&#160;Register,‚Äù</a>&#160;for general guide-<br/>lines for preventing&#160;general-protection&#160;exceptions when&#160;writing to&#160;the MXCSR&#160;register.</p>
<p style="position:absolute;top:581px;left:68px;white-space:nowrap" class="ft03">11.6.4&#160;</p>
<p style="position:absolute;top:581px;left:148px;white-space:nowrap" class="ft03">Initialization of&#160;SSE/SSE2 Extensions</p>
<p style="position:absolute;top:612px;left:68px;white-space:nowrap" class="ft07">The&#160;SSE and SSE2&#160;state&#160;is contained in the&#160;XMM and MXCSR&#160;registers.&#160;Upon a&#160;hardware reset of the&#160;processor,&#160;this&#160;<br/>state&#160;is initialized as&#160;follows (see<a href="o_7281d5ea06a5b67a-274.html">&#160;Table 11-2):</a></p>
<p style="position:absolute;top:650px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:651px;left:93px;white-space:nowrap" class="ft02">All&#160;SIMD floating-point&#160;exceptions are masked (bits&#160;7 through 12 of&#160;the MXCSR&#160;register is&#160;set&#160;to 1).</p>
<p style="position:absolute;top:673px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:673px;left:93px;white-space:nowrap" class="ft02">All SIMD&#160;floating-point exception&#160;flags are&#160;cleared&#160;(bits&#160;0 through 5 of the&#160;MXCSR&#160;register&#160;is set to&#160;0).</p>
<p style="position:absolute;top:695px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:696px;left:93px;white-space:nowrap" class="ft02">The rounding&#160;control&#160;is set to round-nearest (bits&#160;13&#160;and&#160;14&#160;of&#160;the MXCSR register&#160;are&#160;set to 00B).</p>
<p style="position:absolute;top:718px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:718px;left:93px;white-space:nowrap" class="ft02">The&#160;flush-to-zero mode&#160;is&#160;disabled (bit 15 of the&#160;MXCSR&#160;register is&#160;set to&#160;0).</p>
<p style="position:absolute;top:740px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:741px;left:93px;white-space:nowrap" class="ft07">The&#160;denormals-are-zeros mode is disabled&#160;(bit 6 of the&#160;MXCSR register is set to 0).&#160;If&#160;the denormals-are-zeros&#160;<br/>mode&#160;is not&#160;supported,&#160;this bit&#160;is reserved&#160;and will be&#160;set to 0&#160;on initialization.</p>
<p style="position:absolute;top:779px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:780px;left:93px;white-space:nowrap" class="ft02">Each&#160;of&#160;the XMM registers is&#160;cleared (set to&#160;all zeros).</p>
<p style="position:absolute;top:912px;left:68px;white-space:nowrap" class="ft02">If the&#160;processor&#160;is reset by asserting the&#160;INIT# pin,&#160;the&#160;SSE&#160;and SSE2&#160;state&#160;is not changed.</p>
<p style="position:absolute;top:962px;left:68px;white-space:nowrap" class="ft03">11.6.5&#160;</p>
<p style="position:absolute;top:962px;left:148px;white-space:nowrap" class="ft03">Saving and Restoring the SSE/SSE2 State</p>
<p style="position:absolute;top:993px;left:68px;white-space:nowrap" class="ft010">The&#160;FXSAVE instruction&#160;saves&#160;the&#160;x87&#160;FPU,&#160;MMX, SSE and SSE2&#160;states (which includes&#160;the contents of eight XMM&#160;<br/>registers and&#160;the MXCSR registers)&#160;in&#160;a 512-byte&#160;block&#160;of&#160;memory. The&#160;FXRSTOR instruction&#160;restores the saved&#160;<br/>SSE and&#160;SSE2&#160;state from memory.&#160;See&#160;the&#160;FXSAVE<a href="˛ˇ">&#160;instruction in Chapter&#160;3&#160;</a>of&#160;the&#160;<i>Intel¬Æ&#160;64 and&#160;IA-32 Architec-<br/>tures Software&#160;Developer‚Äôs&#160;Manual, Volume&#160;2A,</i>&#160;for the&#160;layout of the&#160;512-byte&#160;state&#160;block.</p>
<p style="position:absolute;top:811px;left:224px;white-space:nowrap" class="ft06">Table&#160;11-2. &#160;SSE and&#160;SSE2 State Following&#160;a Power-up/Reset&#160;or INIT</p>
<p style="position:absolute;top:835px;left:203px;white-space:nowrap" class="ft02">Registers</p>
<p style="position:absolute;top:835px;left:419px;white-space:nowrap" class="ft02">Power-Up or Reset</p>
<p style="position:absolute;top:835px;left:684px;white-space:nowrap" class="ft02">INIT</p>
<p style="position:absolute;top:859px;left:76px;white-space:nowrap" class="ft02">XMM0 through XMM7</p>
<p style="position:absolute;top:859px;left:463px;white-space:nowrap" class="ft02">+0.0</p>
<p style="position:absolute;top:859px;left:563px;white-space:nowrap" class="ft02">Unchanged</p>
<p style="position:absolute;top:883px;left:76px;white-space:nowrap" class="ft02">MXCSR</p>
<p style="position:absolute;top:883px;left:456px;white-space:nowrap" class="ft02">1F80H</p>
<p style="position:absolute;top:883px;left:563px;white-space:nowrap" class="ft02">Unchanged</p>
</div>
</body>
</html>
