Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Sep  6 11:09:43 2025
| Host         : Dan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hx_oled_top_timing_summary_routed.rpt -pb hx_oled_top_timing_summary_routed.pb -rpx hx_oled_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hx_oled_top
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (190)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (348)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (190)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cur_st_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cur_st_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cur_st_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cur_st_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: oled_clear/FSM_sequential_cur_st_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: oled_clear/FSM_sequential_cur_st_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: oled_clear/FSM_sequential_cur_st_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: oled_write_data/FSM_onehot_cur_st_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: oled_write_data/FSM_onehot_cur_st_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: oled_write_data/FSM_onehot_cur_st_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: oled_write_data/FSM_onehot_cur_st_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: oled_write_data/FSM_onehot_cur_st_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: oled_write_data/FSM_onehot_cur_st_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_n_reg/Q (HIGH)

 There are 111 register/latch pins with no clock driven by root clock pin: spi_master/sck_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (348)
--------------------------------------------------
 There are 348 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.727        0.000                      0                  132        0.259        0.000                      0                  132        9.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.727        0.000                      0                  132        0.259        0.000                      0                  132        9.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.727ns  (required time - arrival time)
  Source:                 spi_master/delay_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_master/delay_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.748ns (19.752%)  route 3.039ns (80.248%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 24.368 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.374     4.640    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.433     5.073 f  spi_master/delay_count_reg[25]/Q
                         net (fo=2, routed)           0.664     5.737    spi_master/delay_count[25]
    SLICE_X51Y97         LUT4 (Prop_lut4_I2_O)        0.105     5.842 f  spi_master/delay_count[31]_i_5/O
                         net (fo=1, routed)           0.719     6.561    spi_master/delay_count[31]_i_5_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.105     6.666 f  spi_master/delay_count[31]_i_2/O
                         net (fo=3, routed)           0.798     7.464    spi_master/delay_count[31]_i_2_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.105     7.569 r  spi_master/delay_count[31]_i_1/O
                         net (fo=31, routed)          0.858     8.426    spi_master/sck_reg_0
    SLICE_X50Y99         FDRE                                         r  spi_master/delay_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.262    24.368    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  spi_master/delay_count_reg[29]/C
                         clock pessimism              0.243    24.612    
                         clock uncertainty           -0.035    24.576    
    SLICE_X50Y99         FDRE (Setup_fdre_C_R)       -0.423    24.153    spi_master/delay_count_reg[29]
  -------------------------------------------------------------------
                         required time                         24.153    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 15.727    

Slack (MET) :             15.727ns  (required time - arrival time)
  Source:                 spi_master/delay_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_master/delay_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.748ns (19.752%)  route 3.039ns (80.248%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 24.368 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.374     4.640    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.433     5.073 f  spi_master/delay_count_reg[25]/Q
                         net (fo=2, routed)           0.664     5.737    spi_master/delay_count[25]
    SLICE_X51Y97         LUT4 (Prop_lut4_I2_O)        0.105     5.842 f  spi_master/delay_count[31]_i_5/O
                         net (fo=1, routed)           0.719     6.561    spi_master/delay_count[31]_i_5_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.105     6.666 f  spi_master/delay_count[31]_i_2/O
                         net (fo=3, routed)           0.798     7.464    spi_master/delay_count[31]_i_2_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.105     7.569 r  spi_master/delay_count[31]_i_1/O
                         net (fo=31, routed)          0.858     8.426    spi_master/sck_reg_0
    SLICE_X50Y99         FDRE                                         r  spi_master/delay_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.262    24.368    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  spi_master/delay_count_reg[30]/C
                         clock pessimism              0.243    24.612    
                         clock uncertainty           -0.035    24.576    
    SLICE_X50Y99         FDRE (Setup_fdre_C_R)       -0.423    24.153    spi_master/delay_count_reg[30]
  -------------------------------------------------------------------
                         required time                         24.153    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 15.727    

Slack (MET) :             15.727ns  (required time - arrival time)
  Source:                 spi_master/delay_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_master/delay_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.748ns (19.752%)  route 3.039ns (80.248%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 24.368 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.374     4.640    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.433     5.073 f  spi_master/delay_count_reg[25]/Q
                         net (fo=2, routed)           0.664     5.737    spi_master/delay_count[25]
    SLICE_X51Y97         LUT4 (Prop_lut4_I2_O)        0.105     5.842 f  spi_master/delay_count[31]_i_5/O
                         net (fo=1, routed)           0.719     6.561    spi_master/delay_count[31]_i_5_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.105     6.666 f  spi_master/delay_count[31]_i_2/O
                         net (fo=3, routed)           0.798     7.464    spi_master/delay_count[31]_i_2_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.105     7.569 r  spi_master/delay_count[31]_i_1/O
                         net (fo=31, routed)          0.858     8.426    spi_master/sck_reg_0
    SLICE_X50Y99         FDRE                                         r  spi_master/delay_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.262    24.368    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  spi_master/delay_count_reg[31]/C
                         clock pessimism              0.243    24.612    
                         clock uncertainty           -0.035    24.576    
    SLICE_X50Y99         FDRE (Setup_fdre_C_R)       -0.423    24.153    spi_master/delay_count_reg[31]
  -------------------------------------------------------------------
                         required time                         24.153    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 15.727    

Slack (MET) :             15.863ns  (required time - arrival time)
  Source:                 spi_master/delay_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_master/delay_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.748ns (20.335%)  route 2.930ns (79.665%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 24.368 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.374     4.640    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.433     5.073 f  spi_master/delay_count_reg[25]/Q
                         net (fo=2, routed)           0.664     5.737    spi_master/delay_count[25]
    SLICE_X51Y97         LUT4 (Prop_lut4_I2_O)        0.105     5.842 f  spi_master/delay_count[31]_i_5/O
                         net (fo=1, routed)           0.719     6.561    spi_master/delay_count[31]_i_5_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.105     6.666 f  spi_master/delay_count[31]_i_2/O
                         net (fo=3, routed)           0.798     7.464    spi_master/delay_count[31]_i_2_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.105     7.569 r  spi_master/delay_count[31]_i_1/O
                         net (fo=31, routed)          0.749     8.318    spi_master/sck_reg_0
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.262    24.368    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[25]/C
                         clock pessimism              0.271    24.640    
                         clock uncertainty           -0.035    24.604    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.423    24.181    spi_master/delay_count_reg[25]
  -------------------------------------------------------------------
                         required time                         24.181    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                 15.863    

Slack (MET) :             15.863ns  (required time - arrival time)
  Source:                 spi_master/delay_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_master/delay_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.748ns (20.335%)  route 2.930ns (79.665%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 24.368 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.374     4.640    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.433     5.073 f  spi_master/delay_count_reg[25]/Q
                         net (fo=2, routed)           0.664     5.737    spi_master/delay_count[25]
    SLICE_X51Y97         LUT4 (Prop_lut4_I2_O)        0.105     5.842 f  spi_master/delay_count[31]_i_5/O
                         net (fo=1, routed)           0.719     6.561    spi_master/delay_count[31]_i_5_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.105     6.666 f  spi_master/delay_count[31]_i_2/O
                         net (fo=3, routed)           0.798     7.464    spi_master/delay_count[31]_i_2_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.105     7.569 r  spi_master/delay_count[31]_i_1/O
                         net (fo=31, routed)          0.749     8.318    spi_master/sck_reg_0
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.262    24.368    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[26]/C
                         clock pessimism              0.271    24.640    
                         clock uncertainty           -0.035    24.604    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.423    24.181    spi_master/delay_count_reg[26]
  -------------------------------------------------------------------
                         required time                         24.181    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                 15.863    

Slack (MET) :             15.863ns  (required time - arrival time)
  Source:                 spi_master/delay_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_master/delay_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.748ns (20.335%)  route 2.930ns (79.665%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 24.368 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.374     4.640    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.433     5.073 f  spi_master/delay_count_reg[25]/Q
                         net (fo=2, routed)           0.664     5.737    spi_master/delay_count[25]
    SLICE_X51Y97         LUT4 (Prop_lut4_I2_O)        0.105     5.842 f  spi_master/delay_count[31]_i_5/O
                         net (fo=1, routed)           0.719     6.561    spi_master/delay_count[31]_i_5_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.105     6.666 f  spi_master/delay_count[31]_i_2/O
                         net (fo=3, routed)           0.798     7.464    spi_master/delay_count[31]_i_2_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.105     7.569 r  spi_master/delay_count[31]_i_1/O
                         net (fo=31, routed)          0.749     8.318    spi_master/sck_reg_0
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.262    24.368    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[27]/C
                         clock pessimism              0.271    24.640    
                         clock uncertainty           -0.035    24.604    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.423    24.181    spi_master/delay_count_reg[27]
  -------------------------------------------------------------------
                         required time                         24.181    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                 15.863    

Slack (MET) :             15.863ns  (required time - arrival time)
  Source:                 spi_master/delay_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_master/delay_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.748ns (20.335%)  route 2.930ns (79.665%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 24.368 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.374     4.640    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.433     5.073 f  spi_master/delay_count_reg[25]/Q
                         net (fo=2, routed)           0.664     5.737    spi_master/delay_count[25]
    SLICE_X51Y97         LUT4 (Prop_lut4_I2_O)        0.105     5.842 f  spi_master/delay_count[31]_i_5/O
                         net (fo=1, routed)           0.719     6.561    spi_master/delay_count[31]_i_5_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.105     6.666 f  spi_master/delay_count[31]_i_2/O
                         net (fo=3, routed)           0.798     7.464    spi_master/delay_count[31]_i_2_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.105     7.569 r  spi_master/delay_count[31]_i_1/O
                         net (fo=31, routed)          0.749     8.318    spi_master/sck_reg_0
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.262    24.368    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[28]/C
                         clock pessimism              0.271    24.640    
                         clock uncertainty           -0.035    24.604    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.423    24.181    spi_master/delay_count_reg[28]
  -------------------------------------------------------------------
                         required time                         24.181    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                 15.863    

Slack (MET) :             15.952ns  (required time - arrival time)
  Source:                 spi_master/delay_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_master/delay_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.748ns (21.004%)  route 2.813ns (78.996%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 24.368 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.374     4.640    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.433     5.073 f  spi_master/delay_count_reg[25]/Q
                         net (fo=2, routed)           0.664     5.737    spi_master/delay_count[25]
    SLICE_X51Y97         LUT4 (Prop_lut4_I2_O)        0.105     5.842 f  spi_master/delay_count[31]_i_5/O
                         net (fo=1, routed)           0.719     6.561    spi_master/delay_count[31]_i_5_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.105     6.666 f  spi_master/delay_count[31]_i_2/O
                         net (fo=3, routed)           0.798     7.464    spi_master/delay_count[31]_i_2_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.105     7.569 r  spi_master/delay_count[31]_i_1/O
                         net (fo=31, routed)          0.632     8.201    spi_master/sck_reg_0
    SLICE_X50Y97         FDRE                                         r  spi_master/delay_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.262    24.368    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  spi_master/delay_count_reg[21]/C
                         clock pessimism              0.243    24.612    
                         clock uncertainty           -0.035    24.576    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.423    24.153    spi_master/delay_count_reg[21]
  -------------------------------------------------------------------
                         required time                         24.153    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                 15.952    

Slack (MET) :             15.952ns  (required time - arrival time)
  Source:                 spi_master/delay_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_master/delay_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.748ns (21.004%)  route 2.813ns (78.996%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 24.368 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.374     4.640    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.433     5.073 f  spi_master/delay_count_reg[25]/Q
                         net (fo=2, routed)           0.664     5.737    spi_master/delay_count[25]
    SLICE_X51Y97         LUT4 (Prop_lut4_I2_O)        0.105     5.842 f  spi_master/delay_count[31]_i_5/O
                         net (fo=1, routed)           0.719     6.561    spi_master/delay_count[31]_i_5_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.105     6.666 f  spi_master/delay_count[31]_i_2/O
                         net (fo=3, routed)           0.798     7.464    spi_master/delay_count[31]_i_2_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.105     7.569 r  spi_master/delay_count[31]_i_1/O
                         net (fo=31, routed)          0.632     8.201    spi_master/sck_reg_0
    SLICE_X50Y97         FDRE                                         r  spi_master/delay_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.262    24.368    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  spi_master/delay_count_reg[22]/C
                         clock pessimism              0.243    24.612    
                         clock uncertainty           -0.035    24.576    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.423    24.153    spi_master/delay_count_reg[22]
  -------------------------------------------------------------------
                         required time                         24.153    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                 15.952    

Slack (MET) :             15.952ns  (required time - arrival time)
  Source:                 spi_master/delay_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_master/delay_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.748ns (21.004%)  route 2.813ns (78.996%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 24.368 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.374     4.640    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  spi_master/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.433     5.073 f  spi_master/delay_count_reg[25]/Q
                         net (fo=2, routed)           0.664     5.737    spi_master/delay_count[25]
    SLICE_X51Y97         LUT4 (Prop_lut4_I2_O)        0.105     5.842 f  spi_master/delay_count[31]_i_5/O
                         net (fo=1, routed)           0.719     6.561    spi_master/delay_count[31]_i_5_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.105     6.666 f  spi_master/delay_count[31]_i_2/O
                         net (fo=3, routed)           0.798     7.464    spi_master/delay_count[31]_i_2_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.105     7.569 r  spi_master/delay_count[31]_i_1/O
                         net (fo=31, routed)          0.632     8.201    spi_master/sck_reg_0
    SLICE_X50Y97         FDRE                                         r  spi_master/delay_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.262    24.368    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  spi_master/delay_count_reg[23]/C
                         clock pessimism              0.243    24.612    
                         clock uncertainty           -0.035    24.576    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.423    24.153    spi_master/delay_count_reg[23]
  -------------------------------------------------------------------
                         required time                         24.153    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                 15.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 reset_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.540    sys_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  reset_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  reset_count_reg[19]/Q
                         net (fo=2, routed)           0.115     1.795    reset_count_reg[19]
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  reset_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    reset_count_reg[16]_i_1_n_4
    SLICE_X55Y93         FDRE                                         r  reset_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     2.056    sys_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  reset_count_reg[19]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X55Y93         FDRE (Hold_fdre_C_D)         0.105     1.645    reset_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 reset_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.540    sys_clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  reset_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  reset_count_reg[23]/Q
                         net (fo=2, routed)           0.115     1.795    reset_count_reg[23]
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  reset_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    reset_count_reg[20]_i_1_n_4
    SLICE_X55Y94         FDRE                                         r  reset_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     2.056    sys_clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  reset_count_reg[23]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.105     1.645    reset_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 reset_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.540    sys_clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  reset_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  reset_count_reg[27]/Q
                         net (fo=2, routed)           0.115     1.795    reset_count_reg[27]
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  reset_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    reset_count_reg[24]_i_1_n_4
    SLICE_X55Y95         FDRE                                         r  reset_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     2.056    sys_clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  reset_count_reg[27]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.105     1.645    reset_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 reset_count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.316%)  route 0.115ns (31.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.540    sys_clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  reset_count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  reset_count_reg[31]/Q
                         net (fo=2, routed)           0.115     1.796    reset_count_reg[31]
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  reset_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    reset_count_reg[28]_i_1_n_4
    SLICE_X55Y96         FDRE                                         r  reset_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     2.056    sys_clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  reset_count_reg[31]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.105     1.645    reset_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 reset_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.561     1.539    sys_clk_IBUF_BUFG
    SLICE_X55Y90         FDRE                                         r  reset_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  reset_count_reg[7]/Q
                         net (fo=3, routed)           0.117     1.797    reset_count_reg[7]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  reset_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    reset_count_reg[4]_i_1_n_4
    SLICE_X55Y90         FDRE                                         r  reset_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     2.055    sys_clk_IBUF_BUFG
    SLICE_X55Y90         FDRE                                         r  reset_count_reg[7]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X55Y90         FDRE (Hold_fdre_C_D)         0.105     1.644    reset_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.561     1.539    sys_clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  reset_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  reset_count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.798    reset_count_reg[15]
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  reset_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    reset_count_reg[12]_i_1_n_4
    SLICE_X55Y92         FDRE                                         r  reset_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     2.055    sys_clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  reset_count_reg[15]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X55Y92         FDRE (Hold_fdre_C_D)         0.105     1.644    reset_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 spi_master/delay_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_master/delay_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.541    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  spi_master/delay_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  spi_master/delay_count_reg[11]/Q
                         net (fo=2, routed)           0.123     1.827    spi_master/delay_count[11]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.937 r  spi_master/delay_count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.937    spi_master/data0[11]
    SLICE_X50Y94         FDRE                                         r  spi_master/delay_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     2.057    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  spi_master/delay_count_reg[11]/C
                         clock pessimism             -0.516     1.541    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.134     1.675    spi_master/delay_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 spi_master/delay_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_master/delay_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.541    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  spi_master/delay_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  spi_master/delay_count_reg[15]/Q
                         net (fo=2, routed)           0.123     1.827    spi_master/delay_count[15]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.937 r  spi_master/delay_count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.937    spi_master/data0[15]
    SLICE_X50Y95         FDRE                                         r  spi_master/delay_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     2.057    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  spi_master/delay_count_reg[15]/C
                         clock pessimism             -0.516     1.541    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134     1.675    spi_master/delay_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 spi_master/delay_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_master/delay_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.541    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  spi_master/delay_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  spi_master/delay_count_reg[7]/Q
                         net (fo=2, routed)           0.123     1.827    spi_master/delay_count[7]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.937 r  spi_master/delay_count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.937    spi_master/data0[7]
    SLICE_X50Y93         FDRE                                         r  spi_master/delay_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     2.057    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  spi_master/delay_count_reg[7]/C
                         clock pessimism             -0.516     1.541    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.134     1.675    spi_master/delay_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 spi_master/delay_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_master/delay_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.542    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  spi_master/delay_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  spi_master/delay_count_reg[23]/Q
                         net (fo=2, routed)           0.123     1.828    spi_master/delay_count[23]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.938 r  spi_master/delay_count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.938    spi_master/data0[23]
    SLICE_X50Y97         FDRE                                         r  spi_master/delay_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     2.058    spi_master/sys_clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  spi_master/delay_count_reg[23]/C
                         clock pessimism             -0.516     1.542    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.134     1.676    spi_master/delay_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X55Y92   reset_count_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X55Y92   reset_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y92   reset_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y93   reset_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y93   reset_count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y93   reset_count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y93   reset_count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y89   reset_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y94   reset_count_reg[20]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X55Y92   reset_count_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X55Y92   reset_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y92   reset_count_reg[15]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X55Y90   reset_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y90   reset_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y90   reset_count_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X55Y91   reset_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y91   reset_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y90   reset_n_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X55Y91   reset_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y93   reset_count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y93   reset_count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y93   reset_count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y93   reset_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y89   reset_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y94   reset_count_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y94   reset_count_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y94   reset_count_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y94   reset_count_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y95   reset_count_reg[24]/C



