<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/intel_psr.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - intel_psr.c<span style="font-size: 80%;"> (source / <a href="intel_psr.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">318</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">23</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright Â© 2014 Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice (including the next
<span class="lineNum">      12 </span>            :  * paragraph) shall be included in all copies or substantial portions of the
<span class="lineNum">      13 </span>            :  * Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
<span class="lineNum">      19 </span>            :  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
<span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
<span class="lineNum">      21 </span>            :  * DEALINGS IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  */
<span class="lineNum">      23 </span>            : 
<span class="lineNum">      24 </span>            : /**
<span class="lineNum">      25 </span>            :  * DOC: Panel Self Refresh (PSR/SRD)
<span class="lineNum">      26 </span>            :  *
<span class="lineNum">      27 </span>            :  * Since Haswell Display controller supports Panel Self-Refresh on display
<span class="lineNum">      28 </span>            :  * panels witch have a remote frame buffer (RFB) implemented according to PSR
<span class="lineNum">      29 </span>            :  * spec in eDP1.3. PSR feature allows the display to go to lower standby states
<span class="lineNum">      30 </span>            :  * when system is idle but display is on as it eliminates display refresh
<span class="lineNum">      31 </span>            :  * request to DDR memory completely as long as the frame buffer for that
<span class="lineNum">      32 </span>            :  * display is unchanged.
<span class="lineNum">      33 </span>            :  *
<span class="lineNum">      34 </span>            :  * Panel Self Refresh must be supported by both Hardware (source) and
<span class="lineNum">      35 </span>            :  * Panel (sink).
<span class="lineNum">      36 </span>            :  *
<span class="lineNum">      37 </span>            :  * PSR saves power by caching the framebuffer in the panel RFB, which allows us
<span class="lineNum">      38 </span>            :  * to power down the link and memory controller. For DSI panels the same idea
<span class="lineNum">      39 </span>            :  * is called &quot;manual mode&quot;.
<span class="lineNum">      40 </span>            :  *
<span class="lineNum">      41 </span>            :  * The implementation uses the hardware-based PSR support which automatically
<span class="lineNum">      42 </span>            :  * enters/exits self-refresh mode. The hardware takes care of sending the
<span class="lineNum">      43 </span>            :  * required DP aux message and could even retrain the link (that part isn't
<span class="lineNum">      44 </span>            :  * enabled yet though). The hardware also keeps track of any frontbuffer
<span class="lineNum">      45 </span>            :  * changes to know when to exit self-refresh mode again. Unfortunately that
<span class="lineNum">      46 </span>            :  * part doesn't work too well, hence why the i915 PSR support uses the
<span class="lineNum">      47 </span>            :  * software frontbuffer tracking to make sure it doesn't miss a screen
<span class="lineNum">      48 </span>            :  * update. For this integration intel_psr_invalidate() and intel_psr_flush()
<span class="lineNum">      49 </span>            :  * get called by the frontbuffer tracking code. Note that because of locking
<span class="lineNum">      50 </span>            :  * issues the self-refresh re-enable code is done from a work queue, which
<span class="lineNum">      51 </span>            :  * must be correctly synchronized/cancelled when shutting down the pipe.&quot;
<span class="lineNum">      52 </span>            :  */
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      55 </span>            : 
<span class="lineNum">      56 </span>            : #include &quot;intel_drv.h&quot;
<a name="57"><span class="lineNum">      57 </span>            : #include &quot;i915_drv.h&quot;</a>
<span class="lineNum">      58 </span>            : 
<span class="lineNum">      59 </span><span class="lineNoCov">          0 : static bool is_edp_psr(struct intel_dp *intel_dp)</span>
<span class="lineNum">      60 </span>            : {
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :         return intel_dp-&gt;psr_dpcd[0] &amp; DP_PSR_IS_SUPPORTED;</span>
<a name="62"><span class="lineNum">      62 </span>            : }</a>
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span><span class="lineNoCov">          0 : static bool vlv_is_psr_active_on_pipe(struct drm_device *dev, int pipe)</span>
<span class="lineNum">      65 </span>            : {
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">      67 </span>            :         uint32_t val;
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :         val = I915_READ(VLV_PSRSTAT(pipe)) &amp;</span>
<span class="lineNum">      70 </span>            :               VLV_EDP_PSR_CURR_STATE_MASK;
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :         return (val == VLV_EDP_PSR_ACTIVE_NORFB_UP) ||</span>
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :                (val == VLV_EDP_PSR_ACTIVE_SF_UPDATE);</span>
<a name="73"><span class="lineNum">      73 </span>            : }</a>
<span class="lineNum">      74 </span>            : 
<span class="lineNum">      75 </span><span class="lineNoCov">          0 : static void intel_psr_write_vsc(struct intel_dp *intel_dp,</span>
<span class="lineNum">      76 </span>            :                                 const struct edp_vsc_psr *vsc_psr)
<span class="lineNum">      77 </span>            : {
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);</span>
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dig_port-&gt;base.base.dev;</span>
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :         struct intel_crtc *crtc = to_intel_crtc(dig_port-&gt;base.base.crtc);</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :         u32 ctl_reg = HSW_TVIDEO_DIP_CTL(cpu_transcoder);</span>
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :         uint32_t *data = (uint32_t *) vsc_psr;</span>
<span class="lineNum">      85 </span>            :         unsigned int i;
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span>            :         /* As per BSPec (Pipe Video Data Island Packet), we need to disable
<span class="lineNum">      88 </span>            :            the video DIP being updated before program video DIP data buffer
<span class="lineNum">      89 </span>            :            registers for DIP being updated. */
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :         I915_WRITE(ctl_reg, 0);</span>
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :         POSTING_READ(ctl_reg);</span>
<span class="lineNum">      92 </span>            : 
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; sizeof(*vsc_psr); i += 4) {</span>
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :                 I915_WRITE(HSW_TVIDEO_DIP_VSC_DATA(cpu_transcoder,</span>
<span class="lineNum">      95 </span>            :                                                    i &gt;&gt; 2), *data);
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :                 data++;</span>
<span class="lineNum">      97 </span>            :         }
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :         for (; i &lt; VIDEO_DIP_VSC_DATA_SIZE; i += 4)</span>
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 I915_WRITE(HSW_TVIDEO_DIP_VSC_DATA(cpu_transcoder,</span>
<span class="lineNum">     100 </span>            :                                                    i &gt;&gt; 2), 0);
<span class="lineNum">     101 </span>            : 
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :         I915_WRITE(ctl_reg, VIDEO_DIP_ENABLE_VSC_HSW);</span>
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :         POSTING_READ(ctl_reg);</span>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     105 </span>            : 
<span class="lineNum">     106 </span><span class="lineNoCov">          0 : static void vlv_psr_setup_vsc(struct intel_dp *intel_dp)</span>
<span class="lineNum">     107 </span>            : {
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :         struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);</span>
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_dig_port-&gt;base.base.dev;</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = intel_dig_port-&gt;base.base.crtc;</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :         enum pipe pipe = to_intel_crtc(crtc)-&gt;pipe;</span>
<span class="lineNum">     113 </span>            :         uint32_t val;
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span>            :         /* VLV auto-generate VSC package as per EDP 1.3 spec, Table 3.10 */
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :         val  = I915_READ(VLV_VSCSDP(pipe));</span>
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :         val &amp;= ~VLV_EDP_PSR_SDP_FREQ_MASK;</span>
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :         val |= VLV_EDP_PSR_SDP_FREQ_EVFRAME;</span>
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_VSCSDP(pipe), val);</span>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span><span class="lineNoCov">          0 : static void skl_psr_setup_su_vsc(struct intel_dp *intel_dp)</span>
<span class="lineNum">     123 </span>            : {
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         struct edp_vsc_psr psr_vsc;</span>
<span class="lineNum">     125 </span>            : 
<span class="lineNum">     126 </span>            :         /* Prepare VSC Header for SU as per EDP 1.4 spec, Table 6.11 */
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         memset(&amp;psr_vsc, 0, sizeof(psr_vsc));</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         psr_vsc.sdp_header.HB0 = 0;</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         psr_vsc.sdp_header.HB1 = 0x7;</span>
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :         psr_vsc.sdp_header.HB2 = 0x3;</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :         psr_vsc.sdp_header.HB3 = 0xb;</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :         intel_psr_write_vsc(intel_dp, &amp;psr_vsc);</span>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span><span class="lineNoCov">          0 : static void hsw_psr_setup_vsc(struct intel_dp *intel_dp)</span>
<span class="lineNum">     136 </span>            : {
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :         struct edp_vsc_psr psr_vsc;</span>
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span>            :         /* Prepare VSC packet as per EDP 1.3 spec, Table 3.10 */
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :         memset(&amp;psr_vsc, 0, sizeof(psr_vsc));</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :         psr_vsc.sdp_header.HB0 = 0;</span>
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         psr_vsc.sdp_header.HB1 = 0x7;</span>
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :         psr_vsc.sdp_header.HB2 = 0x2;</span>
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         psr_vsc.sdp_header.HB3 = 0x8;</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :         intel_psr_write_vsc(intel_dp, &amp;psr_vsc);</span>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     147 </span>            : 
<span class="lineNum">     148 </span><span class="lineNoCov">          0 : static void vlv_psr_enable_sink(struct intel_dp *intel_dp)</span>
<span class="lineNum">     149 </span>            : {
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :         drm_dp_dpcd_writeb(&amp;intel_dp-&gt;aux, DP_PSR_EN_CFG,</span>
<span class="lineNum">     151 </span>            :                            DP_PSR_ENABLE | DP_PSR_MAIN_LINK_ACTIVE);
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     153 </span>            : 
<span class="lineNum">     154 </span><span class="lineNoCov">          0 : static void hsw_psr_enable_sink(struct intel_dp *intel_dp)</span>
<span class="lineNum">     155 </span>            : {
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dig_port-&gt;base.base.dev;</span>
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     159 </span>            :         uint32_t aux_clock_divider;
<span class="lineNum">     160 </span>            :         uint32_t aux_data_reg, aux_ctl_reg;
<span class="lineNum">     161 </span>            :         int precharge = 0x3;
<span class="lineNum">     162 </span>            :         static const uint8_t aux_msg[] = {
<span class="lineNum">     163 </span>            :                 [0] = DP_AUX_NATIVE_WRITE &lt;&lt; 4,
<span class="lineNum">     164 </span>            :                 [1] = DP_SET_POWER &gt;&gt; 8,
<span class="lineNum">     165 </span>            :                 [2] = DP_SET_POWER &amp; 0xff,
<span class="lineNum">     166 </span>            :                 [3] = 1 - 1,
<span class="lineNum">     167 </span>            :                 [4] = DP_SET_POWER_D0,
<span class="lineNum">     168 </span>            :         };
<span class="lineNum">     169 </span>            :         int i;
<span class="lineNum">     170 </span>            : 
<span class="lineNum">     171 </span>            :         BUILD_BUG_ON(sizeof(aux_msg) &gt; 20);
<span class="lineNum">     172 </span>            : 
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :         aux_clock_divider = intel_dp-&gt;get_aux_clock_divider(intel_dp, 0);</span>
<span class="lineNum">     174 </span>            : 
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         drm_dp_dpcd_writeb(&amp;intel_dp-&gt;aux, DP_PSR_EN_CFG,</span>
<span class="lineNum">     176 </span>            :                            DP_PSR_ENABLE &amp; ~DP_PSR_MAIN_LINK_ACTIVE);
<span class="lineNum">     177 </span>            : 
<span class="lineNum">     178 </span>            :         /* Enable AUX frame sync at sink */
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;psr.aux_frame_sync)</span>
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :                 drm_dp_dpcd_writeb(&amp;intel_dp-&gt;aux,</span>
<span class="lineNum">     181 </span>            :                                 DP_SINK_DEVICE_AUX_FRAME_SYNC_CONF,
<span class="lineNum">     182 </span>            :                                 DP_AUX_FRAME_SYNC_ENABLE);
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         aux_data_reg = (INTEL_INFO(dev)-&gt;gen &gt;= 9) ?</span>
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :                                 DPA_AUX_CH_DATA1 : EDP_PSR_AUX_DATA1(dev);</span>
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :         aux_ctl_reg = (INTEL_INFO(dev)-&gt;gen &gt;= 9) ?</span>
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :                                 DPA_AUX_CH_CTL : EDP_PSR_AUX_CTL(dev);</span>
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span>            :         /* Setup AUX registers */
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; sizeof(aux_msg); i += 4)</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :                 I915_WRITE(aux_data_reg + i,</span>
<span class="lineNum">     192 </span>            :                            intel_dp_pack_aux(&amp;aux_msg[i], sizeof(aux_msg) - i));
<span class="lineNum">     193 </span>            : 
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">     195 </span>            :                 uint32_t val;
<span class="lineNum">     196 </span>            : 
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :                 val = I915_READ(aux_ctl_reg);</span>
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :                 val &amp;= ~DP_AUX_CH_CTL_TIME_OUT_MASK;</span>
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :                 val |= DP_AUX_CH_CTL_TIME_OUT_1600us;</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :                 val &amp;= ~DP_AUX_CH_CTL_MESSAGE_SIZE_MASK;</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :                 val |= (sizeof(aux_msg) &lt;&lt; DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT);</span>
<span class="lineNum">     202 </span>            :                 /* Use hardcoded data values for PSR, frame sync and GTC */
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :                 val &amp;= ~DP_AUX_CH_CTL_PSR_DATA_AUX_REG_SKL;</span>
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :                 val &amp;= ~DP_AUX_CH_CTL_FS_DATA_AUX_REG_SKL;</span>
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :                 val &amp;= ~DP_AUX_CH_CTL_GTC_DATA_AUX_REG_SKL;</span>
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :                 I915_WRITE(aux_ctl_reg, val);</span>
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :                 I915_WRITE(aux_ctl_reg,</span>
<span class="lineNum">     209 </span>            :                    DP_AUX_CH_CTL_TIME_OUT_400us |
<span class="lineNum">     210 </span>            :                    (sizeof(aux_msg) &lt;&lt; DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) |
<span class="lineNum">     211 </span>            :                    (precharge &lt;&lt; DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT) |
<span class="lineNum">     212 </span>            :                    (aux_clock_divider &lt;&lt; DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT));
<span class="lineNum">     213 </span>            :         }
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :         drm_dp_dpcd_writeb(&amp;intel_dp-&gt;aux, DP_PSR_EN_CFG, DP_PSR_ENABLE);</span>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span><span class="lineNoCov">          0 : static void vlv_psr_enable_source(struct intel_dp *intel_dp)</span>
<span class="lineNum">     219 </span>            : {
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :         struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);</span>
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dig_port-&gt;base.base.dev;</span>
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = dig_port-&gt;base.base.crtc;</span>
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :         enum pipe pipe = to_intel_crtc(crtc)-&gt;pipe;</span>
<span class="lineNum">     225 </span>            : 
<span class="lineNum">     226 </span>            :         /* Transition from PSR_state 0 to PSR_state 1, i.e. PSR Inactive */
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_PSRCTL(pipe),</span>
<span class="lineNum">     228 </span>            :                    VLV_EDP_PSR_MODE_SW_TIMER |
<span class="lineNum">     229 </span>            :                    VLV_EDP_PSR_SRC_TRANSMITTER_STATE |
<span class="lineNum">     230 </span>            :                    VLV_EDP_PSR_ENABLE);
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     232 </span>            : 
<span class="lineNum">     233 </span><span class="lineNoCov">          0 : static void vlv_psr_activate(struct intel_dp *intel_dp)</span>
<span class="lineNum">     234 </span>            : {
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :         struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);</span>
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dig_port-&gt;base.base.dev;</span>
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = dig_port-&gt;base.base.crtc;</span>
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :         enum pipe pipe = to_intel_crtc(crtc)-&gt;pipe;</span>
<span class="lineNum">     240 </span>            : 
<span class="lineNum">     241 </span>            :         /* Let's do the transition from PSR_state 1 to PSR_state 2
<span class="lineNum">     242 </span>            :          * that is PSR transition to active - static frame transmission.
<span class="lineNum">     243 </span>            :          * Then Hardware is responsible for the transition to PSR_state 3
<span class="lineNum">     244 </span>            :          * that is PSR active - no Remote Frame Buffer (RFB) update.
<span class="lineNum">     245 </span>            :          */
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_PSRCTL(pipe), I915_READ(VLV_PSRCTL(pipe)) |</span>
<span class="lineNum">     247 </span>            :                    VLV_EDP_PSR_ACTIVE_ENTRY);
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     249 </span>            : 
<span class="lineNum">     250 </span><span class="lineNoCov">          0 : static void hsw_psr_enable_source(struct intel_dp *intel_dp)</span>
<span class="lineNum">     251 </span>            : {
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :         struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);</span>
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dig_port-&gt;base.base.dev;</span>
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     255 </span>            : 
<span class="lineNum">     256 </span>            :         uint32_t max_sleep_time = 0x1f;
<span class="lineNum">     257 </span>            :         /* Lately it was identified that depending on panel idle frame count
<span class="lineNum">     258 </span>            :          * calculated at HW can be off by 1. So let's use what came
<span class="lineNum">     259 </span>            :          * from VBT + 1.
<span class="lineNum">     260 </span>            :          * There are also other cases where panel demands at least 4
<span class="lineNum">     261 </span>            :          * but VBT is not being set. To cover these 2 cases lets use
<span class="lineNum">     262 </span>            :          * at least 5 when VBT isn't set to be on the safest side.
<span class="lineNum">     263 </span>            :          */
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :         uint32_t idle_frames = dev_priv-&gt;vbt.psr.idle_frames ?</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                                dev_priv-&gt;vbt.psr.idle_frames + 1 : 5;</span>
<span class="lineNum">     266 </span>            :         uint32_t val = 0x0;
<span class="lineNum">     267 </span>            :         const uint32_t link_entry_time = EDP_PSR_MIN_LINK_ENTRY_TIME_8_LINES;
<span class="lineNum">     268 </span>            : 
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :         if (intel_dp-&gt;psr_dpcd[1] &amp; DP_PSR_NO_TRAIN_ON_EXIT) {</span>
<span class="lineNum">     270 </span>            :                 /* It doesn't mean we shouldn't send TPS patters, so let's
<span class="lineNum">     271 </span>            :                    send the minimal TP1 possible and skip TP2. */
<span class="lineNum">     272 </span>            :                 val |= EDP_PSR_TP1_TIME_100us;
<span class="lineNum">     273 </span>            :                 val |= EDP_PSR_TP2_TP3_TIME_0us;
<span class="lineNum">     274 </span>            :                 val |= EDP_PSR_SKIP_AUX_EXIT;
<span class="lineNum">     275 </span>            :                 /* Sink should be able to train with the 5 or 6 idle patterns */
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 idle_frames += 4;</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     278 </span>            : 
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :         I915_WRITE(EDP_PSR_CTL(dev), val |</span>
<span class="lineNum">     280 </span>            :                    (IS_BROADWELL(dev) ? 0 : link_entry_time) |
<span class="lineNum">     281 </span>            :                    max_sleep_time &lt;&lt; EDP_PSR_MAX_SLEEP_TIME_SHIFT |
<span class="lineNum">     282 </span>            :                    idle_frames &lt;&lt; EDP_PSR_IDLE_FRAME_SHIFT |
<span class="lineNum">     283 </span>            :                    EDP_PSR_ENABLE);
<span class="lineNum">     284 </span>            : 
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;psr.psr2_support)</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 I915_WRITE(EDP_PSR2_CTL, EDP_PSR2_ENABLE |</span>
<span class="lineNum">     287 </span>            :                                 EDP_SU_TRACK_ENABLE | EDP_PSR2_TP2_TIME_100);
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     289 </span>            : 
<span class="lineNum">     290 </span><span class="lineNoCov">          0 : static bool intel_psr_match_conditions(struct intel_dp *intel_dp)</span>
<span class="lineNum">     291 </span>            : {
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :         struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dig_port-&gt;base.base.dev;</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = dig_port-&gt;base.base.crtc;</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         lockdep_assert_held(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :         WARN_ON(!drm_modeset_is_locked(&amp;dev-&gt;mode_config.connection_mutex));</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :         WARN_ON(!drm_modeset_is_locked(&amp;crtc-&gt;mutex));</span>
<span class="lineNum">     301 </span>            : 
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :         dev_priv-&gt;psr.source_ok = false;</span>
<span class="lineNum">     303 </span>            : 
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) &amp;&amp; dig_port-&gt;port != PORT_A) {</span>
<span class="lineNum">     305 </span>            :                 DRM_DEBUG_KMS(&quot;HSW ties PSR to DDI A (eDP)\n&quot;);
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     307 </span>            :         }
<span class="lineNum">     308 </span>            : 
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :         if (!i915.enable_psr) {</span>
<span class="lineNum">     310 </span>            :                 DRM_DEBUG_KMS(&quot;PSR disable by flag\n&quot;);
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     312 </span>            :         }
<span class="lineNum">     313 </span>            : 
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) &amp;&amp;</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :             I915_READ(HSW_STEREO_3D_CTL(intel_crtc-&gt;config-&gt;cpu_transcoder)) &amp;</span>
<span class="lineNum">     316 </span>            :                       S3D_ENABLE) {
<span class="lineNum">     317 </span>            :                 DRM_DEBUG_KMS(&quot;PSR condition failed: Stereo 3D is Enabled\n&quot;);
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     319 </span>            :         }
<span class="lineNum">     320 </span>            : 
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) &amp;&amp;</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :             intel_crtc-&gt;config-&gt;base.adjusted_mode.flags &amp; DRM_MODE_FLAG_INTERLACE) {</span>
<span class="lineNum">     323 </span>            :                 DRM_DEBUG_KMS(&quot;PSR condition failed: Interlaced is Enabled\n&quot;);
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     325 </span>            :         }
<span class="lineNum">     326 </span>            : 
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :         if (!IS_VALLEYVIEW(dev) &amp;&amp; ((dev_priv-&gt;vbt.psr.full_link) ||</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :                                     (dig_port-&gt;port != PORT_A))) {</span>
<span class="lineNum">     329 </span>            :                 DRM_DEBUG_KMS(&quot;PSR condition failed: Link Standby requested/needed but not supported on this platform\n&quot;);
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     331 </span>            :         }
<span class="lineNum">     332 </span>            : 
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :         dev_priv-&gt;psr.source_ok = true;</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     336 </span>            : 
<span class="lineNum">     337 </span><span class="lineNoCov">          0 : static void intel_psr_activate(struct intel_dp *intel_dp)</span>
<span class="lineNum">     338 </span>            : {
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :         struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_dig_port-&gt;base.base.dev;</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     342 </span>            : 
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :         WARN_ON(I915_READ(EDP_PSR_CTL(dev)) &amp; EDP_PSR_ENABLE);</span>
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :         WARN_ON(dev_priv-&gt;psr.active);</span>
<span class="lineNum">     345 </span>            :         lockdep_assert_held(&amp;dev_priv-&gt;psr.lock);
<span class="lineNum">     346 </span>            : 
<span class="lineNum">     347 </span>            :         /* Enable/Re-enable PSR on the host */
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :         if (HAS_DDI(dev))</span>
<span class="lineNum">     349 </span>            :                 /* On HSW+ after we enable PSR on source it will activate it
<span class="lineNum">     350 </span>            :                  * as soon as it match configure idle_frame count. So
<span class="lineNum">     351 </span>            :                  * we just actually enable it here on activation time.
<span class="lineNum">     352 </span>            :                  */
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :                 hsw_psr_enable_source(intel_dp);</span>
<span class="lineNum">     354 </span>            :         else
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :                 vlv_psr_activate(intel_dp);</span>
<span class="lineNum">     356 </span>            : 
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :         dev_priv-&gt;psr.active = true;</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     359 </span>            : 
<span class="lineNum">     360 </span>            : /**
<span class="lineNum">     361 </span>            :  * intel_psr_enable - Enable PSR
<span class="lineNum">     362 </span>            :  * @intel_dp: Intel DP
<span class="lineNum">     363 </span>            :  *
<a name="364"><span class="lineNum">     364 </span>            :  * This function can only be called after the pipe is fully trained and enabled.</a>
<span class="lineNum">     365 </span>            :  */
<span class="lineNum">     366 </span><span class="lineNoCov">          0 : void intel_psr_enable(struct intel_dp *intel_dp)</span>
<span class="lineNum">     367 </span>            : {
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :         struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_dig_port-&gt;base.base.dev;</span>
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :         struct intel_crtc *crtc = to_intel_crtc(intel_dig_port-&gt;base.base.crtc);</span>
<span class="lineNum">     372 </span>            : 
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :         if (!HAS_PSR(dev)) {</span>
<span class="lineNum">     374 </span>            :                 DRM_DEBUG_KMS(&quot;PSR not supported on this platform\n&quot;);
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     376 </span>            :         }
<span class="lineNum">     377 </span>            : 
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :         if (!is_edp_psr(intel_dp)) {</span>
<span class="lineNum">     379 </span>            :                 DRM_DEBUG_KMS(&quot;PSR not supported by this panel\n&quot;);
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     381 </span>            :         }
<span class="lineNum">     382 </span>            : 
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;psr.enabled) {</span>
<span class="lineNum">     385 </span>            :                 DRM_DEBUG_KMS(&quot;PSR already in use\n&quot;);
<span class="lineNum">     386 </span>            :                 goto unlock;
<span class="lineNum">     387 </span>            :         }
<span class="lineNum">     388 </span>            : 
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :         if (!intel_psr_match_conditions(intel_dp))</span>
<span class="lineNum">     390 </span>            :                 goto unlock;
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :         dev_priv-&gt;psr.busy_frontbuffer_bits = 0;</span>
<span class="lineNum">     393 </span>            : 
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :         if (HAS_DDI(dev)) {</span>
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :                 hsw_psr_setup_vsc(intel_dp);</span>
<span class="lineNum">     396 </span>            : 
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;psr.psr2_support) {</span>
<span class="lineNum">     398 </span>            :                         /* PSR2 is restricted to work with panel resolutions upto 3200x2000 */
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :                         if (crtc-&gt;config-&gt;pipe_src_w &gt; 3200 ||</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                                 crtc-&gt;config-&gt;pipe_src_h &gt; 2000)</span>
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :                                 dev_priv-&gt;psr.psr2_support = false;</span>
<span class="lineNum">     402 </span>            :                         else
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :                                 skl_psr_setup_su_vsc(intel_dp);</span>
<span class="lineNum">     404 </span>            :                 }
<span class="lineNum">     405 </span>            : 
<span class="lineNum">     406 </span>            :                 /* Avoid continuous PSR exit by masking memup and hpd */
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :                 I915_WRITE(EDP_PSR_DEBUG_CTL(dev), EDP_PSR_DEBUG_MASK_MEMUP |</span>
<span class="lineNum">     408 </span>            :                            EDP_PSR_DEBUG_MASK_HPD);
<span class="lineNum">     409 </span>            : 
<span class="lineNum">     410 </span>            :                 /* Enable PSR on the panel */
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :                 hsw_psr_enable_sink(intel_dp);</span>
<span class="lineNum">     412 </span>            : 
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &gt;= 9)</span>
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :                         intel_psr_activate(intel_dp);</span>
<span class="lineNum">     415 </span>            :         } else {
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :                 vlv_psr_setup_vsc(intel_dp);</span>
<span class="lineNum">     417 </span>            : 
<span class="lineNum">     418 </span>            :                 /* Enable PSR on the panel */
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 vlv_psr_enable_sink(intel_dp);</span>
<span class="lineNum">     420 </span>            : 
<span class="lineNum">     421 </span>            :                 /* On HSW+ enable_source also means go to PSR entry/active
<span class="lineNum">     422 </span>            :                  * state as soon as idle_frame achieved and here would be
<span class="lineNum">     423 </span>            :                  * to soon. However on VLV enable_source just enable PSR
<span class="lineNum">     424 </span>            :                  * but let it on inactive state. So we might do this prior
<span class="lineNum">     425 </span>            :                  * to active transition, i.e. here.
<span class="lineNum">     426 </span>            :                  */
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :                 vlv_psr_enable_source(intel_dp);</span>
<span class="lineNum">     428 </span>            :         }
<span class="lineNum">     429 </span>            : 
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         dev_priv-&gt;psr.enabled = intel_dp;</span>
<span class="lineNum">     431 </span>            : unlock:
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;psr.lock);</span>
<a name="433"><span class="lineNum">     433 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     434 </span>            : 
<span class="lineNum">     435 </span><span class="lineNoCov">          0 : static void vlv_psr_disable(struct intel_dp *intel_dp)</span>
<span class="lineNum">     436 </span>            : {
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :         struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);</span>
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_dig_port-&gt;base.base.dev;</span>
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     440 </span>            :         struct intel_crtc *intel_crtc =
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :                 to_intel_crtc(intel_dig_port-&gt;base.base.crtc);</span>
<span class="lineNum">     442 </span>            :         uint32_t val;
<span class="lineNum">     443 </span>            : 
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;psr.active) {</span>
<span class="lineNum">     445 </span>            :                 /* Put VLV PSR back to PSR_state 0 that is PSR Disabled. */
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :                 if (wait_for((I915_READ(VLV_PSRSTAT(intel_crtc-&gt;pipe)) &amp;</span>
<span class="lineNum">     447 </span>            :                               VLV_EDP_PSR_IN_TRANS) == 0, 1))
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :                         WARN(1, &quot;PSR transition took longer than expected\n&quot;);</span>
<span class="lineNum">     449 </span>            : 
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :                 val = I915_READ(VLV_PSRCTL(intel_crtc-&gt;pipe));</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :                 val &amp;= ~VLV_EDP_PSR_ACTIVE_ENTRY;</span>
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :                 val &amp;= ~VLV_EDP_PSR_ENABLE;</span>
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :                 val &amp;= ~VLV_EDP_PSR_MODE_MASK;</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :                 I915_WRITE(VLV_PSRCTL(intel_crtc-&gt;pipe), val);</span>
<span class="lineNum">     455 </span>            : 
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;psr.active = false;</span>
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :                 WARN_ON(vlv_is_psr_active_on_pipe(dev, intel_crtc-&gt;pipe));</span>
<span class="lineNum">     459 </span>            :         }
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     461 </span>            : 
<span class="lineNum">     462 </span><span class="lineNoCov">          0 : static void hsw_psr_disable(struct intel_dp *intel_dp)</span>
<span class="lineNum">     463 </span>            : {
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_dig_port-&gt;base.base.dev;</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     467 </span>            : 
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;psr.active) {</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :                 I915_WRITE(EDP_PSR_CTL(dev),</span>
<span class="lineNum">     470 </span>            :                            I915_READ(EDP_PSR_CTL(dev)) &amp; ~EDP_PSR_ENABLE);
<span class="lineNum">     471 </span>            : 
<span class="lineNum">     472 </span>            :                 /* Wait till PSR is idle */
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :                 if (_wait_for((I915_READ(EDP_PSR_STATUS_CTL(dev)) &amp;</span>
<span class="lineNum">     474 </span>            :                                EDP_PSR_STATUS_STATE_MASK) == 0, 2000, 10))
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Timed out waiting for PSR Idle State\n&quot;);</span>
<span class="lineNum">     476 </span>            : 
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;psr.active = false;</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :                 WARN_ON(I915_READ(EDP_PSR_CTL(dev)) &amp; EDP_PSR_ENABLE);</span>
<span class="lineNum">     480 </span>            :         }
<span class="lineNum">     481 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     482 </span>            : 
<span class="lineNum">     483 </span>            : /**
<span class="lineNum">     484 </span>            :  * intel_psr_disable - Disable PSR
<span class="lineNum">     485 </span>            :  * @intel_dp: Intel DP
<span class="lineNum">     486 </span>            :  *
<a name="487"><span class="lineNum">     487 </span>            :  * This function needs to be called before disabling pipe.</a>
<span class="lineNum">     488 </span>            :  */
<span class="lineNum">     489 </span><span class="lineNoCov">          0 : void intel_psr_disable(struct intel_dp *intel_dp)</span>
<span class="lineNum">     490 </span>            : {
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :         struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_dig_port-&gt;base.base.dev;</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     494 </span>            : 
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;psr.enabled) {</span>
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     499 </span>            :         }
<span class="lineNum">     500 </span>            : 
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :         if (HAS_DDI(dev))</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :                 hsw_psr_disable(intel_dp);</span>
<span class="lineNum">     503 </span>            :         else
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :                 vlv_psr_disable(intel_dp);</span>
<span class="lineNum">     505 </span>            : 
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :         dev_priv-&gt;psr.enabled = NULL;</span>
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     508 </span>            : 
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :         cancel_delayed_work_sync(&amp;dev_priv-&gt;psr.work);</span>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     511 </span>            : 
<span class="lineNum">     512 </span><span class="lineNoCov">          0 : static void intel_psr_work(struct work_struct *work)</span>
<span class="lineNum">     513 </span>            : {
<span class="lineNum">     514 </span>            :         struct drm_i915_private *dev_priv =
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :                 container_of(work, typeof(*dev_priv), psr.work.work);</span>
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :         struct intel_dp *intel_dp = dev_priv-&gt;psr.enabled;</span>
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = dp_to_dig_port(intel_dp)-&gt;base.base.crtc;</span>
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :         enum pipe pipe = to_intel_crtc(crtc)-&gt;pipe;</span>
<span class="lineNum">     519 </span>            : 
<span class="lineNum">     520 </span>            :         /* We have to make sure PSR is ready for re-enable
<span class="lineNum">     521 </span>            :          * otherwise it keeps disabled until next full enable/disable cycle.
<span class="lineNum">     522 </span>            :          * PSR might take some time to get fully disabled
<span class="lineNum">     523 </span>            :          * and be ready for re-enable.
<span class="lineNum">     524 </span>            :          */
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :         if (HAS_DDI(dev_priv-&gt;dev)) {</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :                 if (wait_for((I915_READ(EDP_PSR_STATUS_CTL(dev_priv-&gt;dev)) &amp;</span>
<span class="lineNum">     527 </span>            :                               EDP_PSR_STATUS_STATE_MASK) == 0, 50)) {
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Timed out waiting for PSR Idle for re-enable\n&quot;);</span>
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     530 </span>            :                 }
<span class="lineNum">     531 </span>            :         } else {
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 if (wait_for((I915_READ(VLV_PSRSTAT(pipe)) &amp;</span>
<span class="lineNum">     533 </span>            :                               VLV_EDP_PSR_IN_TRANS) == 0, 1)) {
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Timed out waiting for PSR Idle for re-enable\n&quot;);</span>
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     536 </span>            :                 }
<span class="lineNum">     537 </span>            :         }
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :         intel_dp = dev_priv-&gt;psr.enabled;</span>
<span class="lineNum">     540 </span>            : 
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :         if (!intel_dp)</span>
<span class="lineNum">     542 </span>            :                 goto unlock;
<span class="lineNum">     543 </span>            : 
<span class="lineNum">     544 </span>            :         /*
<span class="lineNum">     545 </span>            :          * The delayed work can race with an invalidate hence we need to
<span class="lineNum">     546 </span>            :          * recheck. Since psr_flush first clears this and then reschedules we
<span class="lineNum">     547 </span>            :          * won't ever miss a flush when bailing out here.
<span class="lineNum">     548 </span>            :          */
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;psr.busy_frontbuffer_bits)</span>
<span class="lineNum">     550 </span>            :                 goto unlock;
<span class="lineNum">     551 </span>            : 
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :         intel_psr_activate(intel_dp);</span>
<span class="lineNum">     553 </span>            : unlock:
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;psr.lock);</span>
<a name="555"><span class="lineNum">     555 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     556 </span>            : 
<span class="lineNum">     557 </span><span class="lineNoCov">          0 : static void intel_psr_exit(struct drm_device *dev)</span>
<span class="lineNum">     558 </span>            : {
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :         struct intel_dp *intel_dp = dev_priv-&gt;psr.enabled;</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = dp_to_dig_port(intel_dp)-&gt;base.base.crtc;</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :         enum pipe pipe = to_intel_crtc(crtc)-&gt;pipe;</span>
<span class="lineNum">     563 </span>            :         u32 val;
<span class="lineNum">     564 </span>            : 
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;psr.active)</span>
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     567 </span>            : 
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :         if (HAS_DDI(dev)) {</span>
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :                 val = I915_READ(EDP_PSR_CTL(dev));</span>
<span class="lineNum">     570 </span>            : 
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :                 WARN_ON(!(val &amp; EDP_PSR_ENABLE));</span>
<span class="lineNum">     572 </span>            : 
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :                 I915_WRITE(EDP_PSR_CTL(dev), val &amp; ~EDP_PSR_ENABLE);</span>
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :                 val = I915_READ(VLV_PSRCTL(pipe));</span>
<span class="lineNum">     576 </span>            : 
<span class="lineNum">     577 </span>            :                 /* Here we do the transition from PSR_state 3 to PSR_state 5
<span class="lineNum">     578 </span>            :                  * directly once PSR State 4 that is active with single frame
<span class="lineNum">     579 </span>            :                  * update can be skipped. PSR_state 5 that is PSR exit then
<span class="lineNum">     580 </span>            :                  * Hardware is responsible to transition back to PSR_state 1
<span class="lineNum">     581 </span>            :                  * that is PSR inactive. Same state after
<span class="lineNum">     582 </span>            :                  * vlv_edp_psr_enable_source.
<span class="lineNum">     583 </span>            :                  */
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :                 val &amp;= ~VLV_EDP_PSR_ACTIVE_ENTRY;</span>
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :                 I915_WRITE(VLV_PSRCTL(pipe), val);</span>
<span class="lineNum">     586 </span>            : 
<span class="lineNum">     587 </span>            :                 /* Send AUX wake up - Spec says after transitioning to PSR
<span class="lineNum">     588 </span>            :                  * active we have to send AUX wake up by writing 01h in DPCD
<span class="lineNum">     589 </span>            :                  * 600h of sink device.
<span class="lineNum">     590 </span>            :                  * XXX: This might slow down the transition, but without this
<span class="lineNum">     591 </span>            :                  * HW doesn't complete the transition to PSR_state 1 and we
<span class="lineNum">     592 </span>            :                  * never get the screen updated.
<span class="lineNum">     593 </span>            :                  */
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :                 drm_dp_dpcd_writeb(&amp;intel_dp-&gt;aux, DP_SET_POWER,</span>
<span class="lineNum">     595 </span>            :                                    DP_SET_POWER_D0);
<span class="lineNum">     596 </span>            :         }
<span class="lineNum">     597 </span>            : 
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :         dev_priv-&gt;psr.active = false;</span>
<span class="lineNum">     599 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     600 </span>            : 
<span class="lineNum">     601 </span>            : /**
<span class="lineNum">     602 </span>            :  * intel_psr_single_frame_update - Single Frame Update
<span class="lineNum">     603 </span>            :  * @dev: DRM device
<span class="lineNum">     604 </span>            :  * @frontbuffer_bits: frontbuffer plane tracking bits
<span class="lineNum">     605 </span>            :  *
<span class="lineNum">     606 </span>            :  * Some platforms support a single frame update feature that is used to
<span class="lineNum">     607 </span>            :  * send and update only one frame on Remote Frame Buffer.
<span class="lineNum">     608 </span>            :  * So far it is only implemented for Valleyview and Cherryview because
<a name="609"><span class="lineNum">     609 </span>            :  * hardware requires this to be done before a page flip.</a>
<span class="lineNum">     610 </span>            :  */
<span class="lineNum">     611 </span><span class="lineNoCov">          0 : void intel_psr_single_frame_update(struct drm_device *dev,</span>
<span class="lineNum">     612 </span>            :                                    unsigned frontbuffer_bits)
<span class="lineNum">     613 </span>            : {
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     615 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">     616 </span>            :         enum pipe pipe;
<span class="lineNum">     617 </span>            :         u32 val;
<span class="lineNum">     618 </span>            : 
<span class="lineNum">     619 </span>            :         /*
<span class="lineNum">     620 </span>            :          * Single frame update is already supported on BDW+ but it requires
<span class="lineNum">     621 </span>            :          * many W/A and it isn't really needed.
<span class="lineNum">     622 </span>            :          */
<span class="lineNum">     623 </span><span class="lineNoCov">          0 :         if (!IS_VALLEYVIEW(dev))</span>
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     625 </span>            : 
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;psr.enabled) {</span>
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     630 </span>            :         }
<span class="lineNum">     631 </span>            : 
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :         crtc = dp_to_dig_port(dev_priv-&gt;psr.enabled)-&gt;base.base.crtc;</span>
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :         pipe = to_intel_crtc(crtc)-&gt;pipe;</span>
<span class="lineNum">     634 </span>            : 
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :         if (frontbuffer_bits &amp; INTEL_FRONTBUFFER_ALL_MASK(pipe)) {</span>
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :                 val = I915_READ(VLV_PSRCTL(pipe));</span>
<span class="lineNum">     637 </span>            : 
<span class="lineNum">     638 </span>            :                 /*
<span class="lineNum">     639 </span>            :                  * We need to set this bit before writing registers for a flip.
<span class="lineNum">     640 </span>            :                  * This bit will be self-clear when it gets to the PSR active state.
<span class="lineNum">     641 </span>            :                  */
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :                 I915_WRITE(VLV_PSRCTL(pipe), val | VLV_EDP_PSR_SINGLE_FRAME_UPDATE);</span>
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     645 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     646 </span>            : 
<span class="lineNum">     647 </span>            : /**
<span class="lineNum">     648 </span>            :  * intel_psr_invalidate - Invalidade PSR
<span class="lineNum">     649 </span>            :  * @dev: DRM device
<span class="lineNum">     650 </span>            :  * @frontbuffer_bits: frontbuffer plane tracking bits
<span class="lineNum">     651 </span>            :  *
<span class="lineNum">     652 </span>            :  * Since the hardware frontbuffer tracking has gaps we need to integrate
<span class="lineNum">     653 </span>            :  * with the software frontbuffer tracking. This function gets called every
<span class="lineNum">     654 </span>            :  * time frontbuffer rendering starts and a buffer gets dirtied. PSR must be
<span class="lineNum">     655 </span>            :  * disabled if the frontbuffer mask contains a buffer relevant to PSR.
<span class="lineNum">     656 </span>            :  *
<a name="657"><span class="lineNum">     657 </span>            :  * Dirty frontbuffers relevant to PSR are tracked in busy_frontbuffer_bits.&quot;</a>
<span class="lineNum">     658 </span>            :  */
<span class="lineNum">     659 </span><span class="lineNoCov">          0 : void intel_psr_invalidate(struct drm_device *dev,</span>
<span class="lineNum">     660 </span>            :                           unsigned frontbuffer_bits)
<span class="lineNum">     661 </span>            : {
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     663 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">     664 </span>            :         enum pipe pipe;
<span class="lineNum">     665 </span>            : 
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;psr.enabled) {</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     670 </span>            :         }
<span class="lineNum">     671 </span>            : 
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :         crtc = dp_to_dig_port(dev_priv-&gt;psr.enabled)-&gt;base.base.crtc;</span>
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :         pipe = to_intel_crtc(crtc)-&gt;pipe;</span>
<span class="lineNum">     674 </span>            : 
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :         frontbuffer_bits &amp;= INTEL_FRONTBUFFER_ALL_MASK(pipe);</span>
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :         dev_priv-&gt;psr.busy_frontbuffer_bits |= frontbuffer_bits;</span>
<span class="lineNum">     677 </span>            : 
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :         if (frontbuffer_bits)</span>
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :                 intel_psr_exit(dev);</span>
<span class="lineNum">     680 </span>            : 
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     682 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     683 </span>            : 
<span class="lineNum">     684 </span>            : /**
<span class="lineNum">     685 </span>            :  * intel_psr_flush - Flush PSR
<span class="lineNum">     686 </span>            :  * @dev: DRM device
<span class="lineNum">     687 </span>            :  * @frontbuffer_bits: frontbuffer plane tracking bits
<span class="lineNum">     688 </span>            :  * @origin: which operation caused the flush
<span class="lineNum">     689 </span>            :  *
<span class="lineNum">     690 </span>            :  * Since the hardware frontbuffer tracking has gaps we need to integrate
<span class="lineNum">     691 </span>            :  * with the software frontbuffer tracking. This function gets called every
<span class="lineNum">     692 </span>            :  * time frontbuffer rendering has completed and flushed out to memory. PSR
<span class="lineNum">     693 </span>            :  * can be enabled again if no other frontbuffer relevant to PSR is dirty.
<span class="lineNum">     694 </span>            :  *
<a name="695"><span class="lineNum">     695 </span>            :  * Dirty frontbuffers relevant to PSR are tracked in busy_frontbuffer_bits.</a>
<span class="lineNum">     696 </span>            :  */
<span class="lineNum">     697 </span><span class="lineNoCov">          0 : void intel_psr_flush(struct drm_device *dev,</span>
<span class="lineNum">     698 </span>            :                      unsigned frontbuffer_bits, enum fb_op_origin origin)
<span class="lineNum">     699 </span>            : {
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     701 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">     702 </span>            :         enum pipe pipe;
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :         int delay_ms = HAS_DDI(dev) ? 100 : 500;</span>
<span class="lineNum">     704 </span>            : 
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;psr.enabled) {</span>
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     709 </span>            :         }
<span class="lineNum">     710 </span>            : 
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :         crtc = dp_to_dig_port(dev_priv-&gt;psr.enabled)-&gt;base.base.crtc;</span>
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :         pipe = to_intel_crtc(crtc)-&gt;pipe;</span>
<span class="lineNum">     713 </span>            : 
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :         frontbuffer_bits &amp;= INTEL_FRONTBUFFER_ALL_MASK(pipe);</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :         dev_priv-&gt;psr.busy_frontbuffer_bits &amp;= ~frontbuffer_bits;</span>
<span class="lineNum">     716 </span>            : 
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :         if (HAS_DDI(dev)) {</span>
<span class="lineNum">     718 </span>            :                 /*
<span class="lineNum">     719 </span>            :                  * By definition every flush should mean invalidate + flush,
<span class="lineNum">     720 </span>            :                  * however on core platforms let's minimize the
<span class="lineNum">     721 </span>            :                  * disable/re-enable so we can avoid the invalidate when flip
<span class="lineNum">     722 </span>            :                  * originated the flush.
<span class="lineNum">     723 </span>            :                  */
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :                 if (frontbuffer_bits &amp;&amp; origin != ORIGIN_FLIP)</span>
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :                         intel_psr_exit(dev);</span>
<span class="lineNum">     726 </span>            :         } else {
<span class="lineNum">     727 </span>            :                 /*
<span class="lineNum">     728 </span>            :                  * On Valleyview and Cherryview we don't use hardware tracking
<span class="lineNum">     729 </span>            :                  * so any plane updates or cursor moves don't result in a PSR
<span class="lineNum">     730 </span>            :                  * invalidating. Which means we need to manually fake this in
<span class="lineNum">     731 </span>            :                  * software for all flushes.
<span class="lineNum">     732 </span>            :                  */
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :                 if (frontbuffer_bits)</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :                         intel_psr_exit(dev);</span>
<span class="lineNum">     735 </span>            :         }
<span class="lineNum">     736 </span>            : 
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;psr.active &amp;&amp; !dev_priv-&gt;psr.busy_frontbuffer_bits)</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :                 schedule_delayed_work(&amp;dev_priv-&gt;psr.work,</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :                                       msecs_to_jiffies(delay_ms));</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;psr.lock);</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     742 </span>            : 
<span class="lineNum">     743 </span>            : /**
<span class="lineNum">     744 </span>            :  * intel_psr_init - Init basic PSR work and mutex.
<span class="lineNum">     745 </span>            :  * @dev: DRM device
<span class="lineNum">     746 </span>            :  *
<span class="lineNum">     747 </span>            :  * This function is  called only once at driver load to initialize basic
<a name="748"><span class="lineNum">     748 </span>            :  * PSR stuff.</a>
<span class="lineNum">     749 </span>            :  */
<span class="lineNum">     750 </span><span class="lineNoCov">          0 : void intel_psr_init(struct drm_device *dev)</span>
<span class="lineNum">     751 </span>            : {
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     753 </span>            : 
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :         INIT_DELAYED_WORK(&amp;dev_priv-&gt;psr.work, intel_psr_work);</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :         rw_init(&amp;dev_priv-&gt;psr.lock, &quot;psrlk&quot;);</span>
<span class="lineNum">     756 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
