// Seed: 1388143253
module module_0 ();
  wire id_2, id_3;
  wire id_4;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1
);
  wire id_3;
  wire id_4;
  assign id_1 = 1;
  wire id_5;
  wire id_6;
  module_0();
endmodule
module module_2 (
    output tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    output wand id_7,
    output wor id_8,
    input wor id_9,
    input supply1 id_10,
    output tri0 id_11,
    output uwire id_12,
    output wire id_13,
    output tri1 id_14,
    output wire id_15,
    output wire id_16,
    input supply1 id_17,
    input tri id_18,
    input supply1 id_19,
    output tri1 id_20,
    output uwire id_21
);
  module_0();
endmodule
