<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\nano4k_hdmi_tx.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\nano4k_hdmi_tx.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\nano4k_hdmi_tx.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Sep 08 02:10:16 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>811</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>624</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>48</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>crystalCLK </td>
</tr>
<tr>
<td>tmdsFreq</td>
<td>Generated</td>
<td>3.704</td>
<td>270.000
<td>0.000</td>
<td>1.852</td>
<td>crystalCLK </td>
<td>crystal_oscillator</td>
<td>video_transmitter/tmds_buff[0] video_transmitter/tmds_buff_0[1] video_transmitter/tmds_buff_1[2] </td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK </td>
<td>crystal_oscillator</td>
<td>video_transmitter/blue_tmds/serializer/FCLK </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>crystal_oscillator</td>
<td>27.000(MHz)</td>
<td>84.343(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>135.000(MHz)</td>
<td style="color: #FF0000;">71.373(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of tmdsFreq!</h4>
<h4>No timing paths to get frequency of pll_10xclock!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmdsFreq</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmdsFreq</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-215.928</td>
<td>42</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-6.603</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/red_tmds/disparityCounter_3_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.611</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-6.475</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/red_tmds/disparityCounter_1_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.482</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-6.442</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.449</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-6.418</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/red_tmds/disparityCounter_0_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.425</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-6.328</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_0_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.335</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-6.318</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.325</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-6.279</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.286</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-6.240</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/red_tmds/disparityCounter_4_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.247</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-6.222</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.229</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-6.126</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/red_tmds/disparityCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.133</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-5.617</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.624</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-5.570</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.577</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-5.560</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.567</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-5.490</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.497</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-5.490</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.497</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-5.490</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.497</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-5.456</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.463</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-5.236</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.243</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-5.143</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/red_tmds/encoderStage2_1_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.151</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-5.143</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/red_tmds/encoderStage2_3_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.151</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-4.975</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>11.982</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-4.975</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>11.982</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-4.774</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/green_tmds/encoderStage2_6_s6/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>11.781</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-4.675</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/red_tmds/encoderStage2_6_s6/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>11.682</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-4.666</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/red_tmds/encoderStage2_4_s6/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>11.673</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.427</td>
<td>sramAddress_11_s0/Q</td>
<td>sramBuffer/sp_inst_3/AD[11]</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.581</td>
</tr>
<tr>
<td>2</td>
<td>0.445</td>
<td>sramAddress_10_s0/Q</td>
<td>sramBuffer/sp_inst_3/AD[10]</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>3</td>
<td>0.689</td>
<td>sramAddress_3_s0/Q</td>
<td>sramBuffer/sp_inst_2/AD[4]</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.843</td>
</tr>
<tr>
<td>4</td>
<td>0.689</td>
<td>sramAddress_9_s0/Q</td>
<td>sramBuffer/sp_inst_3/AD[9]</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.843</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/Q</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/Q</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>video_transmitter/hPosCounter_0_s0/Q</td>
<td>video_transmitter/hPosCounter_0_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/Q</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1/Q</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1/Q</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>verticalCycleCount_0_s1/Q</td>
<td>verticalCycleCount_0_s1/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>sramAddress_14_s0/Q</td>
<td>sramAddress_14_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>horizontalCycleCount_0_s0/Q</td>
<td>horizontalCycleCount_0_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/Q</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/Q</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.711</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/Q</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>17</td>
<td>0.711</td>
<td>sramAddress_10_s0/Q</td>
<td>sramAddress_10_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>18</td>
<td>0.712</td>
<td>video_transmitter/blue_tmds/encoderStage1_8_s1/Q</td>
<td>video_transmitter/blue_tmds/encoderStage1_8_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>19</td>
<td>0.712</td>
<td>sramAddress_7_s0/Q</td>
<td>sramAddress_7_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>20</td>
<td>0.712</td>
<td>sramAddress_8_s0/Q</td>
<td>sramAddress_8_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>21</td>
<td>0.714</td>
<td>sramAddress_2_s0/Q</td>
<td>sramAddress_2_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>22</td>
<td>0.714</td>
<td>video_transmitter/blue_tmds/stage1Ready_s13/Q</td>
<td>video_transmitter/blue_tmds/stage1Ready_s13/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>23</td>
<td>0.714</td>
<td>sramAddress_8_s0/Q</td>
<td>sramBuffer/sp_inst_3/AD[8]</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.868</td>
</tr>
<tr>
<td>24</td>
<td>0.715</td>
<td>sramAddress_5_s0/Q</td>
<td>sramAddress_5_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>25</td>
<td>0.716</td>
<td>sramAddress_1_s0/Q</td>
<td>sramAddress_1_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.716</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/blue_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/green_tmds/stage2Ready_s1</td>
</tr>
<tr>
<td>7</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/green_tmds/encoderStage2_2_s6</td>
</tr>
<tr>
<td>8</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.580</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>3.641</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.063</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.689</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.700</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.966</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.023</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.577</td>
<td>1.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td>video_transmitter/red_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.609</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td>video_transmitter/red_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C21[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>video_transmitter/red_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>11.760</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n121_s1/F</td>
</tr>
<tr>
<td>13.137</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/red_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.194</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>13.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>video_transmitter/red_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>video_transmitter/red_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>13.308</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>13.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>video_transmitter/red_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>13.871</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n157_1_s/SUM</td>
</tr>
<tr>
<td>14.675</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>video_transmitter/red_tmds/n171_s0/I1</td>
</tr>
<tr>
<td>15.301</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n171_s0/F</td>
</tr>
<tr>
<td>15.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/disparityCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>video_transmitter/red_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>video_transmitter/red_tmds/disparityCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.607, 55.889%; route: 5.546, 40.743%; tC2Q: 0.458, 3.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.580</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>3.641</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.063</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.689</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.700</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.966</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.023</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.577</td>
<td>1.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td>video_transmitter/red_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.609</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td>video_transmitter/red_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C21[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>video_transmitter/red_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>11.760</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n121_s1/F</td>
</tr>
<tr>
<td>13.137</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/red_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.194</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>13.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>video_transmitter/red_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>13.722</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n159_1_s/SUM</td>
</tr>
<tr>
<td>14.141</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/red_tmds/n173_s0/I1</td>
</tr>
<tr>
<td>15.173</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n173_s0/F</td>
</tr>
<tr>
<td>15.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/disparityCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/red_tmds/disparityCounter_1_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/red_tmds/disparityCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.864, 58.328%; route: 5.160, 38.273%; tC2Q: 0.458, 3.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s4/I0</td>
</tr>
<tr>
<td>3.633</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s4/F</td>
</tr>
<tr>
<td>4.056</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.117</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.535</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C27[0][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.580</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C27[1][A]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.108</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>7.541</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td>video_transmitter/green_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.602</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.021</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>video_transmitter/green_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.053</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.580</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>11.679</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.979</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.036</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>13.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>13.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>13.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[1][B]</td>
<td>video_transmitter/green_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>13.621</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n158_1_s/SUM</td>
</tr>
<tr>
<td>14.040</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>video_transmitter/green_tmds/n172_s0/I1</td>
</tr>
<tr>
<td>15.139</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n172_s0/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.628, 64.154%; route: 4.363, 32.438%; tC2Q: 0.458, 3.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/disparityCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.580</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>3.641</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.063</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.689</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.700</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.966</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.023</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.577</td>
<td>1.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td>video_transmitter/red_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.609</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td>video_transmitter/red_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C21[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>video_transmitter/red_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>11.760</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n121_s1/F</td>
</tr>
<tr>
<td>13.137</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/red_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.665</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n160_1_s/SUM</td>
</tr>
<tr>
<td>14.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>video_transmitter/red_tmds/n174_s0/I1</td>
</tr>
<tr>
<td>15.116</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n174_s0/F</td>
</tr>
<tr>
<td>15.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/disparityCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>video_transmitter/red_tmds/disparityCounter_0_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>video_transmitter/red_tmds/disparityCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.807, 58.151%; route: 5.160, 38.435%; tC2Q: 0.458, 3.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s4/I0</td>
</tr>
<tr>
<td>3.633</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s4/F</td>
</tr>
<tr>
<td>4.056</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.117</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.535</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C27[0][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.580</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C27[1][A]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.108</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>7.541</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td>video_transmitter/green_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.602</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.021</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>video_transmitter/green_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.053</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.580</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>11.679</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.979</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.507</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/SUM</td>
</tr>
<tr>
<td>13.926</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>video_transmitter/green_tmds/n174_s0/I1</td>
</tr>
<tr>
<td>15.025</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n174_s0/F</td>
</tr>
<tr>
<td>15.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_0_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.514, 63.847%; route: 4.363, 32.716%; tC2Q: 0.458, 3.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s4/I0</td>
</tr>
<tr>
<td>3.633</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s4/F</td>
</tr>
<tr>
<td>4.056</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.117</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.535</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C27[0][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.580</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C27[1][A]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.108</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>7.541</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td>video_transmitter/green_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.602</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.021</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>video_transmitter/green_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.053</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.580</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>11.679</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.979</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.036</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>13.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>13.564</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/SUM</td>
</tr>
<tr>
<td>13.983</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>video_transmitter/green_tmds/n173_s0/I1</td>
</tr>
<tr>
<td>15.015</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n173_s0/F</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.504, 63.820%; route: 4.363, 32.740%; tC2Q: 0.458, 3.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s4/I0</td>
</tr>
<tr>
<td>3.633</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s4/F</td>
</tr>
<tr>
<td>4.056</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.117</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.535</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C27[0][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.580</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C27[1][A]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.108</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>7.541</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td>video_transmitter/green_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.602</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.021</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>video_transmitter/green_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.053</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.580</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>11.679</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.979</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.036</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>13.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>13.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>13.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[1][B]</td>
<td>video_transmitter/green_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>13.150</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>13.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[2][A]</td>
<td>video_transmitter/green_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n157_1_s/COUT</td>
</tr>
<tr>
<td>13.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[2][B]</td>
<td>video_transmitter/green_tmds/n156_1_s/CIN</td>
</tr>
<tr>
<td>13.735</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n156_1_s/SUM</td>
</tr>
<tr>
<td>14.154</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>video_transmitter/green_tmds/n170_s0/I1</td>
</tr>
<tr>
<td>14.976</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s0/F</td>
</tr>
<tr>
<td>14.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.465, 63.714%; route: 4.363, 32.836%; tC2Q: 0.458, 3.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/disparityCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.580</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>3.641</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.063</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.689</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.700</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.966</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.023</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.577</td>
<td>1.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td>video_transmitter/red_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.609</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td>video_transmitter/red_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C21[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>video_transmitter/red_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>11.760</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n121_s1/F</td>
</tr>
<tr>
<td>13.137</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/red_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.194</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>13.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>video_transmitter/red_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>video_transmitter/red_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>13.308</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>13.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>video_transmitter/red_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>13.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n157_1_s/COUT</td>
</tr>
<tr>
<td>13.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][B]</td>
<td>video_transmitter/red_tmds/n156_1_s/CIN</td>
</tr>
<tr>
<td>13.893</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n156_1_s/SUM</td>
</tr>
<tr>
<td>14.312</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>video_transmitter/red_tmds/n170_s0/I1</td>
</tr>
<tr>
<td>14.938</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s0/F</td>
</tr>
<tr>
<td>14.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/disparityCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>video_transmitter/red_tmds/disparityCounter_4_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>video_transmitter/red_tmds/disparityCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.629, 57.589%; route: 5.160, 38.952%; tC2Q: 0.458, 3.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s4/I0</td>
</tr>
<tr>
<td>3.633</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s4/F</td>
</tr>
<tr>
<td>4.056</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.117</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.535</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C27[0][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.580</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C27[1][A]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.108</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>7.541</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td>video_transmitter/green_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.602</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.021</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>video_transmitter/green_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.053</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.580</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>11.679</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.979</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.036</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>13.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>13.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>13.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[1][B]</td>
<td>video_transmitter/green_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>13.150</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>13.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C28[2][A]</td>
<td>video_transmitter/green_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>13.678</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n157_1_s/SUM</td>
</tr>
<tr>
<td>14.097</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][B]</td>
<td>video_transmitter/green_tmds/n171_s0/I1</td>
</tr>
<tr>
<td>14.919</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C28[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n171_s0/F</td>
</tr>
<tr>
<td>14.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.408, 63.557%; route: 4.363, 32.978%; tC2Q: 0.458, 3.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/disparityCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.580</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>3.641</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.063</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.689</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.700</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.966</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.023</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.577</td>
<td>1.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td>video_transmitter/red_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.609</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td>video_transmitter/red_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C21[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>video_transmitter/red_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>11.760</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n121_s1/F</td>
</tr>
<tr>
<td>13.137</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/red_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.194</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>13.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>video_transmitter/red_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>video_transmitter/red_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>13.779</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n158_1_s/SUM</td>
</tr>
<tr>
<td>14.198</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>video_transmitter/red_tmds/n172_s0/I1</td>
</tr>
<tr>
<td>14.824</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n172_s0/F</td>
</tr>
<tr>
<td>14.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/disparityCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>video_transmitter/red_tmds/disparityCounter_2_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>video_transmitter/red_tmds/disparityCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.515, 57.220%; route: 5.160, 39.290%; tC2Q: 0.458, 3.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.667</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.693</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C16[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.938</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.751</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.170</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.215</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.656</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s2/I2</td>
</tr>
<tr>
<td>9.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s2/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>video_transmitter/blue_tmds/n121_s1/I1</td>
</tr>
<tr>
<td>10.731</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.107</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>12.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>12.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>12.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>12.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[1][B]</td>
<td>video_transmitter/blue_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>12.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>12.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[2][A]</td>
<td>video_transmitter/blue_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>12.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n157_1_s/COUT</td>
</tr>
<tr>
<td>12.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[2][B]</td>
<td>video_transmitter/blue_tmds/n156_1_s/CIN</td>
</tr>
<tr>
<td>12.863</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n156_1_s/SUM</td>
</tr>
<tr>
<td>13.282</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>video_transmitter/blue_tmds/n170_s0/I1</td>
</tr>
<tr>
<td>14.314</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s0/F</td>
</tr>
<tr>
<td>14.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.598, 60.187%; route: 4.568, 36.183%; tC2Q: 0.458, 3.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.667</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.693</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C16[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.938</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.751</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.170</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.215</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.656</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s2/I2</td>
</tr>
<tr>
<td>9.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s2/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>video_transmitter/blue_tmds/n121_s1/I1</td>
</tr>
<tr>
<td>10.731</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.107</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>12.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>12.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>12.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>12.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[1][B]</td>
<td>video_transmitter/blue_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>12.749</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n158_1_s/SUM</td>
</tr>
<tr>
<td>13.168</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>video_transmitter/blue_tmds/n172_s0/I1</td>
</tr>
<tr>
<td>14.267</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n172_s0/F</td>
</tr>
<tr>
<td>14.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.551, 60.038%; route: 4.568, 36.318%; tC2Q: 0.458, 3.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.667</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.693</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C16[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.938</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.751</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.170</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.215</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.656</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s2/I2</td>
</tr>
<tr>
<td>9.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s2/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>video_transmitter/blue_tmds/n121_s1/I1</td>
</tr>
<tr>
<td>10.731</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.107</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>12.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>12.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>12.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>12.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[1][B]</td>
<td>video_transmitter/blue_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>12.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>12.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[2][A]</td>
<td>video_transmitter/blue_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>12.806</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n157_1_s/SUM</td>
</tr>
<tr>
<td>13.225</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>video_transmitter/blue_tmds/n171_s0/I1</td>
</tr>
<tr>
<td>14.257</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n171_s0/F</td>
</tr>
<tr>
<td>14.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.541, 60.006%; route: 4.568, 36.347%; tC2Q: 0.458, 3.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.667</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.693</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C16[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.938</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.751</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.170</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.215</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.656</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s2/I2</td>
</tr>
<tr>
<td>9.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s2/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I1</td>
</tr>
<tr>
<td>10.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>10.748</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I2</td>
</tr>
<tr>
<td>11.847</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>13.156</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>video_transmitter/blue_tmds/n257_s0/I2</td>
</tr>
<tr>
<td>14.188</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n257_s0/F</td>
</tr>
<tr>
<td>14.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.947, 63.590%; route: 4.092, 32.743%; tC2Q: 0.458, 3.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.667</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.693</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C16[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.938</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.751</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.170</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.215</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.656</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s2/I2</td>
</tr>
<tr>
<td>9.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s2/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I1</td>
</tr>
<tr>
<td>10.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>10.748</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I2</td>
</tr>
<tr>
<td>11.847</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>13.156</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>video_transmitter/blue_tmds/n254_s0/I2</td>
</tr>
<tr>
<td>14.188</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n254_s0/F</td>
</tr>
<tr>
<td>14.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.947, 63.590%; route: 4.092, 32.743%; tC2Q: 0.458, 3.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.667</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.693</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C16[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.938</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.751</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.170</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.215</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.656</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s2/I2</td>
</tr>
<tr>
<td>9.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s2/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I1</td>
</tr>
<tr>
<td>10.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>10.748</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I2</td>
</tr>
<tr>
<td>11.847</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>13.156</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n252_s0/I2</td>
</tr>
<tr>
<td>14.188</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n252_s0/F</td>
</tr>
<tr>
<td>14.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.947, 63.590%; route: 4.092, 32.743%; tC2Q: 0.458, 3.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.667</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.693</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C16[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.938</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.751</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.170</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.215</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.656</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s2/I2</td>
</tr>
<tr>
<td>9.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s2/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>video_transmitter/blue_tmds/n121_s1/I1</td>
</tr>
<tr>
<td>10.731</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.107</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>12.635</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/SUM</td>
</tr>
<tr>
<td>13.054</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>video_transmitter/blue_tmds/n174_s0/I1</td>
</tr>
<tr>
<td>14.153</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n174_s0/F</td>
</tr>
<tr>
<td>14.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.437, 59.672%; route: 4.568, 36.650%; tC2Q: 0.458, 3.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.667</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.693</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C16[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.938</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.751</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.170</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.215</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.656</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s2/I2</td>
</tr>
<tr>
<td>9.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s2/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>video_transmitter/blue_tmds/n121_s1/I1</td>
</tr>
<tr>
<td>10.731</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.107</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>12.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>12.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>12.692</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/SUM</td>
</tr>
<tr>
<td>13.111</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>video_transmitter/blue_tmds/n173_s0/I1</td>
</tr>
<tr>
<td>13.933</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n173_s0/F</td>
</tr>
<tr>
<td>13.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.217, 58.948%; route: 4.568, 37.309%; tC2Q: 0.458, 3.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/encoderStage2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.580</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>3.641</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.063</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.689</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.700</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.966</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.023</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.577</td>
<td>1.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td>video_transmitter/red_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.609</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td>video_transmitter/red_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C21[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.279</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>video_transmitter/red_tmds/n148_s1/I3</td>
</tr>
<tr>
<td>11.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n148_s1/F</td>
</tr>
<tr>
<td>12.742</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>video_transmitter/red_tmds/n154_s0/I1</td>
</tr>
<tr>
<td>13.841</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n154_s0/F</td>
</tr>
<tr>
<td>13.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>video_transmitter/red_tmds/encoderStage2_1_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>video_transmitter/red_tmds/encoderStage2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.170, 59.009%; route: 4.522, 37.219%; tC2Q: 0.458, 3.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/encoderStage2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.580</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>3.641</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.063</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.689</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.700</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.966</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.023</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.577</td>
<td>1.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td>video_transmitter/red_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.609</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td>video_transmitter/red_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C21[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.279</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>video_transmitter/red_tmds/n148_s1/I3</td>
</tr>
<tr>
<td>11.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n148_s1/F</td>
</tr>
<tr>
<td>12.742</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>video_transmitter/red_tmds/n152_s0/I1</td>
</tr>
<tr>
<td>13.841</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n152_s0/F</td>
</tr>
<tr>
<td>13.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>video_transmitter/red_tmds/encoderStage2_3_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>video_transmitter/red_tmds/encoderStage2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.170, 59.009%; route: 4.522, 37.219%; tC2Q: 0.458, 3.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.667</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.693</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C16[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.938</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.751</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.170</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.215</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.656</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s2/I2</td>
</tr>
<tr>
<td>9.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s2/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I1</td>
</tr>
<tr>
<td>10.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>10.748</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I2</td>
</tr>
<tr>
<td>11.847</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.850</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>video_transmitter/blue_tmds/n258_s0/I2</td>
</tr>
<tr>
<td>13.672</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n258_s0/F</td>
</tr>
<tr>
<td>13.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.737, 64.571%; route: 3.787, 31.604%; tC2Q: 0.458, 3.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.667</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.693</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C16[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.938</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.751</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.170</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.215</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.656</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s2/I2</td>
</tr>
<tr>
<td>9.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s2/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I1</td>
</tr>
<tr>
<td>10.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>10.748</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I2</td>
</tr>
<tr>
<td>11.847</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.850</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>video_transmitter/blue_tmds/n251_s0/I2</td>
</tr>
<tr>
<td>13.672</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n251_s0/F</td>
</tr>
<tr>
<td>13.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.737, 64.571%; route: 3.787, 31.604%; tC2Q: 0.458, 3.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/encoderStage2_6_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s4/I0</td>
</tr>
<tr>
<td>3.633</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s4/F</td>
</tr>
<tr>
<td>4.056</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.117</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.535</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C27[0][B]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.580</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C27[1][A]</td>
<td>video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.108</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>7.541</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td>video_transmitter/green_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.602</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.021</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>video_transmitter/green_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.053</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>video_transmitter/green_tmds/n148_s1/I3</td>
</tr>
<tr>
<td>11.516</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n148_s1/F</td>
</tr>
<tr>
<td>12.845</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>video_transmitter/green_tmds/encoderStage2_6_s9/I1</td>
</tr>
<tr>
<td>13.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/encoderStage2_6_s9/F</td>
</tr>
<tr>
<td>13.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage2_6_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>video_transmitter/green_tmds/encoderStage2_6_s6/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>video_transmitter/green_tmds/encoderStage2_6_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.040, 59.756%; route: 4.283, 36.353%; tC2Q: 0.458, 3.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/encoderStage2_6_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.580</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>3.641</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.063</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.689</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.700</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.966</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.023</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.577</td>
<td>1.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td>video_transmitter/red_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.609</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td>video_transmitter/red_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C21[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.279</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>video_transmitter/red_tmds/n148_s1/I3</td>
</tr>
<tr>
<td>11.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n148_s1/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/red_tmds/encoderStage2_6_s9/I1</td>
</tr>
<tr>
<td>13.373</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/encoderStage2_6_s9/F</td>
</tr>
<tr>
<td>13.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage2_6_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/red_tmds/encoderStage2_6_s6/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/red_tmds/encoderStage2_6_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.697, 57.326%; route: 4.527, 38.751%; tC2Q: 0.458, 3.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/encoderStage2_4_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/red_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.580</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>3.641</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.063</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.689</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.700</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>5.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.966</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.023</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.577</td>
<td>1.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td>video_transmitter/red_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.609</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td>video_transmitter/red_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C21[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.279</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>video_transmitter/red_tmds/n148_s1/I3</td>
</tr>
<tr>
<td>11.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n148_s1/F</td>
</tr>
<tr>
<td>12.737</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][B]</td>
<td>video_transmitter/red_tmds/encoderStage2_4_s9/I1</td>
</tr>
<tr>
<td>13.363</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/encoderStage2_4_s9/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage2_4_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[1][B]</td>
<td>video_transmitter/red_tmds/encoderStage2_4_s6/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C23[1][B]</td>
<td>video_transmitter/red_tmds/encoderStage2_4_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.697, 57.371%; route: 4.518, 38.703%; tC2Q: 0.458, 3.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>sramAddress_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sramBuffer/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>sramAddress_11_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R11C11[1][B]</td>
<td style=" font-weight:bold;">sramAddress_11_s0/Q</td>
</tr>
<tr>
<td>2.391</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sramBuffer/sp_inst_3/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sramBuffer/sp_inst_3/CLK</td>
</tr>
<tr>
<td>1.965</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sramBuffer/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 42.601%; tC2Q: 0.333, 57.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>sramAddress_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sramBuffer/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>sramAddress_10_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">sramAddress_10_s0/Q</td>
</tr>
<tr>
<td>2.409</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sramBuffer/sp_inst_3/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sramBuffer/sp_inst_3/CLK</td>
</tr>
<tr>
<td>1.965</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sramBuffer/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.312%; tC2Q: 0.333, 55.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>sramAddress_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sramBuffer/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>sramAddress_3_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R9C9[2][B]</td>
<td style=" font-weight:bold;">sramAddress_3_s0/Q</td>
</tr>
<tr>
<td>2.654</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">sramBuffer/sp_inst_2/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>sramBuffer/sp_inst_2/CLK</td>
</tr>
<tr>
<td>1.965</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>sramBuffer/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 60.455%; tC2Q: 0.333, 39.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>sramAddress_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sramBuffer/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>sramAddress_9_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">sramAddress_9_s0/Q</td>
</tr>
<tr>
<td>2.654</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sramBuffer/sp_inst_3/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sramBuffer/sp_inst_3/CLK</td>
</tr>
<tr>
<td>1.965</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sramBuffer/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 60.465%; tC2Q: 0.333, 39.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>video_transmitter/green_tmds/n176_s0/I2</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n176_s0/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>video_transmitter/blue_tmds/n178_s3/I0</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n178_s3/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>video_transmitter/hPosCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_0_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>video_transmitter/n122_s2/I0</td>
</tr>
<tr>
<td>2.518</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n122_s2/F</td>
</tr>
<tr>
<td>2.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>video_transmitter/hPosCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>video_transmitter/hPosCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>video_transmitter/red_tmds/n176_s0/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n176_s0/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>video_transmitter/green_tmds/n178_s3/I1</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n178_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/stage2Ready_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>video_transmitter/blue_tmds/stage2Ready_s6/I3</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/stage2Ready_s6/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/stage2Ready_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>verticalCycleCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>verticalCycleCount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>verticalCycleCount_0_s1/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">verticalCycleCount_0_s1/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>n116_s3/I0</td>
</tr>
<tr>
<td>2.520</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">n116_s3/F</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">verticalCycleCount_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>verticalCycleCount_0_s1/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>verticalCycleCount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>sramAddress_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sramAddress_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>sramAddress_14_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">sramAddress_14_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n91_s0/I3</td>
</tr>
<tr>
<td>2.520</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n91_s0/F</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">sramAddress_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>sramAddress_14_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>sramAddress_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>horizontalCycleCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>horizontalCycleCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>horizontalCycleCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">horizontalCycleCount_0_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>n69_s2/I0</td>
</tr>
<tr>
<td>2.520</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" background: #97FFFF;">n69_s2/F</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">horizontalCycleCount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>horizontalCycleCount_0_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>horizontalCycleCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/stage1Ready_s13/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>video_transmitter/red_tmds/n543_s3/I2</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n543_s3/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/stage1Ready_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>video_transmitter/red_tmds/n178_s3/I1</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n178_s3/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/stage1Ready_s13/Q</td>
</tr>
<tr>
<td>1.970</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>video_transmitter/green_tmds/n543_s3/I2</td>
</tr>
<tr>
<td>2.342</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n543_s3/F</td>
</tr>
<tr>
<td>2.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/stage1Ready_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>video_transmitter/green_tmds/stage1Ready_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>sramAddress_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sramAddress_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>sramAddress_10_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">sramAddress_10_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>n95_s0/I3</td>
</tr>
<tr>
<td>2.522</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">n95_s0/F</td>
</tr>
<tr>
<td>2.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">sramAddress_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>sramAddress_10_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>sramAddress_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage1_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_8_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_8_s1/Q</td>
</tr>
<tr>
<td>1.971</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>video_transmitter/blue_tmds/n278_s3/I2</td>
</tr>
<tr>
<td>2.343</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n278_s3/F</td>
</tr>
<tr>
<td>2.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_8_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>sramAddress_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sramAddress_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>sramAddress_7_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">sramAddress_7_s0/Q</td>
</tr>
<tr>
<td>2.151</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>n98_s0/I3</td>
</tr>
<tr>
<td>2.523</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">n98_s0/F</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">sramAddress_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>sramAddress_7_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>sramAddress_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>sramAddress_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sramAddress_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>sramAddress_8_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">sramAddress_8_s0/Q</td>
</tr>
<tr>
<td>2.151</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>n97_s0/I2</td>
</tr>
<tr>
<td>2.523</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">n97_s0/F</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">sramAddress_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>sramAddress_8_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>sramAddress_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>sramAddress_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sramAddress_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>sramAddress_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">sramAddress_2_s0/Q</td>
</tr>
<tr>
<td>2.152</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>n103_s1/I0</td>
</tr>
<tr>
<td>2.524</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">n103_s1/F</td>
</tr>
<tr>
<td>2.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">sramAddress_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>sramAddress_2_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>sramAddress_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>video_transmitter/blue_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/stage1Ready_s13/Q</td>
</tr>
<tr>
<td>1.972</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>video_transmitter/blue_tmds/n543_s3/I2</td>
</tr>
<tr>
<td>2.344</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n543_s3/F</td>
</tr>
<tr>
<td>2.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/stage1Ready_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>video_transmitter/blue_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>video_transmitter/blue_tmds/stage1Ready_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>sramAddress_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sramBuffer/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>sramAddress_8_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">sramAddress_8_s0/Q</td>
</tr>
<tr>
<td>2.679</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sramBuffer/sp_inst_3/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sramBuffer/sp_inst_3/CLK</td>
</tr>
<tr>
<td>1.965</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sramBuffer/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.535, 61.594%; tC2Q: 0.333, 38.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>sramAddress_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sramAddress_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>sramAddress_5_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">sramAddress_5_s0/Q</td>
</tr>
<tr>
<td>2.154</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>n100_s0/I2</td>
</tr>
<tr>
<td>2.526</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">n100_s0/F</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">sramAddress_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>sramAddress_5_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>sramAddress_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>sramAddress_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sramAddress_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>sramAddress_1_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">sramAddress_1_s0/Q</td>
</tr>
<tr>
<td>2.155</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>n87_s3/I0</td>
</tr>
<tr>
<td>2.527</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">n87_s3/F</td>
</tr>
<tr>
<td>2.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">sramAddress_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>sramAddress_1_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>sramAddress_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.958%; route: 0.011, 1.484%; tC2Q: 0.333, 46.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/blue_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/blue_tmds/idleCounter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/blue_tmds/idleCounter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/stage2Ready_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/stage2Ready_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/stage2Ready_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/encoderStage2_2_s6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/encoderStage2_2_s6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/encoderStage2_2_s6/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>126</td>
<td>crystalCLK_d</td>
<td>-2.390</td>
<td>1.727</td>
</tr>
<tr>
<td>72</td>
<td>multiplierClkOut</td>
<td>-6.603</td>
<td>0.262</td>
</tr>
<tr>
<td>67</td>
<td>displayEnable</td>
<td>-2.390</td>
<td>3.326</td>
</tr>
<tr>
<td>25</td>
<td>n113_9</td>
<td>25.181</td>
<td>3.146</td>
</tr>
<tr>
<td>24</td>
<td>sramAddress[0]</td>
<td>27.873</td>
<td>4.856</td>
</tr>
<tr>
<td>23</td>
<td>sramAddress[1]</td>
<td>27.591</td>
<td>4.904</td>
</tr>
<tr>
<td>22</td>
<td>sramAddress[2]</td>
<td>28.164</td>
<td>4.391</td>
</tr>
<tr>
<td>18</td>
<td>sramAddress[3]</td>
<td>28.505</td>
<td>4.390</td>
</tr>
<tr>
<td>17</td>
<td>sramAddress[8]</td>
<td>31.528</td>
<td>2.953</td>
</tr>
<tr>
<td>16</td>
<td>encoderStage1[7]</td>
<td>-6.603</td>
<td>0.870</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C11</td>
<td>62.50%</td>
</tr>
<tr>
<td>R9C10</td>
<td>54.17%</td>
</tr>
<tr>
<td>R9C9</td>
<td>52.78%</td>
</tr>
<tr>
<td>R9C23</td>
<td>44.44%</td>
</tr>
<tr>
<td>R9C19</td>
<td>40.28%</td>
</tr>
<tr>
<td>R9C22</td>
<td>38.89%</td>
</tr>
<tr>
<td>R9C18</td>
<td>38.89%</td>
</tr>
<tr>
<td>R8C22</td>
<td>38.89%</td>
</tr>
<tr>
<td>R8C28</td>
<td>37.50%</td>
</tr>
<tr>
<td>R9C28</td>
<td>37.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name crystal_oscillator -period 37.037 -waveform {0 18.518} [get_ports {crystalCLK}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name tmdsFreq -source [get_ports {crystalCLK}] -master_clock crystal_oscillator -multiply_by 10 [get_nets {video_transmitter/tmds_buff[0] video_transmitter/tmds_buff_0[1] video_transmitter/tmds_buff_1[2]}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name pll_10xclock -source [get_ports {crystalCLK}] -master_clock crystal_oscillator -multiply_by 5 [get_pins {video_transmitter/blue_tmds/serializer/FCLK}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
