Load image /home/darkin/Workspace/Vivado_HLS/image_histogram/img/lena512.bmp
Image Rows:512 Cols:512
WARNING: Hls::stream 'hls::stream<ap_axiu<8, 2, 5, 6> >.1' contains leftover data, which may result in RTL simulation hanging.
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_doHist_top -prj doHist.prj --lib ieee_proposed=./ieee_proposed -s doHist 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-163] Analyzing VHDL file "/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/sim/vhdl/AESL_axi_slave_CTRL_BUS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_CTRL_BUS
INFO: [VRFC 10-163] Analyzing VHDL file "/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/sim/vhdl/AESL_autobram_histo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_autobram_histo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/sim/vhdl/doHist.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_doHist_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/sim/vhdl/doHist.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity doHist
INFO: [VRFC 10-163] Analyzing VHDL file "/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/sim/vhdl/doHist_CTRL_BUS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity doHist_CTRL_BUS_s_axi
INFO: [VRFC 10-163] Analyzing VHDL file "/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/sim/vhdl/AESL_axi_s_inStream.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_inStream
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xhdhdstaff2/tapodyu/XsimWork/data/vhdl/src/ieee/distributable/numeric_std.vhd:3462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behave of entity xil_defaultlib.doHist_CTRL_BUS_s_axi [dohist_ctrl_bus_s_axi_default]
Compiling architecture behav of entity xil_defaultlib.doHist [dohist_default]
Compiling architecture behav of entity xil_defaultlib.AESL_autobram_histo [aesl_autobram_histo_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_inStream [aesl_axi_s_instream_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_CTRL_BUS [aesl_axi_slave_ctrl_bus_default]
Compiling architecture behav of entity xil_defaultlib.apatb_dohist_top
Built simulation snapshot doHist

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/sim/vhdl/xsim.dir/doHist/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 20 18:12:44 2016...

****** xsim v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/doHist/xsim_script.tcl
# xsim {doHist} -autoloadwcfg -tclbatch {doHist.tcl}
Vivado Simulator 2016.1
Time resolution is 1 ps
source doHist.tcl
## run all
Note: simulation done!
Time: 1538975 ns  Iteration: 1  Process: /apatb_doHist_top/generate_sim_done_proc  File: /home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/sim/vhdl/doHist.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 1538975 ns  Iteration: 1  Process: /apatb_doHist_top/generate_sim_done_proc  File: /home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/sim/vhdl/doHist.autotb.vhd
$finish called at time : 1538975 ns
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jun 20 18:12:50 2016...
Load image /home/darkin/Workspace/Vivado_HLS/image_histogram/img/lena512.bmp
Image Rows:512 Cols:512
WARNING: Hls::stream 'hls::stream<ap_axiu<8, 2, 5, 6> >.1' contains leftover data, which may result in RTL simulation hanging.
