Reading timing models for corner min_tt_025C_5v00…
Reading cell library for the 'min_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/51-openroad-fillinsertion/tt_um_felixfeierabend.nl.v'…
Linking design 'tt_um_felixfeierabend' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'min_tt_025C_5v00' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/53-openroad-rcx/min/tt_um_felixfeierabend.min.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000693    0.555447 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011580    0.170909    0.735387    1.290834 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.170909    0.000075    1.290909 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006726    0.286085    0.225076    1.515985 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.286085    0.000145    1.516130 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003653    0.154544    0.140508    1.656638 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.154544    0.000036    1.656674 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.656674   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000693    0.555447 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655447   clock uncertainty
                                  0.000000    0.655447   clock reconvergence pessimism
                                  0.125300    0.780747   library hold time
                                              0.780747   data required time
---------------------------------------------------------------------------------------------
                                              0.780747   data required time
                                             -1.656674   data arrival time
---------------------------------------------------------------------------------------------
                                              0.875928   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000706    0.553239 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015923    0.206850    0.764053    1.317292 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.206851    0.000274    1.317566 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005285    0.274998    0.209037    1.526603 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.274998    0.000102    1.526705 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004057    0.181542    0.185071    1.711776 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.181542    0.000077    1.711853 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.711853   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000706    0.553239 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653239   clock uncertainty
                                  0.000000    0.653239   clock reconvergence pessimism
                                  0.119287    0.772525   library hold time
                                              0.772525   data required time
---------------------------------------------------------------------------------------------
                                              0.772525   data required time
                                             -1.711853   data arrival time
---------------------------------------------------------------------------------------------
                                              0.939328   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000723    0.553256 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016886    0.214895    0.770421    1.323677 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.214897    0.000456    1.324133 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005506    0.265892    0.218257    1.542390 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.265892    0.000111    1.542501 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003434    0.173317    0.176118    1.718619 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.173317    0.000033    1.718652 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.718652   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000723    0.553256 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653256   clock uncertainty
                                  0.000000    0.653256   clock reconvergence pessimism
                                  0.120979    0.774235   library hold time
                                              0.774235   data required time
---------------------------------------------------------------------------------------------
                                              0.774235   data required time
                                             -1.718652   data arrival time
---------------------------------------------------------------------------------------------
                                              0.944417   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101262    0.000305    0.555059 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024398    0.280278    0.818434    1.373492 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.280278    0.000264    1.373757 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004557    0.270981    0.269206    1.642962 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.270981    0.000043    1.643005 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003805    0.156369    0.139959    1.782964 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.156369    0.000070    1.783035 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.783035   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101262    0.000305    0.555059 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655059   clock uncertainty
                                  0.000000    0.655059   clock reconvergence pessimism
                                  0.124925    0.779984   library hold time
                                              0.779984   data required time
---------------------------------------------------------------------------------------------
                                              0.779984   data required time
                                             -1.783035   data arrival time
---------------------------------------------------------------------------------------------
                                              1.003051   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000676    0.555429 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.022590    0.264377    0.807344    1.362773 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.264378    0.000386    1.363159 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005082    0.280638    0.273983    1.637142 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.280638    0.000098    1.637240 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005670    0.178818    0.160383    1.797623 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.178818    0.000074    1.797698 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.797698   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000676    0.555429 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655429   clock uncertainty
                                  0.000000    0.655429   clock reconvergence pessimism
                                  0.120320    0.775749   library hold time
                                              0.775749   data required time
---------------------------------------------------------------------------------------------
                                              0.775749   data required time
                                             -1.797698   data arrival time
---------------------------------------------------------------------------------------------
                                              1.021948   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000687    0.555440 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026365    0.492553    1.089621    1.645061 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.492553    0.000447    1.645508 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006463    0.216430    0.158587    1.804096 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.216430    0.000145    1.804240 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.804240   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000687    0.555440 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655440   clock uncertainty
                                  0.000000    0.655440   clock reconvergence pessimism
                                  0.112604    0.768044   library hold time
                                              0.768044   data required time
---------------------------------------------------------------------------------------------
                                              0.768044   data required time
                                             -1.804240   data arrival time
---------------------------------------------------------------------------------------------
                                              1.036196   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000526    0.553058 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005104    0.176202    0.879516    1.432574 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.176202    0.000050    1.432624 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012308    0.213532    0.180044    1.612669 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.213533    0.000288    1.612957 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.017430    0.359777    0.280923    1.893879 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _062_ (net)
                      0.359777    0.000205    1.894084 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003606    0.152618    0.113125    2.007209 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.152618    0.000035    2.007244 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.007244   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000686    0.553218 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653218   clock uncertainty
                                  0.000000    0.653218   clock reconvergence pessimism
                                  0.125237    0.778455   library hold time
                                              0.778455   data required time
---------------------------------------------------------------------------------------------
                                              0.778455   data required time
                                             -2.007244   data arrival time
---------------------------------------------------------------------------------------------
                                              1.228789   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001109    4.657046 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052863    0.459792    0.437170    5.094217 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.459792    0.000437    5.094653 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.094653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000723    0.553256 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653256   clock uncertainty
                                  0.000000    0.653256   clock reconvergence pessimism
                                  0.372749    1.026005   library removal time
                                              1.026005   data required time
---------------------------------------------------------------------------------------------
                                              1.026005   data required time
                                             -5.094653   data arrival time
---------------------------------------------------------------------------------------------
                                              4.068648   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001109    4.657046 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052863    0.459792    0.437170    5.094217 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.459801    0.001160    5.095376 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.095376   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000526    0.553058 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653058   clock uncertainty
                                  0.000000    0.653058   clock reconvergence pessimism
                                  0.372750    1.025808   library removal time
                                              1.025808   data required time
---------------------------------------------------------------------------------------------
                                              1.025808   data required time
                                             -5.095376   data arrival time
---------------------------------------------------------------------------------------------
                                              4.069568   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001109    4.657046 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052863    0.459792    0.437170    5.094217 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.459802    0.001182    5.095399 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.095399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000542    0.553074 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653074   clock uncertainty
                                  0.000000    0.653074   clock reconvergence pessimism
                                  0.372750    1.025824   library removal time
                                              1.025824   data required time
---------------------------------------------------------------------------------------------
                                              1.025824   data required time
                                             -5.095399   data arrival time
---------------------------------------------------------------------------------------------
                                              4.069574   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397942    0.002848    5.168122 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168122   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000857    0.555611 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655611   clock uncertainty
                                  0.000000    0.655611   clock reconvergence pessimism
                                  0.368083    1.023693   library removal time
                                              1.023693   data required time
---------------------------------------------------------------------------------------------
                                              1.023693   data required time
                                             -5.168122   data arrival time
---------------------------------------------------------------------------------------------
                                              4.144429   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397936    0.002699    5.167974 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.167974   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000693    0.555447 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655447   clock uncertainty
                                  0.000000    0.655447   clock reconvergence pessimism
                                  0.368082    1.023529   library removal time
                                              1.023529   data required time
---------------------------------------------------------------------------------------------
                                              1.023529   data required time
                                             -5.167974   data arrival time
---------------------------------------------------------------------------------------------
                                              4.144444   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397942    0.002872    5.168147 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168147   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000869    0.555623 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655623   clock uncertainty
                                  0.000000    0.655623   clock reconvergence pessimism
                                  0.368083    1.023706   library removal time
                                              1.023706   data required time
---------------------------------------------------------------------------------------------
                                              1.023706   data required time
                                             -5.168147   data arrival time
---------------------------------------------------------------------------------------------
                                              4.144441   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397940    0.002797    5.168071 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168071   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000755    0.555509 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655509   clock uncertainty
                                  0.000000    0.655509   clock reconvergence pessimism
                                  0.368082    1.023591   library removal time
                                              1.023591   data required time
---------------------------------------------------------------------------------------------
                                              1.023591   data required time
                                             -5.168071   data arrival time
---------------------------------------------------------------------------------------------
                                              4.144480   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397924    0.002360    5.167634 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.167634   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101262    0.000305    0.555059 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655059   clock uncertainty
                                  0.000000    0.655059   clock reconvergence pessimism
                                  0.368081    1.023140   library removal time
                                              1.023140   data required time
---------------------------------------------------------------------------------------------
                                              1.023140   data required time
                                             -5.167634   data arrival time
---------------------------------------------------------------------------------------------
                                              4.144495   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397939    0.002771    5.168045 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168045   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000676    0.555429 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655429   clock uncertainty
                                  0.000000    0.655429   clock reconvergence pessimism
                                  0.368082    1.023512   library removal time
                                              1.023512   data required time
---------------------------------------------------------------------------------------------
                                              1.023512   data required time
                                             -5.168045   data arrival time
---------------------------------------------------------------------------------------------
                                              4.144533   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397939    0.002791    5.168065 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168065   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000687    0.555440 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655440   clock uncertainty
                                  0.000000    0.655440   clock reconvergence pessimism
                                  0.368082    1.023523   library removal time
                                              1.023523   data required time
---------------------------------------------------------------------------------------------
                                              1.023523   data required time
                                             -5.168065   data arrival time
---------------------------------------------------------------------------------------------
                                              4.144543   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397892    0.001217    5.166491 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.166491   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000686    0.553218 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653218   clock uncertainty
                                  0.000000    0.653218   clock reconvergence pessimism
                                  0.367686    1.020904   library removal time
                                              1.020904   data required time
---------------------------------------------------------------------------------------------
                                              1.020904   data required time
                                             -5.166491   data arrival time
---------------------------------------------------------------------------------------------
                                              4.145587   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397903    0.001642    5.166916 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.166916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000706    0.553239 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653239   clock uncertainty
                                  0.000000    0.653239   clock reconvergence pessimism
                                  0.367687    1.020925   library removal time
                                              1.020925   data required time
---------------------------------------------------------------------------------------------
                                              1.020925   data required time
                                             -5.166916   data arrival time
---------------------------------------------------------------------------------------------
                                              4.145991   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397924    0.002340    5.167614 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.167614   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000536    0.553068 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653068   clock uncertainty
                                  0.000000    0.653068   clock reconvergence pessimism
                                  0.367688    1.020757   library removal time
                                              1.020757   data required time
---------------------------------------------------------------------------------------------
                                              1.020757   data required time
                                             -5.167614   data arrival time
---------------------------------------------------------------------------------------------
                                              4.146857   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000316    4.363637 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034921    0.317686    0.253525    4.617163 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.317687    0.000496    4.617659 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004057    0.395160    0.280885    4.898544 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.395160    0.000077    4.898621 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.898621   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000707   20.553240 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453239   clock uncertainty
                                  0.000000   20.453239   clock reconvergence pessimism
                                 -0.352460   20.100780   library setup time
                                             20.100780   data required time
---------------------------------------------------------------------------------------------
                                             20.100780   data required time
                                             -4.898621   data arrival time
---------------------------------------------------------------------------------------------
                                             15.202158   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000316    4.363637 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034921    0.317686    0.253525    4.617163 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.317687    0.000544    4.617707 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003434    0.371995    0.266580    4.884287 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.371995    0.000033    4.884320 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.884320   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000723   20.553255 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453257   clock uncertainty
                                  0.000000   20.453257   clock reconvergence pessimism
                                 -0.348884   20.104372   library setup time
                                             20.104372   data required time
---------------------------------------------------------------------------------------------
                                             20.104372   data required time
                                             -4.884320   data arrival time
---------------------------------------------------------------------------------------------
                                             15.220054   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000316    4.363637 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034921    0.317686    0.253525    4.617163 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.317687    0.000613    4.617775 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006463    0.319228    0.257508    4.875284 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.319228    0.000145    4.875429 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.875429   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000686   20.555441 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455441   clock uncertainty
                                  0.000000   20.455441   clock reconvergence pessimism
                                 -0.340074   20.115366   library setup time
                                             20.115366   data required time
---------------------------------------------------------------------------------------------
                                             20.115366   data required time
                                             -4.875429   data arrival time
---------------------------------------------------------------------------------------------
                                             15.239938   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000316    4.363637 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034921    0.317686    0.253525    4.617163 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.317687    0.000671    4.617833 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005670    0.295747    0.248797    4.866631 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.295747    0.000075    4.866705 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.866705   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000675   20.555429 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455429   clock uncertainty
                                  0.000000   20.455429   clock reconvergence pessimism
                                 -0.335592   20.119837   library setup time
                                             20.119837   data required time
---------------------------------------------------------------------------------------------
                                             20.119837   data required time
                                             -4.866705   data arrival time
---------------------------------------------------------------------------------------------
                                             15.253133   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000316    4.363637 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034921    0.317686    0.253525    4.617163 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.317687    0.000551    4.617714 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003805    0.247443    0.217313    4.835027 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.247443    0.000071    4.835097 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.835097   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101262    0.000304   20.555059 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455059   clock uncertainty
                                  0.000000   20.455059   clock reconvergence pessimism
                                 -0.326373   20.128685   library setup time
                                             20.128685   data required time
---------------------------------------------------------------------------------------------
                                             20.128685   data required time
                                             -4.835097   data arrival time
---------------------------------------------------------------------------------------------
                                             15.293588   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000316    4.363637 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034921    0.317686    0.253525    4.617163 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.317687    0.000620    4.617783 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003653    0.246229    0.214694    4.832477 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.246229    0.000036    4.832513 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.832513   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000693   20.555449 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455448   clock uncertainty
                                  0.000000   20.455448   clock reconvergence pessimism
                                 -0.326142   20.129307   library setup time
                                             20.129307   data required time
---------------------------------------------------------------------------------------------
                                             20.129307   data required time
                                             -4.832513   data arrival time
---------------------------------------------------------------------------------------------
                                             15.296794   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000301    4.363623 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004663    0.243114    0.180107    4.543729 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.243114    0.000047    4.543777 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003606    0.316346    0.262378    4.806155 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.316346    0.000035    4.806190 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.806190   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000686   20.553219 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453218   clock uncertainty
                                  0.000000   20.453218   clock reconvergence pessimism
                                 -0.339888   20.113331   library setup time
                                             20.113331   data required time
---------------------------------------------------------------------------------------------
                                             20.113331   data required time
                                             -4.806190   data arrival time
---------------------------------------------------------------------------------------------
                                             15.307141   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397924    0.002340    5.167614 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.167614   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000536   20.553070 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453070   clock uncertainty
                                  0.000000   20.453070   clock reconvergence pessimism
                                  0.199569   20.652637   library recovery time
                                             20.652637   data required time
---------------------------------------------------------------------------------------------
                                             20.652637   data required time
                                             -5.167614   data arrival time
---------------------------------------------------------------------------------------------
                                             15.485023   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397903    0.001642    5.166916 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.166916   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000707   20.553240 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453239   clock uncertainty
                                  0.000000   20.453239   clock reconvergence pessimism
                                  0.199572   20.652811   library recovery time
                                             20.652811   data required time
---------------------------------------------------------------------------------------------
                                             20.652811   data required time
                                             -5.166916   data arrival time
---------------------------------------------------------------------------------------------
                                             15.485896   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397892    0.001217    5.166491 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.166491   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000686   20.553219 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453218   clock uncertainty
                                  0.000000   20.453218   clock reconvergence pessimism
                                  0.199574   20.652792   library recovery time
                                             20.652792   data required time
---------------------------------------------------------------------------------------------
                                             20.652792   data required time
                                             -5.166491   data arrival time
---------------------------------------------------------------------------------------------
                                             15.486300   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397939    0.002791    5.168065 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168065   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000686   20.555441 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455441   clock uncertainty
                                  0.000000   20.455441   clock reconvergence pessimism
                                  0.199919   20.655361   library recovery time
                                             20.655361   data required time
---------------------------------------------------------------------------------------------
                                             20.655361   data required time
                                             -5.168065   data arrival time
---------------------------------------------------------------------------------------------
                                             15.487295   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397939    0.002771    5.168045 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168045   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000675   20.555429 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455429   clock uncertainty
                                  0.000000   20.455429   clock reconvergence pessimism
                                  0.199920   20.655350   library recovery time
                                             20.655350   data required time
---------------------------------------------------------------------------------------------
                                             20.655350   data required time
                                             -5.168045   data arrival time
---------------------------------------------------------------------------------------------
                                             15.487306   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397924    0.002360    5.167634 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.167634   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101262    0.000304   20.555059 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455059   clock uncertainty
                                  0.000000   20.455059   clock reconvergence pessimism
                                  0.199922   20.654980   library recovery time
                                             20.654980   data required time
---------------------------------------------------------------------------------------------
                                             20.654980   data required time
                                             -5.167634   data arrival time
---------------------------------------------------------------------------------------------
                                             15.487345   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397940    0.002797    5.168071 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168071   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000755   20.555510 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455509   clock uncertainty
                                  0.000000   20.455509   clock reconvergence pessimism
                                  0.199919   20.655430   library recovery time
                                             20.655430   data required time
---------------------------------------------------------------------------------------------
                                             20.655430   data required time
                                             -5.168071   data arrival time
---------------------------------------------------------------------------------------------
                                             15.487359   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397936    0.002699    5.167974 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.167974   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000693   20.555449 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455448   clock uncertainty
                                  0.000000   20.455448   clock reconvergence pessimism
                                  0.199920   20.655367   library recovery time
                                             20.655367   data required time
---------------------------------------------------------------------------------------------
                                             20.655367   data required time
                                             -5.167974   data arrival time
---------------------------------------------------------------------------------------------
                                             15.487395   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397942    0.002848    5.168122 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168122   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000856   20.555611 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455610   clock uncertainty
                                  0.000000   20.455610   clock reconvergence pessimism
                                  0.199919   20.655531   library recovery time
                                             20.655531   data required time
---------------------------------------------------------------------------------------------
                                             20.655531   data required time
                                             -5.168122   data arrival time
---------------------------------------------------------------------------------------------
                                             15.487410   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397942    0.002872    5.168147 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168147   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000869   20.555624 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455624   clock uncertainty
                                  0.000000   20.455624   clock reconvergence pessimism
                                  0.199919   20.655542   library recovery time
                                             20.655542   data required time
---------------------------------------------------------------------------------------------
                                             20.655542   data required time
                                             -5.168147   data arrival time
---------------------------------------------------------------------------------------------
                                             15.487395   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001109    4.657046 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052863    0.459792    0.437170    5.094217 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.459802    0.001182    5.095399 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.095399   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000542   20.553074 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453075   clock uncertainty
                                  0.000000   20.453075   clock reconvergence pessimism
                                  0.189951   20.643026   library recovery time
                                             20.643026   data required time
---------------------------------------------------------------------------------------------
                                             20.643026   data required time
                                             -5.095399   data arrival time
---------------------------------------------------------------------------------------------
                                             15.547627   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001109    4.657046 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052863    0.459792    0.437170    5.094217 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.459801    0.001160    5.095376 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.095376   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000526   20.553059 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453058   clock uncertainty
                                  0.000000   20.453058   clock reconvergence pessimism
                                  0.189951   20.643009   library recovery time
                                             20.643009   data required time
---------------------------------------------------------------------------------------------
                                             20.643009   data required time
                                             -5.095376   data arrival time
---------------------------------------------------------------------------------------------
                                             15.547633   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001109    4.657046 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052863    0.459792    0.437170    5.094217 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.459792    0.000437    5.094653 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.094653   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000723   20.553255 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453257   clock uncertainty
                                  0.000000   20.453257   clock reconvergence pessimism
                                  0.189953   20.643209   library recovery time
                                             20.643209   data required time
---------------------------------------------------------------------------------------------
                                             20.643209   data required time
                                             -5.094653   data arrival time
---------------------------------------------------------------------------------------------
                                             15.548554   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397924    0.002340    5.167614 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.167614   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000536   20.553070 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453070   clock uncertainty
                                  0.000000   20.453070   clock reconvergence pessimism
                                  0.199569   20.652637   library recovery time
                                             20.652637   data required time
---------------------------------------------------------------------------------------------
                                             20.652637   data required time
                                             -5.167614   data arrival time
---------------------------------------------------------------------------------------------
                                             15.485023   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000316    4.363637 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034921    0.317686    0.253525    4.617163 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.317687    0.000496    4.617659 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004057    0.395160    0.280885    4.898544 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.395160    0.000077    4.898621 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.898621   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000707   20.553240 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453239   clock uncertainty
                                  0.000000   20.453239   clock reconvergence pessimism
                                 -0.352460   20.100780   library setup time
                                             20.100780   data required time
---------------------------------------------------------------------------------------------
                                             20.100780   data required time
                                             -4.898621   data arrival time
---------------------------------------------------------------------------------------------
                                             15.202158   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 8 unannotated drivers.
 ui_in[1]
 ui_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:min_tt_025C_5v00 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:min_tt_025C_5v00 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:min_tt_025C_5v00 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 unclocked register/latch pins.
  _168_/CLK
  _181_/CLK
  _182_/CLK
  _183_/CLK
  _184_/CLK
  _185_/CLK
  _186_/CLK
  _187_/CLK
  _188_/CLK
  _189_/CLK
  _190_/CLK
  _191_/CLK
  _192_/CLK
  _193_/CLK
  _194_/CLK
  _195_/CLK
  _196_/CLK
  _197_/CLK
Warning: There are 48 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _168_/D
  _175_/D
  _176_/D
  _177_/D
  _178_/D
  _179_/D
  _180_/D
  _181_/D
  _182_/D
  _183_/D
  _184_/D
  _185_/D
  _186_/D
  _187_/D
  _188_/D
  _189_/D
  _190_/D
  _191_/D
  _192_/D
  _193_/D
  _194_/D
  _195_/D
  _196_/D
  _197_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.337172e-04 3.125049e-05 1.358747e-08 4.649812e-04  37.6%
Combinational        6.868740e-05 4.530991e-05 1.400926e-08 1.140113e-04   9.2%
Clock                5.197360e-04 1.389859e-04 2.768325e-08 6.587496e-04  53.2%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.022141e-03 2.155463e-04 5.527997e-08 1.237742e-03 100.0%
                            82.6%        17.4%         0.0%
%OL_METRIC_F power__internal__total 0.0010221406118944287
%OL_METRIC_F power__switching__total 0.00021554631530307233
%OL_METRIC_F power__leakage__total 5.527996549403724e-8
%OL_METRIC_F power__total 0.0012377422535791993

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:min_tt_025C_5v00 -0.10238908621870128
======================= min_tt_025C_5v00 Corner ===================================

Clock clk
0.553058 source latency _176_/CLK ^
-0.555447 target latency _174_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.102389 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:min_tt_025C_5v00 0.10240518445301364
======================= min_tt_025C_5v00 Corner ===================================

Clock clk
0.555623 source latency _179_/CLK ^
-0.553218 target latency _198_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.102405 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:min_tt_025C_5v00 0.8759276885078258
min_tt_025C_5v00: 0.8759276885078258
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:min_tt_025C_5v00 15.202158184803068
min_tt_025C_5v00: 15.202158184803068
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:min_tt_025C_5v00 0.0
min_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:min_tt_025C_5v00 0.0
min_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:min_tt_025C_5v00 0
min_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:min_tt_025C_5v00 0.0
min_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:min_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:min_tt_025C_5v00 0.875928
%OL_METRIC_I timing__hold_r2r_vio__count__corner:min_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:min_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:min_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:min_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.553058         network latency _176_/CLK
        2.481040 network latency _168_/CLK
---------------
0.553058 2.481040 latency
        1.927982 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.361698         network latency _187_/CLK
        2.181632 network latency _168_/CLK
---------------
1.361698 2.181632 latency
        0.819934 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.509383         network latency _176_/CLK
        0.512124 network latency _179_/CLK
---------------
0.509383 0.512124 latency
        0.002741 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.91 fmax = 343.92
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the min_tt_025C_5v00 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/54-openroad-stapostpnr/min_tt_025C_5v00/tt_um_felixfeierabend__min_tt_025C_5v00.lib…
