{
    "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "8_bit_for_pass_through_generated.blif",
        "max_rss(MiB)": 85,
        "exec_time(ms)": 117.3,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "8_bit_for_pass_through_module_generated.blif",
        "max_rss(MiB)": 85,
        "exec_time(ms)": 127.2,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/8_bit_for_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_module/no_arch",
        "generated_blif": "8_bit_for_pass_through_module_generated.blif",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 33.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through/no_arch",
        "generated_blif": "8_bit_for_pass_through_generated.blif",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 30.8,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "8_bit_for_pass_through_off_by_1_generated.blif",
        "max_rss(MiB)": 85,
        "exec_time(ms)": 116.4,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/8_bit_for_pass_through_off_by_1/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/no_arch",
        "generated_blif": "8_bit_for_pass_through_off_by_1_generated.blif",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 30.2,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "8_bit_pass_through_module_generated.blif",
        "max_rss(MiB)": 85.1,
        "exec_time(ms)": 118.3,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/8_bit_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_pass_through_module/no_arch",
        "generated_blif": "8_bit_pass_through_module_generated.blif",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 28.6,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "and_primitive_generated.blif",
        "max_rss(MiB)": 63.9,
        "exec_time(ms)": 90.2,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 66.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/and_primitive/no_arch": {
        "test_name": "syntax/and_primitive/no_arch",
        "generated_blif": "and_primitive_generated.blif",
        "max_rss(MiB)": 43.8,
        "exec_time(ms)": 8.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 66.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "basic_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 87.9,
        "exec_time(ms)": 120.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 96.7,
        "Pi": 7,
        "Po": 4,
        "logic element": 6,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 14
    },
    "syntax/basic_expression_in_module_port/no_arch": {
        "test_name": "syntax/basic_expression_in_module_port/no_arch",
        "generated_blif": "basic_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 62.7,
        "exec_time(ms)": 27.8,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 96.9,
        "Pi": 7,
        "Po": 4,
        "logic element": 16,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bitwise_op_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 96.3,
        "exec_time(ms)": 129.5,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 78.9,
        "Pi": 10,
        "Po": 4,
        "logic element": 11,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 11,
        "Total Node": 20
    },
    "syntax/bitwise_op_expression_in_module_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/no_arch",
        "generated_blif": "bitwise_op_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 72.2,
        "exec_time(ms)": 31.1,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 78,
        "Pi": 10,
        "Po": 4,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag5_mod_generated.blif",
        "max_rss(MiB)": 84.2,
        "exec_time(ms)": 100.9,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 90.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 3,
        "logic element": 17,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 17,
        "Total Node": 27
    },
    "syntax/bm_dag5_mod/no_arch": {
        "test_name": "syntax/bm_dag5_mod/no_arch",
        "generated_blif": "bm_dag5_mod_generated.blif",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 27,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 90.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 3,
        "logic element": 17,
        "latch": 9,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 17,
        "Total Node": 27
    },
    "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag6_mod_log_generated.blif",
        "max_rss(MiB)": 76.5,
        "exec_time(ms)": 92.1,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 93.3,
        "Pi": 6,
        "Po": 3,
        "logic element": 15,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 15
    },
    "syntax/bm_dag6_mod_log/no_arch": {
        "test_name": "syntax/bm_dag6_mod_log/no_arch",
        "generated_blif": "bm_dag6_mod_log_generated.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 20.8,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 93.3,
        "Pi": 6,
        "Po": 3,
        "logic element": 15,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 15
    },
    "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag7_mod_log_generated.blif",
        "max_rss(MiB)": 68.3,
        "exec_time(ms)": 89.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 71.4,
        "Pi": 6,
        "Po": 3,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/bm_dag7_mod_log/no_arch": {
        "test_name": "syntax/bm_dag7_mod_log/no_arch",
        "generated_blif": "bm_dag7_mod_log_generated.blif",
        "max_rss(MiB)": 48,
        "exec_time(ms)": 12.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 71.4,
        "Pi": 6,
        "Po": 3,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_updown_counter_generated.blif",
        "max_rss(MiB)": 85.3,
        "exec_time(ms)": 100.5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 88.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 15
    },
    "syntax/bm_DL_4_bit_updown_counter/no_arch": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/no_arch",
        "generated_blif": "bm_DL_4_bit_updown_counter_generated.blif",
        "max_rss(MiB)": 56.3,
        "exec_time(ms)": 19.1,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 88.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_generated.blif",
        "max_rss(MiB)": 99.1,
        "exec_time(ms)": 336.6,
        "simulation_time(ms)": 3.6,
        "test_coverage(%)": 65.1,
        "Pi": 65,
        "Po": 34,
        "logic element": 49,
        "Adder": 66,
        "generic logic size": 4,
        "Longest Path": 47,
        "Average Path": 5,
        "Estimated LUTs": 49,
        "Total Node": 115
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch",
        "generated_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_generated.blif",
        "max_rss(MiB)": 76,
        "exec_time(ms)": 290.6,
        "simulation_time(ms)": 4.5,
        "test_coverage(%)": 70.1,
        "Pi": 65,
        "Po": 34,
        "logic element": 175,
        "Longest Path": 46,
        "Average Path": 5,
        "Estimated LUTs": 175,
        "Total Node": 175
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified_generated.blif",
        "max_rss(MiB)": 99.1,
        "exec_time(ms)": 359.5,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 65.4,
        "Pi": 65,
        "Po": 34,
        "logic element": 43,
        "Adder": 68,
        "generic logic size": 4,
        "Longest Path": 44,
        "Average Path": 5,
        "Estimated LUTs": 43,
        "Total Node": 111
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch",
        "generated_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified_generated.blif",
        "max_rss(MiB)": 74.6,
        "exec_time(ms)": 307.1,
        "simulation_time(ms)": 4.4,
        "test_coverage(%)": 70.3,
        "Pi": 65,
        "Po": 34,
        "logic element": 173,
        "Longest Path": 43,
        "Average Path": 5,
        "Estimated LUTs": 173,
        "Total Node": 173
    },
    "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_simple_fsm_generated.blif",
        "max_rss(MiB)": 79.2,
        "exec_time(ms)": 99.3,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 15,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 15,
        "Total Node": 18
    },
    "syntax/bm_DL_simple_fsm/no_arch": {
        "test_name": "syntax/bm_DL_simple_fsm/no_arch",
        "generated_blif": "bm_DL_simple_fsm_generated.blif",
        "max_rss(MiB)": 59.1,
        "exec_time(ms)": 26.8,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 15,
        "latch": 2,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 15,
        "Total Node": 18
    },
    "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_jk_rtl_generated.blif",
        "max_rss(MiB)": 80,
        "exec_time(ms)": 106.7,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 16,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 18
    },
    "syntax/bm_jk_rtl/no_arch": {
        "test_name": "syntax/bm_jk_rtl/no_arch",
        "generated_blif": "bm_jk_rtl_generated.blif",
        "max_rss(MiB)": 59.9,
        "exec_time(ms)": 23.2,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 16,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 18
    },
    "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_log_all_generated.blif",
        "max_rss(MiB)": 103.7,
        "exec_time(ms)": 982.9,
        "simulation_time(ms)": 38.5,
        "test_coverage(%)": 65.7,
        "Pi": 64,
        "Po": 256,
        "logic element": 704,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 704,
        "Total Node": 704
    },
    "syntax/bm_log_all/no_arch": {
        "test_name": "syntax/bm_log_all/no_arch",
        "generated_blif": "bm_log_all_generated.blif",
        "max_rss(MiB)": 83.8,
        "exec_time(ms)": 872.9,
        "simulation_time(ms)": 21.4,
        "test_coverage(%)": 65.7,
        "Pi": 64,
        "Po": 256,
        "logic element": 704,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 704,
        "Total Node": 704
    },
    "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_simple_memory_generated.blif",
        "max_rss(MiB)": 89.4,
        "exec_time(ms)": 141,
        "simulation_time(ms)": 26.8,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 3,
        "logic element": 3,
        "Memory": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 6
    },
    "syntax/bm_simple_memory/no_arch": {
        "test_name": "syntax/bm_simple_memory/no_arch",
        "generated_blif": "bm_simple_memory_generated.blif",
        "max_rss(MiB)": 77.1,
        "exec_time(ms)": 324.9,
        "simulation_time(ms)": 7,
        "test_coverage(%)": 92.1,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 3,
        "logic element": 238,
        "latch": 48,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 238,
        "Total Node": 287
    },
    "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_unused_input_pins_generated.blif",
        "max_rss(MiB)": 71.2,
        "exec_time(ms)": 93.2,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 92.9,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/bm_unused_input_pins/no_arch": {
        "test_name": "syntax/bm_unused_input_pins/no_arch",
        "generated_blif": "bm_unused_input_pins_generated.blif",
        "max_rss(MiB)": 50.9,
        "exec_time(ms)": 16.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 92.9,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "both_ram_generated.blif",
        "max_rss(MiB)": 142.1,
        "exec_time(ms)": 602.4,
        "simulation_time(ms)": 208.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "syntax/both_ram/no_arch": {
        "test_name": "syntax/both_ram/no_arch",
        "generated_blif": "both_ram_generated.blif",
        "max_rss(MiB)": 3212.9,
        "exec_time(ms)": 319977.1,
        "simulation_time(ms)": 96225.8,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 155983,
        "latch": 49192,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 155983,
        "Total Node": 205176
    },
    "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fft_1024_16_generated.blif",
        "max_rss(MiB)": 2028,
        "exec_time(ms)": 92169.5,
        "simulation_time(ms)": 3334.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 65,
        "logic element": 32676,
        "latch": 6273,
        "Adder": 1195,
        "Multiplier": 38,
        "generic logic size": 4,
        "Longest Path": 405,
        "Average Path": 7,
        "Estimated LUTs": 36039,
        "Total Node": 40183
    },
    "syntax/cf_fft_1024_16/no_arch": {
        "test_name": "syntax/cf_fft_1024_16/no_arch",
        "generated_blif": "cf_fft_1024_16_generated.blif",
        "max_rss(MiB)": 2153.2,
        "exec_time(ms)": 127854.8,
        "simulation_time(ms)": 16752.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 65,
        "logic element": 85048,
        "latch": 6273,
        "Longest Path": 855,
        "Average Path": 7,
        "Estimated LUTs": 85048,
        "Total Node": 91322
    },
    "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "complex_post_for_loop_generated.blif",
        "max_rss(MiB)": 85.2,
        "exec_time(ms)": 114.6,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/complex_post_for_loop/no_arch": {
        "test_name": "syntax/complex_post_for_loop/no_arch",
        "generated_blif": "complex_post_for_loop_generated.blif",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 31.2,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "conditional_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 95.8,
        "exec_time(ms)": 121,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 63.9,
        "Pi": 9,
        "Po": 4,
        "logic element": 10,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 19
    },
    "syntax/conditional_expression_in_module_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_module_port/no_arch",
        "generated_blif": "conditional_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 71,
        "exec_time(ms)": 36.6,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 66.7,
        "Pi": 9,
        "Po": 4,
        "logic element": 22,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "constant_module_inst_generated.blif",
        "max_rss(MiB)": 93.1,
        "exec_time(ms)": 142.5,
        "simulation_time(ms)": 29.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 13
    },
    "syntax/constant_module_inst/no_arch": {
        "test_name": "syntax/constant_module_inst/no_arch",
        "generated_blif": "constant_module_inst_generated.blif",
        "max_rss(MiB)": 75.4,
        "exec_time(ms)": 279.6,
        "simulation_time(ms)": 6.2,
        "test_coverage(%)": 93.3,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 172,
        "latch": 68,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 172,
        "Total Node": 241
    },
    "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "delay_syntax_generated.blif",
        "max_rss(MiB)": 66.9,
        "exec_time(ms)": 95.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 6
    },
    "syntax/delay_syntax/no_arch": {
        "test_name": "syntax/delay_syntax/no_arch",
        "generated_blif": "delay_syntax_generated.blif",
        "max_rss(MiB)": 46.1,
        "exec_time(ms)": 11.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 6
    },
    "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "diffeq_f_systemC_generated.blif",
        "max_rss(MiB)": 106,
        "exec_time(ms)": 1927.2,
        "simulation_time(ms)": 19.3,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 447,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 457,
        "Total Node": 681
    },
    "syntax/diffeq_f_systemC/no_arch": {
        "test_name": "syntax/diffeq_f_systemC/no_arch",
        "generated_blif": "diffeq_f_systemC_generated.blif",
        "max_rss(MiB)": 233.5,
        "exec_time(ms)": 9978.9,
        "simulation_time(ms)": 213,
        "test_coverage(%)": 91.2,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 5356,
        "latch": 96,
        "Longest Path": 1462,
        "Average Path": 5,
        "Estimated LUTs": 5356,
        "Total Node": 5453
    },
    "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "diffeq_paj_convert_generated.blif",
        "max_rss(MiB)": 110.2,
        "exec_time(ms)": 2739.7,
        "simulation_time(ms)": 32.6,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 647,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 128,
        "Average Path": 5,
        "Estimated LUTs": 657,
        "Total Node": 978
    },
    "syntax/diffeq_paj_convert/no_arch": {
        "test_name": "syntax/diffeq_paj_convert/no_arch",
        "generated_blif": "diffeq_paj_convert_generated.blif",
        "max_rss(MiB)": 254.1,
        "exec_time(ms)": 10785.1,
        "simulation_time(ms)": 234.3,
        "test_coverage(%)": 96.3,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 5556,
        "latch": 193,
        "Longest Path": 1584,
        "Average Path": 5,
        "Estimated LUTs": 5556,
        "Total Node": 5750
    },
    "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "expression_in_chain_modules_generated.blif",
        "max_rss(MiB)": 98.3,
        "exec_time(ms)": 193.6,
        "simulation_time(ms)": 1.4,
        "test_coverage(%)": 96.3,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 16,
        "latch": 20,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 54
    },
    "syntax/expression_in_chain_modules/no_arch": {
        "test_name": "syntax/expression_in_chain_modules/no_arch",
        "generated_blif": "expression_in_chain_modules_generated.blif",
        "max_rss(MiB)": 74.7,
        "exec_time(ms)": 100.2,
        "simulation_time(ms)": 1.6,
        "test_coverage(%)": 96.1,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 53,
        "latch": 20,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 53,
        "Total Node": 74
    },
    "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "flip_flop_enable_generated.blif",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 95.2,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/flip_flop_enable/no_arch": {
        "test_name": "syntax/flip_flop_enable/no_arch",
        "generated_blif": "flip_flop_enable_generated.blif",
        "max_rss(MiB)": 42.7,
        "exec_time(ms)": 8.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "flip_flop_enable_w_begin_label_generated.blif",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 91.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/flip_flop_enable_w_begin_label/no_arch": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/no_arch",
        "generated_blif": "flip_flop_enable_w_begin_label_generated.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 9.3,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "for_loop_adv_post_generated.blif",
        "max_rss(MiB)": 78.3,
        "exec_time(ms)": 111,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 17
    },
    "syntax/for_loop_adv_post/no_arch": {
        "test_name": "syntax/for_loop_adv_post/no_arch",
        "generated_blif": "for_loop_adv_post_generated.blif",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 25.1,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 17
    },
    "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "for_loop_adv_pre_generated.blif",
        "max_rss(MiB)": 85,
        "exec_time(ms)": 119.8,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/for_loop_adv_pre/no_arch": {
        "test_name": "syntax/for_loop_adv_pre/no_arch",
        "generated_blif": "for_loop_adv_pre_generated.blif",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 32.2,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "freq_division_generated.blif",
        "max_rss(MiB)": 95.4,
        "exec_time(ms)": 154.4,
        "simulation_time(ms)": 1.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 42,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 42,
        "Total Node": 46
    },
    "syntax/freq_division/no_arch": {
        "test_name": "syntax/freq_division/no_arch",
        "generated_blif": "freq_division_generated.blif",
        "max_rss(MiB)": 75.9,
        "exec_time(ms)": 59.8,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 42,
        "latch": 3,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 42,
        "Total Node": 46
    },
    "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "function_automatic_generated.blif",
        "max_rss(MiB)": 83.6,
        "exec_time(ms)": 108.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 96.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 7,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "syntax/function_automatic/no_arch": {
        "test_name": "syntax/function_automatic/no_arch",
        "generated_blif": "function_automatic_generated.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 26.2,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 96.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "function_hdr_generated.blif",
        "max_rss(MiB)": 84.5,
        "exec_time(ms)": 126.4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 96.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 7,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "syntax/function_hdr/no_arch": {
        "test_name": "syntax/function_hdr/no_arch",
        "generated_blif": "function_hdr_generated.blif",
        "max_rss(MiB)": 58.6,
        "exec_time(ms)": 26.1,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 96.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "function_syntax_generated.blif",
        "max_rss(MiB)": 66,
        "exec_time(ms)": 105.2,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 83.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/function_syntax/no_arch": {
        "test_name": "syntax/function_syntax/no_arch",
        "generated_blif": "function_syntax_generated.blif",
        "max_rss(MiB)": 45.8,
        "exec_time(ms)": 13.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "h7_of_8_bit_for_pass_through_generated.blif",
        "max_rss(MiB)": 83.5,
        "exec_time(ms)": 138.2,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 15,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 23
    },
    "syntax/h7_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/no_arch",
        "generated_blif": "h7_of_8_bit_for_pass_through_generated.blif",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 30.4,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 15,
        "latch": 7,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 23
    },
    "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ifdef-else-syntax_generated.blif",
        "max_rss(MiB)": 99.5,
        "exec_time(ms)": 410.9,
        "simulation_time(ms)": 5.9,
        "test_coverage(%)": 87.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "syntax/ifdef-else-syntax/no_arch": {
        "test_name": "syntax/ifdef-else-syntax/no_arch",
        "generated_blif": "ifdef-else-syntax_generated.blif",
        "max_rss(MiB)": 82.9,
        "exec_time(ms)": 1391.7,
        "simulation_time(ms)": 19.9,
        "test_coverage(%)": 72.8,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ifndef-else-syntax_generated.blif",
        "max_rss(MiB)": 98.9,
        "exec_time(ms)": 401.7,
        "simulation_time(ms)": 5.6,
        "test_coverage(%)": 87,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "syntax/ifndef-else-syntax/no_arch": {
        "test_name": "syntax/ifndef-else-syntax/no_arch",
        "generated_blif": "ifndef-else-syntax_generated.blif",
        "max_rss(MiB)": 81.4,
        "exec_time(ms)": 1469.7,
        "simulation_time(ms)": 20,
        "test_coverage(%)": 72.6,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "include-syntax_generated.blif",
        "max_rss(MiB)": 99.2,
        "exec_time(ms)": 395.6,
        "simulation_time(ms)": 5.7,
        "test_coverage(%)": 87.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "syntax/include-syntax/no_arch": {
        "test_name": "syntax/include-syntax/no_arch",
        "generated_blif": "include-syntax_generated.blif",
        "max_rss(MiB)": 82.6,
        "exec_time(ms)": 1514.9,
        "simulation_time(ms)": 19.4,
        "test_coverage(%)": 72.8,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "inferred_DPram_generated.blif",
        "max_rss(MiB)": 166,
        "exec_time(ms)": 891.9,
        "simulation_time(ms)": 324.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 72,
        "Po": 64,
        "logic element": 64,
        "latch": 64,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 161
    },
    "syntax/inferred_DPram/no_arch": {
        "test_name": "syntax/inferred_DPram/no_arch",
        "generated_blif": "inferred_DPram_generated.blif",
        "max_rss(MiB)": 125.2,
        "exec_time(ms)": 3361.7,
        "simulation_time(ms)": 84.2,
        "test_coverage(%)": 88.9,
        "Latch Drivers": 1,
        "Pi": 72,
        "Po": 64,
        "logic element": 1752,
        "latch": 576,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 1752,
        "Total Node": 2329
    },
    "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "inferred_ram_w_clog2_generated.blif",
        "max_rss(MiB)": 295.6,
        "exec_time(ms)": 1978.6,
        "simulation_time(ms)": 963.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 160,
        "logic element": 160,
        "latch": 96,
        "Memory": 96,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 160,
        "Total Node": 353
    },
    "syntax/inferred_ram_w_clog2/no_arch": {
        "test_name": "syntax/inferred_ram_w_clog2/no_arch",
        "generated_blif": "inferred_ram_w_clog2_generated.blif",
        "max_rss(MiB)": 687.1,
        "exec_time(ms)": 12715.4,
        "simulation_time(ms)": 424.7,
        "test_coverage(%)": 97.9,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 160,
        "logic element": 6607,
        "latch": 3168,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 6607,
        "Total Node": 9776
    },
    "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "inferred_SPram_generated.blif",
        "max_rss(MiB)": 95.8,
        "exec_time(ms)": 187.8,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/inferred_SPram/no_arch": {
        "test_name": "syntax/inferred_SPram/no_arch",
        "generated_blif": "inferred_SPram_generated.blif",
        "max_rss(MiB)": 74.8,
        "exec_time(ms)": 84.1,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "instantiated_by_name_function_valid_generated.blif",
        "max_rss(MiB)": 86,
        "exec_time(ms)": 139.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 89.3,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 7,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "syntax/instantiated_by_name_function_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_valid/no_arch",
        "generated_blif": "instantiated_by_name_function_valid_generated.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 32.6,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 86.2,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "instantiated_by_name_task_valid_generated.blif",
        "max_rss(MiB)": 66.8,
        "exec_time(ms)": 110.5,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 88.9,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/instantiated_by_name_task_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_valid/no_arch",
        "generated_blif": "instantiated_by_name_task_valid_generated.blif",
        "max_rss(MiB)": 46.3,
        "exec_time(ms)": 17,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 88.9,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "l2_and_h2_of_8_bit_for_pass_through_generated.blif",
        "max_rss(MiB)": 78.1,
        "exec_time(ms)": 126.3,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 17
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch",
        "generated_blif": "l2_and_h2_of_8_bit_for_pass_through_generated.blif",
        "max_rss(MiB)": 57.8,
        "exec_time(ms)": 28.3,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 17
    },
    "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "macro_in_module_declaration_generated.blif",
        "max_rss(MiB)": 95.9,
        "exec_time(ms)": 190.3,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/macro_in_module_declaration/no_arch": {
        "test_name": "syntax/macro_in_module_declaration/no_arch",
        "generated_blif": "macro_in_module_declaration_generated.blif",
        "max_rss(MiB)": 75,
        "exec_time(ms)": 84.4,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "memlooptesting_generated.blif",
        "max_rss(MiB)": 162,
        "exec_time(ms)": 851.8,
        "simulation_time(ms)": 319.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 96,
        "latch": 64,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 96,
        "Total Node": 193
    },
    "syntax/memlooptesting/no_arch": {
        "test_name": "syntax/memlooptesting/no_arch",
        "generated_blif": "memlooptesting_generated.blif",
        "max_rss(MiB)": 110.3,
        "exec_time(ms)": 2524.7,
        "simulation_time(ms)": 66,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 1188,
        "latch": 576,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 1188,
        "Total Node": 1765
    },
    "syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "memory_combinational_generated.blif",
        "max_rss(MiB)": 165.5,
        "exec_time(ms)": 1111.9,
        "simulation_time(ms)": 322.2,
        "test_coverage(%)": 98.7,
        "Latch Drivers": 1,
        "Pi": 79,
        "Po": 32,
        "logic element": 114,
        "latch": 33,
        "Adder": 2,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 114,
        "Total Node": 182
    },
    "syntax/memory_combinational/no_arch": {
        "test_name": "syntax/memory_combinational/no_arch",
        "generated_blif": "memory_combinational_generated.blif",
        "max_rss(MiB)": 1671.5,
        "exec_time(ms)": 40775.6,
        "simulation_time(ms)": 3289.7,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 79,
        "Po": 32,
        "logic element": 26019,
        "latch": 8225,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 26019,
        "Total Node": 34245
    },
    "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mix_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 94.2,
        "exec_time(ms)": 145.9,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 89.7,
        "Pi": 6,
        "Po": 8,
        "logic element": 12,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mix_expression_in_module_port_nested_generated.blif",
        "max_rss(MiB)": 86.7,
        "exec_time(ms)": 134.7,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 91.4,
        "Pi": 4,
        "Po": 8,
        "logic element": 9,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 14
    },
    "syntax/mix_expression_in_module_port_nested/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port_nested/no_arch",
        "generated_blif": "mix_expression_in_module_port_nested_generated.blif",
        "max_rss(MiB)": 73.1,
        "exec_time(ms)": 41.5,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 93,
        "Pi": 4,
        "Po": 8,
        "logic element": 22,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "syntax/mix_expression_in_module_port/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port/no_arch",
        "generated_blif": "mix_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 74.3,
        "exec_time(ms)": 49.7,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 91.7,
        "Pi": 6,
        "Po": 8,
        "logic element": 27,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multi_assignment_generated.blif",
        "max_rss(MiB)": 71.7,
        "exec_time(ms)": 122.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/multi_assignment/no_arch": {
        "test_name": "syntax/multi_assignment/no_arch",
        "generated_blif": "multi_assignment_generated.blif",
        "max_rss(MiB)": 50.9,
        "exec_time(ms)": 20.3,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multi_clock_reader_writer_generated.blif",
        "max_rss(MiB)": 95.9,
        "exec_time(ms)": 439.5,
        "simulation_time(ms)": 5.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 177,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 177,
        "Total Node": 212
    },
    "syntax/multi_clock_reader_writer/no_arch": {
        "test_name": "syntax/multi_clock_reader_writer/no_arch",
        "generated_blif": "multi_clock_reader_writer_generated.blif",
        "max_rss(MiB)": 76.6,
        "exec_time(ms)": 312.3,
        "simulation_time(ms)": 5.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 177,
        "latch": 33,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 177,
        "Total Node": 212
    },
    "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multi_edge_reader_writer_generated.blif",
        "max_rss(MiB)": 102.6,
        "exec_time(ms)": 185.2,
        "simulation_time(ms)": 40.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 13
    },
    "syntax/multi_edge_reader_writer/no_arch": {
        "test_name": "syntax/multi_edge_reader_writer/no_arch",
        "generated_blif": "multi_edge_reader_writer_generated.blif",
        "max_rss(MiB)": 76,
        "exec_time(ms)": 248,
        "simulation_time(ms)": 4.6,
        "test_coverage(%)": 86.8,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 4,
        "logic element": 150,
        "latch": 36,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 150,
        "Total Node": 187
    },
    "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multi_module_io_data_types_generated.blif",
        "max_rss(MiB)": 95.8,
        "exec_time(ms)": 304.8,
        "simulation_time(ms)": 4.8,
        "test_coverage(%)": 73.5,
        "Pi": 64,
        "Po": 64,
        "logic element": 128,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "syntax/multi_module_io_data_types/no_arch": {
        "test_name": "syntax/multi_module_io_data_types/no_arch",
        "generated_blif": "multi_module_io_data_types_generated.blif",
        "max_rss(MiB)": 75.3,
        "exec_time(ms)": 197.3,
        "simulation_time(ms)": 4.7,
        "test_coverage(%)": 73.5,
        "Pi": 64,
        "Po": 64,
        "logic element": 128,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multi_module_generated.blif",
        "max_rss(MiB)": 95.7,
        "exec_time(ms)": 213.5,
        "simulation_time(ms)": 2.7,
        "test_coverage(%)": 79.9,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/multi_module/no_arch": {
        "test_name": "syntax/multi_module/no_arch",
        "generated_blif": "multi_module_generated.blif",
        "max_rss(MiB)": 74.4,
        "exec_time(ms)": 90.6,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 79.9,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "nested-ifdef-syntax_generated.blif",
        "max_rss(MiB)": 98.9,
        "exec_time(ms)": 437.2,
        "simulation_time(ms)": 5.8,
        "test_coverage(%)": 87,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "syntax/nested-ifdef-syntax/no_arch": {
        "test_name": "syntax/nested-ifdef-syntax/no_arch",
        "generated_blif": "nested-ifdef-syntax_generated.blif",
        "max_rss(MiB)": 81.7,
        "exec_time(ms)": 1530.7,
        "simulation_time(ms)": 20.4,
        "test_coverage(%)": 72.6,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "no_input_generated.blif",
        "max_rss(MiB)": 63,
        "exec_time(ms)": 107.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/no_input/no_arch": {
        "test_name": "syntax/no_input/no_arch",
        "generated_blif": "no_input_generated.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 10,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "no_output_generated.blif",
        "max_rss(MiB)": 61.8,
        "exec_time(ms)": 104.6,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "generic logic size": 4
    },
    "syntax/no_output/no_arch": {
        "test_name": "syntax/no_output/no_arch",
        "generated_blif": "no_output_generated.blif",
        "max_rss(MiB)": 41.5,
        "exec_time(ms)": 8.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100
    },
    "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "no_port_generated.blif",
        "max_rss(MiB)": 61.7,
        "exec_time(ms)": 111.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "generic logic size": 4
    },
    "syntax/no_port/no_arch": {
        "test_name": "syntax/no_port/no_arch",
        "generated_blif": "no_port_generated.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 7.5,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100
    },
    "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "not_enough_wires_generated.blif",
        "max_rss(MiB)": 62.9,
        "exec_time(ms)": 109.3,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/not_enough_wires/no_arch": {
        "test_name": "syntax/not_enough_wires/no_arch",
        "generated_blif": "not_enough_wires_generated.blif",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 9.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "part_select_generated.blif",
        "max_rss(MiB)": 69.1,
        "exec_time(ms)": 119.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/part_select/no_arch": {
        "test_name": "syntax/part_select/no_arch",
        "generated_blif": "part_select_generated.blif",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 17,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "rs_decoder_1_generated.blif",
        "max_rss(MiB)": 192.4,
        "exec_time(ms)": 9766.1,
        "simulation_time(ms)": 93.1,
        "test_coverage(%)": 99.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 7,
        "logic element": 3416,
        "latch": 517,
        "Adder": 31,
        "Multiplier": 13,
        "generic logic size": 4,
        "Longest Path": 940,
        "Average Path": 8,
        "Estimated LUTs": 3523,
        "Total Node": 3978
    },
    "syntax/rs_decoder_1/no_arch": {
        "test_name": "syntax/rs_decoder_1/no_arch",
        "generated_blif": "rs_decoder_1_generated.blif",
        "max_rss(MiB)": 203.2,
        "exec_time(ms)": 6488.8,
        "simulation_time(ms)": 161,
        "test_coverage(%)": 99.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 7,
        "logic element": 3863,
        "latch": 517,
        "Longest Path": 1282,
        "Average Path": 8,
        "Estimated LUTs": 3863,
        "Total Node": 4381
    },
    "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "rs_decoder_2_generated.blif",
        "max_rss(MiB)": 989.7,
        "exec_time(ms)": 25461.2,
        "simulation_time(ms)": 470.8,
        "test_coverage(%)": 96.9,
        "Latch Drivers": 1,
        "Pi": 20,
        "Po": 11,
        "logic element": 11082,
        "latch": 616,
        "Adder": 41,
        "Multiplier": 9,
        "generic logic size": 4,
        "Longest Path": 1132,
        "Average Path": 9,
        "Estimated LUTs": 13022,
        "Total Node": 11749
    },
    "syntax/rs_decoder_2/no_arch": {
        "test_name": "syntax/rs_decoder_2/no_arch",
        "generated_blif": "rs_decoder_2_generated.blif",
        "max_rss(MiB)": 1096.8,
        "exec_time(ms)": 16678.9,
        "simulation_time(ms)": 568.8,
        "test_coverage(%)": 97.2,
        "Latch Drivers": 1,
        "Pi": 20,
        "Po": 11,
        "logic element": 12127,
        "latch": 616,
        "Longest Path": 1523,
        "Average Path": 9,
        "Estimated LUTs": 12127,
        "Total Node": 12744
    },
    "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sign_extend_nomem_generated.blif",
        "max_rss(MiB)": 95.8,
        "exec_time(ms)": 295.7,
        "simulation_time(ms)": 3.8,
        "test_coverage(%)": 68.9,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 32,
        "logic element": 114,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 114,
        "Total Node": 116
    },
    "syntax/sign_extend_nomem/no_arch": {
        "test_name": "syntax/sign_extend_nomem/no_arch",
        "generated_blif": "sign_extend_nomem_generated.blif",
        "max_rss(MiB)": 75.3,
        "exec_time(ms)": 189.5,
        "simulation_time(ms)": 3.6,
        "test_coverage(%)": 68.9,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 32,
        "logic element": 114,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 114,
        "Total Node": 116
    },
    "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "simple_function_generated.blif",
        "max_rss(MiB)": 83.7,
        "exec_time(ms)": 132.9,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 96.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 7,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "syntax/simple_function/no_arch": {
        "test_name": "syntax/simple_function/no_arch",
        "generated_blif": "simple_function_generated.blif",
        "max_rss(MiB)": 58.7,
        "exec_time(ms)": 29.4,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 96.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "simple_module_generated.blif",
        "max_rss(MiB)": 83.6,
        "exec_time(ms)": 131.9,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 96.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 7,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "syntax/simple_module/no_arch": {
        "test_name": "syntax/simple_module/no_arch",
        "generated_blif": "simple_module_generated.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 29.3,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 96.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "simple_task_generated.blif",
        "max_rss(MiB)": 66.8,
        "exec_time(ms)": 109.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 88.9,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/simple_task/no_arch": {
        "test_name": "syntax/simple_task/no_arch",
        "generated_blif": "simple_task_generated.blif",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 14.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 88.9,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "spram_big_generated.blif",
        "max_rss(MiB)": 126.9,
        "exec_time(ms)": 499.8,
        "simulation_time(ms)": 158.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 17,
        "Po": 16,
        "logic element": 24,
        "latch": 24,
        "Adder": 9,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 74
    },
    "syntax/spram_big/no_arch": {
        "test_name": "syntax/spram_big/no_arch",
        "generated_blif": "spram_big_generated.blif",
        "max_rss(MiB)": 1128.3,
        "exec_time(ms)": 16638.9,
        "simulation_time(ms)": 953.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 17,
        "Po": 16,
        "logic element": 8767,
        "latch": 4120,
        "Longest Path": 42,
        "Average Path": 6,
        "Estimated LUTs": 8767,
        "Total Node": 12888
    },
    "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "task_automatic_generated.blif",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 109.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 88.9,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/task_automatic/no_arch": {
        "test_name": "syntax/task_automatic/no_arch",
        "generated_blif": "task_automatic_generated.blif",
        "max_rss(MiB)": 46.1,
        "exec_time(ms)": 15,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 88.9,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "task_multiple_instances_generated.blif",
        "max_rss(MiB)": 69.9,
        "exec_time(ms)": 114.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 7,
        "logic element": 7,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "syntax/task_multiple_instances/no_arch": {
        "test_name": "syntax/task_multiple_instances/no_arch",
        "generated_blif": "task_multiple_instances_generated.blif",
        "max_rss(MiB)": 49.9,
        "exec_time(ms)": 18.4,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 7,
        "logic element": 7,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "timescale_syntax_generated.blif",
        "max_rss(MiB)": 66.2,
        "exec_time(ms)": 111.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 63.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/timescale_syntax/no_arch": {
        "test_name": "syntax/timescale_syntax/no_arch",
        "generated_blif": "timescale_syntax_generated.blif",
        "max_rss(MiB)": 45.5,
        "exec_time(ms)": 13.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 63.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unconnected_input_generated.blif",
        "max_rss(MiB)": 69.3,
        "exec_time(ms)": 119.1,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 86.4,
        "Pi": 6,
        "Po": 4,
        "logic element": 7,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "syntax/unconnected_input/no_arch": {
        "test_name": "syntax/unconnected_input/no_arch",
        "generated_blif": "unconnected_input_generated.blif",
        "max_rss(MiB)": 48.7,
        "exec_time(ms)": 17.5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 86.4,
        "Pi": 6,
        "Po": 4,
        "logic element": 7,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "undeclared_signal_generated.blif",
        "max_rss(MiB)": 61.8,
        "exec_time(ms)": 103.9,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "generic logic size": 4
    },
    "syntax/undeclared_signal/no_arch": {
        "test_name": "syntax/undeclared_signal/no_arch",
        "generated_blif": "undeclared_signal_generated.blif",
        "max_rss(MiB)": 41.5,
        "exec_time(ms)": 8.5,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100
    },
    "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unordered_ports_generated.blif",
        "max_rss(MiB)": 70.2,
        "exec_time(ms)": 118.4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 85,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/unordered_ports/no_arch": {
        "test_name": "syntax/unordered_ports/no_arch",
        "generated_blif": "unordered_ports_generated.blif",
        "max_rss(MiB)": 49.6,
        "exec_time(ms)": 18.7,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 85,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "vector_and_generated.blif",
        "max_rss(MiB)": 66.1,
        "exec_time(ms)": 108.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 78.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/vector_and/no_arch": {
        "test_name": "syntax/vector_and/no_arch",
        "generated_blif": "vector_and_generated.blif",
        "max_rss(MiB)": 45.8,
        "exec_time(ms)": 13.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 78.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "vector_buf_generated.blif",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 113,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 80,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/vector_buf/no_arch": {
        "test_name": "syntax/vector_buf/no_arch",
        "generated_blif": "vector_buf_generated.blif",
        "max_rss(MiB)": 44.3,
        "exec_time(ms)": 11.5,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 80,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
