Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed May  7 18:02:36 2025
| Host         : jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file pwm_generator_wrapper_control_sets_placed.rpt
| Design       : pwm_generator_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                      Enable Signal                      |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  pwm_generator_i/clk_divider_0/U0/clk_div_BUFG |                                                         | pwm_generator_i/clear_comparator_2/U0/c                 |                2 |              5 |         2.50 |
|  pwm_generator_i/clk_divider_0/U0/clk_div_BUFG |                                                         | pwm_generator_i/clear_comparator_1/U0/c                 |                2 |              5 |         2.50 |
|  pwm_generator_i/clk_divider_0/U0/clk_div_BUFG | pwm_generator_i/pwm_soft_start_0/U0/duty_reg[4]_i_2_n_0 | pwm_generator_i/pwm_soft_start_0/U0/duty_reg[4]_i_4_n_0 |                2 |              5 |         2.50 |
|  pwm_generator_i/clk_divider_0/U0/clk_div_BUFG | pwm_generator_i/twenty_counter_1/U0/cnt[0]              | pwm_generator_i/pwm_soft_start_0/U0/duty_reg[4]_i_4_n_0 |                6 |             16 |         2.67 |
|  clk_IBUF                                      |                                                         |                                                         |                8 |             17 |         2.12 |
+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


