
==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _4199_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _4118_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _4199_/CK (DFF_X1)
   0.08    0.08 ^ _4199_/Q (DFF_X1)
   0.05    0.13 ^ _3597_/Z (BUF_X1)
   0.02    0.15 v _2035_/ZN (INV_X1)
   0.04    0.19 v _2036_/ZN (AND3_X2)
   0.03    0.22 v _2037_/ZN (AND2_X1)
   0.04    0.26 v _2038_/Z (BUF_X2)
   0.04    0.30 v _2132_/ZN (AND2_X2)
   0.05    0.35 v _3402_/ZN (OR2_X1)
   0.05    0.40 v _3404_/ZN (OR2_X1)
   0.22    0.61 ^ _3412_/ZN (NOR4_X1)
   0.05    0.66 v _3413_/ZN (NAND2_X1)
   0.11    0.76 ^ _3434_/ZN (NOR2_X1)
   0.04    0.80 v _3438_/ZN (OAI21_X1)
   0.03    0.83 v _4056_/Z (BUF_X1)
   0.00    0.83 v _4118_/D (DFF_X1)
           0.83   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _4118_/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -0.83   data arrival time
---------------------------------------------------------
           9.13   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 12732 u^2 24% utilization.
