command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	1719705	File	/home/p4ultr4n/workplace/ReVeal/raw_code/decode_bol_opc_1.c								
ANR	1719706	Function	decode_bol_opc	1:0:0:2877							
ANR	1719707	FunctionDef	"decode_bol_opc (CPUTriCoreState * env , DisasContext * ctx , int32_t op1)"		1719706	0					
ANR	1719708	CompoundStatement		3:0:82:2877	1719706	0					
ANR	1719709	IdentifierDeclStatement	"int r1 , r2 ;"	5:4:89:99	1719706	0	True				
ANR	1719710	IdentifierDecl	r1		1719706	0					
ANR	1719711	IdentifierDeclType	int		1719706	0					
ANR	1719712	Identifier	r1		1719706	1					
ANR	1719713	IdentifierDecl	r2		1719706	1					
ANR	1719714	IdentifierDeclType	int		1719706	0					
ANR	1719715	Identifier	r2		1719706	1					
ANR	1719716	IdentifierDeclStatement	int32_t address ;	7:4:106:121	1719706	1	True				
ANR	1719717	IdentifierDecl	address		1719706	0					
ANR	1719718	IdentifierDeclType	int32_t		1719706	0					
ANR	1719719	Identifier	address		1719706	1					
ANR	1719720	IdentifierDeclStatement	TCGv temp ;	9:4:128:137	1719706	2	True				
ANR	1719721	IdentifierDecl	temp		1719706	0					
ANR	1719722	IdentifierDeclType	TCGv		1719706	0					
ANR	1719723	Identifier	temp		1719706	1					
ANR	1719724	ExpressionStatement	r1 = MASK_OP_BOL_S1D ( ctx -> opcode )	13:4:146:179	1719706	3	True				
ANR	1719725	AssignmentExpression	r1 = MASK_OP_BOL_S1D ( ctx -> opcode )		1719706	0		=			
ANR	1719726	Identifier	r1		1719706	0					
ANR	1719727	CallExpression	MASK_OP_BOL_S1D ( ctx -> opcode )		1719706	1					
ANR	1719728	Callee	MASK_OP_BOL_S1D		1719706	0					
ANR	1719729	Identifier	MASK_OP_BOL_S1D		1719706	0					
ANR	1719730	ArgumentList	ctx -> opcode		1719706	1					
ANR	1719731	Argument	ctx -> opcode		1719706	0					
ANR	1719732	PtrMemberAccess	ctx -> opcode		1719706	0					
ANR	1719733	Identifier	ctx		1719706	0					
ANR	1719734	Identifier	opcode		1719706	1					
ANR	1719735	ExpressionStatement	r2 = MASK_OP_BOL_S2 ( ctx -> opcode )	15:4:186:218	1719706	4	True				
ANR	1719736	AssignmentExpression	r2 = MASK_OP_BOL_S2 ( ctx -> opcode )		1719706	0		=			
ANR	1719737	Identifier	r2		1719706	0					
ANR	1719738	CallExpression	MASK_OP_BOL_S2 ( ctx -> opcode )		1719706	1					
ANR	1719739	Callee	MASK_OP_BOL_S2		1719706	0					
ANR	1719740	Identifier	MASK_OP_BOL_S2		1719706	0					
ANR	1719741	ArgumentList	ctx -> opcode		1719706	1					
ANR	1719742	Argument	ctx -> opcode		1719706	0					
ANR	1719743	PtrMemberAccess	ctx -> opcode		1719706	0					
ANR	1719744	Identifier	ctx		1719706	0					
ANR	1719745	Identifier	opcode		1719706	1					
ANR	1719746	ExpressionStatement	address = MASK_OP_BOL_OFF16_SEXT ( ctx -> opcode )	17:4:225:270	1719706	5	True				
ANR	1719747	AssignmentExpression	address = MASK_OP_BOL_OFF16_SEXT ( ctx -> opcode )		1719706	0		=			
ANR	1719748	Identifier	address		1719706	0					
ANR	1719749	CallExpression	MASK_OP_BOL_OFF16_SEXT ( ctx -> opcode )		1719706	1					
ANR	1719750	Callee	MASK_OP_BOL_OFF16_SEXT		1719706	0					
ANR	1719751	Identifier	MASK_OP_BOL_OFF16_SEXT		1719706	0					
ANR	1719752	ArgumentList	ctx -> opcode		1719706	1					
ANR	1719753	Argument	ctx -> opcode		1719706	0					
ANR	1719754	PtrMemberAccess	ctx -> opcode		1719706	0					
ANR	1719755	Identifier	ctx		1719706	0					
ANR	1719756	Identifier	opcode		1719706	1					
ANR	1719757	SwitchStatement	switch ( op1 )		1719706	6					
ANR	1719758	Condition	op1	21:12:287:289	1719706	0	True				
ANR	1719759	Identifier	op1		1719706	0					
ANR	1719760	CompoundStatement		19:17:209:209	1719706	1					
ANR	1719761	Label	case OPC1_32_BOL_LD_A_LONGOFF :	23:4:299:328	1719706	0	True				
ANR	1719762	Identifier	OPC1_32_BOL_LD_A_LONGOFF		1719706	0					
ANR	1719763	ExpressionStatement	temp = tcg_temp_new ( )	25:8:339:360	1719706	1	True				
ANR	1719764	AssignmentExpression	temp = tcg_temp_new ( )		1719706	0		=			
ANR	1719765	Identifier	temp		1719706	0					
ANR	1719766	CallExpression	tcg_temp_new ( )		1719706	1					
ANR	1719767	Callee	tcg_temp_new		1719706	0					
ANR	1719768	Identifier	tcg_temp_new		1719706	0					
ANR	1719769	ArgumentList			1719706	1					
ANR	1719770	ExpressionStatement	"tcg_gen_addi_tl ( temp , cpu_gpr_a [ r2 ] , address )"	27:8:371:416	1719706	2	True				
ANR	1719771	CallExpression	"tcg_gen_addi_tl ( temp , cpu_gpr_a [ r2 ] , address )"		1719706	0					
ANR	1719772	Callee	tcg_gen_addi_tl		1719706	0					
ANR	1719773	Identifier	tcg_gen_addi_tl		1719706	0					
ANR	1719774	ArgumentList	temp		1719706	1					
ANR	1719775	Argument	temp		1719706	0					
ANR	1719776	Identifier	temp		1719706	0					
ANR	1719777	Argument	cpu_gpr_a [ r2 ]		1719706	1					
ANR	1719778	ArrayIndexing	cpu_gpr_a [ r2 ]		1719706	0					
ANR	1719779	Identifier	cpu_gpr_a		1719706	0					
ANR	1719780	Identifier	r2		1719706	1					
ANR	1719781	Argument	address		1719706	2					
ANR	1719782	Identifier	address		1719706	0					
ANR	1719783	ExpressionStatement	"tcg_gen_qemu_ld_tl ( cpu_gpr_a [ r1 ] , temp , ctx -> mem_idx , MO_LEUL )"	29:8:427:489	1719706	3	True				
ANR	1719784	CallExpression	"tcg_gen_qemu_ld_tl ( cpu_gpr_a [ r1 ] , temp , ctx -> mem_idx , MO_LEUL )"		1719706	0					
ANR	1719785	Callee	tcg_gen_qemu_ld_tl		1719706	0					
ANR	1719786	Identifier	tcg_gen_qemu_ld_tl		1719706	0					
ANR	1719787	ArgumentList	cpu_gpr_a [ r1 ]		1719706	1					
ANR	1719788	Argument	cpu_gpr_a [ r1 ]		1719706	0					
ANR	1719789	ArrayIndexing	cpu_gpr_a [ r1 ]		1719706	0					
ANR	1719790	Identifier	cpu_gpr_a		1719706	0					
ANR	1719791	Identifier	r1		1719706	1					
ANR	1719792	Argument	temp		1719706	1					
ANR	1719793	Identifier	temp		1719706	0					
ANR	1719794	Argument	ctx -> mem_idx		1719706	2					
ANR	1719795	PtrMemberAccess	ctx -> mem_idx		1719706	0					
ANR	1719796	Identifier	ctx		1719706	0					
ANR	1719797	Identifier	mem_idx		1719706	1					
ANR	1719798	Argument	MO_LEUL		1719706	3					
ANR	1719799	Identifier	MO_LEUL		1719706	0					
ANR	1719800	ExpressionStatement	tcg_temp_free ( temp )	31:8:500:519	1719706	4	True				
ANR	1719801	CallExpression	tcg_temp_free ( temp )		1719706	0					
ANR	1719802	Callee	tcg_temp_free		1719706	0					
ANR	1719803	Identifier	tcg_temp_free		1719706	0					
ANR	1719804	ArgumentList	temp		1719706	1					
ANR	1719805	Argument	temp		1719706	0					
ANR	1719806	Identifier	temp		1719706	0					
ANR	1719807	BreakStatement	break ;	33:8:530:535	1719706	5	True				
ANR	1719808	Label	case OPC1_32_BOL_LD_W_LONGOFF :	35:4:542:571	1719706	6	True				
ANR	1719809	Identifier	OPC1_32_BOL_LD_W_LONGOFF		1719706	0					
ANR	1719810	ExpressionStatement	temp = tcg_temp_new ( )	37:8:582:603	1719706	7	True				
ANR	1719811	AssignmentExpression	temp = tcg_temp_new ( )		1719706	0		=			
ANR	1719812	Identifier	temp		1719706	0					
ANR	1719813	CallExpression	tcg_temp_new ( )		1719706	1					
ANR	1719814	Callee	tcg_temp_new		1719706	0					
ANR	1719815	Identifier	tcg_temp_new		1719706	0					
ANR	1719816	ArgumentList			1719706	1					
ANR	1719817	ExpressionStatement	"tcg_gen_addi_tl ( temp , cpu_gpr_a [ r2 ] , address )"	39:8:614:659	1719706	8	True				
ANR	1719818	CallExpression	"tcg_gen_addi_tl ( temp , cpu_gpr_a [ r2 ] , address )"		1719706	0					
ANR	1719819	Callee	tcg_gen_addi_tl		1719706	0					
ANR	1719820	Identifier	tcg_gen_addi_tl		1719706	0					
ANR	1719821	ArgumentList	temp		1719706	1					
ANR	1719822	Argument	temp		1719706	0					
ANR	1719823	Identifier	temp		1719706	0					
ANR	1719824	Argument	cpu_gpr_a [ r2 ]		1719706	1					
ANR	1719825	ArrayIndexing	cpu_gpr_a [ r2 ]		1719706	0					
ANR	1719826	Identifier	cpu_gpr_a		1719706	0					
ANR	1719827	Identifier	r2		1719706	1					
ANR	1719828	Argument	address		1719706	2					
ANR	1719829	Identifier	address		1719706	0					
ANR	1719830	ExpressionStatement	"tcg_gen_qemu_ld_tl ( cpu_gpr_d [ r1 ] , temp , ctx -> mem_idx , MO_LEUL )"	41:8:670:732	1719706	9	True				
ANR	1719831	CallExpression	"tcg_gen_qemu_ld_tl ( cpu_gpr_d [ r1 ] , temp , ctx -> mem_idx , MO_LEUL )"		1719706	0					
ANR	1719832	Callee	tcg_gen_qemu_ld_tl		1719706	0					
ANR	1719833	Identifier	tcg_gen_qemu_ld_tl		1719706	0					
ANR	1719834	ArgumentList	cpu_gpr_d [ r1 ]		1719706	1					
ANR	1719835	Argument	cpu_gpr_d [ r1 ]		1719706	0					
ANR	1719836	ArrayIndexing	cpu_gpr_d [ r1 ]		1719706	0					
ANR	1719837	Identifier	cpu_gpr_d		1719706	0					
ANR	1719838	Identifier	r1		1719706	1					
ANR	1719839	Argument	temp		1719706	1					
ANR	1719840	Identifier	temp		1719706	0					
ANR	1719841	Argument	ctx -> mem_idx		1719706	2					
ANR	1719842	PtrMemberAccess	ctx -> mem_idx		1719706	0					
ANR	1719843	Identifier	ctx		1719706	0					
ANR	1719844	Identifier	mem_idx		1719706	1					
ANR	1719845	Argument	MO_LEUL		1719706	3					
ANR	1719846	Identifier	MO_LEUL		1719706	0					
ANR	1719847	ExpressionStatement	tcg_temp_free ( temp )	43:8:743:762	1719706	10	True				
ANR	1719848	CallExpression	tcg_temp_free ( temp )		1719706	0					
ANR	1719849	Callee	tcg_temp_free		1719706	0					
ANR	1719850	Identifier	tcg_temp_free		1719706	0					
ANR	1719851	ArgumentList	temp		1719706	1					
ANR	1719852	Argument	temp		1719706	0					
ANR	1719853	Identifier	temp		1719706	0					
ANR	1719854	BreakStatement	break ;	45:8:773:778	1719706	11	True				
ANR	1719855	Label	case OPC1_32_BOL_LEA_LONGOFF :	47:4:785:813	1719706	12	True				
ANR	1719856	Identifier	OPC1_32_BOL_LEA_LONGOFF		1719706	0					
ANR	1719857	ExpressionStatement	"tcg_gen_addi_tl ( cpu_gpr_a [ r1 ] , cpu_gpr_a [ r2 ] , address )"	49:8:824:878	1719706	13	True				
ANR	1719858	CallExpression	"tcg_gen_addi_tl ( cpu_gpr_a [ r1 ] , cpu_gpr_a [ r2 ] , address )"		1719706	0					
ANR	1719859	Callee	tcg_gen_addi_tl		1719706	0					
ANR	1719860	Identifier	tcg_gen_addi_tl		1719706	0					
ANR	1719861	ArgumentList	cpu_gpr_a [ r1 ]		1719706	1					
ANR	1719862	Argument	cpu_gpr_a [ r1 ]		1719706	0					
ANR	1719863	ArrayIndexing	cpu_gpr_a [ r1 ]		1719706	0					
ANR	1719864	Identifier	cpu_gpr_a		1719706	0					
ANR	1719865	Identifier	r1		1719706	1					
ANR	1719866	Argument	cpu_gpr_a [ r2 ]		1719706	1					
ANR	1719867	ArrayIndexing	cpu_gpr_a [ r2 ]		1719706	0					
ANR	1719868	Identifier	cpu_gpr_a		1719706	0					
ANR	1719869	Identifier	r2		1719706	1					
ANR	1719870	Argument	address		1719706	2					
ANR	1719871	Identifier	address		1719706	0					
ANR	1719872	BreakStatement	break ;	51:8:889:894	1719706	14	True				
ANR	1719873	Label	case OPC1_32_BOL_ST_A_LONGOFF :	53:4:901:930	1719706	15	True				
ANR	1719874	Identifier	OPC1_32_BOL_ST_A_LONGOFF		1719706	0					
ANR	1719875	IfStatement	"if ( tricore_feature ( env , TRICORE_FEATURE_16 ) )"		1719706	16					
ANR	1719876	Condition	"tricore_feature ( env , TRICORE_FEATURE_16 )"	55:12:945:984	1719706	0	True				
ANR	1719877	CallExpression	"tricore_feature ( env , TRICORE_FEATURE_16 )"		1719706	0					
ANR	1719878	Callee	tricore_feature		1719706	0					
ANR	1719879	Identifier	tricore_feature		1719706	0					
ANR	1719880	ArgumentList	env		1719706	1					
ANR	1719881	Argument	env		1719706	0					
ANR	1719882	Identifier	env		1719706	0					
ANR	1719883	Argument	TRICORE_FEATURE_16		1719706	1					
ANR	1719884	Identifier	TRICORE_FEATURE_16		1719706	0					
ANR	1719885	CompoundStatement		53:54:904:904	1719706	1					
ANR	1719886	ExpressionStatement	"gen_offset_st ( ctx , cpu_gpr_a [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_LEUL )"	57:12:1002:1068	1719706	0	True				
ANR	1719887	CallExpression	"gen_offset_st ( ctx , cpu_gpr_a [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_LEUL )"		1719706	0					
ANR	1719888	Callee	gen_offset_st		1719706	0					
ANR	1719889	Identifier	gen_offset_st		1719706	0					
ANR	1719890	ArgumentList	ctx		1719706	1					
ANR	1719891	Argument	ctx		1719706	0					
ANR	1719892	Identifier	ctx		1719706	0					
ANR	1719893	Argument	cpu_gpr_a [ r1 ]		1719706	1					
ANR	1719894	ArrayIndexing	cpu_gpr_a [ r1 ]		1719706	0					
ANR	1719895	Identifier	cpu_gpr_a		1719706	0					
ANR	1719896	Identifier	r1		1719706	1					
ANR	1719897	Argument	cpu_gpr_a [ r2 ]		1719706	2					
ANR	1719898	ArrayIndexing	cpu_gpr_a [ r2 ]		1719706	0					
ANR	1719899	Identifier	cpu_gpr_a		1719706	0					
ANR	1719900	Identifier	r2		1719706	1					
ANR	1719901	Argument	address		1719706	3					
ANR	1719902	Identifier	address		1719706	0					
ANR	1719903	Argument	MO_LEUL		1719706	4					
ANR	1719904	Identifier	MO_LEUL		1719706	0					
ANR	1719905	ElseStatement	else		1719706	0					
ANR	1719906	CompoundStatement		57:15:1003:1003	1719706	0					
ANR	1719907	BreakStatement	break ;	65:8:1153:1158	1719706	17	True				
ANR	1719908	Label	case OPC1_32_BOL_ST_W_LONGOFF :	67:4:1165:1194	1719706	18	True				
ANR	1719909	Identifier	OPC1_32_BOL_ST_W_LONGOFF		1719706	0					
ANR	1719910	ExpressionStatement	"gen_offset_st ( ctx , cpu_gpr_d [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_LEUL )"	69:8:1205:1271	1719706	19	True				
ANR	1719911	CallExpression	"gen_offset_st ( ctx , cpu_gpr_d [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_LEUL )"		1719706	0					
ANR	1719912	Callee	gen_offset_st		1719706	0					
ANR	1719913	Identifier	gen_offset_st		1719706	0					
ANR	1719914	ArgumentList	ctx		1719706	1					
ANR	1719915	Argument	ctx		1719706	0					
ANR	1719916	Identifier	ctx		1719706	0					
ANR	1719917	Argument	cpu_gpr_d [ r1 ]		1719706	1					
ANR	1719918	ArrayIndexing	cpu_gpr_d [ r1 ]		1719706	0					
ANR	1719919	Identifier	cpu_gpr_d		1719706	0					
ANR	1719920	Identifier	r1		1719706	1					
ANR	1719921	Argument	cpu_gpr_a [ r2 ]		1719706	2					
ANR	1719922	ArrayIndexing	cpu_gpr_a [ r2 ]		1719706	0					
ANR	1719923	Identifier	cpu_gpr_a		1719706	0					
ANR	1719924	Identifier	r2		1719706	1					
ANR	1719925	Argument	address		1719706	3					
ANR	1719926	Identifier	address		1719706	0					
ANR	1719927	Argument	MO_LEUL		1719706	4					
ANR	1719928	Identifier	MO_LEUL		1719706	0					
ANR	1719929	BreakStatement	break ;	71:8:1282:1287	1719706	20	True				
ANR	1719930	Label	case OPC1_32_BOL_LD_B_LONGOFF :	73:4:1294:1323	1719706	21	True				
ANR	1719931	Identifier	OPC1_32_BOL_LD_B_LONGOFF		1719706	0					
ANR	1719932	IfStatement	"if ( tricore_feature ( env , TRICORE_FEATURE_16 ) )"		1719706	22					
ANR	1719933	Condition	"tricore_feature ( env , TRICORE_FEATURE_16 )"	75:12:1338:1377	1719706	0	True				
ANR	1719934	CallExpression	"tricore_feature ( env , TRICORE_FEATURE_16 )"		1719706	0					
ANR	1719935	Callee	tricore_feature		1719706	0					
ANR	1719936	Identifier	tricore_feature		1719706	0					
ANR	1719937	ArgumentList	env		1719706	1					
ANR	1719938	Argument	env		1719706	0					
ANR	1719939	Identifier	env		1719706	0					
ANR	1719940	Argument	TRICORE_FEATURE_16		1719706	1					
ANR	1719941	Identifier	TRICORE_FEATURE_16		1719706	0					
ANR	1719942	CompoundStatement		73:54:1297:1297	1719706	1					
ANR	1719943	ExpressionStatement	"gen_offset_ld ( ctx , cpu_gpr_d [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_SB )"	77:12:1395:1459	1719706	0	True				
ANR	1719944	CallExpression	"gen_offset_ld ( ctx , cpu_gpr_d [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_SB )"		1719706	0					
ANR	1719945	Callee	gen_offset_ld		1719706	0					
ANR	1719946	Identifier	gen_offset_ld		1719706	0					
ANR	1719947	ArgumentList	ctx		1719706	1					
ANR	1719948	Argument	ctx		1719706	0					
ANR	1719949	Identifier	ctx		1719706	0					
ANR	1719950	Argument	cpu_gpr_d [ r1 ]		1719706	1					
ANR	1719951	ArrayIndexing	cpu_gpr_d [ r1 ]		1719706	0					
ANR	1719952	Identifier	cpu_gpr_d		1719706	0					
ANR	1719953	Identifier	r1		1719706	1					
ANR	1719954	Argument	cpu_gpr_a [ r2 ]		1719706	2					
ANR	1719955	ArrayIndexing	cpu_gpr_a [ r2 ]		1719706	0					
ANR	1719956	Identifier	cpu_gpr_a		1719706	0					
ANR	1719957	Identifier	r2		1719706	1					
ANR	1719958	Argument	address		1719706	3					
ANR	1719959	Identifier	address		1719706	0					
ANR	1719960	Argument	MO_SB		1719706	4					
ANR	1719961	Identifier	MO_SB		1719706	0					
ANR	1719962	ElseStatement	else		1719706	0					
ANR	1719963	CompoundStatement		77:15:1394:1394	1719706	0					
ANR	1719964	BreakStatement	break ;	85:8:1544:1549	1719706	23	True				
ANR	1719965	Label	case OPC1_32_BOL_LD_BU_LONGOFF :	87:4:1556:1586	1719706	24	True				
ANR	1719966	Identifier	OPC1_32_BOL_LD_BU_LONGOFF		1719706	0					
ANR	1719967	IfStatement	"if ( tricore_feature ( env , TRICORE_FEATURE_16 ) )"		1719706	25					
ANR	1719968	Condition	"tricore_feature ( env , TRICORE_FEATURE_16 )"	89:12:1601:1640	1719706	0	True				
ANR	1719969	CallExpression	"tricore_feature ( env , TRICORE_FEATURE_16 )"		1719706	0					
ANR	1719970	Callee	tricore_feature		1719706	0					
ANR	1719971	Identifier	tricore_feature		1719706	0					
ANR	1719972	ArgumentList	env		1719706	1					
ANR	1719973	Argument	env		1719706	0					
ANR	1719974	Identifier	env		1719706	0					
ANR	1719975	Argument	TRICORE_FEATURE_16		1719706	1					
ANR	1719976	Identifier	TRICORE_FEATURE_16		1719706	0					
ANR	1719977	CompoundStatement		87:54:1560:1560	1719706	1					
ANR	1719978	ExpressionStatement	"gen_offset_ld ( ctx , cpu_gpr_d [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_UB )"	91:12:1658:1722	1719706	0	True				
ANR	1719979	CallExpression	"gen_offset_ld ( ctx , cpu_gpr_d [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_UB )"		1719706	0					
ANR	1719980	Callee	gen_offset_ld		1719706	0					
ANR	1719981	Identifier	gen_offset_ld		1719706	0					
ANR	1719982	ArgumentList	ctx		1719706	1					
ANR	1719983	Argument	ctx		1719706	0					
ANR	1719984	Identifier	ctx		1719706	0					
ANR	1719985	Argument	cpu_gpr_d [ r1 ]		1719706	1					
ANR	1719986	ArrayIndexing	cpu_gpr_d [ r1 ]		1719706	0					
ANR	1719987	Identifier	cpu_gpr_d		1719706	0					
ANR	1719988	Identifier	r1		1719706	1					
ANR	1719989	Argument	cpu_gpr_a [ r2 ]		1719706	2					
ANR	1719990	ArrayIndexing	cpu_gpr_a [ r2 ]		1719706	0					
ANR	1719991	Identifier	cpu_gpr_a		1719706	0					
ANR	1719992	Identifier	r2		1719706	1					
ANR	1719993	Argument	address		1719706	3					
ANR	1719994	Identifier	address		1719706	0					
ANR	1719995	Argument	MO_UB		1719706	4					
ANR	1719996	Identifier	MO_UB		1719706	0					
ANR	1719997	ElseStatement	else		1719706	0					
ANR	1719998	CompoundStatement		91:15:1657:1657	1719706	0					
ANR	1719999	BreakStatement	break ;	99:8:1807:1812	1719706	26	True				
ANR	1720000	Label	case OPC1_32_BOL_LD_H_LONGOFF :	101:4:1819:1848	1719706	27	True				
ANR	1720001	Identifier	OPC1_32_BOL_LD_H_LONGOFF		1719706	0					
ANR	1720002	IfStatement	"if ( tricore_feature ( env , TRICORE_FEATURE_16 ) )"		1719706	28					
ANR	1720003	Condition	"tricore_feature ( env , TRICORE_FEATURE_16 )"	103:12:1863:1902	1719706	0	True				
ANR	1720004	CallExpression	"tricore_feature ( env , TRICORE_FEATURE_16 )"		1719706	0					
ANR	1720005	Callee	tricore_feature		1719706	0					
ANR	1720006	Identifier	tricore_feature		1719706	0					
ANR	1720007	ArgumentList	env		1719706	1					
ANR	1720008	Argument	env		1719706	0					
ANR	1720009	Identifier	env		1719706	0					
ANR	1720010	Argument	TRICORE_FEATURE_16		1719706	1					
ANR	1720011	Identifier	TRICORE_FEATURE_16		1719706	0					
ANR	1720012	CompoundStatement		101:54:1822:1822	1719706	1					
ANR	1720013	ExpressionStatement	"gen_offset_ld ( ctx , cpu_gpr_d [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_LESW )"	105:12:1920:1986	1719706	0	True				
ANR	1720014	CallExpression	"gen_offset_ld ( ctx , cpu_gpr_d [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_LESW )"		1719706	0					
ANR	1720015	Callee	gen_offset_ld		1719706	0					
ANR	1720016	Identifier	gen_offset_ld		1719706	0					
ANR	1720017	ArgumentList	ctx		1719706	1					
ANR	1720018	Argument	ctx		1719706	0					
ANR	1720019	Identifier	ctx		1719706	0					
ANR	1720020	Argument	cpu_gpr_d [ r1 ]		1719706	1					
ANR	1720021	ArrayIndexing	cpu_gpr_d [ r1 ]		1719706	0					
ANR	1720022	Identifier	cpu_gpr_d		1719706	0					
ANR	1720023	Identifier	r1		1719706	1					
ANR	1720024	Argument	cpu_gpr_a [ r2 ]		1719706	2					
ANR	1720025	ArrayIndexing	cpu_gpr_a [ r2 ]		1719706	0					
ANR	1720026	Identifier	cpu_gpr_a		1719706	0					
ANR	1720027	Identifier	r2		1719706	1					
ANR	1720028	Argument	address		1719706	3					
ANR	1720029	Identifier	address		1719706	0					
ANR	1720030	Argument	MO_LESW		1719706	4					
ANR	1720031	Identifier	MO_LESW		1719706	0					
ANR	1720032	ElseStatement	else		1719706	0					
ANR	1720033	CompoundStatement		105:15:1921:1921	1719706	0					
ANR	1720034	BreakStatement	break ;	113:8:2071:2076	1719706	29	True				
ANR	1720035	Label	case OPC1_32_BOL_LD_HU_LONGOFF :	115:4:2083:2113	1719706	30	True				
ANR	1720036	Identifier	OPC1_32_BOL_LD_HU_LONGOFF		1719706	0					
ANR	1720037	IfStatement	"if ( tricore_feature ( env , TRICORE_FEATURE_16 ) )"		1719706	31					
ANR	1720038	Condition	"tricore_feature ( env , TRICORE_FEATURE_16 )"	117:12:2128:2167	1719706	0	True				
ANR	1720039	CallExpression	"tricore_feature ( env , TRICORE_FEATURE_16 )"		1719706	0					
ANR	1720040	Callee	tricore_feature		1719706	0					
ANR	1720041	Identifier	tricore_feature		1719706	0					
ANR	1720042	ArgumentList	env		1719706	1					
ANR	1720043	Argument	env		1719706	0					
ANR	1720044	Identifier	env		1719706	0					
ANR	1720045	Argument	TRICORE_FEATURE_16		1719706	1					
ANR	1720046	Identifier	TRICORE_FEATURE_16		1719706	0					
ANR	1720047	CompoundStatement		115:54:2087:2087	1719706	1					
ANR	1720048	ExpressionStatement	"gen_offset_ld ( ctx , cpu_gpr_d [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_LEUW )"	119:12:2185:2251	1719706	0	True				
ANR	1720049	CallExpression	"gen_offset_ld ( ctx , cpu_gpr_d [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_LEUW )"		1719706	0					
ANR	1720050	Callee	gen_offset_ld		1719706	0					
ANR	1720051	Identifier	gen_offset_ld		1719706	0					
ANR	1720052	ArgumentList	ctx		1719706	1					
ANR	1720053	Argument	ctx		1719706	0					
ANR	1720054	Identifier	ctx		1719706	0					
ANR	1720055	Argument	cpu_gpr_d [ r1 ]		1719706	1					
ANR	1720056	ArrayIndexing	cpu_gpr_d [ r1 ]		1719706	0					
ANR	1720057	Identifier	cpu_gpr_d		1719706	0					
ANR	1720058	Identifier	r1		1719706	1					
ANR	1720059	Argument	cpu_gpr_a [ r2 ]		1719706	2					
ANR	1720060	ArrayIndexing	cpu_gpr_a [ r2 ]		1719706	0					
ANR	1720061	Identifier	cpu_gpr_a		1719706	0					
ANR	1720062	Identifier	r2		1719706	1					
ANR	1720063	Argument	address		1719706	3					
ANR	1720064	Identifier	address		1719706	0					
ANR	1720065	Argument	MO_LEUW		1719706	4					
ANR	1720066	Identifier	MO_LEUW		1719706	0					
ANR	1720067	ElseStatement	else		1719706	0					
ANR	1720068	CompoundStatement		119:15:2186:2186	1719706	0					
ANR	1720069	BreakStatement	break ;	127:8:2336:2341	1719706	32	True				
ANR	1720070	Label	case OPC1_32_BOL_ST_B_LONGOFF :	129:4:2348:2377	1719706	33	True				
ANR	1720071	Identifier	OPC1_32_BOL_ST_B_LONGOFF		1719706	0					
ANR	1720072	IfStatement	"if ( tricore_feature ( env , TRICORE_FEATURE_16 ) )"		1719706	34					
ANR	1720073	Condition	"tricore_feature ( env , TRICORE_FEATURE_16 )"	131:12:2392:2431	1719706	0	True				
ANR	1720074	CallExpression	"tricore_feature ( env , TRICORE_FEATURE_16 )"		1719706	0					
ANR	1720075	Callee	tricore_feature		1719706	0					
ANR	1720076	Identifier	tricore_feature		1719706	0					
ANR	1720077	ArgumentList	env		1719706	1					
ANR	1720078	Argument	env		1719706	0					
ANR	1720079	Identifier	env		1719706	0					
ANR	1720080	Argument	TRICORE_FEATURE_16		1719706	1					
ANR	1720081	Identifier	TRICORE_FEATURE_16		1719706	0					
ANR	1720082	CompoundStatement		129:54:2351:2351	1719706	1					
ANR	1720083	ExpressionStatement	"gen_offset_st ( ctx , cpu_gpr_d [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_SB )"	133:12:2449:2513	1719706	0	True				
ANR	1720084	CallExpression	"gen_offset_st ( ctx , cpu_gpr_d [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_SB )"		1719706	0					
ANR	1720085	Callee	gen_offset_st		1719706	0					
ANR	1720086	Identifier	gen_offset_st		1719706	0					
ANR	1720087	ArgumentList	ctx		1719706	1					
ANR	1720088	Argument	ctx		1719706	0					
ANR	1720089	Identifier	ctx		1719706	0					
ANR	1720090	Argument	cpu_gpr_d [ r1 ]		1719706	1					
ANR	1720091	ArrayIndexing	cpu_gpr_d [ r1 ]		1719706	0					
ANR	1720092	Identifier	cpu_gpr_d		1719706	0					
ANR	1720093	Identifier	r1		1719706	1					
ANR	1720094	Argument	cpu_gpr_a [ r2 ]		1719706	2					
ANR	1720095	ArrayIndexing	cpu_gpr_a [ r2 ]		1719706	0					
ANR	1720096	Identifier	cpu_gpr_a		1719706	0					
ANR	1720097	Identifier	r2		1719706	1					
ANR	1720098	Argument	address		1719706	3					
ANR	1720099	Identifier	address		1719706	0					
ANR	1720100	Argument	MO_SB		1719706	4					
ANR	1720101	Identifier	MO_SB		1719706	0					
ANR	1720102	ElseStatement	else		1719706	0					
ANR	1720103	CompoundStatement		133:15:2448:2448	1719706	0					
ANR	1720104	BreakStatement	break ;	141:8:2598:2603	1719706	35	True				
ANR	1720105	Label	case OPC1_32_BOL_ST_H_LONGOFF :	143:4:2610:2639	1719706	36	True				
ANR	1720106	Identifier	OPC1_32_BOL_ST_H_LONGOFF		1719706	0					
ANR	1720107	IfStatement	"if ( tricore_feature ( env , TRICORE_FEATURE_16 ) )"		1719706	37					
ANR	1720108	Condition	"tricore_feature ( env , TRICORE_FEATURE_16 )"	145:12:2654:2693	1719706	0	True				
ANR	1720109	CallExpression	"tricore_feature ( env , TRICORE_FEATURE_16 )"		1719706	0					
ANR	1720110	Callee	tricore_feature		1719706	0					
ANR	1720111	Identifier	tricore_feature		1719706	0					
ANR	1720112	ArgumentList	env		1719706	1					
ANR	1720113	Argument	env		1719706	0					
ANR	1720114	Identifier	env		1719706	0					
ANR	1720115	Argument	TRICORE_FEATURE_16		1719706	1					
ANR	1720116	Identifier	TRICORE_FEATURE_16		1719706	0					
ANR	1720117	CompoundStatement		143:54:2613:2613	1719706	1					
ANR	1720118	ExpressionStatement	"gen_offset_st ( ctx , cpu_gpr_d [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_LESW )"	147:12:2711:2777	1719706	0	True				
ANR	1720119	CallExpression	"gen_offset_st ( ctx , cpu_gpr_d [ r1 ] , cpu_gpr_a [ r2 ] , address , MO_LESW )"		1719706	0					
ANR	1720120	Callee	gen_offset_st		1719706	0					
ANR	1720121	Identifier	gen_offset_st		1719706	0					
ANR	1720122	ArgumentList	ctx		1719706	1					
ANR	1720123	Argument	ctx		1719706	0					
ANR	1720124	Identifier	ctx		1719706	0					
ANR	1720125	Argument	cpu_gpr_d [ r1 ]		1719706	1					
ANR	1720126	ArrayIndexing	cpu_gpr_d [ r1 ]		1719706	0					
ANR	1720127	Identifier	cpu_gpr_d		1719706	0					
ANR	1720128	Identifier	r1		1719706	1					
ANR	1720129	Argument	cpu_gpr_a [ r2 ]		1719706	2					
ANR	1720130	ArrayIndexing	cpu_gpr_a [ r2 ]		1719706	0					
ANR	1720131	Identifier	cpu_gpr_a		1719706	0					
ANR	1720132	Identifier	r2		1719706	1					
ANR	1720133	Argument	address		1719706	3					
ANR	1720134	Identifier	address		1719706	0					
ANR	1720135	Argument	MO_LESW		1719706	4					
ANR	1720136	Identifier	MO_LESW		1719706	0					
ANR	1720137	ElseStatement	else		1719706	0					
ANR	1720138	CompoundStatement		147:15:2712:2712	1719706	0					
ANR	1720139	BreakStatement	break ;	155:8:2862:2867	1719706	38	True				
ANR	1720140	ReturnType	static void		1719706	1					
ANR	1720141	Identifier	decode_bol_opc		1719706	2					
ANR	1720142	ParameterList	"CPUTriCoreState * env , DisasContext * ctx , int32_t op1"		1719706	3					
ANR	1720143	Parameter	CPUTriCoreState * env	1:27:27:46	1719706	0	True				
ANR	1720144	ParameterType	CPUTriCoreState *		1719706	0					
ANR	1720145	Identifier	env		1719706	1					
ANR	1720146	Parameter	DisasContext * ctx	1:49:49:65	1719706	1	True				
ANR	1720147	ParameterType	DisasContext *		1719706	0					
ANR	1720148	Identifier	ctx		1719706	1					
ANR	1720149	Parameter	int32_t op1	1:68:68:78	1719706	2	True				
ANR	1720150	ParameterType	int32_t		1719706	0					
ANR	1720151	Identifier	op1		1719706	1					
ANR	1720152	CFGEntryNode	ENTRY		1719706		True				
ANR	1720153	CFGExitNode	EXIT		1719706		True				
ANR	1720154	Symbol	r2		1719706						
ANR	1720155	Symbol	ctx -> opcode		1719706						
ANR	1720156	Symbol	cpu_gpr_a		1719706						
ANR	1720157	Symbol	cpu_gpr_d		1719706						
ANR	1720158	Symbol	TRICORE_FEATURE_16		1719706						
ANR	1720159	Symbol	ctx -> mem_idx		1719706						
ANR	1720160	Symbol	* cpu_gpr_a		1719706						
ANR	1720161	Symbol	MO_LEUL		1719706						
ANR	1720162	Symbol	temp		1719706						
ANR	1720163	Symbol	MASK_OP_BOL_OFF16_SEXT		1719706						
ANR	1720164	Symbol	* cpu_gpr_d		1719706						
ANR	1720165	Symbol	address		1719706						
ANR	1720166	Symbol	* r2		1719706						
ANR	1720167	Symbol	ctx		1719706						
ANR	1720168	Symbol	* r1		1719706						
ANR	1720169	Symbol	MO_UB		1719706						
ANR	1720170	Symbol	tcg_temp_new		1719706						
ANR	1720171	Symbol	env		1719706						
ANR	1720172	Symbol	* ctx		1719706						
ANR	1720173	Symbol	MASK_OP_BOL_S1D		1719706						
ANR	1720174	Symbol	MO_SB		1719706						
ANR	1720175	Symbol	op1		1719706						
ANR	1720176	Symbol	tricore_feature		1719706						
ANR	1720177	Symbol	MO_LEUW		1719706						
ANR	1720178	Symbol	MO_LESW		1719706						
ANR	1720179	Symbol	MASK_OP_BOL_S2		1719706						
ANR	1720180	Symbol	r1		1719706						
