// Seed: 1315800547
module module_0;
  reg id_2;
  assign module_1.id_10 = 0;
  always id_1 <= id_1.id_2;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    output supply0 id_4
);
  supply1 id_6, id_7;
  assign id_6 = 1;
  wire id_8;
  tri  id_9 = id_6;
  wor  id_10 = 1;
  wire id_11;
  always #1 #1 id_1 = (1);
  assign id_10 = id_7;
  wire id_12;
  wire id_13, id_14, id_15, id_16;
  module_0 modCall_1 ();
endmodule
