Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  9 21:18:13 2022
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_receiver_wrapper_timing_summary_routed.rpt -pb design_receiver_wrapper_timing_summary_routed.pb -rpx design_receiver_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_receiver_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/update_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/started_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.790        0.000                      0                  591        0.071        0.000                      0                  591        7.000        0.000                       0                   312  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                     ------------       ----------      --------------
clk_50M                                   {0.000 10.000}     20.000          50.000          
  clk_out1_design_receiver_clk_wiz_0_0_1  {0.000 8.333}      16.667          60.000          
  clkfbout_design_receiver_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_design_receiver_clk_wiz_0_0_1        2.790        0.000                      0                  591        0.071        0.000                      0                  591        7.833        0.000                       0                   308  
  clkfbout_design_receiver_clk_wiz_0_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_design_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.821ns  (logic 7.167ns (51.856%)  route 6.654ns (48.144%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 15.623 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.503    -0.579    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y87        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.379    -0.200 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.717     0.517    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X107Y82        LUT2 (Prop_lut2_I1_O)        0.105     0.622 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.079 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.177 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.177    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1_n_0
    SLICE_X107Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.357 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_9/O[0]
                         net (fo=9, routed)           0.844     2.201    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[8]
    SLICE_X102Y83        LUT3 (Prop_lut3_I2_O)        0.270     2.471 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2/O
                         net (fo=4, routed)           0.503     2.973    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2_n_0
    SLICE_X105Y83        LUT4 (Prop_lut4_I3_O)        0.283     3.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     3.256    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.588 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.588    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X105Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.788 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.361     4.149    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X103Y83        LUT3 (Prop_lut3_I1_O)        0.253     4.402 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.388     4.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X103Y82        LUT5 (Prop_lut5_I3_O)        0.105     4.895 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.486     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452     5.833 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.502     6.336    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X105Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.587     6.923 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[1]
                         net (fo=1, routed)           0.542     7.465    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_6
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.250     7.715 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2/O
                         net (fo=1, routed)           0.000     7.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.196 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.533     8.729    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.982 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.484     9.466    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X106Y88        LUT4 (Prop_lut4_I3_O)        0.105     9.571 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.028 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.244 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.579    10.823    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X102Y90        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.753    11.576 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.576    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6_n_0
    SLICE_X102Y91        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.775 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_6/O[2]
                         net (fo=6, routed)           0.293    12.069    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[15]
    SLICE_X104Y91        LUT4 (Prop_lut4_I1_O)        0.244    12.313 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_1/O
                         net (fo=4, routed)           0.421    12.734    design_receiver_i/ReceiverWrapper_0/inst/Receiver/in_0[15]
    SLICE_X105Y92        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508    13.242 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    13.242    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]_0[3]
    SLICE_X105Y92        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.349    15.623    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X105Y92        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]/C
                         clock pessimism              0.440    16.063    
                         clock uncertainty           -0.091    15.973    
    SLICE_X105Y92        FDRE (Setup_fdre_C_D)        0.059    16.032    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]
  -------------------------------------------------------------------
                         required time                         16.032    
                         arrival time                         -13.242    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.772ns  (logic 7.118ns (51.685%)  route 6.654ns (48.315%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 15.623 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.503    -0.579    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y87        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.379    -0.200 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.717     0.517    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X107Y82        LUT2 (Prop_lut2_I1_O)        0.105     0.622 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.079 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.177 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.177    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1_n_0
    SLICE_X107Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.357 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_9/O[0]
                         net (fo=9, routed)           0.844     2.201    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[8]
    SLICE_X102Y83        LUT3 (Prop_lut3_I2_O)        0.270     2.471 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2/O
                         net (fo=4, routed)           0.503     2.973    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2_n_0
    SLICE_X105Y83        LUT4 (Prop_lut4_I3_O)        0.283     3.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     3.256    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.588 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.588    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X105Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.788 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.361     4.149    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X103Y83        LUT3 (Prop_lut3_I1_O)        0.253     4.402 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.388     4.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X103Y82        LUT5 (Prop_lut5_I3_O)        0.105     4.895 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.486     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452     5.833 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.502     6.336    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X105Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.587     6.923 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[1]
                         net (fo=1, routed)           0.542     7.465    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_6
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.250     7.715 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2/O
                         net (fo=1, routed)           0.000     7.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.196 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.533     8.729    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.982 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.484     9.466    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X106Y88        LUT4 (Prop_lut4_I3_O)        0.105     9.571 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.028 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.244 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.579    10.823    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X102Y90        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.753    11.576 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.576    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6_n_0
    SLICE_X102Y91        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.775 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_6/O[2]
                         net (fo=6, routed)           0.293    12.069    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[15]
    SLICE_X104Y91        LUT4 (Prop_lut4_I1_O)        0.244    12.313 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_1/O
                         net (fo=4, routed)           0.421    12.734    design_receiver_i/ReceiverWrapper_0/inst/Receiver/in_0[15]
    SLICE_X105Y92        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459    13.193 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/O[2]
                         net (fo=1, routed)           0.000    13.193    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]_0[2]
    SLICE_X105Y92        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.349    15.623    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X105Y92        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[18]/C
                         clock pessimism              0.440    16.063    
                         clock uncertainty           -0.091    15.973    
    SLICE_X105Y92        FDRE (Setup_fdre_C_D)        0.059    16.032    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[18]
  -------------------------------------------------------------------
                         required time                         16.032    
                         arrival time                         -13.193    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.650ns  (logic 6.996ns (51.253%)  route 6.654ns (48.747%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 15.623 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.503    -0.579    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y87        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.379    -0.200 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.717     0.517    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X107Y82        LUT2 (Prop_lut2_I1_O)        0.105     0.622 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.079 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.177 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.177    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1_n_0
    SLICE_X107Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.357 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_9/O[0]
                         net (fo=9, routed)           0.844     2.201    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[8]
    SLICE_X102Y83        LUT3 (Prop_lut3_I2_O)        0.270     2.471 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2/O
                         net (fo=4, routed)           0.503     2.973    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2_n_0
    SLICE_X105Y83        LUT4 (Prop_lut4_I3_O)        0.283     3.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     3.256    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.588 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.588    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X105Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.788 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.361     4.149    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X103Y83        LUT3 (Prop_lut3_I1_O)        0.253     4.402 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.388     4.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X103Y82        LUT5 (Prop_lut5_I3_O)        0.105     4.895 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.486     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452     5.833 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.502     6.336    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X105Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.587     6.923 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[1]
                         net (fo=1, routed)           0.542     7.465    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_6
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.250     7.715 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2/O
                         net (fo=1, routed)           0.000     7.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.196 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.533     8.729    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.982 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.484     9.466    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X106Y88        LUT4 (Prop_lut4_I3_O)        0.105     9.571 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.028 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.244 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.579    10.823    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X102Y90        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.753    11.576 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.576    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6_n_0
    SLICE_X102Y91        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.775 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_6/O[2]
                         net (fo=6, routed)           0.293    12.069    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[15]
    SLICE_X104Y91        LUT4 (Prop_lut4_I1_O)        0.244    12.313 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_1/O
                         net (fo=4, routed)           0.421    12.734    design_receiver_i/ReceiverWrapper_0/inst/Receiver/in_0[15]
    SLICE_X105Y92        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337    13.071 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/O[1]
                         net (fo=1, routed)           0.000    13.071    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]_0[1]
    SLICE_X105Y92        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.349    15.623    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X105Y92        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[17]/C
                         clock pessimism              0.440    16.063    
                         clock uncertainty           -0.091    15.973    
    SLICE_X105Y92        FDRE (Setup_fdre_C_D)        0.059    16.032    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[17]
  -------------------------------------------------------------------
                         required time                         16.032    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.552ns  (logic 7.231ns (53.356%)  route 6.321ns (46.644%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 15.623 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.503    -0.579    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y87        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.379    -0.200 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.717     0.517    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X107Y82        LUT2 (Prop_lut2_I1_O)        0.105     0.622 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.079 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.177 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.177    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1_n_0
    SLICE_X107Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.357 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_9/O[0]
                         net (fo=9, routed)           0.844     2.201    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[8]
    SLICE_X102Y83        LUT3 (Prop_lut3_I2_O)        0.270     2.471 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2/O
                         net (fo=4, routed)           0.503     2.973    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2_n_0
    SLICE_X105Y83        LUT4 (Prop_lut4_I3_O)        0.283     3.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     3.256    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.588 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.588    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X105Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.788 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.361     4.149    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X103Y83        LUT3 (Prop_lut3_I1_O)        0.253     4.402 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.388     4.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X103Y82        LUT5 (Prop_lut5_I3_O)        0.105     4.895 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.486     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452     5.833 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.502     6.336    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X105Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.587     6.923 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[1]
                         net (fo=1, routed)           0.542     7.465    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_6
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.250     7.715 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2/O
                         net (fo=1, routed)           0.000     7.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.196 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.533     8.729    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.982 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.484     9.466    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X106Y88        LUT4 (Prop_lut4_I3_O)        0.105     9.571 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.028 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.244 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.579    10.823    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X102Y90        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.753    11.576 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.576    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6_n_0
    SLICE_X102Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.833 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_6/O[1]
                         net (fo=1, routed)           0.382    12.215    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[14]
    SLICE_X105Y91        LUT5 (Prop_lut5_I2_O)        0.245    12.460 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.460    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_31
    SLICE_X105Y91        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.792 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.792    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    12.973 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    12.973    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]_0[0]
    SLICE_X105Y92        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.349    15.623    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X105Y92        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[16]/C
                         clock pessimism              0.440    16.063    
                         clock uncertainty           -0.091    15.973    
    SLICE_X105Y92        FDRE (Setup_fdre_C_D)        0.059    16.032    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[16]
  -------------------------------------------------------------------
                         required time                         16.032    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.465ns  (logic 7.185ns (53.362%)  route 6.280ns (46.638%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 15.622 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.503    -0.579    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y87        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.379    -0.200 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.717     0.517    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X107Y82        LUT2 (Prop_lut2_I1_O)        0.105     0.622 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.079 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.177 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.177    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1_n_0
    SLICE_X107Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.357 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_9/O[0]
                         net (fo=9, routed)           0.844     2.201    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[8]
    SLICE_X102Y83        LUT3 (Prop_lut3_I2_O)        0.270     2.471 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2/O
                         net (fo=4, routed)           0.503     2.973    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2_n_0
    SLICE_X105Y83        LUT4 (Prop_lut4_I3_O)        0.283     3.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     3.256    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.588 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.588    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X105Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.788 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.361     4.149    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X103Y83        LUT3 (Prop_lut3_I1_O)        0.253     4.402 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.388     4.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X103Y82        LUT5 (Prop_lut5_I3_O)        0.105     4.895 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.486     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452     5.833 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.502     6.336    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X105Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.587     6.923 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[1]
                         net (fo=1, routed)           0.542     7.465    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_6
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.250     7.715 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2/O
                         net (fo=1, routed)           0.000     7.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.196 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.533     8.729    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.982 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.484     9.466    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X106Y88        LUT4 (Prop_lut4_I3_O)        0.105     9.571 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.028 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.244 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.537    10.781    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X102Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.404 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.404    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X102Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.661 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/O[1]
                         net (fo=1, routed)           0.382    12.043    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[10]
    SLICE_X105Y90        LUT5 (Prop_lut5_I2_O)        0.245    12.288 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.288    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_46
    SLICE_X105Y90        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.620 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.620    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.885 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/O[1]
                         net (fo=1, routed)           0.000    12.885    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]_1[1]
    SLICE_X105Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.348    15.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X105Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[13]/C
                         clock pessimism              0.440    16.062    
                         clock uncertainty           -0.091    15.972    
    SLICE_X105Y91        FDRE (Setup_fdre_C_D)        0.059    16.031    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         16.031    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.460ns  (logic 7.180ns (53.345%)  route 6.280ns (46.655%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 15.622 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.503    -0.579    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y87        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.379    -0.200 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.717     0.517    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X107Y82        LUT2 (Prop_lut2_I1_O)        0.105     0.622 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.079 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.177 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.177    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1_n_0
    SLICE_X107Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.357 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_9/O[0]
                         net (fo=9, routed)           0.844     2.201    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[8]
    SLICE_X102Y83        LUT3 (Prop_lut3_I2_O)        0.270     2.471 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2/O
                         net (fo=4, routed)           0.503     2.973    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2_n_0
    SLICE_X105Y83        LUT4 (Prop_lut4_I3_O)        0.283     3.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     3.256    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.588 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.588    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X105Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.788 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.361     4.149    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X103Y83        LUT3 (Prop_lut3_I1_O)        0.253     4.402 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.388     4.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X103Y82        LUT5 (Prop_lut5_I3_O)        0.105     4.895 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.486     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452     5.833 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.502     6.336    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X105Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.587     6.923 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[1]
                         net (fo=1, routed)           0.542     7.465    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_6
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.250     7.715 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2/O
                         net (fo=1, routed)           0.000     7.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.196 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.533     8.729    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.982 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.484     9.466    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X106Y88        LUT4 (Prop_lut4_I3_O)        0.105     9.571 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.028 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.244 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.537    10.781    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X102Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.404 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.404    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X102Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.661 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/O[1]
                         net (fo=1, routed)           0.382    12.043    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[10]
    SLICE_X105Y90        LUT5 (Prop_lut5_I2_O)        0.245    12.288 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.288    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_46
    SLICE_X105Y90        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.620 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.620    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    12.880 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    12.880    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]_1[3]
    SLICE_X105Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.348    15.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X105Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]/C
                         clock pessimism              0.440    16.062    
                         clock uncertainty           -0.091    15.972    
    SLICE_X105Y91        FDRE (Setup_fdre_C_D)        0.059    16.031    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         16.031    
                         arrival time                         -12.880    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.400ns  (logic 7.120ns (53.136%)  route 6.280ns (46.864%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 15.622 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.503    -0.579    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y87        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.379    -0.200 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.717     0.517    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X107Y82        LUT2 (Prop_lut2_I1_O)        0.105     0.622 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.079 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.177 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.177    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1_n_0
    SLICE_X107Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.357 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_9/O[0]
                         net (fo=9, routed)           0.844     2.201    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[8]
    SLICE_X102Y83        LUT3 (Prop_lut3_I2_O)        0.270     2.471 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2/O
                         net (fo=4, routed)           0.503     2.973    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2_n_0
    SLICE_X105Y83        LUT4 (Prop_lut4_I3_O)        0.283     3.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     3.256    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.588 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.588    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X105Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.788 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.361     4.149    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X103Y83        LUT3 (Prop_lut3_I1_O)        0.253     4.402 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.388     4.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X103Y82        LUT5 (Prop_lut5_I3_O)        0.105     4.895 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.486     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452     5.833 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.502     6.336    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X105Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.587     6.923 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[1]
                         net (fo=1, routed)           0.542     7.465    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_6
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.250     7.715 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2/O
                         net (fo=1, routed)           0.000     7.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.196 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.533     8.729    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.982 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.484     9.466    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X106Y88        LUT4 (Prop_lut4_I3_O)        0.105     9.571 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.028 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.244 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.537    10.781    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X102Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.404 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.404    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X102Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.661 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/O[1]
                         net (fo=1, routed)           0.382    12.043    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[10]
    SLICE_X105Y90        LUT5 (Prop_lut5_I2_O)        0.245    12.288 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.288    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_46
    SLICE_X105Y90        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.620 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.620    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.820 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/O[2]
                         net (fo=1, routed)           0.000    12.820    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]_1[2]
    SLICE_X105Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.348    15.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X105Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[14]/C
                         clock pessimism              0.440    16.062    
                         clock uncertainty           -0.091    15.972    
    SLICE_X105Y91        FDRE (Setup_fdre_C_D)        0.059    16.031    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         16.031    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.229ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.381ns  (logic 7.101ns (53.069%)  route 6.280ns (46.931%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 15.622 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.503    -0.579    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y87        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.379    -0.200 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.717     0.517    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X107Y82        LUT2 (Prop_lut2_I1_O)        0.105     0.622 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.079 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.177 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.177    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1_n_0
    SLICE_X107Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.357 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_9/O[0]
                         net (fo=9, routed)           0.844     2.201    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[8]
    SLICE_X102Y83        LUT3 (Prop_lut3_I2_O)        0.270     2.471 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2/O
                         net (fo=4, routed)           0.503     2.973    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2_n_0
    SLICE_X105Y83        LUT4 (Prop_lut4_I3_O)        0.283     3.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     3.256    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.588 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.588    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X105Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.788 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.361     4.149    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X103Y83        LUT3 (Prop_lut3_I1_O)        0.253     4.402 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.388     4.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X103Y82        LUT5 (Prop_lut5_I3_O)        0.105     4.895 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.486     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452     5.833 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.502     6.336    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X105Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.587     6.923 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[1]
                         net (fo=1, routed)           0.542     7.465    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_6
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.250     7.715 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2/O
                         net (fo=1, routed)           0.000     7.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.196 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.533     8.729    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.982 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.484     9.466    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X106Y88        LUT4 (Prop_lut4_I3_O)        0.105     9.571 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.028 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.244 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.537    10.781    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X102Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.404 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.404    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X102Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.661 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/O[1]
                         net (fo=1, routed)           0.382    12.043    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[10]
    SLICE_X105Y90        LUT5 (Prop_lut5_I2_O)        0.245    12.288 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.288    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_46
    SLICE_X105Y90        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.620 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.620    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    12.801 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/O[0]
                         net (fo=1, routed)           0.000    12.801    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]_1[0]
    SLICE_X105Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.348    15.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X105Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[12]/C
                         clock pessimism              0.440    16.062    
                         clock uncertainty           -0.091    15.972    
    SLICE_X105Y91        FDRE (Setup_fdre_C_D)        0.059    16.031    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[12]
  -------------------------------------------------------------------
                         required time                         16.031    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  3.229    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.263ns  (logic 7.032ns (53.018%)  route 6.231ns (46.982%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 15.622 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.503    -0.579    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y87        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.379    -0.200 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.717     0.517    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X107Y82        LUT2 (Prop_lut2_I1_O)        0.105     0.622 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.079 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.177 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.177    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1_n_0
    SLICE_X107Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.357 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_9/O[0]
                         net (fo=9, routed)           0.844     2.201    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[8]
    SLICE_X102Y83        LUT3 (Prop_lut3_I2_O)        0.270     2.471 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2/O
                         net (fo=4, routed)           0.503     2.973    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2_n_0
    SLICE_X105Y83        LUT4 (Prop_lut4_I3_O)        0.283     3.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     3.256    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.588 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.588    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X105Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.788 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.361     4.149    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X103Y83        LUT3 (Prop_lut3_I1_O)        0.253     4.402 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.388     4.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X103Y82        LUT5 (Prop_lut5_I3_O)        0.105     4.895 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.486     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452     5.833 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.502     6.336    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X105Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.587     6.923 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[1]
                         net (fo=1, routed)           0.542     7.465    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_6
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.250     7.715 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2/O
                         net (fo=1, routed)           0.000     7.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.196 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.533     8.729    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.982 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.484     9.466    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X106Y88        LUT4 (Prop_lut4_I3_O)        0.105     9.571 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.028 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.244 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.537    10.781    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X102Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.404 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.404    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X102Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.582 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/O[0]
                         net (fo=1, routed)           0.334    11.916    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[9]
    SLICE_X105Y90        LUT5 (Prop_lut5_I2_O)        0.238    12.154 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.154    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_47
    SLICE_X105Y90        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    12.684 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    12.684    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[11]_1[3]
    SLICE_X105Y90        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.348    15.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X105Y90        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[11]/C
                         clock pessimism              0.440    16.062    
                         clock uncertainty           -0.091    15.972    
    SLICE_X105Y90        FDRE (Setup_fdre_C_D)        0.059    16.031    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[11]
  -------------------------------------------------------------------
                         required time                         16.031    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.214ns  (logic 6.983ns (52.844%)  route 6.231ns (47.156%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 15.622 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.503    -0.579    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y87        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.379    -0.200 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.717     0.517    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X107Y82        LUT2 (Prop_lut2_I1_O)        0.105     0.622 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.079 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.177 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.177    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1_n_0
    SLICE_X107Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.357 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_9/O[0]
                         net (fo=9, routed)           0.844     2.201    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[8]
    SLICE_X102Y83        LUT3 (Prop_lut3_I2_O)        0.270     2.471 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2/O
                         net (fo=4, routed)           0.503     2.973    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_2_n_0
    SLICE_X105Y83        LUT4 (Prop_lut4_I3_O)        0.283     3.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     3.256    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_i_6_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.588 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.588    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X105Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.788 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.361     4.149    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X103Y83        LUT3 (Prop_lut3_I1_O)        0.253     4.402 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.388     4.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X103Y82        LUT5 (Prop_lut5_I3_O)        0.105     4.895 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.486     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452     5.833 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.502     6.336    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X105Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.587     6.923 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[1]
                         net (fo=1, routed)           0.542     7.465    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_6
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.250     7.715 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2/O
                         net (fo=1, routed)           0.000     7.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_2_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.196 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.533     8.729    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.982 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.484     9.466    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X106Y88        LUT4 (Prop_lut4_I3_O)        0.105     9.571 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.028 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.244 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.537    10.781    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X102Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.404 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.404    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X102Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.582 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/O[0]
                         net (fo=1, routed)           0.334    11.916    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[9]
    SLICE_X105Y90        LUT5 (Prop_lut5_I2_O)        0.238    12.154 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.154    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_47
    SLICE_X105Y90        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    12.635 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1/O[2]
                         net (fo=1, routed)           0.000    12.635    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[11]_1[2]
    SLICE_X105Y90        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.348    15.622    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X105Y90        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[10]/C
                         clock pessimism              0.440    16.062    
                         clock uncertainty           -0.091    15.972    
    SLICE_X105Y90        FDRE (Setup_fdre_C_D)        0.059    16.031    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[10]
  -------------------------------------------------------------------
                         required time                         16.031    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  3.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.355ns (67.306%)  route 0.172ns (32.694%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.636    -0.572    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X106Y99        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]/Q
                         net (fo=3, routed)           0.172    -0.259    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]
    SLICE_X106Y99        LUT6 (Prop_lut6_I5_O)        0.045    -0.214 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___245_carry__5_i_1/O
                         net (fo=1, routed)           0.000    -0.214    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___245_carry__5_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.099 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__5/CO[3]
                         net (fo=1, routed)           0.001    -0.098    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__5_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.044 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__6/O[0]
                         net (fo=1, routed)           0.000    -0.044    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__6_n_7
    SLICE_X106Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.992    -0.723    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X106Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[28]/C
                         clock pessimism              0.503    -0.220    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.115    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.411ns (73.429%)  route 0.149ns (26.571%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.609    -0.599    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y98        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]/Q
                         net (fo=3, routed)           0.148    -0.286    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]
    SLICE_X104Y98        LUT6 (Prop_lut6_I5_O)        0.045    -0.241 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___151_carry__4_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___151_carry__4_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.132 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.132    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__4_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.092 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__5/CO[3]
                         net (fo=1, routed)           0.001    -0.092    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__5_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.039 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__6/O[0]
                         net (fo=1, routed)           0.000    -0.039    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__6_n_7
    SLICE_X104Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.966    -0.749    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[28]/C
                         clock pessimism              0.503    -0.246    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.134    -0.112    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.459ns (85.475%)  route 0.078ns (14.525%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.608    -0.600    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y96        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[13]/Q
                         net (fo=4, routed)           0.077    -0.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[13]
    SLICE_X105Y96        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.234 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__2_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.195 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.195    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.156 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.156    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.117 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5/CO[3]
                         net (fo=1, routed)           0.001    -0.117    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.063 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__6/O[0]
                         net (fo=1, routed)           0.000    -0.063    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__6_n_7
    SLICE_X105Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.966    -0.749    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[28]/C
                         clock pessimism              0.503    -0.246    
    SLICE_X105Y100       FDRE (Hold_fdre_C_D)         0.105    -0.141    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[28]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.366ns (67.974%)  route 0.172ns (32.026%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.636    -0.572    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X106Y99        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]/Q
                         net (fo=3, routed)           0.172    -0.259    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]
    SLICE_X106Y99        LUT6 (Prop_lut6_I5_O)        0.045    -0.214 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___245_carry__5_i_1/O
                         net (fo=1, routed)           0.000    -0.214    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___245_carry__5_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.099 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__5/CO[3]
                         net (fo=1, routed)           0.001    -0.098    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__5_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.033 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__6/O[2]
                         net (fo=1, routed)           0.000    -0.033    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__6_n_5
    SLICE_X106Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.992    -0.723    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X106Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[30]/C
                         clock pessimism              0.503    -0.220    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.115    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.424ns (74.032%)  route 0.149ns (25.968%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.609    -0.599    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y98        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]/Q
                         net (fo=3, routed)           0.148    -0.286    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]
    SLICE_X104Y98        LUT6 (Prop_lut6_I5_O)        0.045    -0.241 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___151_carry__4_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___151_carry__4_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.132 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.132    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__4_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.092 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__5/CO[3]
                         net (fo=1, routed)           0.001    -0.092    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__5_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.026 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__6/O[2]
                         net (fo=1, routed)           0.000    -0.026    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__6_n_5
    SLICE_X104Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.966    -0.749    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[30]/C
                         clock pessimism              0.503    -0.246    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.134    -0.112    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.470ns (85.767%)  route 0.078ns (14.233%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.608    -0.600    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y96        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[13]/Q
                         net (fo=4, routed)           0.077    -0.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[13]
    SLICE_X105Y96        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.234 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__2_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.195 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.195    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.156 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.156    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.117 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5/CO[3]
                         net (fo=1, routed)           0.001    -0.117    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.052 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__6/O[2]
                         net (fo=1, routed)           0.000    -0.052    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__6_n_5
    SLICE_X105Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.966    -0.749    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[30]/C
                         clock pessimism              0.503    -0.246    
    SLICE_X105Y100       FDRE (Hold_fdre_C_D)         0.105    -0.141    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[30]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.395%)  route 0.172ns (30.605%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.636    -0.572    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X106Y99        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]/Q
                         net (fo=3, routed)           0.172    -0.259    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]
    SLICE_X106Y99        LUT6 (Prop_lut6_I5_O)        0.045    -0.214 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___245_carry__5_i_1/O
                         net (fo=1, routed)           0.000    -0.214    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___245_carry__5_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.099 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__5/CO[3]
                         net (fo=1, routed)           0.001    -0.098    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__5_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.008 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__6/O[1]
                         net (fo=1, routed)           0.000    -0.008    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__6_n_6
    SLICE_X106Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.992    -0.723    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X106Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[29]/C
                         clock pessimism              0.503    -0.220    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.115    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.395%)  route 0.172ns (30.605%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.636    -0.572    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X106Y99        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]/Q
                         net (fo=3, routed)           0.172    -0.259    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[27]
    SLICE_X106Y99        LUT6 (Prop_lut6_I5_O)        0.045    -0.214 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___245_carry__5_i_1/O
                         net (fo=1, routed)           0.000    -0.214    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___245_carry__5_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.099 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__5/CO[3]
                         net (fo=1, routed)           0.001    -0.098    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__5_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.008 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__6/O[3]
                         net (fo=1, routed)           0.000    -0.008    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__6_n_4
    SLICE_X106Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.992    -0.723    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X106Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[31]/C
                         clock pessimism              0.503    -0.220    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.115    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.447ns (75.035%)  route 0.149ns (24.965%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.609    -0.599    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y98        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]/Q
                         net (fo=3, routed)           0.148    -0.286    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]
    SLICE_X104Y98        LUT6 (Prop_lut6_I5_O)        0.045    -0.241 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___151_carry__4_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___151_carry__4_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.132 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.132    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__4_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.092 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__5/CO[3]
                         net (fo=1, routed)           0.001    -0.092    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__5_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.003 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__6/O[1]
                         net (fo=1, routed)           0.000    -0.003    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__6_n_6
    SLICE_X104Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.966    -0.749    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[29]/C
                         clock pessimism              0.503    -0.246    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.134    -0.112    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.449ns (75.118%)  route 0.149ns (24.882%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.609    -0.599    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y98        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]/Q
                         net (fo=3, routed)           0.148    -0.286    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]
    SLICE_X104Y98        LUT6 (Prop_lut6_I5_O)        0.045    -0.241 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___151_carry__4_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___151_carry__4_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.132 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.132    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__4_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.092 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__5/CO[3]
                         net (fo=1, routed)           0.001    -0.092    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__5_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.001 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__6/O[3]
                         net (fo=1, routed)           0.000    -0.001    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___151_carry__6_n_4
    SLICE_X104Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.966    -0.749    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[31]/C
                         clock pessimism              0.503    -0.246    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.134    -0.112    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.074     BUFGCTRL_X0Y16   design_receiver_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X112Y91    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X112Y91    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X112Y91    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X112Y91    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X113Y91    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X113Y91    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X108Y100   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X108Y100   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y100   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y100   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y101   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y103   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y101   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y102   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y102   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y102   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y102   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X101Y89    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X112Y91    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X112Y91    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X112Y91    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X112Y91    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X113Y91    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X113Y91    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y100   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y100   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y101   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y103   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_receiver_clk_wiz_0_0_1
  To Clock:  clkfbout_design_receiver_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   design_receiver_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



