#define  DMAC_U0_DW_DMA1P_8CH_56HS                                       0
#define  U0_DW_DMA1P_8CH_56HS__U0_CDNS_QSPI__DMA_RD                      0
#define  U0_DW_DMA1P_8CH_56HS__U0_CDNS_QSPI__DMA_WR                      1
#define  U0_DW_DMA1P_8CH_56HS__U0_DW_UART__DMA_RX                        2
#define  U0_DW_DMA1P_8CH_56HS__U0_DW_UART__DMA_TX                        3
#define  U0_DW_DMA1P_8CH_56HS__U1_DW_UART__DMA_RX                        4
#define  U0_DW_DMA1P_8CH_56HS__U1_DW_UART__DMA_TX                        5
#define  U0_DW_DMA1P_8CH_56HS__U2_DW_UART__DMA_RX                        6
#define  U0_DW_DMA1P_8CH_56HS__U2_DW_UART__DMA_TX                        7
#define  U0_DW_DMA1P_8CH_56HS__U0_DW_I2C__DMA_RX                         8
#define  U0_DW_DMA1P_8CH_56HS__U0_DW_I2C__DMA_TX                         9
#define  U0_DW_DMA1P_8CH_56HS__U1_DW_I2C__DMA_RX                         10
#define  U0_DW_DMA1P_8CH_56HS__U1_DW_I2C__DMA_TX                         11
#define  U0_DW_DMA1P_8CH_56HS__U2_DW_I2C__DMA_RX                         12
#define  U0_DW_DMA1P_8CH_56HS__U2_DW_I2C__DMA_TX                         13
#define  U0_DW_DMA1P_8CH_56HS__U0_SSP_SPI__DMA_RX                        14
#define  U0_DW_DMA1P_8CH_56HS__U0_SSP_SPI__DMA_TX                        15
#define  U0_DW_DMA1P_8CH_56HS__U1_SSP_SPI__DMA_RX                        16
#define  U0_DW_DMA1P_8CH_56HS__U1_SSP_SPI__DMA_TX                        17
#define  U0_DW_DMA1P_8CH_56HS__U2_SSP_SPI__DMA_RX                        18
#define  U0_DW_DMA1P_8CH_56HS__U2_SSP_SPI__DMA_TX                        19
#define  U0_DW_DMA1P_8CH_56HS__U0_TDM16SLOT__DMA_RX                      20
#define  U0_DW_DMA1P_8CH_56HS__U0_TDM16SLOT__DMA_TX                      21
#define  U0_DW_DMA1P_8CH_56HS__U0_PWMDAC__DMA_TX                         22
#define  U0_DW_DMA1P_8CH_56HS__U0_I2SRX_3CH__DMA                         24
#define  U0_DW_DMA1P_8CH_56HS__U3_DW_UART__DMA_RX                        25
#define  U0_DW_DMA1P_8CH_56HS__U3_DW_UART__DMA_TX                        26
#define  U0_DW_DMA1P_8CH_56HS__U4_DW_UART__DMA_RX                        27
#define  U0_DW_DMA1P_8CH_56HS__U4_DW_UART__DMA_TX                        28
#define  U0_DW_DMA1P_8CH_56HS__U5_DW_UART__DMA_RX                        29
#define  U0_DW_DMA1P_8CH_56HS__U5_DW_UART__DMA_TX                        30
#define  U0_DW_DMA1P_8CH_56HS__U3_DW_I2C__DMA_RX                         31
#define  U0_DW_DMA1P_8CH_56HS__U3_DW_I2C__DMA_TX                         32
#define  U0_DW_DMA1P_8CH_56HS__U4_DW_I2C__DMA_RX                         33
#define  U0_DW_DMA1P_8CH_56HS__U4_DW_I2C__DMA_TX                         34
#define  U0_DW_DMA1P_8CH_56HS__U5_DW_I2C__DMA_RX                         35
#define  U0_DW_DMA1P_8CH_56HS__U5_DW_I2C__DMA_TX                         36
#define  U0_DW_DMA1P_8CH_56HS__U6_DW_I2C__DMA_RX                         37
#define  U0_DW_DMA1P_8CH_56HS__U6_DW_I2C__DMA_TX                         38
#define  U0_DW_DMA1P_8CH_56HS__U3_SSP_SPI__DMA_RX                        39
#define  U0_DW_DMA1P_8CH_56HS__U3_SSP_SPI__DMA_TX                        40
#define  U0_DW_DMA1P_8CH_56HS__U4_SSP_SPI__DMA_RX                        41
#define  U0_DW_DMA1P_8CH_56HS__U4_SSP_SPI__DMA_TX                        42
#define  U0_DW_DMA1P_8CH_56HS__U5_SSP_SPI__DMA_RX                        43
#define  U0_DW_DMA1P_8CH_56HS__U5_SSP_SPI__DMA_TX                        44
#define  U0_DW_DMA1P_8CH_56HS__U6_SSP_SPI__DMA_RX                        45
#define  U0_DW_DMA1P_8CH_56HS__U6_SSP_SPI__DMA_TX                        46
#define  U0_DW_DMA1P_8CH_56HS__U0_I2STX_4CH__DMA_TX                      47
#define  U0_DW_DMA1P_8CH_56HS__U1_I2STX_4CH__DMA_TX                      48
#define  U0_DW_DMA1P_8CH_56HS__U0_CDNS_SPDIF__DMA                        49
