Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb 11 00:37:53 2021
| Host         : pop-os running 64-bit Pop!_OS 20.10
| Command      : report_timing_summary -max_paths 10 -file rocketchip_wrapper_timing_summary_routed.rpt -pb rocketchip_wrapper_timing_summary_routed.pb -rpx rocketchip_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rocketchip_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.136       -0.496                      7                24270        0.035        0.000                      0                24270        2.000        0.000                       0                  9689  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk_fpga_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin   {0.000 4.000}        8.000           125.000         
  gclk_fbout  {0.000 4.000}        8.000           125.000         
  host_clk_i  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  gclk_fbout                                                                                                                                                    6.751        0.000                       0                     2  
  host_clk_i       -0.136       -0.496                      7                24170        0.035        0.000                      0                24170        8.750        0.000                       0                  9686  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  host_clk_i         host_clk_i              12.886        0.000                      0                  100        0.594        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  gclk_fbout
  To Clock:  gclk_fbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk_fbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  host_clk_i
  To Clock:  host_clk_i

Setup :            7  Failing Endpoints,  Worst Slack       -0.136ns,  Total Violation       -0.496ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.739ns  (logic 7.622ns (38.614%)  route 12.117ns (61.386%))
  Logic Levels:           35  (CARRY4=18 LUT2=2 LUT3=3 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 25.856 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.675     6.400    top/target/adapter/host_clk
    SLICE_X6Y17          FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.918 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.451     7.369    top/target/adapter/Q[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.006 r  top/target/adapter/addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.006    top/target/adapter/addr_reg[7]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.123 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.240 r  top/target/adapter/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.240    top/target/adapter/addr_reg[15]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.357    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.680 r  top/target/adapter/addr_reg[23]_i_2/O[1]
                         net (fo=3, routed)           0.733     9.413    top/target/adapter/p_1_in[21]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.306     9.719 r  top/target/adapter/ram_address_reg_0_1_0_5_i_145/O
                         net (fo=1, routed)           0.000     9.719    top/target/adapter/ram_address_reg_0_1_0_5_i_145_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  top/target/adapter/ram_address_reg_0_1_0_5_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.269    top/target/adapter/ram_address_reg_0_1_0_5_i_95_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  top/target/adapter/ram_size_reg_0_1_0_3_i_130/CO[3]
                         net (fo=1, routed)           0.000    10.383    top/target/adapter/ram_size_reg_0_1_0_3_i_130_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  top/target/adapter/ram_size_reg_0_1_0_3_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.497    top/target/adapter/ram_size_reg_0_1_0_3_i_126_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  top/target/adapter/ram_size_reg_0_1_0_3_i_123/CO[3]
                         net (fo=1, routed)           0.000    10.611    top/target/adapter/ram_size_reg_0_1_0_3_i_123_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  top/target/adapter/ram_size_reg_0_1_0_3_i_83/CO[3]
                         net (fo=1, routed)           0.000    10.725    top/target/adapter/ram_size_reg_0_1_0_3_i_83_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  top/target/adapter/ram_size_reg_0_1_0_3_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.839    top/target/adapter/ram_size_reg_0_1_0_3_i_80_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.953 r  top/target/adapter/ram_size_reg_0_1_0_3_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.953    top/target/adapter/ram_size_reg_0_1_0_3_i_77_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    11.067    top/target/adapter/ram_size_reg_0_1_0_3_i_51__0_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  top/target/adapter/ram_size_reg_0_1_0_3_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    11.181    top/target/adapter/ram_size_reg_0_1_0_3_i_49__0_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.403 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45__0/O[0]
                         net (fo=7, routed)           1.029    12.432    target/adapter/_GEN_56[56]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.299    12.731 r  ram_size_reg_0_1_0_3_i_106/O
                         net (fo=1, routed)           0.000    12.731    top/target/adapter/ram_size_reg_0_1_0_3_i_27__0_1[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.244 r  top/target/adapter/ram_size_reg_0_1_0_3_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.244    top/target/adapter/ram_size_reg_0_1_0_3_i_59_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.498 r  top/target/adapter/ram_size_reg_0_1_0_3_i_27__0/CO[0]
                         net (fo=163, routed)         0.865    14.363    target/adapter/_T_151
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.367    14.730 r  ram_size_reg_0_1_0_3_i_78/O
                         net (fo=5, routed)           0.490    15.219    ram_size_reg_0_1_0_3_i_78_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124    15.343 r  ram_address_reg_0_1_0_5_i_124/O
                         net (fo=4, routed)           0.751    16.094    ram_address_reg_0_1_0_5_i_124_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    16.218 f  ram_address_reg_0_1_0_5_i_140/O
                         net (fo=3, routed)           0.633    16.851    ram_address_reg_0_1_0_5_i_140_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I1_O)        0.124    16.975 r  ram_address_reg_0_1_0_5_i_126/O
                         net (fo=2, routed)           0.928    17.903    ram_address_reg_0_1_0_5_i_126_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.027 r  ram_address_reg_0_1_0_5_i_66/O
                         net (fo=2, routed)           0.679    18.706    top/target/adapter/ram_address_reg_0_1_0_5_i_29_1
    SLICE_X13Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.830 r  top/target/adapter/ram_address_reg_0_1_0_5_i_59/O
                         net (fo=3, routed)           0.752    19.582    top/target/adapter/ram_address_reg_0_1_0_5_i_59_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.118    19.700 r  top/target/adapter/ram_address_reg_0_1_0_5_i_40/O
                         net (fo=3, routed)           0.424    20.123    top/target/adapter/ram_address_reg_0_1_0_5_i_40_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I1_O)        0.326    20.449 r  top/target/adapter/ram_address_reg_0_1_0_5_i_21/O
                         net (fo=2, routed)           0.852    21.301    top/target/adapter/ram_address_reg_0_1_0_5_i_21_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.425 r  top/target/adapter/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.000    21.425    top/target/adapter/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.680 r  top/target/adapter/ram_address_reg_0_1_0_5_i_16/O[3]
                         net (fo=1, routed)           0.751    22.432    top/target/pbus/sync_xing/Queue/_T_294[3]
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.307    22.739 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14/O
                         net (fo=1, routed)           0.302    23.041    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14_n_0
    SLICE_X13Y31         LUT4 (Prop_lut4_I0_O)        0.124    23.165 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_13/O
                         net (fo=14, routed)          0.508    23.672    top/target/adapter/address_reg[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I1_O)        0.124    23.796 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_14/O
                         net (fo=3, routed)           0.716    24.513    top/target/adapter/ram_mask_reg_0_1_0_5_i_14_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    24.637 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_13/O
                         net (fo=2, routed)           0.313    24.950    top/target/adapter/ram_mask_reg_0_1_0_5_i_13_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.074 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_7__1/O
                         net (fo=2, routed)           0.166    25.240    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[1]
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.364 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_2/O
                         net (fo=4, routed)           0.776    26.139    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/DIA1
    SLICE_X12Y31         RAMD32                                       r  top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.500    25.856    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/WCLK
    SLICE_X12Y31         RAMD32                                       r  top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.484    26.340    
                         clock uncertainty           -0.079    26.261    
    SLICE_X12Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    26.003    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         26.003    
                         arrival time                         -26.139    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.728ns  (logic 7.622ns (38.635%)  route 12.106ns (61.364%))
  Logic Levels:           35  (CARRY4=18 LUT2=2 LUT3=3 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 25.855 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.675     6.400    top/target/adapter/host_clk
    SLICE_X6Y17          FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.918 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.451     7.369    top/target/adapter/Q[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.006 r  top/target/adapter/addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.006    top/target/adapter/addr_reg[7]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.123 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.240 r  top/target/adapter/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.240    top/target/adapter/addr_reg[15]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.357    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.680 r  top/target/adapter/addr_reg[23]_i_2/O[1]
                         net (fo=3, routed)           0.733     9.413    top/target/adapter/p_1_in[21]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.306     9.719 r  top/target/adapter/ram_address_reg_0_1_0_5_i_145/O
                         net (fo=1, routed)           0.000     9.719    top/target/adapter/ram_address_reg_0_1_0_5_i_145_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  top/target/adapter/ram_address_reg_0_1_0_5_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.269    top/target/adapter/ram_address_reg_0_1_0_5_i_95_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  top/target/adapter/ram_size_reg_0_1_0_3_i_130/CO[3]
                         net (fo=1, routed)           0.000    10.383    top/target/adapter/ram_size_reg_0_1_0_3_i_130_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  top/target/adapter/ram_size_reg_0_1_0_3_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.497    top/target/adapter/ram_size_reg_0_1_0_3_i_126_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  top/target/adapter/ram_size_reg_0_1_0_3_i_123/CO[3]
                         net (fo=1, routed)           0.000    10.611    top/target/adapter/ram_size_reg_0_1_0_3_i_123_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  top/target/adapter/ram_size_reg_0_1_0_3_i_83/CO[3]
                         net (fo=1, routed)           0.000    10.725    top/target/adapter/ram_size_reg_0_1_0_3_i_83_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  top/target/adapter/ram_size_reg_0_1_0_3_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.839    top/target/adapter/ram_size_reg_0_1_0_3_i_80_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.953 r  top/target/adapter/ram_size_reg_0_1_0_3_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.953    top/target/adapter/ram_size_reg_0_1_0_3_i_77_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    11.067    top/target/adapter/ram_size_reg_0_1_0_3_i_51__0_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  top/target/adapter/ram_size_reg_0_1_0_3_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    11.181    top/target/adapter/ram_size_reg_0_1_0_3_i_49__0_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.403 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45__0/O[0]
                         net (fo=7, routed)           1.029    12.432    target/adapter/_GEN_56[56]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.299    12.731 r  ram_size_reg_0_1_0_3_i_106/O
                         net (fo=1, routed)           0.000    12.731    top/target/adapter/ram_size_reg_0_1_0_3_i_27__0_1[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.244 r  top/target/adapter/ram_size_reg_0_1_0_3_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.244    top/target/adapter/ram_size_reg_0_1_0_3_i_59_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.498 r  top/target/adapter/ram_size_reg_0_1_0_3_i_27__0/CO[0]
                         net (fo=163, routed)         0.865    14.363    target/adapter/_T_151
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.367    14.730 r  ram_size_reg_0_1_0_3_i_78/O
                         net (fo=5, routed)           0.490    15.219    ram_size_reg_0_1_0_3_i_78_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124    15.343 r  ram_address_reg_0_1_0_5_i_124/O
                         net (fo=4, routed)           0.751    16.094    ram_address_reg_0_1_0_5_i_124_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    16.218 f  ram_address_reg_0_1_0_5_i_140/O
                         net (fo=3, routed)           0.633    16.851    ram_address_reg_0_1_0_5_i_140_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I1_O)        0.124    16.975 r  ram_address_reg_0_1_0_5_i_126/O
                         net (fo=2, routed)           0.928    17.903    ram_address_reg_0_1_0_5_i_126_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.027 r  ram_address_reg_0_1_0_5_i_66/O
                         net (fo=2, routed)           0.679    18.706    top/target/adapter/ram_address_reg_0_1_0_5_i_29_1
    SLICE_X13Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.830 r  top/target/adapter/ram_address_reg_0_1_0_5_i_59/O
                         net (fo=3, routed)           0.752    19.582    top/target/adapter/ram_address_reg_0_1_0_5_i_59_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.118    19.700 r  top/target/adapter/ram_address_reg_0_1_0_5_i_40/O
                         net (fo=3, routed)           0.424    20.123    top/target/adapter/ram_address_reg_0_1_0_5_i_40_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I1_O)        0.326    20.449 r  top/target/adapter/ram_address_reg_0_1_0_5_i_21/O
                         net (fo=2, routed)           0.852    21.301    top/target/adapter/ram_address_reg_0_1_0_5_i_21_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.425 r  top/target/adapter/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.000    21.425    top/target/adapter/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.680 r  top/target/adapter/ram_address_reg_0_1_0_5_i_16/O[3]
                         net (fo=1, routed)           0.751    22.432    top/target/pbus/sync_xing/Queue/_T_294[3]
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.307    22.739 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14/O
                         net (fo=1, routed)           0.302    23.041    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14_n_0
    SLICE_X13Y31         LUT4 (Prop_lut4_I0_O)        0.124    23.165 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_13/O
                         net (fo=14, routed)          0.508    23.672    top/target/adapter/address_reg[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I1_O)        0.124    23.796 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_14/O
                         net (fo=3, routed)           0.716    24.513    top/target/adapter/ram_mask_reg_0_1_0_5_i_14_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    24.637 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_13/O
                         net (fo=2, routed)           0.313    24.950    top/target/adapter/ram_mask_reg_0_1_0_5_i_13_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.074 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_7__1/O
                         net (fo=2, routed)           0.166    25.240    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[1]
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.364 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_2/O
                         net (fo=4, routed)           0.764    26.128    top/target/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_0_5/DIA1
    SLICE_X12Y30         RAMD32                                       r  top/target/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.499    25.855    top/target/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_0_5/WCLK
    SLICE_X12Y30         RAMD32                                       r  top/target/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.484    26.339    
                         clock uncertainty           -0.079    26.260    
    SLICE_X12Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    26.002    top/target/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         26.002    
                         arrival time                         -26.128    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.111ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.706ns  (logic 7.694ns (39.043%)  route 12.012ns (60.957%))
  Logic Levels:           34  (CARRY4=18 LUT2=2 LUT3=4 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.848ns = ( 25.848 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.675     6.400    top/target/adapter/host_clk
    SLICE_X6Y17          FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.918 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.451     7.369    top/target/adapter/Q[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.006 r  top/target/adapter/addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.006    top/target/adapter/addr_reg[7]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.123 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.240 r  top/target/adapter/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.240    top/target/adapter/addr_reg[15]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.357    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.680 r  top/target/adapter/addr_reg[23]_i_2/O[1]
                         net (fo=3, routed)           0.733     9.413    top/target/adapter/p_1_in[21]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.306     9.719 r  top/target/adapter/ram_address_reg_0_1_0_5_i_145/O
                         net (fo=1, routed)           0.000     9.719    top/target/adapter/ram_address_reg_0_1_0_5_i_145_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  top/target/adapter/ram_address_reg_0_1_0_5_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.269    top/target/adapter/ram_address_reg_0_1_0_5_i_95_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  top/target/adapter/ram_size_reg_0_1_0_3_i_130/CO[3]
                         net (fo=1, routed)           0.000    10.383    top/target/adapter/ram_size_reg_0_1_0_3_i_130_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  top/target/adapter/ram_size_reg_0_1_0_3_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.497    top/target/adapter/ram_size_reg_0_1_0_3_i_126_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  top/target/adapter/ram_size_reg_0_1_0_3_i_123/CO[3]
                         net (fo=1, routed)           0.000    10.611    top/target/adapter/ram_size_reg_0_1_0_3_i_123_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  top/target/adapter/ram_size_reg_0_1_0_3_i_83/CO[3]
                         net (fo=1, routed)           0.000    10.725    top/target/adapter/ram_size_reg_0_1_0_3_i_83_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  top/target/adapter/ram_size_reg_0_1_0_3_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.839    top/target/adapter/ram_size_reg_0_1_0_3_i_80_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.953 r  top/target/adapter/ram_size_reg_0_1_0_3_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.953    top/target/adapter/ram_size_reg_0_1_0_3_i_77_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    11.067    top/target/adapter/ram_size_reg_0_1_0_3_i_51__0_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  top/target/adapter/ram_size_reg_0_1_0_3_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    11.181    top/target/adapter/ram_size_reg_0_1_0_3_i_49__0_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.403 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45__0/O[0]
                         net (fo=7, routed)           1.029    12.432    target/adapter/_GEN_56[56]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.299    12.731 r  ram_size_reg_0_1_0_3_i_106/O
                         net (fo=1, routed)           0.000    12.731    top/target/adapter/ram_size_reg_0_1_0_3_i_27__0_1[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.244 r  top/target/adapter/ram_size_reg_0_1_0_3_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.244    top/target/adapter/ram_size_reg_0_1_0_3_i_59_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.498 r  top/target/adapter/ram_size_reg_0_1_0_3_i_27__0/CO[0]
                         net (fo=163, routed)         0.865    14.363    target/adapter/_T_151
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.367    14.730 r  ram_size_reg_0_1_0_3_i_78/O
                         net (fo=5, routed)           0.490    15.219    ram_size_reg_0_1_0_3_i_78_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124    15.343 r  ram_address_reg_0_1_0_5_i_124/O
                         net (fo=4, routed)           0.751    16.094    ram_address_reg_0_1_0_5_i_124_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    16.218 f  ram_address_reg_0_1_0_5_i_140/O
                         net (fo=3, routed)           0.633    16.851    ram_address_reg_0_1_0_5_i_140_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I1_O)        0.124    16.975 r  ram_address_reg_0_1_0_5_i_126/O
                         net (fo=2, routed)           0.928    17.903    ram_address_reg_0_1_0_5_i_126_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.027 r  ram_address_reg_0_1_0_5_i_66/O
                         net (fo=2, routed)           0.679    18.706    top/target/adapter/ram_address_reg_0_1_0_5_i_29_1
    SLICE_X13Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.830 r  top/target/adapter/ram_address_reg_0_1_0_5_i_59/O
                         net (fo=3, routed)           0.752    19.582    top/target/adapter/ram_address_reg_0_1_0_5_i_59_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.118    19.700 r  top/target/adapter/ram_address_reg_0_1_0_5_i_40/O
                         net (fo=3, routed)           0.424    20.123    top/target/adapter/ram_address_reg_0_1_0_5_i_40_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I1_O)        0.326    20.449 r  top/target/adapter/ram_address_reg_0_1_0_5_i_21/O
                         net (fo=2, routed)           0.852    21.301    top/target/adapter/ram_address_reg_0_1_0_5_i_21_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.425 r  top/target/adapter/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.000    21.425    top/target/adapter/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.680 f  top/target/adapter/ram_address_reg_0_1_0_5_i_16/O[3]
                         net (fo=1, routed)           0.751    22.432    top/target/pbus/sync_xing/Queue/_T_294[3]
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.307    22.739 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14/O
                         net (fo=1, routed)           0.302    23.041    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14_n_0
    SLICE_X13Y31         LUT4 (Prop_lut4_I0_O)        0.124    23.165 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_13/O
                         net (fo=14, routed)          0.783    23.948    top/target/adapter/address_reg[0]
    SLICE_X14Y30         LUT3 (Prop_lut3_I1_O)        0.118    24.066 r  top/target/adapter/ram_mask_reg_0_1_6_7_i_5/O
                         net (fo=2, routed)           0.496    24.562    top/target/adapter/ram_mask_reg_0_1_6_7_i_5_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I2_O)        0.326    24.888 r  top/target/adapter/ram_mask_reg_0_1_6_7_i_3__0/O
                         net (fo=2, routed)           0.456    25.344    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[7]
    SLICE_X17Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.468 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.639    26.107    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_6_7/DIA1
    SLICE_X16Y29         RAMD32                                       r  top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.492    25.848    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_6_7/WCLK
    SLICE_X16Y29         RAMD32                                       r  top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.484    26.332    
                         clock uncertainty           -0.079    26.253    
    SLICE_X16Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    25.995    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         25.995    
                         arrival time                         -26.107    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.647ns  (logic 7.622ns (38.794%)  route 12.025ns (61.206%))
  Logic Levels:           35  (CARRY4=18 LUT2=2 LUT3=3 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns = ( 25.849 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.675     6.400    top/target/adapter/host_clk
    SLICE_X6Y17          FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.918 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.451     7.369    top/target/adapter/Q[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.006 r  top/target/adapter/addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.006    top/target/adapter/addr_reg[7]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.123 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.240 r  top/target/adapter/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.240    top/target/adapter/addr_reg[15]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.357    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.680 r  top/target/adapter/addr_reg[23]_i_2/O[1]
                         net (fo=3, routed)           0.733     9.413    top/target/adapter/p_1_in[21]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.306     9.719 r  top/target/adapter/ram_address_reg_0_1_0_5_i_145/O
                         net (fo=1, routed)           0.000     9.719    top/target/adapter/ram_address_reg_0_1_0_5_i_145_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  top/target/adapter/ram_address_reg_0_1_0_5_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.269    top/target/adapter/ram_address_reg_0_1_0_5_i_95_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  top/target/adapter/ram_size_reg_0_1_0_3_i_130/CO[3]
                         net (fo=1, routed)           0.000    10.383    top/target/adapter/ram_size_reg_0_1_0_3_i_130_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  top/target/adapter/ram_size_reg_0_1_0_3_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.497    top/target/adapter/ram_size_reg_0_1_0_3_i_126_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  top/target/adapter/ram_size_reg_0_1_0_3_i_123/CO[3]
                         net (fo=1, routed)           0.000    10.611    top/target/adapter/ram_size_reg_0_1_0_3_i_123_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  top/target/adapter/ram_size_reg_0_1_0_3_i_83/CO[3]
                         net (fo=1, routed)           0.000    10.725    top/target/adapter/ram_size_reg_0_1_0_3_i_83_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  top/target/adapter/ram_size_reg_0_1_0_3_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.839    top/target/adapter/ram_size_reg_0_1_0_3_i_80_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.953 r  top/target/adapter/ram_size_reg_0_1_0_3_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.953    top/target/adapter/ram_size_reg_0_1_0_3_i_77_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    11.067    top/target/adapter/ram_size_reg_0_1_0_3_i_51__0_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  top/target/adapter/ram_size_reg_0_1_0_3_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    11.181    top/target/adapter/ram_size_reg_0_1_0_3_i_49__0_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.403 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45__0/O[0]
                         net (fo=7, routed)           1.029    12.432    target/adapter/_GEN_56[56]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.299    12.731 r  ram_size_reg_0_1_0_3_i_106/O
                         net (fo=1, routed)           0.000    12.731    top/target/adapter/ram_size_reg_0_1_0_3_i_27__0_1[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.244 r  top/target/adapter/ram_size_reg_0_1_0_3_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.244    top/target/adapter/ram_size_reg_0_1_0_3_i_59_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.498 r  top/target/adapter/ram_size_reg_0_1_0_3_i_27__0/CO[0]
                         net (fo=163, routed)         0.865    14.363    target/adapter/_T_151
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.367    14.730 r  ram_size_reg_0_1_0_3_i_78/O
                         net (fo=5, routed)           0.490    15.219    ram_size_reg_0_1_0_3_i_78_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124    15.343 r  ram_address_reg_0_1_0_5_i_124/O
                         net (fo=4, routed)           0.751    16.094    ram_address_reg_0_1_0_5_i_124_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    16.218 f  ram_address_reg_0_1_0_5_i_140/O
                         net (fo=3, routed)           0.633    16.851    ram_address_reg_0_1_0_5_i_140_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I1_O)        0.124    16.975 r  ram_address_reg_0_1_0_5_i_126/O
                         net (fo=2, routed)           0.928    17.903    ram_address_reg_0_1_0_5_i_126_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.027 r  ram_address_reg_0_1_0_5_i_66/O
                         net (fo=2, routed)           0.679    18.706    top/target/adapter/ram_address_reg_0_1_0_5_i_29_1
    SLICE_X13Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.830 r  top/target/adapter/ram_address_reg_0_1_0_5_i_59/O
                         net (fo=3, routed)           0.752    19.582    top/target/adapter/ram_address_reg_0_1_0_5_i_59_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.118    19.700 r  top/target/adapter/ram_address_reg_0_1_0_5_i_40/O
                         net (fo=3, routed)           0.424    20.123    top/target/adapter/ram_address_reg_0_1_0_5_i_40_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I1_O)        0.326    20.449 r  top/target/adapter/ram_address_reg_0_1_0_5_i_21/O
                         net (fo=2, routed)           0.852    21.301    top/target/adapter/ram_address_reg_0_1_0_5_i_21_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.425 r  top/target/adapter/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.000    21.425    top/target/adapter/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.680 r  top/target/adapter/ram_address_reg_0_1_0_5_i_16/O[3]
                         net (fo=1, routed)           0.751    22.432    top/target/pbus/sync_xing/Queue/_T_294[3]
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.307    22.739 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14/O
                         net (fo=1, routed)           0.302    23.041    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14_n_0
    SLICE_X13Y31         LUT4 (Prop_lut4_I0_O)        0.124    23.165 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_13/O
                         net (fo=14, routed)          0.508    23.672    top/target/adapter/address_reg[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I1_O)        0.124    23.796 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_14/O
                         net (fo=3, routed)           0.716    24.513    top/target/adapter/ram_mask_reg_0_1_0_5_i_14_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    24.637 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_13/O
                         net (fo=2, routed)           0.313    24.950    top/target/adapter/ram_mask_reg_0_1_0_5_i_13_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.074 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_7__1/O
                         net (fo=2, routed)           0.501    25.575    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[1]
    SLICE_X14Y30         LUT6 (Prop_lut6_I5_O)        0.124    25.699 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_1_0_5_i_1__0/O
                         net (fo=1, routed)           0.349    26.048    top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_0_5/DIA1
    SLICE_X16Y31         RAMD32                                       r  top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.493    25.849    top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_0_5/WCLK
    SLICE_X16Y31         RAMD32                                       r  top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism              0.484    26.333    
                         clock uncertainty           -0.079    26.254    
    SLICE_X16Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    25.996    top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         25.996    
                         arrival time                         -26.048    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.735ns  (logic 7.622ns (38.622%)  route 12.113ns (61.378%))
  Logic Levels:           35  (CARRY4=18 LUT2=2 LUT3=3 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 25.855 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.675     6.400    top/target/adapter/host_clk
    SLICE_X6Y17          FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.918 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.451     7.369    top/target/adapter/Q[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.006 r  top/target/adapter/addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.006    top/target/adapter/addr_reg[7]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.123 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.240 r  top/target/adapter/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.240    top/target/adapter/addr_reg[15]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.357    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.680 r  top/target/adapter/addr_reg[23]_i_2/O[1]
                         net (fo=3, routed)           0.733     9.413    top/target/adapter/p_1_in[21]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.306     9.719 r  top/target/adapter/ram_address_reg_0_1_0_5_i_145/O
                         net (fo=1, routed)           0.000     9.719    top/target/adapter/ram_address_reg_0_1_0_5_i_145_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  top/target/adapter/ram_address_reg_0_1_0_5_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.269    top/target/adapter/ram_address_reg_0_1_0_5_i_95_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  top/target/adapter/ram_size_reg_0_1_0_3_i_130/CO[3]
                         net (fo=1, routed)           0.000    10.383    top/target/adapter/ram_size_reg_0_1_0_3_i_130_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  top/target/adapter/ram_size_reg_0_1_0_3_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.497    top/target/adapter/ram_size_reg_0_1_0_3_i_126_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  top/target/adapter/ram_size_reg_0_1_0_3_i_123/CO[3]
                         net (fo=1, routed)           0.000    10.611    top/target/adapter/ram_size_reg_0_1_0_3_i_123_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  top/target/adapter/ram_size_reg_0_1_0_3_i_83/CO[3]
                         net (fo=1, routed)           0.000    10.725    top/target/adapter/ram_size_reg_0_1_0_3_i_83_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  top/target/adapter/ram_size_reg_0_1_0_3_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.839    top/target/adapter/ram_size_reg_0_1_0_3_i_80_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.953 r  top/target/adapter/ram_size_reg_0_1_0_3_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.953    top/target/adapter/ram_size_reg_0_1_0_3_i_77_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    11.067    top/target/adapter/ram_size_reg_0_1_0_3_i_51__0_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  top/target/adapter/ram_size_reg_0_1_0_3_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    11.181    top/target/adapter/ram_size_reg_0_1_0_3_i_49__0_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.403 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45__0/O[0]
                         net (fo=7, routed)           1.029    12.432    target/adapter/_GEN_56[56]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.299    12.731 r  ram_size_reg_0_1_0_3_i_106/O
                         net (fo=1, routed)           0.000    12.731    top/target/adapter/ram_size_reg_0_1_0_3_i_27__0_1[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.244 r  top/target/adapter/ram_size_reg_0_1_0_3_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.244    top/target/adapter/ram_size_reg_0_1_0_3_i_59_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.498 r  top/target/adapter/ram_size_reg_0_1_0_3_i_27__0/CO[0]
                         net (fo=163, routed)         0.865    14.363    target/adapter/_T_151
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.367    14.730 r  ram_size_reg_0_1_0_3_i_78/O
                         net (fo=5, routed)           0.490    15.219    ram_size_reg_0_1_0_3_i_78_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124    15.343 r  ram_address_reg_0_1_0_5_i_124/O
                         net (fo=4, routed)           0.751    16.094    ram_address_reg_0_1_0_5_i_124_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    16.218 f  ram_address_reg_0_1_0_5_i_140/O
                         net (fo=3, routed)           0.633    16.851    ram_address_reg_0_1_0_5_i_140_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I1_O)        0.124    16.975 r  ram_address_reg_0_1_0_5_i_126/O
                         net (fo=2, routed)           0.928    17.903    ram_address_reg_0_1_0_5_i_126_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.027 r  ram_address_reg_0_1_0_5_i_66/O
                         net (fo=2, routed)           0.679    18.706    top/target/adapter/ram_address_reg_0_1_0_5_i_29_1
    SLICE_X13Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.830 r  top/target/adapter/ram_address_reg_0_1_0_5_i_59/O
                         net (fo=3, routed)           0.752    19.582    top/target/adapter/ram_address_reg_0_1_0_5_i_59_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.118    19.700 r  top/target/adapter/ram_address_reg_0_1_0_5_i_40/O
                         net (fo=3, routed)           0.424    20.123    top/target/adapter/ram_address_reg_0_1_0_5_i_40_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I1_O)        0.326    20.449 r  top/target/adapter/ram_address_reg_0_1_0_5_i_21/O
                         net (fo=2, routed)           0.852    21.301    top/target/adapter/ram_address_reg_0_1_0_5_i_21_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.425 r  top/target/adapter/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.000    21.425    top/target/adapter/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.680 r  top/target/adapter/ram_address_reg_0_1_0_5_i_16/O[3]
                         net (fo=1, routed)           0.751    22.432    top/target/pbus/sync_xing/Queue/_T_294[3]
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.307    22.739 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14/O
                         net (fo=1, routed)           0.302    23.041    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14_n_0
    SLICE_X13Y31         LUT4 (Prop_lut4_I0_O)        0.124    23.165 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_13/O
                         net (fo=14, routed)          0.508    23.672    top/target/adapter/address_reg[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I1_O)        0.124    23.796 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_14/O
                         net (fo=3, routed)           0.716    24.513    top/target/adapter/ram_mask_reg_0_1_0_5_i_14_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    24.637 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_13/O
                         net (fo=2, routed)           0.303    24.940    top/target/adapter/ram_mask_reg_0_1_0_5_i_13_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124    25.064 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_8__1/O
                         net (fo=2, routed)           0.164    25.228    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[0]
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124    25.352 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.784    26.135    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/DIA0
    SLICE_X12Y29         RAMD32                                       r  top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.499    25.855    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/WCLK
    SLICE_X12Y29         RAMD32                                       r  top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.484    26.339    
                         clock uncertainty           -0.079    26.260    
    SLICE_X12Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    26.099    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         26.099    
                         arrival time                         -26.135    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.720ns  (logic 7.622ns (38.650%)  route 12.098ns (61.350%))
  Logic Levels:           35  (CARRY4=18 LUT2=2 LUT3=3 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 25.854 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.675     6.400    top/target/adapter/host_clk
    SLICE_X6Y17          FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.918 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.451     7.369    top/target/adapter/Q[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.006 r  top/target/adapter/addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.006    top/target/adapter/addr_reg[7]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.123 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.240 r  top/target/adapter/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.240    top/target/adapter/addr_reg[15]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.357    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.680 r  top/target/adapter/addr_reg[23]_i_2/O[1]
                         net (fo=3, routed)           0.733     9.413    top/target/adapter/p_1_in[21]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.306     9.719 r  top/target/adapter/ram_address_reg_0_1_0_5_i_145/O
                         net (fo=1, routed)           0.000     9.719    top/target/adapter/ram_address_reg_0_1_0_5_i_145_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  top/target/adapter/ram_address_reg_0_1_0_5_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.269    top/target/adapter/ram_address_reg_0_1_0_5_i_95_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  top/target/adapter/ram_size_reg_0_1_0_3_i_130/CO[3]
                         net (fo=1, routed)           0.000    10.383    top/target/adapter/ram_size_reg_0_1_0_3_i_130_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  top/target/adapter/ram_size_reg_0_1_0_3_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.497    top/target/adapter/ram_size_reg_0_1_0_3_i_126_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  top/target/adapter/ram_size_reg_0_1_0_3_i_123/CO[3]
                         net (fo=1, routed)           0.000    10.611    top/target/adapter/ram_size_reg_0_1_0_3_i_123_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  top/target/adapter/ram_size_reg_0_1_0_3_i_83/CO[3]
                         net (fo=1, routed)           0.000    10.725    top/target/adapter/ram_size_reg_0_1_0_3_i_83_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  top/target/adapter/ram_size_reg_0_1_0_3_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.839    top/target/adapter/ram_size_reg_0_1_0_3_i_80_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.953 r  top/target/adapter/ram_size_reg_0_1_0_3_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.953    top/target/adapter/ram_size_reg_0_1_0_3_i_77_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    11.067    top/target/adapter/ram_size_reg_0_1_0_3_i_51__0_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  top/target/adapter/ram_size_reg_0_1_0_3_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    11.181    top/target/adapter/ram_size_reg_0_1_0_3_i_49__0_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.403 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45__0/O[0]
                         net (fo=7, routed)           1.029    12.432    target/adapter/_GEN_56[56]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.299    12.731 r  ram_size_reg_0_1_0_3_i_106/O
                         net (fo=1, routed)           0.000    12.731    top/target/adapter/ram_size_reg_0_1_0_3_i_27__0_1[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.244 r  top/target/adapter/ram_size_reg_0_1_0_3_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.244    top/target/adapter/ram_size_reg_0_1_0_3_i_59_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.498 r  top/target/adapter/ram_size_reg_0_1_0_3_i_27__0/CO[0]
                         net (fo=163, routed)         0.865    14.363    target/adapter/_T_151
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.367    14.730 r  ram_size_reg_0_1_0_3_i_78/O
                         net (fo=5, routed)           0.490    15.219    ram_size_reg_0_1_0_3_i_78_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124    15.343 r  ram_address_reg_0_1_0_5_i_124/O
                         net (fo=4, routed)           0.751    16.094    ram_address_reg_0_1_0_5_i_124_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    16.218 f  ram_address_reg_0_1_0_5_i_140/O
                         net (fo=3, routed)           0.633    16.851    ram_address_reg_0_1_0_5_i_140_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I1_O)        0.124    16.975 r  ram_address_reg_0_1_0_5_i_126/O
                         net (fo=2, routed)           0.928    17.903    ram_address_reg_0_1_0_5_i_126_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.027 r  ram_address_reg_0_1_0_5_i_66/O
                         net (fo=2, routed)           0.679    18.706    top/target/adapter/ram_address_reg_0_1_0_5_i_29_1
    SLICE_X13Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.830 r  top/target/adapter/ram_address_reg_0_1_0_5_i_59/O
                         net (fo=3, routed)           0.752    19.582    top/target/adapter/ram_address_reg_0_1_0_5_i_59_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.118    19.700 r  top/target/adapter/ram_address_reg_0_1_0_5_i_40/O
                         net (fo=3, routed)           0.424    20.123    top/target/adapter/ram_address_reg_0_1_0_5_i_40_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I1_O)        0.326    20.449 r  top/target/adapter/ram_address_reg_0_1_0_5_i_21/O
                         net (fo=2, routed)           0.852    21.301    top/target/adapter/ram_address_reg_0_1_0_5_i_21_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.425 r  top/target/adapter/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.000    21.425    top/target/adapter/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.680 r  top/target/adapter/ram_address_reg_0_1_0_5_i_16/O[3]
                         net (fo=1, routed)           0.751    22.432    top/target/pbus/sync_xing/Queue/_T_294[3]
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.307    22.739 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14/O
                         net (fo=1, routed)           0.302    23.041    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14_n_0
    SLICE_X13Y31         LUT4 (Prop_lut4_I0_O)        0.124    23.165 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_13/O
                         net (fo=14, routed)          0.508    23.672    top/target/adapter/address_reg[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I1_O)        0.124    23.796 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_14/O
                         net (fo=3, routed)           0.716    24.513    top/target/adapter/ram_mask_reg_0_1_0_5_i_14_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    24.637 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_13/O
                         net (fo=2, routed)           0.303    24.940    top/target/adapter/ram_mask_reg_0_1_0_5_i_13_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124    25.064 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_8__1/O
                         net (fo=2, routed)           0.164    25.228    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[0]
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124    25.352 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.769    26.121    top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/DIA0
    SLICE_X12Y28         RAMD32                                       r  top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.498    25.854    top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/WCLK
    SLICE_X12Y28         RAMD32                                       r  top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.484    26.338    
                         clock uncertainty           -0.079    26.259    
    SLICE_X12Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    26.098    top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         26.098    
                         arrival time                         -26.121    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.646ns  (logic 7.498ns (38.166%)  route 12.148ns (61.834%))
  Logic Levels:           34  (CARRY4=18 LUT2=2 LUT3=4 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 25.855 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.675     6.400    top/target/adapter/host_clk
    SLICE_X6Y17          FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.918 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.451     7.369    top/target/adapter/Q[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.006 r  top/target/adapter/addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.006    top/target/adapter/addr_reg[7]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.123 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.240 r  top/target/adapter/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.240    top/target/adapter/addr_reg[15]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.357    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.680 r  top/target/adapter/addr_reg[23]_i_2/O[1]
                         net (fo=3, routed)           0.733     9.413    top/target/adapter/p_1_in[21]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.306     9.719 r  top/target/adapter/ram_address_reg_0_1_0_5_i_145/O
                         net (fo=1, routed)           0.000     9.719    top/target/adapter/ram_address_reg_0_1_0_5_i_145_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  top/target/adapter/ram_address_reg_0_1_0_5_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.269    top/target/adapter/ram_address_reg_0_1_0_5_i_95_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  top/target/adapter/ram_size_reg_0_1_0_3_i_130/CO[3]
                         net (fo=1, routed)           0.000    10.383    top/target/adapter/ram_size_reg_0_1_0_3_i_130_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  top/target/adapter/ram_size_reg_0_1_0_3_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.497    top/target/adapter/ram_size_reg_0_1_0_3_i_126_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  top/target/adapter/ram_size_reg_0_1_0_3_i_123/CO[3]
                         net (fo=1, routed)           0.000    10.611    top/target/adapter/ram_size_reg_0_1_0_3_i_123_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  top/target/adapter/ram_size_reg_0_1_0_3_i_83/CO[3]
                         net (fo=1, routed)           0.000    10.725    top/target/adapter/ram_size_reg_0_1_0_3_i_83_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  top/target/adapter/ram_size_reg_0_1_0_3_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.839    top/target/adapter/ram_size_reg_0_1_0_3_i_80_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.953 r  top/target/adapter/ram_size_reg_0_1_0_3_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.953    top/target/adapter/ram_size_reg_0_1_0_3_i_77_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    11.067    top/target/adapter/ram_size_reg_0_1_0_3_i_51__0_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  top/target/adapter/ram_size_reg_0_1_0_3_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    11.181    top/target/adapter/ram_size_reg_0_1_0_3_i_49__0_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.403 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45__0/O[0]
                         net (fo=7, routed)           1.029    12.432    target/adapter/_GEN_56[56]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.299    12.731 r  ram_size_reg_0_1_0_3_i_106/O
                         net (fo=1, routed)           0.000    12.731    top/target/adapter/ram_size_reg_0_1_0_3_i_27__0_1[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.244 r  top/target/adapter/ram_size_reg_0_1_0_3_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.244    top/target/adapter/ram_size_reg_0_1_0_3_i_59_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.498 r  top/target/adapter/ram_size_reg_0_1_0_3_i_27__0/CO[0]
                         net (fo=163, routed)         0.865    14.363    target/adapter/_T_151
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.367    14.730 r  ram_size_reg_0_1_0_3_i_78/O
                         net (fo=5, routed)           0.490    15.219    ram_size_reg_0_1_0_3_i_78_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124    15.343 r  ram_address_reg_0_1_0_5_i_124/O
                         net (fo=4, routed)           0.751    16.094    ram_address_reg_0_1_0_5_i_124_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    16.218 f  ram_address_reg_0_1_0_5_i_140/O
                         net (fo=3, routed)           0.633    16.851    ram_address_reg_0_1_0_5_i_140_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I1_O)        0.124    16.975 r  ram_address_reg_0_1_0_5_i_126/O
                         net (fo=2, routed)           0.928    17.903    ram_address_reg_0_1_0_5_i_126_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.027 r  ram_address_reg_0_1_0_5_i_66/O
                         net (fo=2, routed)           0.679    18.706    top/target/adapter/ram_address_reg_0_1_0_5_i_29_1
    SLICE_X13Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.830 r  top/target/adapter/ram_address_reg_0_1_0_5_i_59/O
                         net (fo=3, routed)           0.752    19.582    top/target/adapter/ram_address_reg_0_1_0_5_i_59_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.118    19.700 r  top/target/adapter/ram_address_reg_0_1_0_5_i_40/O
                         net (fo=3, routed)           0.424    20.123    top/target/adapter/ram_address_reg_0_1_0_5_i_40_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I1_O)        0.326    20.449 r  top/target/adapter/ram_address_reg_0_1_0_5_i_21/O
                         net (fo=2, routed)           0.852    21.301    top/target/adapter/ram_address_reg_0_1_0_5_i_21_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.425 r  top/target/adapter/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.000    21.425    top/target/adapter/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.680 f  top/target/adapter/ram_address_reg_0_1_0_5_i_16/O[3]
                         net (fo=1, routed)           0.751    22.432    top/target/pbus/sync_xing/Queue/_T_294[3]
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.307    22.739 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14/O
                         net (fo=1, routed)           0.302    23.041    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14_n_0
    SLICE_X13Y31         LUT4 (Prop_lut4_I0_O)        0.124    23.165 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_13/O
                         net (fo=14, routed)          0.783    23.948    top/target/adapter/address_reg[0]
    SLICE_X14Y30         LUT3 (Prop_lut3_I1_O)        0.124    24.072 f  top/target/adapter/ram_mask_reg_0_1_0_5_i_16/O
                         net (fo=2, routed)           0.502    24.574    top/target/adapter/ram_mask_reg_0_1_0_5_i_16_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.698 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_9__1/O
                         net (fo=2, routed)           0.454    25.152    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[3]
    SLICE_X14Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.276 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_4/O
                         net (fo=4, routed)           0.770    26.046    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/DIB1
    SLICE_X12Y29         RAMD32                                       r  top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.499    25.855    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/WCLK
    SLICE_X12Y29         RAMD32                                       r  top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.484    26.339    
                         clock uncertainty           -0.079    26.260    
    SLICE_X12Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    26.032    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         26.032    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.598ns  (logic 7.622ns (38.891%)  route 11.976ns (61.109%))
  Logic Levels:           35  (CARRY4=18 LUT2=2 LUT3=3 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 25.854 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.675     6.400    top/target/adapter/host_clk
    SLICE_X6Y17          FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.918 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.451     7.369    top/target/adapter/Q[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.006 r  top/target/adapter/addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.006    top/target/adapter/addr_reg[7]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.123 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.240 r  top/target/adapter/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.240    top/target/adapter/addr_reg[15]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.357    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.680 r  top/target/adapter/addr_reg[23]_i_2/O[1]
                         net (fo=3, routed)           0.733     9.413    top/target/adapter/p_1_in[21]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.306     9.719 r  top/target/adapter/ram_address_reg_0_1_0_5_i_145/O
                         net (fo=1, routed)           0.000     9.719    top/target/adapter/ram_address_reg_0_1_0_5_i_145_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  top/target/adapter/ram_address_reg_0_1_0_5_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.269    top/target/adapter/ram_address_reg_0_1_0_5_i_95_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  top/target/adapter/ram_size_reg_0_1_0_3_i_130/CO[3]
                         net (fo=1, routed)           0.000    10.383    top/target/adapter/ram_size_reg_0_1_0_3_i_130_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  top/target/adapter/ram_size_reg_0_1_0_3_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.497    top/target/adapter/ram_size_reg_0_1_0_3_i_126_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  top/target/adapter/ram_size_reg_0_1_0_3_i_123/CO[3]
                         net (fo=1, routed)           0.000    10.611    top/target/adapter/ram_size_reg_0_1_0_3_i_123_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  top/target/adapter/ram_size_reg_0_1_0_3_i_83/CO[3]
                         net (fo=1, routed)           0.000    10.725    top/target/adapter/ram_size_reg_0_1_0_3_i_83_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  top/target/adapter/ram_size_reg_0_1_0_3_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.839    top/target/adapter/ram_size_reg_0_1_0_3_i_80_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.953 r  top/target/adapter/ram_size_reg_0_1_0_3_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.953    top/target/adapter/ram_size_reg_0_1_0_3_i_77_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    11.067    top/target/adapter/ram_size_reg_0_1_0_3_i_51__0_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  top/target/adapter/ram_size_reg_0_1_0_3_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    11.181    top/target/adapter/ram_size_reg_0_1_0_3_i_49__0_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.403 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45__0/O[0]
                         net (fo=7, routed)           1.029    12.432    target/adapter/_GEN_56[56]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.299    12.731 r  ram_size_reg_0_1_0_3_i_106/O
                         net (fo=1, routed)           0.000    12.731    top/target/adapter/ram_size_reg_0_1_0_3_i_27__0_1[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.244 r  top/target/adapter/ram_size_reg_0_1_0_3_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.244    top/target/adapter/ram_size_reg_0_1_0_3_i_59_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.498 r  top/target/adapter/ram_size_reg_0_1_0_3_i_27__0/CO[0]
                         net (fo=163, routed)         0.865    14.363    target/adapter/_T_151
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.367    14.730 r  ram_size_reg_0_1_0_3_i_78/O
                         net (fo=5, routed)           0.490    15.219    ram_size_reg_0_1_0_3_i_78_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124    15.343 r  ram_address_reg_0_1_0_5_i_124/O
                         net (fo=4, routed)           0.751    16.094    ram_address_reg_0_1_0_5_i_124_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    16.218 f  ram_address_reg_0_1_0_5_i_140/O
                         net (fo=3, routed)           0.633    16.851    ram_address_reg_0_1_0_5_i_140_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I1_O)        0.124    16.975 r  ram_address_reg_0_1_0_5_i_126/O
                         net (fo=2, routed)           0.928    17.903    ram_address_reg_0_1_0_5_i_126_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.027 r  ram_address_reg_0_1_0_5_i_66/O
                         net (fo=2, routed)           0.679    18.706    top/target/adapter/ram_address_reg_0_1_0_5_i_29_1
    SLICE_X13Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.830 r  top/target/adapter/ram_address_reg_0_1_0_5_i_59/O
                         net (fo=3, routed)           0.752    19.582    top/target/adapter/ram_address_reg_0_1_0_5_i_59_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.118    19.700 r  top/target/adapter/ram_address_reg_0_1_0_5_i_40/O
                         net (fo=3, routed)           0.424    20.123    top/target/adapter/ram_address_reg_0_1_0_5_i_40_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I1_O)        0.326    20.449 r  top/target/adapter/ram_address_reg_0_1_0_5_i_21/O
                         net (fo=2, routed)           0.852    21.301    top/target/adapter/ram_address_reg_0_1_0_5_i_21_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.425 r  top/target/adapter/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.000    21.425    top/target/adapter/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.680 r  top/target/adapter/ram_address_reg_0_1_0_5_i_16/O[3]
                         net (fo=1, routed)           0.751    22.432    top/target/pbus/sync_xing/Queue/_T_294[3]
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.307    22.739 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14/O
                         net (fo=1, routed)           0.302    23.041    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14_n_0
    SLICE_X13Y31         LUT4 (Prop_lut4_I0_O)        0.124    23.165 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_13/O
                         net (fo=14, routed)          0.508    23.672    top/target/adapter/address_reg[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I1_O)        0.124    23.796 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_14/O
                         net (fo=3, routed)           0.716    24.513    top/target/adapter/ram_mask_reg_0_1_0_5_i_14_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    24.637 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_13/O
                         net (fo=2, routed)           0.313    24.950    top/target/adapter/ram_mask_reg_0_1_0_5_i_13_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.074 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_7__1/O
                         net (fo=2, routed)           0.166    25.240    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[1]
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.364 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_2/O
                         net (fo=4, routed)           0.635    25.999    top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/DIA1
    SLICE_X12Y28         RAMD32                                       r  top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.498    25.854    top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/WCLK
    SLICE_X12Y28         RAMD32                                       r  top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.484    26.338    
                         clock uncertainty           -0.079    26.259    
    SLICE_X12Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    26.001    top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         26.001    
                         arrival time                         -25.999    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.597ns  (logic 7.622ns (38.894%)  route 11.975ns (61.106%))
  Logic Levels:           35  (CARRY4=18 LUT2=2 LUT3=3 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 25.855 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.675     6.400    top/target/adapter/host_clk
    SLICE_X6Y17          FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.918 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.451     7.369    top/target/adapter/Q[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.006 r  top/target/adapter/addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.006    top/target/adapter/addr_reg[7]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.123 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.240 r  top/target/adapter/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.240    top/target/adapter/addr_reg[15]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.357    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.680 r  top/target/adapter/addr_reg[23]_i_2/O[1]
                         net (fo=3, routed)           0.733     9.413    top/target/adapter/p_1_in[21]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.306     9.719 r  top/target/adapter/ram_address_reg_0_1_0_5_i_145/O
                         net (fo=1, routed)           0.000     9.719    top/target/adapter/ram_address_reg_0_1_0_5_i_145_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  top/target/adapter/ram_address_reg_0_1_0_5_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.269    top/target/adapter/ram_address_reg_0_1_0_5_i_95_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  top/target/adapter/ram_size_reg_0_1_0_3_i_130/CO[3]
                         net (fo=1, routed)           0.000    10.383    top/target/adapter/ram_size_reg_0_1_0_3_i_130_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  top/target/adapter/ram_size_reg_0_1_0_3_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.497    top/target/adapter/ram_size_reg_0_1_0_3_i_126_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  top/target/adapter/ram_size_reg_0_1_0_3_i_123/CO[3]
                         net (fo=1, routed)           0.000    10.611    top/target/adapter/ram_size_reg_0_1_0_3_i_123_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  top/target/adapter/ram_size_reg_0_1_0_3_i_83/CO[3]
                         net (fo=1, routed)           0.000    10.725    top/target/adapter/ram_size_reg_0_1_0_3_i_83_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  top/target/adapter/ram_size_reg_0_1_0_3_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.839    top/target/adapter/ram_size_reg_0_1_0_3_i_80_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.953 r  top/target/adapter/ram_size_reg_0_1_0_3_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.953    top/target/adapter/ram_size_reg_0_1_0_3_i_77_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    11.067    top/target/adapter/ram_size_reg_0_1_0_3_i_51__0_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  top/target/adapter/ram_size_reg_0_1_0_3_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    11.181    top/target/adapter/ram_size_reg_0_1_0_3_i_49__0_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.403 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45__0/O[0]
                         net (fo=7, routed)           1.029    12.432    target/adapter/_GEN_56[56]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.299    12.731 r  ram_size_reg_0_1_0_3_i_106/O
                         net (fo=1, routed)           0.000    12.731    top/target/adapter/ram_size_reg_0_1_0_3_i_27__0_1[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.244 r  top/target/adapter/ram_size_reg_0_1_0_3_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.244    top/target/adapter/ram_size_reg_0_1_0_3_i_59_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.498 r  top/target/adapter/ram_size_reg_0_1_0_3_i_27__0/CO[0]
                         net (fo=163, routed)         0.865    14.363    target/adapter/_T_151
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.367    14.730 r  ram_size_reg_0_1_0_3_i_78/O
                         net (fo=5, routed)           0.490    15.219    ram_size_reg_0_1_0_3_i_78_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124    15.343 r  ram_address_reg_0_1_0_5_i_124/O
                         net (fo=4, routed)           0.751    16.094    ram_address_reg_0_1_0_5_i_124_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    16.218 f  ram_address_reg_0_1_0_5_i_140/O
                         net (fo=3, routed)           0.633    16.851    ram_address_reg_0_1_0_5_i_140_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I1_O)        0.124    16.975 r  ram_address_reg_0_1_0_5_i_126/O
                         net (fo=2, routed)           0.928    17.903    ram_address_reg_0_1_0_5_i_126_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.027 r  ram_address_reg_0_1_0_5_i_66/O
                         net (fo=2, routed)           0.679    18.706    top/target/adapter/ram_address_reg_0_1_0_5_i_29_1
    SLICE_X13Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.830 r  top/target/adapter/ram_address_reg_0_1_0_5_i_59/O
                         net (fo=3, routed)           0.752    19.582    top/target/adapter/ram_address_reg_0_1_0_5_i_59_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.118    19.700 r  top/target/adapter/ram_address_reg_0_1_0_5_i_40/O
                         net (fo=3, routed)           0.424    20.123    top/target/adapter/ram_address_reg_0_1_0_5_i_40_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I1_O)        0.326    20.449 r  top/target/adapter/ram_address_reg_0_1_0_5_i_21/O
                         net (fo=2, routed)           0.852    21.301    top/target/adapter/ram_address_reg_0_1_0_5_i_21_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.425 r  top/target/adapter/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.000    21.425    top/target/adapter/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.680 r  top/target/adapter/ram_address_reg_0_1_0_5_i_16/O[3]
                         net (fo=1, routed)           0.751    22.432    top/target/pbus/sync_xing/Queue/_T_294[3]
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.307    22.739 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14/O
                         net (fo=1, routed)           0.302    23.041    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14_n_0
    SLICE_X13Y31         LUT4 (Prop_lut4_I0_O)        0.124    23.165 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_13/O
                         net (fo=14, routed)          0.508    23.672    top/target/adapter/address_reg[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I1_O)        0.124    23.796 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_14/O
                         net (fo=3, routed)           0.716    24.513    top/target/adapter/ram_mask_reg_0_1_0_5_i_14_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    24.637 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_13/O
                         net (fo=2, routed)           0.313    24.950    top/target/adapter/ram_mask_reg_0_1_0_5_i_13_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.074 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_7__1/O
                         net (fo=2, routed)           0.166    25.240    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[1]
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.364 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_2/O
                         net (fo=4, routed)           0.634    25.997    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/DIA1
    SLICE_X12Y29         RAMD32                                       r  top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.499    25.855    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/WCLK
    SLICE_X12Y29         RAMD32                                       r  top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.484    26.339    
                         clock uncertainty           -0.079    26.260    
    SLICE_X12Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    26.002    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         26.002    
                         arrival time                         -25.997    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.576ns  (logic 7.694ns (39.302%)  route 11.882ns (60.698%))
  Logic Levels:           34  (CARRY4=18 LUT2=2 LUT3=4 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.844ns = ( 25.844 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.675     6.400    top/target/adapter/host_clk
    SLICE_X6Y17          FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.918 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.451     7.369    top/target/adapter/Q[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.006 r  top/target/adapter/addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.006    top/target/adapter/addr_reg[7]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.123 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.240 r  top/target/adapter/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.240    top/target/adapter/addr_reg[15]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.357    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.680 r  top/target/adapter/addr_reg[23]_i_2/O[1]
                         net (fo=3, routed)           0.733     9.413    top/target/adapter/p_1_in[21]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.306     9.719 r  top/target/adapter/ram_address_reg_0_1_0_5_i_145/O
                         net (fo=1, routed)           0.000     9.719    top/target/adapter/ram_address_reg_0_1_0_5_i_145_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  top/target/adapter/ram_address_reg_0_1_0_5_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.269    top/target/adapter/ram_address_reg_0_1_0_5_i_95_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  top/target/adapter/ram_size_reg_0_1_0_3_i_130/CO[3]
                         net (fo=1, routed)           0.000    10.383    top/target/adapter/ram_size_reg_0_1_0_3_i_130_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  top/target/adapter/ram_size_reg_0_1_0_3_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.497    top/target/adapter/ram_size_reg_0_1_0_3_i_126_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  top/target/adapter/ram_size_reg_0_1_0_3_i_123/CO[3]
                         net (fo=1, routed)           0.000    10.611    top/target/adapter/ram_size_reg_0_1_0_3_i_123_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  top/target/adapter/ram_size_reg_0_1_0_3_i_83/CO[3]
                         net (fo=1, routed)           0.000    10.725    top/target/adapter/ram_size_reg_0_1_0_3_i_83_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  top/target/adapter/ram_size_reg_0_1_0_3_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.839    top/target/adapter/ram_size_reg_0_1_0_3_i_80_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.953 r  top/target/adapter/ram_size_reg_0_1_0_3_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.953    top/target/adapter/ram_size_reg_0_1_0_3_i_77_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    11.067    top/target/adapter/ram_size_reg_0_1_0_3_i_51__0_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  top/target/adapter/ram_size_reg_0_1_0_3_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    11.181    top/target/adapter/ram_size_reg_0_1_0_3_i_49__0_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.403 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45__0/O[0]
                         net (fo=7, routed)           1.029    12.432    target/adapter/_GEN_56[56]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.299    12.731 r  ram_size_reg_0_1_0_3_i_106/O
                         net (fo=1, routed)           0.000    12.731    top/target/adapter/ram_size_reg_0_1_0_3_i_27__0_1[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.244 r  top/target/adapter/ram_size_reg_0_1_0_3_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.244    top/target/adapter/ram_size_reg_0_1_0_3_i_59_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.498 r  top/target/adapter/ram_size_reg_0_1_0_3_i_27__0/CO[0]
                         net (fo=163, routed)         0.865    14.363    target/adapter/_T_151
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.367    14.730 r  ram_size_reg_0_1_0_3_i_78/O
                         net (fo=5, routed)           0.490    15.219    ram_size_reg_0_1_0_3_i_78_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124    15.343 r  ram_address_reg_0_1_0_5_i_124/O
                         net (fo=4, routed)           0.751    16.094    ram_address_reg_0_1_0_5_i_124_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    16.218 f  ram_address_reg_0_1_0_5_i_140/O
                         net (fo=3, routed)           0.633    16.851    ram_address_reg_0_1_0_5_i_140_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I1_O)        0.124    16.975 r  ram_address_reg_0_1_0_5_i_126/O
                         net (fo=2, routed)           0.928    17.903    ram_address_reg_0_1_0_5_i_126_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.027 r  ram_address_reg_0_1_0_5_i_66/O
                         net (fo=2, routed)           0.679    18.706    top/target/adapter/ram_address_reg_0_1_0_5_i_29_1
    SLICE_X13Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.830 r  top/target/adapter/ram_address_reg_0_1_0_5_i_59/O
                         net (fo=3, routed)           0.752    19.582    top/target/adapter/ram_address_reg_0_1_0_5_i_59_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.118    19.700 r  top/target/adapter/ram_address_reg_0_1_0_5_i_40/O
                         net (fo=3, routed)           0.424    20.123    top/target/adapter/ram_address_reg_0_1_0_5_i_40_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I1_O)        0.326    20.449 r  top/target/adapter/ram_address_reg_0_1_0_5_i_21/O
                         net (fo=2, routed)           0.852    21.301    top/target/adapter/ram_address_reg_0_1_0_5_i_21_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.425 r  top/target/adapter/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.000    21.425    top/target/adapter/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.680 f  top/target/adapter/ram_address_reg_0_1_0_5_i_16/O[3]
                         net (fo=1, routed)           0.751    22.432    top/target/pbus/sync_xing/Queue/_T_294[3]
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.307    22.739 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14/O
                         net (fo=1, routed)           0.302    23.041    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_14_n_0
    SLICE_X13Y31         LUT4 (Prop_lut4_I0_O)        0.124    23.165 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_13/O
                         net (fo=14, routed)          0.783    23.948    top/target/adapter/address_reg[0]
    SLICE_X14Y30         LUT3 (Prop_lut3_I1_O)        0.118    24.066 r  top/target/adapter/ram_mask_reg_0_1_6_7_i_5/O
                         net (fo=2, routed)           0.496    24.562    top/target/adapter/ram_mask_reg_0_1_6_7_i_5_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I2_O)        0.326    24.888 r  top/target/adapter/ram_mask_reg_0_1_6_7_i_3__0/O
                         net (fo=2, routed)           0.456    25.344    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[7]
    SLICE_X17Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.468 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.509    25.977    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_6_7/DIA1
    SLICE_X16Y26         RAMD32                                       r  top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.488    25.844    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_6_7/WCLK
    SLICE_X16Y26         RAMD32                                       r  top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.484    26.328    
                         clock uncertainty           -0.079    26.249    
    SLICE_X16Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    25.991    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         25.991    
                         arrival time                         -25.977    
  -------------------------------------------------------------------
                         slack                                  0.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top/target/tile/core/ex_ctrl_jal_reg/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/tile/core/mem_ctrl_jal_reg/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.674%)  route 0.195ns (60.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.563     1.820    top/target/tile/core/host_clk
    SLICE_X23Y49         FDRE                                         r  top/target/tile/core/ex_ctrl_jal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.128     1.948 r  top/target/tile/core/ex_ctrl_jal_reg/Q
                         net (fo=1, routed)           0.195     2.142    top/target/tile/core/ex_ctrl_jal
    SLICE_X15Y49         FDRE                                         r  top/target/tile/core/mem_ctrl_jal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.834     2.371    top/target/tile/core/host_clk
    SLICE_X15Y49         FDRE                                         r  top/target/tile/core/mem_ctrl_jal_reg/C
                         clock pessimism             -0.285     2.086    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.021     2.107    top/target/tile/core/mem_ctrl_jal_reg
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top/target/controller/frontend/len_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/controller/trackers/req_len_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.253%)  route 0.216ns (53.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.559     1.816    top/target/controller/frontend/host_clk
    SLICE_X22Y37         FDRE                                         r  top/target/controller/frontend/len_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141     1.957 r  top/target/controller/frontend/len_reg[11]/Q
                         net (fo=3, routed)           0.216     2.173    top/target/controller/trackers/Q[11]
    SLICE_X19Y36         LUT3 (Prop_lut3_I2_O)        0.045     2.218 r  top/target/controller/trackers/req_len[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.218    top/target/controller/trackers/req_len[11]_i_1__0_n_0
    SLICE_X19Y36         FDRE                                         r  top/target/controller/trackers/req_len_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.828     2.365    top/target/controller/trackers/host_clk
    SLICE_X19Y36         FDRE                                         r  top/target/controller/trackers/req_len_reg[11]/C
                         clock pessimism             -0.285     2.080    
    SLICE_X19Y36         FDRE (Hold_fdre_C_D)         0.092     2.172    top/target/controller/trackers/req_len_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top/target/tile/core/mem_reg_rs2_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/tile/dcache/a_data_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.187ns (44.817%)  route 0.230ns (55.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.562     1.819    top/target/tile/core/host_clk
    SLICE_X21Y45         FDRE                                         r  top/target/tile/core/mem_reg_rs2_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  top/target/tile/core/mem_reg_rs2_reg[35]/Q
                         net (fo=1, routed)           0.230     2.190    top/target/tile/core/dcacheArb_io_requestor_1_s1_data_data[35]
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.046     2.236 r  top/target/tile/core/a_data[35]_i_1/O
                         net (fo=1, routed)           0.000     2.236    top/target/tile/dcache/a_data_reg[63]_0[35]
    SLICE_X23Y43         FDRE                                         r  top/target/tile/dcache/a_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.830     2.367    top/target/tile/dcache/host_clk
    SLICE_X23Y43         FDRE                                         r  top/target/tile/dcache/a_data_reg[35]/C
                         clock pessimism             -0.285     2.082    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.107     2.189    top/target/tile/dcache/a_data_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 top/target/controller/frontend/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/controller/trackers_1/req_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.034%)  route 0.227ns (54.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.552     1.809    top/target/controller/frontend/host_clk
    SLICE_X21Y27         FDRE                                         r  top/target/controller/frontend/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     1.950 r  top/target/controller/frontend/addr_reg[0]/Q
                         net (fo=3, routed)           0.227     2.177    top/target/controller/trackers_1/req_addr_reg[31]_0[0]
    SLICE_X23Y29         LUT4 (Prop_lut4_I3_O)        0.045     2.222 r  top/target/controller/trackers_1/req_addr[0]_i_2/O
                         net (fo=1, routed)           0.000     2.222    top/target/controller/trackers_1/req_addr[0]_i_2_n_0
    SLICE_X23Y29         FDRE                                         r  top/target/controller/trackers_1/req_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.819     2.356    top/target/controller/trackers_1/host_clk
    SLICE_X23Y29         FDRE                                         r  top/target/controller/trackers_1/req_addr_reg[0]/C
                         clock pessimism             -0.285     2.071    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.092     2.163    top/target/controller/trackers_1/req_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 top/target/controller/frontend/len_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/controller/trackers_1/req_len_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.927%)  route 0.268ns (59.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.559     1.816    top/target/controller/frontend/host_clk
    SLICE_X22Y37         FDRE                                         r  top/target/controller/frontend/len_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141     1.957 r  top/target/controller/frontend/len_reg[11]/Q
                         net (fo=3, routed)           0.268     2.225    top/target/controller/trackers_1/req_len_reg[31]_0[11]
    SLICE_X20Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.270 r  top/target/controller/trackers_1/req_len[11]_i_1/O
                         net (fo=1, routed)           0.000     2.270    top/target/controller/trackers_1/req_len[11]_i_1_n_0
    SLICE_X20Y41         FDRE                                         r  top/target/controller/trackers_1/req_len_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.831     2.368    top/target/controller/trackers_1/host_clk
    SLICE_X20Y41         FDRE                                         r  top/target/controller/trackers_1/req_len_reg[11]/C
                         clock pessimism             -0.285     2.083    
    SLICE_X20Y41         FDRE (Hold_fdre_C_D)         0.120     2.203    top/target/controller/trackers_1/req_len_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 top/target/tile/core/ex_reg_inst_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/tile/core/mem_reg_inst_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.718%)  route 0.265ns (65.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.556     1.813    top/target/tile/core/host_clk
    SLICE_X23Y54         FDRE                                         r  top/target/tile/core/ex_reg_inst_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.954 r  top/target/tile/core/ex_reg_inst_reg[23]/Q
                         net (fo=3, routed)           0.265     2.219    top/target/tile/core/ex_reg_inst_reg_n_0_[23]
    SLICE_X15Y54         FDRE                                         r  top/target/tile/core/mem_reg_inst_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.828     2.365    top/target/tile/core/host_clk
    SLICE_X15Y54         FDRE                                         r  top/target/tile/core/mem_reg_inst_reg[23]/C
                         clock pessimism             -0.285     2.080    
    SLICE_X15Y54         FDRE (Hold_fdre_C_D)         0.070     2.150    top/target/tile/core/mem_reg_inst_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 top/adapter/core/bdev_req_fifo/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.567     1.824    top/adapter/core/bdev_req_fifo/host_clk
    SLICE_X9Y40          FDRE                                         r  top/adapter/core/bdev_req_fifo/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.128     1.952 r  top/adapter/core/bdev_req_fifo/value_reg[1]/Q
                         net (fo=57, routed)          0.209     2.161    top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/ADDRD1
    SLICE_X8Y40          RAMD32                                       r  top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.835     2.372    top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/WCLK
    SLICE_X8Y40          RAMD32                                       r  top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.535     1.837    
    SLICE_X8Y40          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.092    top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 top/adapter/core/bdev_req_fifo/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.567     1.824    top/adapter/core/bdev_req_fifo/host_clk
    SLICE_X9Y40          FDRE                                         r  top/adapter/core/bdev_req_fifo/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.128     1.952 r  top/adapter/core/bdev_req_fifo/value_reg[1]/Q
                         net (fo=57, routed)          0.209     2.161    top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/ADDRD1
    SLICE_X8Y40          RAMD32                                       r  top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.835     2.372    top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/WCLK
    SLICE_X8Y40          RAMD32                                       r  top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.535     1.837    
    SLICE_X8Y40          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.092    top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 top/adapter/core/bdev_req_fifo/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.567     1.824    top/adapter/core/bdev_req_fifo/host_clk
    SLICE_X9Y40          FDRE                                         r  top/adapter/core/bdev_req_fifo/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.128     1.952 r  top/adapter/core/bdev_req_fifo/value_reg[1]/Q
                         net (fo=57, routed)          0.209     2.161    top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/ADDRD1
    SLICE_X8Y40          RAMD32                                       r  top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.835     2.372    top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/WCLK
    SLICE_X8Y40          RAMD32                                       r  top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.535     1.837    
    SLICE_X8Y40          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.092    top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 top/adapter/core/bdev_req_fifo/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.567     1.824    top/adapter/core/bdev_req_fifo/host_clk
    SLICE_X9Y40          FDRE                                         r  top/adapter/core/bdev_req_fifo/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.128     1.952 r  top/adapter/core/bdev_req_fifo/value_reg[1]/Q
                         net (fo=57, routed)          0.209     2.161    top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/ADDRD1
    SLICE_X8Y40          RAMD32                                       r  top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.835     2.372    top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/WCLK
    SLICE_X8Y40          RAMD32                                       r  top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.535     1.837    
    SLICE_X8Y40          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.092    top/adapter/core/bdev_req_fifo/ram_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         host_clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y18     top/target/tile/dcache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y18     top/target/tile/dcache/tag_array_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y5      top/target/tile/frontend/icache/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y5      top/target/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y7      top/target/tile/frontend/icache/data_arrays_1_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y7      top/target/tile/frontend/icache/data_arrays_1_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y19     top/target/tile/frontend/icache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y19     top/target/tile/frontend/icache/tag_array_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y3      top/target/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y2      top/target/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y28     top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y28     top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y27     top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y27     top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y27     top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y27     top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y27     top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y27     top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y27     top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y27     top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y39      top/adapter/core/Queue_1/ram_data_reg_0_1_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y39      top/adapter/core/Queue_1/ram_data_reg_0_1_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y39      top/adapter/core/Queue_1/ram_data_reg_0_1_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y39      top/adapter/core/Queue_1/ram_data_reg_0_1_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y39      top/adapter/core/Queue_1/ram_data_reg_0_1_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y39      top/adapter/core/Queue_1/ram_data_reg_0_1_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y39      top/adapter/core/Queue_1/ram_data_reg_0_1_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y28     top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y28     top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y39      top/adapter/core/Queue_1/ram_data_reg_0_1_30_31/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  host_clk_i
  To Clock:  host_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       12.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.886ns  (required time - arrival time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 0.518ns (7.945%)  route 6.001ns (92.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 25.843 - 20.000 ) 
    Source Clock Delay      (SCD):    6.409ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.684     6.409    top/adapter/core/host_clk
    SLICE_X8Y43          FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDSE (Prop_fdse_C_Q)         0.518     6.927 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=988, routed)         6.001    12.929    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/SR[0]
    SLICE_X32Y51         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.488    25.843    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/host_clk
    SLICE_X32Y51         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.370    26.213    
                         clock uncertainty           -0.079    26.134    
    SLICE_X32Y51         FDCE (Recov_fdce_C_CLR)     -0.319    25.815    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         25.815    
                         arrival time                         -12.929    
  -------------------------------------------------------------------
                         slack                                 12.886    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 0.518ns (8.280%)  route 5.738ns (91.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 25.920 - 20.000 ) 
    Source Clock Delay      (SCD):    6.409ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.684     6.409    top/adapter/core/host_clk
    SLICE_X8Y43          FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDSE (Prop_fdse_C_Q)         0.518     6.927 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=988, routed)         5.738    12.665    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/SR[0]
    SLICE_X36Y22         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.564    25.920    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/host_clk
    SLICE_X36Y22         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.384    26.304    
                         clock uncertainty           -0.079    26.225    
    SLICE_X36Y22         FDCE (Recov_fdce_C_CLR)     -0.405    25.820    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         25.820    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 0.518ns (8.280%)  route 5.738ns (91.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 25.920 - 20.000 ) 
    Source Clock Delay      (SCD):    6.409ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.684     6.409    top/adapter/core/host_clk
    SLICE_X8Y43          FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDSE (Prop_fdse_C_Q)         0.518     6.927 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=988, routed)         5.738    12.665    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/SR[0]
    SLICE_X36Y22         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.564    25.920    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/host_clk
    SLICE_X36Y22         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg/C
                         clock pessimism              0.384    26.304    
                         clock uncertainty           -0.079    26.225    
    SLICE_X36Y22         FDCE (Recov_fdce_C_CLR)     -0.405    25.820    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         25.820    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             15.116ns  (required time - arrival time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.518ns (12.250%)  route 3.710ns (87.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 25.854 - 20.000 ) 
    Source Clock Delay      (SCD):    6.409ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.684     6.409    top/adapter/core/host_clk
    SLICE_X8Y43          FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDSE (Prop_fdse_C_Q)         0.518     6.927 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=988, routed)         3.710    10.638    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/SR[0]
    SLICE_X27Y37         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.498    25.854    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/host_clk
    SLICE_X27Y37         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg/C
                         clock pessimism              0.384    26.238    
                         clock uncertainty           -0.079    26.159    
    SLICE_X27Y37         FDCE (Recov_fdce_C_CLR)     -0.405    25.754    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         25.754    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                 15.116    

Slack (MET) :             16.311ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.773ns (24.228%)  route 2.417ns (75.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 25.911 - 20.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.685     6.410    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478     6.888 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.837     7.725    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.295     8.020 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.580     9.601    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y0           FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.555    25.911    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y0           FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.484    26.395    
                         clock uncertainty           -0.079    26.316    
    SLICE_X5Y0           FDCE (Recov_fdce_C_CLR)     -0.405    25.911    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.911    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 16.311    

Slack (MET) :             16.311ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.773ns (24.228%)  route 2.417ns (75.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 25.911 - 20.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.685     6.410    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478     6.888 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.837     7.725    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.295     8.020 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.580     9.601    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y0           FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.555    25.911    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y0           FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.484    26.395    
                         clock uncertainty           -0.079    26.316    
    SLICE_X5Y0           FDCE (Recov_fdce_C_CLR)     -0.405    25.911    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.911    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 16.311    

Slack (MET) :             16.311ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.773ns (24.228%)  route 2.417ns (75.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 25.911 - 20.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.685     6.410    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478     6.888 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.837     7.725    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.295     8.020 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.580     9.601    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y0           FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.555    25.911    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y0           FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.484    26.395    
                         clock uncertainty           -0.079    26.316    
    SLICE_X5Y0           FDCE (Recov_fdce_C_CLR)     -0.405    25.911    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         25.911    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 16.311    

Slack (MET) :             16.357ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.773ns (24.228%)  route 2.417ns (75.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 25.911 - 20.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.685     6.410    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478     6.888 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.837     7.725    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.295     8.020 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.580     9.601    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y0           FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.555    25.911    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.484    26.395    
                         clock uncertainty           -0.079    26.316    
    SLICE_X5Y0           FDPE (Recov_fdpe_C_PRE)     -0.359    25.957    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.957    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 16.357    

Slack (MET) :             16.357ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.773ns (24.228%)  route 2.417ns (75.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 25.911 - 20.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.685     6.410    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478     6.888 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.837     7.725    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.295     8.020 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.580     9.601    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y0           FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.555    25.911    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.484    26.395    
                         clock uncertainty           -0.079    26.316    
    SLICE_X5Y0           FDPE (Recov_fdpe_C_PRE)     -0.359    25.957    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         25.957    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 16.357    

Slack (MET) :             16.357ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.773ns (24.228%)  route 2.417ns (75.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 25.911 - 20.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.685     6.410    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478     6.888 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.837     7.725    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.295     8.020 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.580     9.601    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y0           FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9686, routed)        1.555    25.911    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.484    26.395    
                         clock uncertainty           -0.079    26.316    
    SLICE_X5Y0           FDPE (Recov_fdpe_C_PRE)     -0.359    25.957    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.957    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 16.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.247ns (47.917%)  route 0.268ns (52.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.569     1.826    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.148     1.974 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     2.111    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y0           LUT3 (Prop_lut3_I2_O)        0.099     2.210 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     2.341    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y0           FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.837     2.374    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y0           FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.535     1.839    
    SLICE_X9Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.747    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.247ns (47.917%)  route 0.268ns (52.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.569     1.826    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.148     1.974 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     2.111    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y0           LUT3 (Prop_lut3_I2_O)        0.099     2.210 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     2.341    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y0           FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.837     2.374    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y0           FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.535     1.839    
    SLICE_X9Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.747    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.247ns (47.917%)  route 0.268ns (52.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.569     1.826    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.148     1.974 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     2.111    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y0           LUT3 (Prop_lut3_I2_O)        0.099     2.210 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     2.341    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y0           FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.837     2.374    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y0           FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.535     1.839    
    SLICE_X9Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.747    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.247ns (47.917%)  route 0.268ns (52.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.569     1.826    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.148     1.974 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     2.111    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y0           LUT3 (Prop_lut3_I2_O)        0.099     2.210 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     2.341    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y0           FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.837     2.374    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.535     1.839    
    SLICE_X9Y0           FDPE (Remov_fdpe_C_PRE)     -0.095     1.744    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.247ns (47.917%)  route 0.268ns (52.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.569     1.826    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.148     1.974 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     2.111    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y0           LUT3 (Prop_lut3_I2_O)        0.099     2.210 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     2.341    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y0           FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.837     2.374    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.535     1.839    
    SLICE_X9Y0           FDPE (Remov_fdpe_C_PRE)     -0.095     1.744    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.247ns (47.917%)  route 0.268ns (52.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.569     1.826    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.148     1.974 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     2.111    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y0           LUT3 (Prop_lut3_I2_O)        0.099     2.210 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     2.341    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y0           FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.837     2.374    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.535     1.839    
    SLICE_X9Y0           FDPE (Remov_fdpe_C_PRE)     -0.095     1.744    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.247ns (37.783%)  route 0.407ns (62.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.569     1.826    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.148     1.974 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     2.111    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y0           LUT3 (Prop_lut3_I2_O)        0.099     2.210 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.269     2.479    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X10Y1          FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.837     2.374    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y1          FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.513     1.861    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.794    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.247ns (37.783%)  route 0.407ns (62.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.569     1.826    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.148     1.974 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     2.111    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y0           LUT3 (Prop_lut3_I2_O)        0.099     2.210 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.269     2.479    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X10Y1          FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.837     2.374    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y1          FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.513     1.861    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.794    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.247ns (37.783%)  route 0.407ns (62.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.569     1.826    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.148     1.974 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     2.111    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y0           LUT3 (Prop_lut3_I2_O)        0.099     2.210 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.269     2.479    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X10Y1          FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.837     2.374    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y1          FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.513     1.861    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.794    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.247ns (37.783%)  route 0.407ns (62.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.569     1.826    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.148     1.974 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     2.111    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y0           LUT3 (Prop_lut3_I2_O)        0.099     2.210 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.269     2.479    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X10Y1          FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9686, routed)        0.837     2.374    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y1          FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.513     1.861    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.794    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.686    





