v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 43900 46100 1 0 0 resistor-1.sym
{
T 44200 46500 5 10 0 0 0 0 1
device=RESISTOR
T 44200 46400 5 10 1 1 0 0 1
refdes=R1
}
C 45500 46100 1 0 0 resistor-1.sym
{
T 45800 46500 5 10 0 0 0 0 1
device=RESISTOR
T 45800 46400 5 10 1 1 0 0 1
refdes=R2
}
C 46800 44800 1 90 0 capacitor-1.sym
{
T 46100 45000 5 10 0 0 90 0 1
device=CAPACITOR
T 46300 45300 5 10 1 1 180 0 1
refdes=C2
T 45900 45000 5 10 0 0 90 0 1
symversion=0.1
}
C 45300 46200 1 90 0 capacitor-1.sym
{
T 44600 46400 5 10 0 0 90 0 1
device=CAPACITOR
T 45000 46900 5 10 1 1 180 0 1
refdes=C1
T 44400 46400 5 10 0 0 90 0 1
symversion=0.1
}
C 46800 46800 1 180 1 opamp-1.sym
{
T 47500 46000 5 10 0 0 180 6 1
device=OPAMP
T 47500 46200 5 10 1 1 180 6 1
refdes=U?
T 47500 45400 5 10 0 0 180 6 1
symversion=0.1
}
C 44200 47400 1 0 0 input-1.sym
{
T 44200 47700 5 10 0 0 0 0 1
device=INPUT
T 44200 47700 5 10 1 2 0 0 1
Fonte=1
}
C 42900 46100 1 0 0 input-1.sym
{
T 42900 46400 5 10 0 0 0 0 1
device=INPUT
T 42900 46400 5 10 1 2 0 0 1
Entrada=1
}
C 48400 46300 1 0 0 output-1.sym
{
T 48500 46600 5 10 0 0 0 0 1
device=OUTPUT
T 48600 46600 5 10 1 2 0 0 1
Sa√≠da=1
}
C 46500 44200 1 0 0 gnd-1.sym
N 45000 47500 47300 47500 4
N 47300 47500 47300 46800 4
N 47800 46400 48400 46400 4
N 46600 44800 46600 44500 4
N 43700 46200 43900 46200 4
N 45100 47100 47800 47100 4
N 47800 47100 47800 46400 4
N 46800 46600 46800 47100 4
N 44800 46200 45500 46200 4
N 46400 46200 46800 46200 4
N 46600 45700 46600 46200 4
N 47300 46000 47300 44600 4
N 47300 44600 46600 44600 4
