# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../lab1/lab1.srcs/sources_1/new/bcd_to_seven_seg.vhd"
vhdl xil_defaultlib  "../../../lab_4.srcs/sources_1/new/decade_counter.vhd"
vhdl xil_defaultlib  "../../../lab_4.srcs/sources_1/new/centurycounter.vhd"

# Do not sort compile order
nosort
