// Seed: 1429198267
module module_0;
  wor id_2;
  parameter id_3 = -1;
  wire id_4;
  function bit id_5(input id_6, input id_7 = id_3, input id_8, output id_9);
    if (id_5) begin : LABEL_0
      begin : LABEL_0
        begin : LABEL_0
          @(negedge 1);
        end
        if (id_7.id_9 * id_6) id_7 = 1 - id_6;
      end
      @(posedge -1 ? 1 : -1) begin : LABEL_0
        if (1'b0) id_3 <= id_1;
        else @* @(posedge id_8 or id_3 or posedge -1) id_3 <= -1;
        id_6 <= -1;
      end
      id_3 = 1'b0;
      return -1;
    end else;
    id_3 <= 1;
    id_3 <= 1;
  endfunction
  assign id_5 = id_7;
  assign id_2 = -1;
  wire id_10, id_11;
  tri1 id_12 = 1;
  wire id_13, id_14;
  wire id_15;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input uwire id_2,
    output tri id_3,
    output wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    output tri1 id_8,
    input uwire id_9,
    input wor id_10,
    output uwire id_11,
    output wor id_12,
    input tri id_13,
    input tri id_14,
    input supply0 id_15,
    input uwire id_16,
    output wand id_17,
    input tri id_18,
    input tri1 id_19,
    output tri0 id_20,
    output tri0 id_21,
    output supply1 id_22,
    input tri0 id_23,
    output tri0 id_24,
    output wand id_25,
    input wand id_26,
    input tri0 id_27,
    output wire id_28,
    input supply0 id_29,
    input uwire id_30,
    output uwire id_31,
    input wire id_32,
    input wand id_33,
    output tri0 id_34,
    output wor id_35,
    output wand id_36,
    input uwire id_37
);
  module_0 modCall_1 ();
  assign modCall_1.type_21 = 0;
endmodule
