Source Block: oh/eproto_rx/hdl/eproto_rx.v@91:101@HdlIdDef
   reg            write_1;
   reg            access_1;
   reg [31:0]     data_1;
   reg [31:0]     srcaddr_1;

   reg            rxactive_2;
   reg [3:0]      ctrlmode_2;
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;

Diff Content:
- 96    reg            rxactive_2;
+ 96    reg            stream_1;

Clone Blocks:
Clone Blocks 1:
oh/eproto_rx/hdl/eproto_rx.v@81:91
   reg [1:0]      datamode_0;
   reg            write_0;
   reg            access_0;
   reg [31:16]    data_0;

   reg [2:0]      rxalign_1;
   reg            rxactive_1;
   reg [3:0]      ctrlmode_1;
   reg [31:0]     dstaddr_1;
   reg [1:0]      datamode_1;
   reg            write_1;

Clone Blocks 2:
oh/eproto_rx/hdl/eproto_rx.v@83:93
   reg            access_0;
   reg [31:16]    data_0;

   reg [2:0]      rxalign_1;
   reg            rxactive_1;
   reg [3:0]      ctrlmode_1;
   reg [31:0]     dstaddr_1;
   reg [1:0]      datamode_1;
   reg            write_1;
   reg            access_1;
   reg [31:0]     data_1;

Clone Blocks 3:
oh/eproto_rx/hdl/eproto_rx.v@89:99
   reg [31:0]     dstaddr_1;
   reg [1:0]      datamode_1;
   reg            write_1;
   reg            access_1;
   reg [31:0]     data_1;
   reg [31:0]     srcaddr_1;

   reg            rxactive_2;
   reg [3:0]      ctrlmode_2;
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;

Clone Blocks 4:
oh/eproto_rx/hdl/eproto_rx.v@86:96
   reg [2:0]      rxalign_1;
   reg            rxactive_1;
   reg [3:0]      ctrlmode_1;
   reg [31:0]     dstaddr_1;
   reg [1:0]      datamode_1;
   reg            write_1;
   reg            access_1;
   reg [31:0]     data_1;
   reg [31:0]     srcaddr_1;

   reg            rxactive_2;

Clone Blocks 5:
oh/eproto_rx/hdl/eproto_rx.v@82:92
   reg            write_0;
   reg            access_0;
   reg [31:16]    data_0;

   reg [2:0]      rxalign_1;
   reg            rxactive_1;
   reg [3:0]      ctrlmode_1;
   reg [31:0]     dstaddr_1;
   reg [1:0]      datamode_1;
   reg            write_1;
   reg            access_1;

Clone Blocks 6:
oh/eproto_rx/hdl/eproto_rx.v@96:106
   reg            rxactive_2;
   reg [3:0]      ctrlmode_2;
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;
   reg [31:0]     data_2;
   reg [31:0]     srcaddr_2;

   // Here we handle any alignment of the frame within an 8-cycle group,
   // though in theory frames should only start on rising edges??

Clone Blocks 7:
oh/eproto_rx/hdl/eproto_rx.v@84:94
   reg [31:16]    data_0;

   reg [2:0]      rxalign_1;
   reg            rxactive_1;
   reg [3:0]      ctrlmode_1;
   reg [31:0]     dstaddr_1;
   reg [1:0]      datamode_1;
   reg            write_1;
   reg            access_1;
   reg [31:0]     data_1;
   reg [31:0]     srcaddr_1;

Clone Blocks 8:
oh/eproto_rx/hdl/eproto_rx.v@94:104
   reg [31:0]     srcaddr_1;

   reg            rxactive_2;
   reg [3:0]      ctrlmode_2;
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;
   reg [31:0]     data_2;
   reg [31:0]     srcaddr_2;


Clone Blocks 9:
oh/eproto_rx/hdl/eproto_rx.v@92:102
   reg            access_1;
   reg [31:0]     data_1;
   reg [31:0]     srcaddr_1;

   reg            rxactive_2;
   reg [3:0]      ctrlmode_2;
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;
   reg [31:0]     data_2;

Clone Blocks 10:
oh/eproto_rx/hdl/eproto_rx.v@93:103
   reg [31:0]     data_1;
   reg [31:0]     srcaddr_1;

   reg            rxactive_2;
   reg [3:0]      ctrlmode_2;
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;
   reg [31:0]     data_2;
   reg [31:0]     srcaddr_2;

Clone Blocks 11:
oh/eproto_rx/hdl/eproto_rx.v@85:95

   reg [2:0]      rxalign_1;
   reg            rxactive_1;
   reg [3:0]      ctrlmode_1;
   reg [31:0]     dstaddr_1;
   reg [1:0]      datamode_1;
   reg            write_1;
   reg            access_1;
   reg [31:0]     data_1;
   reg [31:0]     srcaddr_1;


Clone Blocks 12:
oh/eproto_rx/hdl/eproto_rx.v@88:98
   reg [3:0]      ctrlmode_1;
   reg [31:0]     dstaddr_1;
   reg [1:0]      datamode_1;
   reg            write_1;
   reg            access_1;
   reg [31:0]     data_1;
   reg [31:0]     srcaddr_1;

   reg            rxactive_2;
   reg [3:0]      ctrlmode_2;
   reg [31:0]     dstaddr_2;

Clone Blocks 13:
oh/eproto_rx/hdl/eproto_rx.v@95:105

   reg            rxactive_2;
   reg [3:0]      ctrlmode_2;
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;
   reg [31:0]     data_2;
   reg [31:0]     srcaddr_2;

   // Here we handle any alignment of the frame within an 8-cycle group,

Clone Blocks 14:
oh/eproto_rx/hdl/eproto_rx.v@87:97
   reg            rxactive_1;
   reg [3:0]      ctrlmode_1;
   reg [31:0]     dstaddr_1;
   reg [1:0]      datamode_1;
   reg            write_1;
   reg            access_1;
   reg [31:0]     data_1;
   reg [31:0]     srcaddr_1;

   reg            rxactive_2;
   reg [3:0]      ctrlmode_2;

