t determinist builtin pattern gener sequenti circuit a present new pattern gener approach determinist builtin self test bist sequenti circuit approach base precomput test sequenc especi suit sequenti circuit contain larg number flipflop rel control primari input circuit often encount embed core filter digit signal process difficult test requir long test sequenc show statist encod precomput test sequenc combin lowcost pattern decod provid determinist bist practic level overhead optim huffman code nearoptim comma code especi use test set encod approach exploit recent advanc automat test pattern gener sequenti circuit and unlik bist scheme requir access gatelevel model circuit test easili autom integr design autom tool experiment result isca benchmark circuit show propos method provid higher fault coverag pseudorandom test shorter test applic time low moder hardwar overhead b tabl illustr huffman code exampl test set td four uniqu pattern total eighti column tabl list four pattern list correspond number occurr fi pattern xi column list correspond probabl occurr pi given fi jtdj final column give correspond huffman code uniqu pattern note common pattern x encod singl bit ex ex codeword x sinc codeword appear prefix longer codeword the prefixfre properti sequenc encod test vector treat serial bitstream decod done soon last bit codeword read properti essenti sinc variablelength codeword cannot read memori word usual fashion huffman code illustr tabl con structedbygeneratingabinarytreehuffmantreewith tabl test set encod simpl exampl test sequenc test pattern uniqu occur probabl huffman comma pattern renc occurr codeword codeword iyengar chakrabarti murray fig exampl illustr construct huffman code edg label either illustr fig uniqu pattern xi tabl associ leaf node tree initi consist unmark node huffman code procedur iter select two node vi vj lowest probabl occurr mark them gener parent node vij vi vj two node uniqu procedur arbitrarili choos two node lowest probabl edg vijvi vijvj label label chosen arbitrarili affect amount compress node vij assign probabl occurr pij pi c pj process continu one unmark node left tree codeword exi obtain travers path root huffman tree correspond leaf node vi sequenc valu edg path provid exi huffman code procedur worst case complex om log m thu encod donein reason time averag number bit per patternplh averag length codeword given lh imd wi pi wi length codeword correspond test pattern xi averag length codeword exampl therefor given lh c c c bit next compar huffman code equallength code let lh le averag length codeword huffman code equallength code sinc huffman code optim clear lh lew next show lh le certain condit theorem uniqu pattern probabl occurr number uniqu pattern power lh le proof uniqu pattern td probabl occurr p m entropi htd imd pi log pi log bit equallength encod le ddlog me power le log m equal entropi bound therefor l dle case theorem restat gener form term structur huffman tree theorem huffman tree full binari tree lh le proof full binari tree k level k vertic k leaf vertic therefor huffman tree full binari tree leaf vertic must power number level must log c follow everi pathfrom root leaf vertex length log m uniqu pattern td probabl occurr power huffman tree inde full binari tree theorem therefor impli theorem note theorem suffici necessari lh equal le figur show huffman tree lh le even though full binari tree practic implic theorem huffman encod less use probabl uniqu test pattern similar tend happen instanc ratio number flipflop number primari input cut denot section low theorem suggeststhatevenwhen ishigh theprobabilitydistri bution uniqu test pattern analyz fig exampl nonful binari tree l le determin statist encod worthwhil how ever case analyz high statist encod inde effect comma code although huffman code provid optim test set com pression alway yield lowestcost decod circuit therefor also employ nonoptim code name comma code often lead effici decod circuit comma code also prefixfre deriv name fact contain termin symbol eg end codeword comma encod procedur first sort uniqu pattern decreas order probabl occurr encod first pattern ie probabl pattern second third on procedur encod pattern addingatothebegin previou codeword codeword ith uniqu pattern xi thu given sequenc i follow comma codeword uniqu pattern exampl test set section list column tabl procedur complex om log mand simpler huffman encod procedur comma code also requir substanti simpler decod dc huffman code sinc comma codeword essenti sequenc follow zero decod need maintain count number receiv signi fie end codeword count map correspond test pattern given test sequenc td uniqu pattern probabl occurr p p pm apverag length comma codeword given lc imd ipi sinc code nonoptim lc lh howev comma code provid nearoptim compress ie limmlc lh td satisfi certain properti hold typic test sequenc larg number repeat pattern first present condit comma code nearoptim properti td requir satisfi condit binari tree leaf node x xxm skew distanc di xi root given di determinist builtin pattern gener instanc huffman tree fig skew binari tree four leaf node theorem let p p pm probabl occurr uniqu pattern td let lh lc averag length codeword huffman comma code respect huffman tree td skew lc lh pm limmlc lh proofpif huffman tree td skepw lh imd ipi c m pm lc imd ipi therefor lc lh pm also know p p pm therefor pm m impli limm pm henc lc lh vanishingli small skew huffman tree comma code nearoptim next deriv necessari suffici condit td must satisfi order huffman tree skew theorem let p p pm probabl occurr uniqu pattern td huffman tree td skew if probabl occurr satisfi condit xm proof prove suffici theorem necess proven similarli gener huffman tree pattern x xxm td whose probabl occurr satisfi let leaf node correspond ith pattern vi two leaf node vm vm correspond pattern xm xm lowest probabl pm pm first select parent node vmm probabl pm c pm generatepd them now pm pm andfrom pm mkdm pkthu pm pm c pm therefor leaf node vm vmm two node lowest probabl parent vmmm probabl pm c pm c pm gener them similarli parent vmmi gener node vi vmmici fmg process termin root vmm gener leaf node v vmm distanc v root therefor similarli di i fmg leaf node vm vm equidist root iyengar chakrabarti murray sinc share common parent vmm thu dm therefor di satisfi fmg huffman tree skew next determin relationship jtdj m number uniqu pattern test set huffman tree skew show jtdj must exponenti huffman tree skew properti often satisfi determinist test set sequenti circuit larg number flipflop primari input theorem let jtdj total number pattern number uniqu pattern td re pectiv huffman tree td skew denot asymptot lower bound sens f m gm impli limm gfm d proof let f f fm number poccurr uniqu pattern td jtdjd imd fi know fm fm fm fm fm fm c fm sim ilarli fm fm lower bound thu form fibponacci seri i therefor jtdjc imdsi si ith fibonacci termp given si ppic o ic c o om even m follow jtdjdm proof odd similar comma code nonoptim alway yield better compress equallength code follow theorem establish suffici condit comma code perform wors equallength code theorem let p p pm probabl occurr uniqu pattern td dlog pm mmc lc le lc le averag codeword length comma equallength code proof know le ddlog lc p c p ccmpm sinc p p pmlc pmmm c dlog me theorem follow exampl test set obtain use gentest pm dlog me henc comma codingperform wors equallength code test set note theorem provid necessari condit lc le fact easi construct data set lc le even though pm dlog follow theorem provid tighter con mmc dition comma code perform wors equallength code theorem let p p pm probabl occurr uniqu pattern td let lc le averag codeword length comma code equallength code let fi mini f ppici proof first note pi fipic pfi pic fimi pmi m sinc lc imd ipiit follow lc fim pm c fim pm c fim pm c cmfipm c mpm let e defin lc e get obtain fimfimccm theorem follow simplifi pm fifimmdlofigm addit mini f ppici g exce ie tabl huffman comma code word pattern test set s test occur probabl huffman comma pattern renc occurr codeword codeword everi data pattern occur twice often next mostfrequ data pattern replac fi byin obtain follow simpler suffici condit comma code perform wors equallength code corollari let p p pm probabl occur uniqu pattern td let lc le averag codeword length comma code equallength codingiffidmini f ppici g dlog pm mm lc le howev skew probabl distribut properti theorem appear easi satisfi case probabl occurr pattern typic case the test set shown tabl section decreas compress result use comma code instead optim huffman code compress test set given determinist builtin pattern gener lc lh pm theorem extrem small practic test set pm lh therefor lc compress loss one bit therefor huffman comma code effici encod sequenti circuit test set tgc design section illustr method construct employ statist encod precomput test sequenc illustr step involv encod decod test set benchmark circuit exampl huffman code first step encod process identifi uniqu pattern test set codeword develop uniqu pattern use huffman code construct method outlin section huffman tree use construct codeword pattern shown fig uniqu test pattern correspond codeword list tabl origin unencod test set td contain test pattern bit each requir bit memori storag hand encod test set bit per codeword henc requir bit memori therefor huffman encod td lead save storag order well contigu test pattern preserv encod test set te determin appli huffman encod procedur tditi fig huffman tree test set s iyengar chakrabarti murray fig illustr propos test applic techniqu store onchip read one bit time test applic sequenc gener sg fig therefor rom store te test pattern td obtain decod use simpl finitest machin fsm tablelookup base method typic use softwar implement huffman decod ineffici onchip hardwareimpl decod decod dc therefor sequenti circuit unlik combin fullscan circuit combin decod use figur outlin propos test applic scheme exploit prefixfre properti huffman code thu pattern decod immedi bit compress data stream encount next describ state diagram fsm decod dc use exampl figur show state transit diagram dc number state equal number nonleaf node correspond huffman tree exampl huffman tree fig seven nonleaf node henc correspond fsm fig seven statess ss fsm receiv singlebit input sg produc nbitwid test pattern well singlebit control output test vec control output enabl valid test pattern cut gener decoderthi happen whenev transit made state s use test vec signal ensur test sequenc td preserv addit test pattern appli cut henc huffman code provid effici encod test pattern fig state transit diagram fsm decod s straightforward decod procedur use test applic tradeoff involv increas test applic time sinc decod examin one bit clock cycl fortun increas directli relat amount test set compress achievedth higher degre compress lesser impact t theorem test applic time increas lh averag length huffman codeword proof state transit diagram fig show wi clock cycl requir appli test pattern xi map codeword wi bit henc test applic time number clock cycl given id wi jtdj total number pattern test set td tphejttdejst applic time therefor increas factor id wi jtdjdlh averag length codeword experiment result test set compress section show averag length huffman codeword typic test set less impli increas test applic time rare exce sinc test pattern appli bist environ increas test time accept littl impact test cost test qualiti figur show netlist decod circuit s circuit gener test set obtain use gentest design simplifi consider presenc larg number dontcar decod specif design autom tool exploit optim cost onchip decod dc reduc note possibl share decod chip among multipl cut encod problem reformul encod test set cut togeth combin test set obtain composit test set appli encod procedur obtain encod test set figur illustr singl sequenc gener sg pattern decod dc use appli test set multipl cut number primari input note share pattern decod also possibl cut unequ number primari input share is howev effi cient differ number primari input small slight increas size com pare te offset hardwar save obtain determinist builtin pattern gener fig gatelevel netlist fsm decod s decod share next present upper lower bound huffman codeword length two test set encod jointli theorem let td td test set two cut number primari input let td obtain combin td td let m nl m nl number uniqu pat tern total number pattern averag huffman codeword length td td respect let l averag huffman codeword length let n defin as maxfm mg addit let pi qi m probabl occurr ith uniqu pattern fig bist sequenc gener decod circuit use test multipl cut iyengar chakrabarti murray tdtd log flmin l n log fimax c ifimax largest valu fi n pi c smallest valu fl n pi c nqi nflpi n pi c nqi proofhskipptw use fact htd l htd htd entropi td td respec tive probabl occurr ith uniqu pattern td n pi c nqi n entropi td therefor given ht log follow theorem statement therefor n l log fimax c n l log fimax log fimax therefor l nl c nl next prove lower bound theorem statement flmin note lower bound meaning pi requiresthat td td set uniqu pattern therefor m therefor now htd l htd l therefor l htd nl c nln log flmin tighter lower bound l given follow corollari theorem corollari let l htd c l htd c let flmin defin theorem special case n n l cl log exampl let td td test set two differ cut five primari input each suppos contain uniqu pattern shown fig n n probabl occurrencepof pattern td td satisfi therefor l id ipi c p similarli l theorem fimax flmin sinc n n bound l given l c l log flmin therefor fig uniqu pattern probabl occurr exampl illustr theorem l now pattern also satisfi therefor l ip cp clearli lie calcul bound p probabl occurr pattern xi td experiment result test set encod decod overhead section show inde possibl achiev high level compress reduc decod overhead significantli test set two differ cut number primari input jointli encod singl decod dc share among them comma code next describ test set compress test applic use comma encod again illustr encod decod scheme use exampl uniqu pattern test set first identifi sort decreas order probabl occur renc codeword gener pattern accord comma code construct procedur describ section comma codeword gener uniqu pattern test set list tabl probabl occurr test pattern shown tabl clearli satisfi theorem therefor encod nearoptim comma encod test set bit per codeword requir bit storag increas one bit optim huffman encod test set describ section henc reduct test set compress aris use comma code instead huffman code exampl slight decreas test set compress due use comma code offset reduc complex pattern decod dc figur illustr pattern decod circuit test set decod construct use binari counter combin logic map counter state test pattern test applic scheme fig huffman decod invert input bit use gener test vec signal ensur cut clock receiv test vec also gate clock cut use reset counter fall edg clock bit valu receiv sg therefor result flip flop counter clock next state the termin comma present end determinist builtin pattern gener fig comma pattern decod test set state half clock cyle test pattern thu latch cut counter reset comma decod simpler implement huffman de coder binari counter alreadi present normal oper use reduc overhead case huffman code theorem increas test time due comma code equal averag length codeword runlength encod final describ runlength encod statist encod test sequenc te achiev compress exploit fact sequenc ident test pattern run common test set sequenti circuit high ratio flipflop primari input exampl test set s run pattern occur length huffman comma encod exploit larg number repetit pattern test sequenc without directli make use fact mani contigu ident pattern runlength encod exploit properti test sequencesit therefor complement statist encod huffman comma encod transform sequenc test pattern compress serial bit stream test set occurr test pattern replac byatabl therefor long run present statist compress bit stream iyengar chakrabarti murray tabl distribut run huffman encod test set circuit no run no run run runlength length compress use runlength code runlength code data compress techniqu replac sequenc ident symbol copi repeat symbol length se quenc exampl run encod runlength encod use recent reduc time download test set ate across network improv upon basic runlength encod scheme consid run substanti probabl occurr statist encod bit stream uniqu symbol repres run particular length and correspond bit store valu repeat bit gener bit repres length run decod therefor obviat need store copi repeat bit describ runlength encod process use exampl analysi huffman encod test set yield distribut run shown tabl encod run would obvious expens bit would requir run sinc instanc instanc exist therefor use combin bit encod frequent occur run less frequent occur run divid smaller consecut run encod exampl encod follow figur encod appli portion huffman encod test set encod run store rom output runlength decod runlength decod provid singl bit everi clock cycl huffman or comma decod test applic runlength decod consist binari counter small amount combin logic figur illustr runlength decod test set bit use encod run eg fig a first map runlength bit runlength load counter output first bit run counter count preset valu send bit exampl huffman decoderineveryclockcycl whenthecounterreach gate output becom enabl rom output bit repres next run sinc one bit receiv huffman decod everi clock cycl runlength decod add test time experiment result section present experiment result test set encod sever isca benchmark circuit demonstr save onchip storag achiev use huffman comma runlength encod fig runlength encod appli portion huffman encod test set a bit encod type run b bit stream encod c runlength encod data fig runlength decod test set consid circuit number flipflop f consider greater number primari input n denot ratio fn tabl list valu isca circuit circuit high valu shown bold circuit especi hard test rel larg number intern state primari input tabl tabl ratio number flipflop number primari input jtdj length hitec test sequenc isca circuit cut jtdj cut jtdj determinist builtin pattern gener see circuit typic requir longer sequenc test pattern hand excel candid encod approach sever isca benchmark circuit high valu therefor suitabl scanbas test propos approach encod nonscan test set present result circuit howev statist encod fullscan test set circuit line propos approach recent shown effect reduc amount memori requir test storag perform experi test set singl stuck line ssl fault obtain gentest atpg program well hitec gatest test set univers illinoi measur fault coverag test set use proof fault simul ensur coverag compar bestknown fault coverag circuit next present result compress achiev use huffman comma code four test set tabl compar number bit requir store encod test set requir store correspond unencod test set td number bit requir scheme moder substanti less requir store unencod test set reduc significantli test set share among multipl cut type includ chip corebas dsp circuit save sg memori present tabl substanti case differ compress due use comma code instead huffman code small tabl show compress achiev appli runlength code te present result runlength encod circuit use gentest test set test applic time requir consider less requir pseudorandom test even though number clock cycl c greater number pattern td c lhjtdj huffman code c lcjtdj comma code tabl compar number test pattern appli number clock cycl requir fault coverag obtain method correspond figur report recent two pseudorandom test scheme test applic time requir method much less pseudorandom test method also achiev higher fault coverag circuit iyengar chakrabarti murray tabl experiment result test set compress isca circuit high valu averag percentag codeword length compress isca circuit nmjtdjtbit lh lc hbit cbit ce gentest gatest n no primari input m no uniqu test pattern tbit total no bit td hbit no bit huffman encod cbit no bit comma encod acomma code applic test set s probabl occurr test pattern satisfi given theorem tabl percentag compress achiev runlength code appli huffman comma encod td number bit percentag compress isca circuit tbit hbit cbit hrbit crbit ce hre cre hrbit no bit encod test set huffman runlength encod crbit no bit encod test set comma runlength encod determinist builtin pattern gener tabl number clock cycl c requir fault coverag obtain use pseudorandom test compar correspond figur use precomput determinist test set number pattern jtdj number clock cycl c fault coverag isca circuit a a deta det detb a recent propos pseudorandom bist method det determinist test use precomput test set bthe best fault coverag achiev precomput determinist test cresult circuit report tabl liter count huffman comma decod four test set decod cost liter huffman decod comma decod isca circuit gen hit gat strat gen hit gat strat gen gentest hit hitec gat gatest strat strateg next present experiment result huffman comma decod implement design synthes fsm decod use epoch cad tool cascad design autom low moder decod cost tabl show decod algorithm easili implement bist scheme note largest benchmark circuit requir extrem small overhead synth size rom area cut area decod area cut area store encod test set decod thu demonstr propos approach scalabl feasibl incorpor encod test set onchip larger circuit note that huffman comma encod reduc number bit store serial rom may increas hardwar requir rom address gener convent fixedlength encod scheme size counter requir rom address gener dlog jtdje encod rom requir dlogjtdjlebit counter address gener l averag codeword length howev sinc l small logarithm increas counter size also small eg size counter chang s increas s hardwar overhead figur tabl includ small increas counter size may argu specialpurpos minim state fsm may use produc precomput sequenc howev seen overhead fsm prohibit especi long test sequenc addit specialpurpos fsm wouldbespecifictoasinglecutontheotherhand decod dc propos scheme share among multipl cut therebi reduc overal tgc overhead tabl compar overhead propos determinist bist scheme overhead pseudorandom bist method sever circuit overhead pseudorandom method obtain iyengar chakrabarti murray tabl liter count propos techniqu compar pseudorandom test determinist tgc cost pseudorandom number isca decod total tgc cost test point circuit cost cost map gate count figur liter count standard cell epoch librari determinist tgc requir greater area pseudorandom tgc differ quit small thu may accept higher fault coverag shorter test time requir note also pseudorandom method requir addit larg number observ test point requir gatelevel model cut well addit primari output rout moreov may also increas size respons monitor cut output propos tgc requir circuit modif thu make applic test corebas design use precomput test sequenc final present experiment result test set compress decod overhead use singl decod test sever cut chip tabl show level compress obtain combin test set compar obtain individu test set fact sever case overal compress higher obtain one individu test set percentag area overhead requir decod reduc significantli singl decod share among sever cut note case comma decod major part overhead contribut binari coun ter exampl comma decod pair head combin logic repres overhead counter also use normal oper system bist overhead reduc further test applic techniqu therefor clearli scalabl increas circuit com plexiti decod overhead also tend decreas increas clearli demonstr propos test techniqu well suit circuit high conclus present novel techniqu determinist builtin pattern gener sequenti circuit approach especi suit sequenti circuit larg number flipflop rel tabl percentag compress test set encod jointli percentag huffman compress percentag comma compress circuit gen hit gat strat gen hit gat strat tabl decod cost liter percentag decod overhead singl decod share among sever cut decod cost liter percentag decod overhead circuit gen hit gat strat gen hit gat strat fs sg determinist builtin pattern gener primari input circuit embed ms hsiao em rudnick jh patel altern strate core gatelevel model avail gie sequenti circuit atpg proc european design shown statist encod precomput test conf pp tmniermannandjhpatel hitecatestgenerationpack test sequenc lead effect compress therebi age sequenti circuit proc european design autom allowingonchipstorageofencodedtestsequencesw conf pp also shown averag codeword length dg saab yg saab ja abraham automat test nonoptim comma code nearli equal av vector cultiv sequenti vlsi circuit use genet erag codeword length optim huffman code algorithm ieee tran comput aid design vol pp oct test sequenc satisfi certain proeprti k chakrabarti bt murray j liu m zhu test gener satisfi test sequenc typic sequen compress builtin self test proc int test conf tial circuit therefor comma code nearoptim pp practic f brglez d bryan k kozminski combin profil result show huffman comma encod sequenti benchmark circuit proc int symp circuit system pp ing test sequenc follow runlength encod msb romdhan vk madisetti jw hine quick greatli reduc memori requir test stor turnaround asic design vhdl corebas behavior age small increas test time offset synthesi kluwer academ publish boston ma high degre test set compress achiev fur jp hay comput architectur organ rd ed thermor test time consider less mcgrawhil new york ny g held data compress techniqu applic pseudorandom method develop effici hardwareandsoftwareconsider johnwiley chichest lowoverhead pattern decod method appli west sussex test pattern cut also shown m jakobssen huffman code bitvector compress overhead reduc use sin inform process letter vol no pp oct gle decod test multipl cut chip tm cover ja thoma element inform theori propos techniqu thu offer promis bist john wiley new york ny methodolog complex nonscan partialscan m mansuripur introduct inform theori prentic circuit precomput test set readili hall inc englewood cliff nj avail v iyengar k chakrabarti effici finitest machin implement huffman decod inform process letter vol no pp jan dh green de knuth mathemat analysi r m reliabl comput laboratori depart electr comput engin univers illinoi urbanachampaign computeraid design vlsi circuit system verif builtin self test krishnendu chakrabarti receiv b indian institut technolog ph engin duke univers professor electr comput engin boston project embed core test archiv journal refer confer ieee sigma xi activ ieee test technolog technic council tttc murray receiv a albion colleg electr engin duke univers michigan technic staff gener motor research develop led project test system comput architectur adjunct lectur univers michigan sinc current project manag depend embed system tool system safeti engin current serv editori board journal electron test theori applic tr ctr a chandra k chakrabarti effici test data compress decompress systemonachip use intern scan chain golomb code proceed confer design autom test europ p march munich germani anshuman chandra krishnendu chakrabarti test data compress test resourc partit systemonachip use frequencydirect runlength fdr code ieee transact comput v n p august anshuman chandra krishnendu chakrabarti test resourc partit soc ieee design test v n p septemb michael j knieser franci g wolff chri a papachrist daniel j weyer david r mcintyr techniqu high ratio lzw compress proceed confer design autom test europ p march ismet bayraktaroglu alex orailoglu concurr applic compact compress test time data volum reduct scan design ieee transact comput v n p novemb a touba test data compress use dictionari select entri fixedlength indic acm transact design autom electron system toda v n p octob anshuman chandra krishnendu chakrabarti analysi test applic time test data compress method base compress code journal electron test theori applic v n p april