$date
	Mon Oct  9 17:14:56 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BitSliceTestHarness $end
$scope module bit_slice $end
$var wire 1 ! A $end
$var wire 1 " ADD $end
$var wire 1 # AND $end
$var wire 1 $ B $end
$var wire 1 % CIN $end
$var wire 1 & NAND $end
$var wire 1 ' NOR $end
$var wire 1 ( OR $end
$var wire 1 ) SUB $end
$var wire 1 * XOR $end
$var wire 1 + cout $end
$var wire 1 , res $end
$var wire 1 - sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1$
#2000
1!
0$
#3000
1$
#4000
1%
0!
0$
#5000
1$
#6000
1!
0$
#7000
1$
#8000
0%
0!
0$
1'
0(
#9000
1$
#10000
1!
0$
#11000
1$
#12000
1%
0!
0$
#13000
1$
#14000
1!
0$
#15000
1$
#16000
0%
0!
0$
1&
0'
#17000
1$
#18000
1!
0$
#19000
1$
#20000
1%
0!
0$
#21000
1$
#22000
1!
0$
#23000
1$
#24000
0%
0!
0$
1#
0&
#25000
1$
#26000
1!
0$
#27000
1$
#28000
1%
0!
0$
#29000
1$
#30000
1!
0$
#31000
1$
#32000
0%
0!
0$
1*
0#
#33000
1$
#34000
1!
0$
#35000
1$
#36000
1%
0!
0$
#37000
1$
#38000
1!
0$
#39000
1$
#40000
