Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Apr 05 14:27:53 2016
| Host         : DESKTOP-87HGRSN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ex57_control_sets_placed.rpt
| Design       : ex57
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                        | maxmin/address[8]_i_1_n_0 |                3 |              9 |
|  clk_IBUF_BUFG | maxmin/min[31]_i_1_n_0 | btnR_IBUF                 |                5 |             32 |
|  clk_IBUF_BUFG | maxmin/max[31]_i_1_n_0 | btnR_IBUF                 |                5 |             32 |
|  clk_IBUF_BUFG |                        |                           |               17 |             50 |
|  clk_IBUF_BUFG | maxmin/C_S             | btnR_IBUF                 |               15 |             64 |
+----------------+------------------------+---------------------------+------------------+----------------+


