
Micros_LAB_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003560  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  0800369c  0800369c  0001369c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003738  08003738  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  08003738  08003738  00013738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003740  08003740  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003740  08003740  00013740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003744  08003744  00013744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08003748  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  20000018  08003760  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000118  08003760  00020118  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006f0b  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018c6  00000000  00000000  00026f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000678  00000000  00000000  00028818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005a0  00000000  00000000  00028e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013fbb  00000000  00000000  00029430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007f89  00000000  00000000  0003d3eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007c78d  00000000  00000000  00045374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c1b01  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000017ec  00000000  00000000  000c1b54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000018 	.word	0x20000018
 8000158:	00000000 	.word	0x00000000
 800015c:	08003684 	.word	0x08003684

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000001c 	.word	0x2000001c
 8000178:	08003684 	.word	0x08003684

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b96e 	b.w	8000470 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	f040 8083 	bne.w	80002c4 <__udivmoddi4+0x118>
 80001be:	428a      	cmp	r2, r1
 80001c0:	4617      	mov	r7, r2
 80001c2:	d947      	bls.n	8000254 <__udivmoddi4+0xa8>
 80001c4:	fab2 f382 	clz	r3, r2
 80001c8:	b14b      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001ca:	f1c3 0120 	rsb	r1, r3, #32
 80001ce:	fa05 fe03 	lsl.w	lr, r5, r3
 80001d2:	fa20 f101 	lsr.w	r1, r0, r1
 80001d6:	409f      	lsls	r7, r3
 80001d8:	ea41 0e0e 	orr.w	lr, r1, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001e2:	fbbe fcf8 	udiv	ip, lr, r8
 80001e6:	fa1f f987 	uxth.w	r9, r7
 80001ea:	fb08 e21c 	mls	r2, r8, ip, lr
 80001ee:	fb0c f009 	mul.w	r0, ip, r9
 80001f2:	0c21      	lsrs	r1, r4, #16
 80001f4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	18ba      	adds	r2, r7, r2
 80001fe:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000202:	f080 8118 	bcs.w	8000436 <__udivmoddi4+0x28a>
 8000206:	4290      	cmp	r0, r2
 8000208:	f240 8115 	bls.w	8000436 <__udivmoddi4+0x28a>
 800020c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000210:	443a      	add	r2, r7
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f8 	udiv	r0, r2, r8
 8000218:	fb08 2210 	mls	r2, r8, r0, r2
 800021c:	fb00 f109 	mul.w	r1, r0, r9
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a1      	cmp	r1, r4
 8000228:	d909      	bls.n	800023e <__udivmoddi4+0x92>
 800022a:	193c      	adds	r4, r7, r4
 800022c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000230:	f080 8103 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000234:	42a1      	cmp	r1, r4
 8000236:	f240 8100 	bls.w	800043a <__udivmoddi4+0x28e>
 800023a:	3802      	subs	r0, #2
 800023c:	443c      	add	r4, r7
 800023e:	1a64      	subs	r4, r4, r1
 8000240:	2100      	movs	r1, #0
 8000242:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000246:	b11e      	cbz	r6, 8000250 <__udivmoddi4+0xa4>
 8000248:	2200      	movs	r2, #0
 800024a:	40dc      	lsrs	r4, r3
 800024c:	e9c6 4200 	strd	r4, r2, [r6]
 8000250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000254:	b902      	cbnz	r2, 8000258 <__udivmoddi4+0xac>
 8000256:	deff      	udf	#255	; 0xff
 8000258:	fab2 f382 	clz	r3, r2
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14f      	bne.n	8000300 <__udivmoddi4+0x154>
 8000260:	1a8d      	subs	r5, r1, r2
 8000262:	2101      	movs	r1, #1
 8000264:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000268:	fa1f f882 	uxth.w	r8, r2
 800026c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000270:	fb0e 551c 	mls	r5, lr, ip, r5
 8000274:	fb08 f00c 	mul.w	r0, r8, ip
 8000278:	0c22      	lsrs	r2, r4, #16
 800027a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800027e:	42a8      	cmp	r0, r5
 8000280:	d907      	bls.n	8000292 <__udivmoddi4+0xe6>
 8000282:	197d      	adds	r5, r7, r5
 8000284:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000288:	d202      	bcs.n	8000290 <__udivmoddi4+0xe4>
 800028a:	42a8      	cmp	r0, r5
 800028c:	f200 80e9 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 8000290:	4694      	mov	ip, r2
 8000292:	1a2d      	subs	r5, r5, r0
 8000294:	fbb5 f0fe 	udiv	r0, r5, lr
 8000298:	fb0e 5510 	mls	r5, lr, r0, r5
 800029c:	fb08 f800 	mul.w	r8, r8, r0
 80002a0:	b2a4      	uxth	r4, r4
 80002a2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002a6:	45a0      	cmp	r8, r4
 80002a8:	d907      	bls.n	80002ba <__udivmoddi4+0x10e>
 80002aa:	193c      	adds	r4, r7, r4
 80002ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b0:	d202      	bcs.n	80002b8 <__udivmoddi4+0x10c>
 80002b2:	45a0      	cmp	r8, r4
 80002b4:	f200 80d9 	bhi.w	800046a <__udivmoddi4+0x2be>
 80002b8:	4610      	mov	r0, r2
 80002ba:	eba4 0408 	sub.w	r4, r4, r8
 80002be:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002c2:	e7c0      	b.n	8000246 <__udivmoddi4+0x9a>
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d908      	bls.n	80002da <__udivmoddi4+0x12e>
 80002c8:	2e00      	cmp	r6, #0
 80002ca:	f000 80b1 	beq.w	8000430 <__udivmoddi4+0x284>
 80002ce:	2100      	movs	r1, #0
 80002d0:	e9c6 0500 	strd	r0, r5, [r6]
 80002d4:	4608      	mov	r0, r1
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d14b      	bne.n	800037a <__udivmoddi4+0x1ce>
 80002e2:	42ab      	cmp	r3, r5
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0x140>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80b9 	bhi.w	800045e <__udivmoddi4+0x2b2>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb65 0303 	sbc.w	r3, r5, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	469e      	mov	lr, r3
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d0aa      	beq.n	8000250 <__udivmoddi4+0xa4>
 80002fa:	e9c6 4e00 	strd	r4, lr, [r6]
 80002fe:	e7a7      	b.n	8000250 <__udivmoddi4+0xa4>
 8000300:	409f      	lsls	r7, r3
 8000302:	f1c3 0220 	rsb	r2, r3, #32
 8000306:	40d1      	lsrs	r1, r2
 8000308:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800030c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000310:	fa1f f887 	uxth.w	r8, r7
 8000314:	fb0e 1110 	mls	r1, lr, r0, r1
 8000318:	fa24 f202 	lsr.w	r2, r4, r2
 800031c:	409d      	lsls	r5, r3
 800031e:	fb00 fc08 	mul.w	ip, r0, r8
 8000322:	432a      	orrs	r2, r5
 8000324:	0c15      	lsrs	r5, r2, #16
 8000326:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800032a:	45ac      	cmp	ip, r5
 800032c:	fa04 f403 	lsl.w	r4, r4, r3
 8000330:	d909      	bls.n	8000346 <__udivmoddi4+0x19a>
 8000332:	197d      	adds	r5, r7, r5
 8000334:	f100 31ff 	add.w	r1, r0, #4294967295
 8000338:	f080 808f 	bcs.w	800045a <__udivmoddi4+0x2ae>
 800033c:	45ac      	cmp	ip, r5
 800033e:	f240 808c 	bls.w	800045a <__udivmoddi4+0x2ae>
 8000342:	3802      	subs	r0, #2
 8000344:	443d      	add	r5, r7
 8000346:	eba5 050c 	sub.w	r5, r5, ip
 800034a:	fbb5 f1fe 	udiv	r1, r5, lr
 800034e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000352:	fb01 f908 	mul.w	r9, r1, r8
 8000356:	b295      	uxth	r5, r2
 8000358:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800035c:	45a9      	cmp	r9, r5
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x1c4>
 8000360:	197d      	adds	r5, r7, r5
 8000362:	f101 32ff 	add.w	r2, r1, #4294967295
 8000366:	d274      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000368:	45a9      	cmp	r9, r5
 800036a:	d972      	bls.n	8000452 <__udivmoddi4+0x2a6>
 800036c:	3902      	subs	r1, #2
 800036e:	443d      	add	r5, r7
 8000370:	eba5 0509 	sub.w	r5, r5, r9
 8000374:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000378:	e778      	b.n	800026c <__udivmoddi4+0xc0>
 800037a:	f1c1 0720 	rsb	r7, r1, #32
 800037e:	408b      	lsls	r3, r1
 8000380:	fa22 fc07 	lsr.w	ip, r2, r7
 8000384:	ea4c 0c03 	orr.w	ip, ip, r3
 8000388:	fa25 f407 	lsr.w	r4, r5, r7
 800038c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000390:	fbb4 f9fe 	udiv	r9, r4, lr
 8000394:	fa1f f88c 	uxth.w	r8, ip
 8000398:	fb0e 4419 	mls	r4, lr, r9, r4
 800039c:	fa20 f307 	lsr.w	r3, r0, r7
 80003a0:	fb09 fa08 	mul.w	sl, r9, r8
 80003a4:	408d      	lsls	r5, r1
 80003a6:	431d      	orrs	r5, r3
 80003a8:	0c2b      	lsrs	r3, r5, #16
 80003aa:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003ae:	45a2      	cmp	sl, r4
 80003b0:	fa02 f201 	lsl.w	r2, r2, r1
 80003b4:	fa00 f301 	lsl.w	r3, r0, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x222>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c2:	d248      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d946      	bls.n	8000456 <__udivmoddi4+0x2aa>
 80003c8:	f1a9 0902 	sub.w	r9, r9, #2
 80003cc:	4464      	add	r4, ip
 80003ce:	eba4 040a 	sub.w	r4, r4, sl
 80003d2:	fbb4 f0fe 	udiv	r0, r4, lr
 80003d6:	fb0e 4410 	mls	r4, lr, r0, r4
 80003da:	fb00 fa08 	mul.w	sl, r0, r8
 80003de:	b2ad      	uxth	r5, r5
 80003e0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x24e>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f100 35ff 	add.w	r5, r0, #4294967295
 80003f0:	d22d      	bcs.n	800044e <__udivmoddi4+0x2a2>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d92b      	bls.n	800044e <__udivmoddi4+0x2a2>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4464      	add	r4, ip
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c6      	mov	lr, r8
 800040a:	464d      	mov	r5, r9
 800040c:	d319      	bcc.n	8000442 <__udivmoddi4+0x296>
 800040e:	d016      	beq.n	800043e <__udivmoddi4+0x292>
 8000410:	b15e      	cbz	r6, 800042a <__udivmoddi4+0x27e>
 8000412:	ebb3 020e 	subs.w	r2, r3, lr
 8000416:	eb64 0405 	sbc.w	r4, r4, r5
 800041a:	fa04 f707 	lsl.w	r7, r4, r7
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431f      	orrs	r7, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c6 7400 	strd	r7, r4, [r6]
 800042a:	2100      	movs	r1, #0
 800042c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000430:	4631      	mov	r1, r6
 8000432:	4630      	mov	r0, r6
 8000434:	e70c      	b.n	8000250 <__udivmoddi4+0xa4>
 8000436:	468c      	mov	ip, r1
 8000438:	e6eb      	b.n	8000212 <__udivmoddi4+0x66>
 800043a:	4610      	mov	r0, r2
 800043c:	e6ff      	b.n	800023e <__udivmoddi4+0x92>
 800043e:	4543      	cmp	r3, r8
 8000440:	d2e6      	bcs.n	8000410 <__udivmoddi4+0x264>
 8000442:	ebb8 0e02 	subs.w	lr, r8, r2
 8000446:	eb69 050c 	sbc.w	r5, r9, ip
 800044a:	3801      	subs	r0, #1
 800044c:	e7e0      	b.n	8000410 <__udivmoddi4+0x264>
 800044e:	4628      	mov	r0, r5
 8000450:	e7d3      	b.n	80003fa <__udivmoddi4+0x24e>
 8000452:	4611      	mov	r1, r2
 8000454:	e78c      	b.n	8000370 <__udivmoddi4+0x1c4>
 8000456:	4681      	mov	r9, r0
 8000458:	e7b9      	b.n	80003ce <__udivmoddi4+0x222>
 800045a:	4608      	mov	r0, r1
 800045c:	e773      	b.n	8000346 <__udivmoddi4+0x19a>
 800045e:	4608      	mov	r0, r1
 8000460:	e749      	b.n	80002f6 <__udivmoddi4+0x14a>
 8000462:	f1ac 0c02 	sub.w	ip, ip, #2
 8000466:	443d      	add	r5, r7
 8000468:	e713      	b.n	8000292 <__udivmoddi4+0xe6>
 800046a:	3802      	subs	r0, #2
 800046c:	443c      	add	r4, r7
 800046e:	e724      	b.n	80002ba <__udivmoddi4+0x10e>

08000470 <__aeabi_idiv0>:
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop

08000474 <espera>:
void espera(int time)
{
 8000474:	b480      	push	{r7}
 8000476:	b085      	sub	sp, #20
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  int i;
  for (i = 0; i < time; i++);
 800047c:	2300      	movs	r3, #0
 800047e:	60fb      	str	r3, [r7, #12]
 8000480:	e002      	b.n	8000488 <espera+0x14>
 8000482:	68fb      	ldr	r3, [r7, #12]
 8000484:	3301      	adds	r3, #1
 8000486:	60fb      	str	r3, [r7, #12]
 8000488:	68fa      	ldr	r2, [r7, #12]
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	429a      	cmp	r2, r3
 800048e:	dbf8      	blt.n	8000482 <espera+0xe>
}
 8000490:	bf00      	nop
 8000492:	bf00      	nop
 8000494:	3714      	adds	r7, #20
 8000496:	46bd      	mov	sp, r7
 8000498:	bc80      	pop	{r7}
 800049a:	4770      	bx	lr

0800049c <EXTI0_IRQHandler>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//INTERRUPTS
void EXTI0_IRQHandler(void) //USER BUTTON is pressed, a rising edge is detected in PA0
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  if ((EXTI->PR&BIT_0) != 0) // Is EXTI0 flag on? //0000000000000001 in the Pending Register
 80004a0:	4b0d      	ldr	r3, [pc, #52]	; (80004d8 <EXTI0_IRQHandler+0x3c>)
 80004a2:	695b      	ldr	r3, [r3, #20]
 80004a4:	f003 0301 	and.w	r3, r3, #1
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d011      	beq.n	80004d0 <EXTI0_IRQHandler+0x34>
  {
	game++; //If at GAME 1, proceed to GAME 2
 80004ac:	4b0b      	ldr	r3, [pc, #44]	; (80004dc <EXTI0_IRQHandler+0x40>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	3301      	adds	r3, #1
 80004b2:	4a0a      	ldr	r2, [pc, #40]	; (80004dc <EXTI0_IRQHandler+0x40>)
 80004b4:	6013      	str	r3, [r2, #0]
	if (game > 2) game = 1; //Reset to 1 after requesting change from GAME 2
 80004b6:	4b09      	ldr	r3, [pc, #36]	; (80004dc <EXTI0_IRQHandler+0x40>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	2b02      	cmp	r3, #2
 80004bc:	d902      	bls.n	80004c4 <EXTI0_IRQHandler+0x28>
 80004be:	4b07      	ldr	r3, [pc, #28]	; (80004dc <EXTI0_IRQHandler+0x40>)
 80004c0:	2201      	movs	r2, #1
 80004c2:	601a      	str	r2, [r3, #0]

    EXTI->PR |= (1 << 6); // Clear EXTI0 flag (writes a 1 in PR0 pos)
 80004c4:	4b04      	ldr	r3, [pc, #16]	; (80004d8 <EXTI0_IRQHandler+0x3c>)
 80004c6:	695b      	ldr	r3, [r3, #20]
 80004c8:	4a03      	ldr	r2, [pc, #12]	; (80004d8 <EXTI0_IRQHandler+0x3c>)
 80004ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004ce:	6153      	str	r3, [r2, #20]
  }
}
 80004d0:	bf00      	nop
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bc80      	pop	{r7}
 80004d6:	4770      	bx	lr
 80004d8:	40010400 	.word	0x40010400
 80004dc:	20000004 	.word	0x20000004

080004e0 <EXTI15_10_IRQHandler>:

// NVIC->ISER[1] pins 32-63, pin 40 for EXTI15_10
void EXTI15_10_IRQHandler(void) //ISR for EXTI2 - Edge detection for BUTTON 2
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
  if (EXTI->PR != 0)
 80004e4:	4b12      	ldr	r3, [pc, #72]	; (8000530 <EXTI15_10_IRQHandler+0x50>)
 80004e6:	695b      	ldr	r3, [r3, #20]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d01d      	beq.n	8000528 <EXTI15_10_IRQHandler+0x48>
  {
    if (EXTI->PR & BIT_11) // 00001000000000000 in register
 80004ec:	4b10      	ldr	r3, [pc, #64]	; (8000530 <EXTI15_10_IRQHandler+0x50>)
 80004ee:	695b      	ldr	r3, [r3, #20]
 80004f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d008      	beq.n	800050a <EXTI15_10_IRQHandler+0x2a>
    {                        // BUTTON 1 is pressed, a rising edge is detected in PA11
      winner = 1;
 80004f8:	4b0e      	ldr	r3, [pc, #56]	; (8000534 <EXTI15_10_IRQHandler+0x54>)
 80004fa:	2201      	movs	r2, #1
 80004fc:	601a      	str	r2, [r3, #0]
      EXTI->PR |= (1 << 11); // Clears the EXTI11 flag (writes a 1 in PR11)
 80004fe:	4b0c      	ldr	r3, [pc, #48]	; (8000530 <EXTI15_10_IRQHandler+0x50>)
 8000500:	695b      	ldr	r3, [r3, #20]
 8000502:	4a0b      	ldr	r2, [pc, #44]	; (8000530 <EXTI15_10_IRQHandler+0x50>)
 8000504:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000508:	6153      	str	r3, [r2, #20]
    }
    if (EXTI->PR & BIT_12) // 00010000000000000 in register
 800050a:	4b09      	ldr	r3, [pc, #36]	; (8000530 <EXTI15_10_IRQHandler+0x50>)
 800050c:	695b      	ldr	r3, [r3, #20]
 800050e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000512:	2b00      	cmp	r3, #0
 8000514:	d008      	beq.n	8000528 <EXTI15_10_IRQHandler+0x48>
    {                        // BUTTON 2 is pressed, a rising edge is detected in PA12
      winner = 2;
 8000516:	4b07      	ldr	r3, [pc, #28]	; (8000534 <EXTI15_10_IRQHandler+0x54>)
 8000518:	2202      	movs	r2, #2
 800051a:	601a      	str	r2, [r3, #0]
      EXTI->PR |= (1 << 12); // Clears the EXTI12 flag
 800051c:	4b04      	ldr	r3, [pc, #16]	; (8000530 <EXTI15_10_IRQHandler+0x50>)
 800051e:	695b      	ldr	r3, [r3, #20]
 8000520:	4a03      	ldr	r2, [pc, #12]	; (8000530 <EXTI15_10_IRQHandler+0x50>)
 8000522:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000526:	6153      	str	r3, [r2, #20]
    }
  }
}
 8000528:	bf00      	nop
 800052a:	46bd      	mov	sp, r7
 800052c:	bc80      	pop	{r7}
 800052e:	4770      	bx	lr
 8000530:	40010400 	.word	0x40010400
 8000534:	20000034 	.word	0x20000034

08000538 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800053c:	f001 fa63 	bl	8001a06 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000540:	f000 f942 	bl	80007c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000544:	f000 fa3c 	bl	80009c0 <MX_GPIO_Init>
  MX_ADC_Init();
 8000548:	f000 f9a6 	bl	8000898 <MX_ADC_Init>
  MX_LCD_Init();
 800054c:	f000 f9fe 	bl	800094c <MX_LCD_Init>
  MX_TS_Init();
 8000550:	f000 fa30 	bl	80009b4 <MX_TS_Init>
  /* USER CODE BEGIN 2 */
  //DECLARATION OF PERIPHERALS WE WILL USE

  //LCD Setup
  BSP_LCD_GLASS_Init();
 8000554:	f000 fa94 	bl	8000a80 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_BarLevelConfig(0);
 8000558:	2000      	movs	r0, #0
 800055a:	f000 fac9 	bl	8000af0 <BSP_LCD_GLASS_BarLevelConfig>
  BSP_LCD_GLASS_Clear();
 800055e:	f000 ff11 	bl	8001384 <BSP_LCD_GLASS_Clear>

  //PAs + their EXTIs - I/O
  //PA0 (USER BUTTON) - digital input (00)
  GPIOA->MODER &= ~(1 << (0*2 + 1));
 8000562:	4b89      	ldr	r3, [pc, #548]	; (8000788 <main+0x250>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	4a88      	ldr	r2, [pc, #544]	; (8000788 <main+0x250>)
 8000568:	f023 0302 	bic.w	r3, r3, #2
 800056c:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (0*2));
 800056e:	4b86      	ldr	r3, [pc, #536]	; (8000788 <main+0x250>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4a85      	ldr	r2, [pc, #532]	; (8000788 <main+0x250>)
 8000574:	f023 0301 	bic.w	r3, r3, #1
 8000578:	6013      	str	r3, [r2, #0]
  //EXTI0
  EXTI->IMR |= BIT_0; // Enables the Interrupt (i.e. the event) (IMR = Interrupt Mask Register)
 800057a:	4b84      	ldr	r3, [pc, #528]	; (800078c <main+0x254>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4a83      	ldr	r2, [pc, #524]	; (800078c <main+0x254>)
 8000580:	f043 0301 	orr.w	r3, r3, #1
 8000584:	6013      	str	r3, [r2, #0]
  SYSCFG->EXTICR[0] = 0000; // Linking EXTI0 to GPIOA (USER BUTTON = PA0) - all zeros mean GPIOA
 8000586:	4b82      	ldr	r3, [pc, #520]	; (8000790 <main+0x258>)
 8000588:	2200      	movs	r2, #0
 800058a:	609a      	str	r2, [r3, #8]
  EXTI->RTSR |= BIT_0; // Enables rising edge in EXTI0
 800058c:	4b7f      	ldr	r3, [pc, #508]	; (800078c <main+0x254>)
 800058e:	689b      	ldr	r3, [r3, #8]
 8000590:	4a7e      	ldr	r2, [pc, #504]	; (800078c <main+0x254>)
 8000592:	f043 0301 	orr.w	r3, r3, #1
 8000596:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_0); // Disables falling edge in EXTI0
 8000598:	4b7c      	ldr	r3, [pc, #496]	; (800078c <main+0x254>)
 800059a:	68db      	ldr	r3, [r3, #12]
 800059c:	4a7b      	ldr	r2, [pc, #492]	; (800078c <main+0x254>)
 800059e:	f023 0301 	bic.w	r3, r3, #1
 80005a2:	60d3      	str	r3, [r2, #12]
  NVIC->ISER[0] |= (1 << 6); //Enables EXTI0 in NVIC (pos 6)
 80005a4:	4b7b      	ldr	r3, [pc, #492]	; (8000794 <main+0x25c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a7a      	ldr	r2, [pc, #488]	; (8000794 <main+0x25c>)
 80005aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005ae:	6013      	str	r3, [r2, #0]

  //USING UNUSED I/O PINS 11 and 12
  //PA11 (BUTTON 1) - digital input (00)
  GPIOA->MODER &= ~(1 << (11*2 + 1));
 80005b0:	4b75      	ldr	r3, [pc, #468]	; (8000788 <main+0x250>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a74      	ldr	r2, [pc, #464]	; (8000788 <main+0x250>)
 80005b6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80005ba:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (11*2));
 80005bc:	4b72      	ldr	r3, [pc, #456]	; (8000788 <main+0x250>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a71      	ldr	r2, [pc, #452]	; (8000788 <main+0x250>)
 80005c2:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80005c6:	6013      	str	r3, [r2, #0]
  //WE NEED INTERNAL RESISTORS - pull-up OR pull-down ????
  //Pull-Up: should be a constant 0, unless we press, then it should change to a 1
  //Set up with pull-up resistor (01)
  GPIOA->PUPDR &= ~(1 << (11*2 + 1));
 80005c8:	4b6f      	ldr	r3, [pc, #444]	; (8000788 <main+0x250>)
 80005ca:	68db      	ldr	r3, [r3, #12]
 80005cc:	4a6e      	ldr	r2, [pc, #440]	; (8000788 <main+0x250>)
 80005ce:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80005d2:	60d3      	str	r3, [r2, #12]
  GPIOA->PUPDR |= (1 << (11*2));
 80005d4:	4b6c      	ldr	r3, [pc, #432]	; (8000788 <main+0x250>)
 80005d6:	68db      	ldr	r3, [r3, #12]
 80005d8:	4a6b      	ldr	r2, [pc, #428]	; (8000788 <main+0x250>)
 80005da:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005de:	60d3      	str	r3, [r2, #12]
  //EXTI11
  EXTI->IMR |= BIT_2; // Enables the interrupt
 80005e0:	4b6a      	ldr	r3, [pc, #424]	; (800078c <main+0x254>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a69      	ldr	r2, [pc, #420]	; (800078c <main+0x254>)
 80005e6:	f043 0304 	orr.w	r3, r3, #4
 80005ea:	6013      	str	r3, [r2, #0]
  SYSCFG->EXTICR[2] = 0000; // Linking EXTI2 to GPIOA (BUTTON 1 = PA11)
 80005ec:	4b68      	ldr	r3, [pc, #416]	; (8000790 <main+0x258>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	611a      	str	r2, [r3, #16]
  EXTI->RTSR |= BIT_11; // Enables rising edge in EXTI1
 80005f2:	4b66      	ldr	r3, [pc, #408]	; (800078c <main+0x254>)
 80005f4:	689b      	ldr	r3, [r3, #8]
 80005f6:	4a65      	ldr	r2, [pc, #404]	; (800078c <main+0x254>)
 80005f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80005fc:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_11); // Disables falling edge in EXTI1
 80005fe:	4b63      	ldr	r3, [pc, #396]	; (800078c <main+0x254>)
 8000600:	68db      	ldr	r3, [r3, #12]
 8000602:	4a62      	ldr	r2, [pc, #392]	; (800078c <main+0x254>)
 8000604:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000608:	60d3      	str	r3, [r2, #12]
  NVIC->ISER[1] |= (1 << 7); // EXTI11 has pos 7 in ISER[1]
 800060a:	4b62      	ldr	r3, [pc, #392]	; (8000794 <main+0x25c>)
 800060c:	685b      	ldr	r3, [r3, #4]
 800060e:	4a61      	ldr	r2, [pc, #388]	; (8000794 <main+0x25c>)
 8000610:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000614:	6053      	str	r3, [r2, #4]

  //PA12 (BUTTON 2) - digital input (00)
  GPIOA->MODER &= ~(1 << (12*2 + 1));
 8000616:	4b5c      	ldr	r3, [pc, #368]	; (8000788 <main+0x250>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4a5b      	ldr	r2, [pc, #364]	; (8000788 <main+0x250>)
 800061c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000620:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (12*2));
 8000622:	4b59      	ldr	r3, [pc, #356]	; (8000788 <main+0x250>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a58      	ldr	r2, [pc, #352]	; (8000788 <main+0x250>)
 8000628:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800062c:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOA->PUPDR &= ~(1 << (12*2 + 1));
 800062e:	4b56      	ldr	r3, [pc, #344]	; (8000788 <main+0x250>)
 8000630:	68db      	ldr	r3, [r3, #12]
 8000632:	4a55      	ldr	r2, [pc, #340]	; (8000788 <main+0x250>)
 8000634:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000638:	60d3      	str	r3, [r2, #12]
  GPIOA->PUPDR |= (1 << (12*2));
 800063a:	4b53      	ldr	r3, [pc, #332]	; (8000788 <main+0x250>)
 800063c:	68db      	ldr	r3, [r3, #12]
 800063e:	4a52      	ldr	r2, [pc, #328]	; (8000788 <main+0x250>)
 8000640:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000644:	60d3      	str	r3, [r2, #12]
  //EXTI2
  EXTI->IMR |= BIT_3; // Enables the interrupt
 8000646:	4b51      	ldr	r3, [pc, #324]	; (800078c <main+0x254>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4a50      	ldr	r2, [pc, #320]	; (800078c <main+0x254>)
 800064c:	f043 0308 	orr.w	r3, r3, #8
 8000650:	6013      	str	r3, [r2, #0]
  SYSCFG->EXTICR[3] = 0000; // Linking EXTI3 to GPIOA (BUTTON 2 = PA12)
 8000652:	4b4f      	ldr	r3, [pc, #316]	; (8000790 <main+0x258>)
 8000654:	2200      	movs	r2, #0
 8000656:	615a      	str	r2, [r3, #20]
  EXTI->RTSR |= BIT_12; // Enables rising edge in EXTI2
 8000658:	4b4c      	ldr	r3, [pc, #304]	; (800078c <main+0x254>)
 800065a:	689b      	ldr	r3, [r3, #8]
 800065c:	4a4b      	ldr	r2, [pc, #300]	; (800078c <main+0x254>)
 800065e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000662:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_12); // Disables falling edge in EXTI2
 8000664:	4b49      	ldr	r3, [pc, #292]	; (800078c <main+0x254>)
 8000666:	68db      	ldr	r3, [r3, #12]
 8000668:	4a48      	ldr	r2, [pc, #288]	; (800078c <main+0x254>)
 800066a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800066e:	60d3      	str	r3, [r2, #12]
  NVIC->ISER[1] |= (1 << 8); // EXTI3 has pos 8 in ISER[1]
 8000670:	4b48      	ldr	r3, [pc, #288]	; (8000794 <main+0x25c>)
 8000672:	685b      	ldr	r3, [r3, #4]
 8000674:	4a47      	ldr	r2, [pc, #284]	; (8000794 <main+0x25c>)
 8000676:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800067a:	6053      	str	r3, [r2, #4]

  //LEDs
  //PB6 (BLUE LED) - digital output (01) - ERROR LED
  GPIOB->MODER &= ~(1 << (6*2 + 1));
 800067c:	4b46      	ldr	r3, [pc, #280]	; (8000798 <main+0x260>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a45      	ldr	r2, [pc, #276]	; (8000798 <main+0x260>)
 8000682:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000686:	6013      	str	r3, [r2, #0]
  GPIOB->MODER |= (1 << (6*2));
 8000688:	4b43      	ldr	r3, [pc, #268]	; (8000798 <main+0x260>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a42      	ldr	r2, [pc, #264]	; (8000798 <main+0x260>)
 800068e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000692:	6013      	str	r3, [r2, #0]
  //PB7 (GREEN LED) - digital output (01)
  GPIOB->MODER &= ~(1 << (7*2 + 1));
 8000694:	4b40      	ldr	r3, [pc, #256]	; (8000798 <main+0x260>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a3f      	ldr	r2, [pc, #252]	; (8000798 <main+0x260>)
 800069a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800069e:	6013      	str	r3, [r2, #0]
  GPIOB->MODER |= (1 << (7*2));
 80006a0:	4b3d      	ldr	r3, [pc, #244]	; (8000798 <main+0x260>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a3c      	ldr	r2, [pc, #240]	; (8000798 <main+0x260>)
 80006a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006aa:	6013      	str	r3, [r2, #0]
  while (1)
  {
    //Display GAME 1 (initially) --> DONE IN GLOBAL VAR DECLARATION
    //if USER BUTTON is pressed, change to GAME 2 (at ANY time - use interrupts)
    //else wait predetermined time and start (use espera() function)
    if (prev_game != game) // To immediately switch between game 1 and 2
 80006ac:	4b3b      	ldr	r3, [pc, #236]	; (800079c <main+0x264>)
 80006ae:	681a      	ldr	r2, [r3, #0]
 80006b0:	4b3b      	ldr	r3, [pc, #236]	; (80007a0 <main+0x268>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	429a      	cmp	r2, r3
 80006b6:	d065      	beq.n	8000784 <main+0x24c>
    {
      GPIOB->BSRR = (1<<7) << 16; //in case the game mode was changed while awaiting input in GAME 1
 80006b8:	4b37      	ldr	r3, [pc, #220]	; (8000798 <main+0x260>)
 80006ba:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80006be:	619a      	str	r2, [r3, #24]
      prev_game = game;
 80006c0:	4b37      	ldr	r3, [pc, #220]	; (80007a0 <main+0x268>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a35      	ldr	r2, [pc, #212]	; (800079c <main+0x264>)
 80006c6:	6013      	str	r3, [r2, #0]
      switch(game)
 80006c8:	4b35      	ldr	r3, [pc, #212]	; (80007a0 <main+0x268>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d037      	beq.n	8000740 <main+0x208>
 80006d0:	2b02      	cmp	r3, #2
 80006d2:	d03d      	beq.n	8000750 <main+0x218>
 80006d4:	e041      	b.n	800075a <main+0x222>
      {
        case 1: // GAME 1
          while (game == 1)
          {
            BSP_LCD_GLASS_Clear(); //Clear LCD
 80006d6:	f000 fe55 	bl	8001384 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME1");
 80006da:	4832      	ldr	r0, [pc, #200]	; (80007a4 <main+0x26c>)
 80006dc:	f000 fe28 	bl	8001330 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 80006e0:	4831      	ldr	r0, [pc, #196]	; (80007a8 <main+0x270>)
 80006e2:	f7ff fec7 	bl	8000474 <espera>

            //GAME STARTS HERE
            BSP_LCD_GLASS_Clear(); //not strictly needed since we have the same No of chars to display
 80006e6:	f000 fe4d 	bl	8001384 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" READY");
 80006ea:	4830      	ldr	r0, [pc, #192]	; (80007ac <main+0x274>)
 80006ec:	f000 fe20 	bl	8001330 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 80006f0:	482d      	ldr	r0, [pc, #180]	; (80007a8 <main+0x270>)
 80006f2:	f7ff febf 	bl	8000474 <espera>

            // Waiting for users to input
            while ((game == 1) && (winner == 0))
 80006f6:	e002      	b.n	80006fe <main+0x1c6>
            {
              GPIOB->BSRR = (1<<7); //GREEN LED ON while no player has pressed their button
 80006f8:	4b27      	ldr	r3, [pc, #156]	; (8000798 <main+0x260>)
 80006fa:	2280      	movs	r2, #128	; 0x80
 80006fc:	619a      	str	r2, [r3, #24]
            while ((game == 1) && (winner == 0))
 80006fe:	4b28      	ldr	r3, [pc, #160]	; (80007a0 <main+0x268>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	2b01      	cmp	r3, #1
 8000704:	d103      	bne.n	800070e <main+0x1d6>
 8000706:	4b2a      	ldr	r3, [pc, #168]	; (80007b0 <main+0x278>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d0f4      	beq.n	80006f8 <main+0x1c0>
            }

            //WINNER is determined by the interrupts, they will change the var winner to 1 or 2 respectively
            if (winner == 1)
 800070e:	4b28      	ldr	r3, [pc, #160]	; (80007b0 <main+0x278>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	2b01      	cmp	r3, #1
 8000714:	d108      	bne.n	8000728 <main+0x1f0>
            {
              BSP_LCD_GLASS_Clear();
 8000716:	f000 fe35 	bl	8001384 <BSP_LCD_GLASS_Clear>
              BSP_LCD_GLASS_DisplayString((uint8_t*)" P1 W");
 800071a:	4826      	ldr	r0, [pc, #152]	; (80007b4 <main+0x27c>)
 800071c:	f000 fe08 	bl	8001330 <BSP_LCD_GLASS_DisplayString>
              espera(2*sec);
 8000720:	4821      	ldr	r0, [pc, #132]	; (80007a8 <main+0x270>)
 8000722:	f7ff fea7 	bl	8000474 <espera>
 8000726:	e00b      	b.n	8000740 <main+0x208>
            }
            else if (winner == 2) // We use an else if because we only want ONE winner
 8000728:	4b21      	ldr	r3, [pc, #132]	; (80007b0 <main+0x278>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	2b02      	cmp	r3, #2
 800072e:	d107      	bne.n	8000740 <main+0x208>
            {
              BSP_LCD_GLASS_Clear();
 8000730:	f000 fe28 	bl	8001384 <BSP_LCD_GLASS_Clear>
              BSP_LCD_GLASS_DisplayString((uint8_t*)" P2 W");
 8000734:	4820      	ldr	r0, [pc, #128]	; (80007b8 <main+0x280>)
 8000736:	f000 fdfb 	bl	8001330 <BSP_LCD_GLASS_DisplayString>
              espera(2*sec);
 800073a:	481b      	ldr	r0, [pc, #108]	; (80007a8 <main+0x270>)
 800073c:	f7ff fe9a 	bl	8000474 <espera>
          while (game == 1)
 8000740:	4b17      	ldr	r3, [pc, #92]	; (80007a0 <main+0x268>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d0c6      	beq.n	80006d6 <main+0x19e>
            }
          }
        break;
 8000748:	e01d      	b.n	8000786 <main+0x24e>
        case 2: // GAME 2
          while (game == 2)
          {
            //TODO: Game 2 will be done at a later milestone
            //BSP_LCD_GLASS_Clear();
            BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME2");
 800074a:	481c      	ldr	r0, [pc, #112]	; (80007bc <main+0x284>)
 800074c:	f000 fdf0 	bl	8001330 <BSP_LCD_GLASS_DisplayString>
          while (game == 2)
 8000750:	4b13      	ldr	r3, [pc, #76]	; (80007a0 <main+0x268>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	2b02      	cmp	r3, #2
 8000756:	d0f8      	beq.n	800074a <main+0x212>
            //espera(3*sec);
          }
        break;
 8000758:	e015      	b.n	8000786 <main+0x24e>

        default:
          GPIOB->BSRR = (1 << 7) << 16; //GREEN LED OFF
 800075a:	4b0f      	ldr	r3, [pc, #60]	; (8000798 <main+0x260>)
 800075c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000760:	619a      	str	r2, [r3, #24]
          GPIOB->BSRR = (1 << 6); //BLUE LED ON signalling an error
 8000762:	4b0d      	ldr	r3, [pc, #52]	; (8000798 <main+0x260>)
 8000764:	2240      	movs	r2, #64	; 0x40
 8000766:	619a      	str	r2, [r3, #24]
          BSP_LCD_GLASS_Clear();
 8000768:	f000 fe0c 	bl	8001384 <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" ERROR");
 800076c:	4814      	ldr	r0, [pc, #80]	; (80007c0 <main+0x288>)
 800076e:	f000 fddf 	bl	8001330 <BSP_LCD_GLASS_DisplayString>
          espera(2*sec);
 8000772:	480d      	ldr	r0, [pc, #52]	; (80007a8 <main+0x270>)
 8000774:	f7ff fe7e 	bl	8000474 <espera>
          BSP_LCD_GLASS_Clear();
 8000778:	f000 fe04 	bl	8001384 <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" RESET");
 800077c:	4811      	ldr	r0, [pc, #68]	; (80007c4 <main+0x28c>)
 800077e:	f000 fdd7 	bl	8001330 <BSP_LCD_GLASS_DisplayString>
        break;
 8000782:	e000      	b.n	8000786 <main+0x24e>
      }
    }
 8000784:	bf00      	nop
    if (prev_game != game) // To immediately switch between game 1 and 2
 8000786:	e791      	b.n	80006ac <main+0x174>
 8000788:	40020000 	.word	0x40020000
 800078c:	40010400 	.word	0x40010400
 8000790:	40010000 	.word	0x40010000
 8000794:	e000e100 	.word	0xe000e100
 8000798:	40020400 	.word	0x40020400
 800079c:	20000000 	.word	0x20000000
 80007a0:	20000004 	.word	0x20000004
 80007a4:	0800369c 	.word	0x0800369c
 80007a8:	004c4b40 	.word	0x004c4b40
 80007ac:	080036a4 	.word	0x080036a4
 80007b0:	20000034 	.word	0x20000034
 80007b4:	080036ac 	.word	0x080036ac
 80007b8:	080036b4 	.word	0x080036b4
 80007bc:	080036bc 	.word	0x080036bc
 80007c0:	080036c4 	.word	0x080036c4
 80007c4:	080036cc 	.word	0x080036cc

080007c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b096      	sub	sp, #88	; 0x58
 80007cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007d2:	2234      	movs	r2, #52	; 0x34
 80007d4:	2100      	movs	r1, #0
 80007d6:	4618      	mov	r0, r3
 80007d8:	f002 ff4c 	bl	8003674 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007dc:	f107 0310 	add.w	r3, r7, #16
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
 80007e4:	605a      	str	r2, [r3, #4]
 80007e6:	609a      	str	r2, [r3, #8]
 80007e8:	60da      	str	r2, [r3, #12]
 80007ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007ec:	1d3b      	adds	r3, r7, #4
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
 80007f2:	605a      	str	r2, [r3, #4]
 80007f4:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007f6:	4b27      	ldr	r3, [pc, #156]	; (8000894 <SystemClock_Config+0xcc>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80007fe:	4a25      	ldr	r2, [pc, #148]	; (8000894 <SystemClock_Config+0xcc>)
 8000800:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000804:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000806:	2306      	movs	r3, #6
 8000808:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800080a:	2301      	movs	r3, #1
 800080c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800080e:	2301      	movs	r3, #1
 8000810:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000812:	2310      	movs	r3, #16
 8000814:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000816:	2302      	movs	r3, #2
 8000818:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800081a:	2300      	movs	r3, #0
 800081c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800081e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000822:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000824:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000828:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800082a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800082e:	4618      	mov	r0, r3
 8000830:	f002 f860 	bl	80028f4 <HAL_RCC_OscConfig>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <SystemClock_Config+0x76>
  {
    Error_Handler();
 800083a:	f000 f91b 	bl	8000a74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800083e:	230f      	movs	r3, #15
 8000840:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000842:	2303      	movs	r3, #3
 8000844:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000846:	2300      	movs	r3, #0
 8000848:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800084a:	2300      	movs	r3, #0
 800084c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800084e:	2300      	movs	r3, #0
 8000850:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000852:	f107 0310 	add.w	r3, r7, #16
 8000856:	2101      	movs	r1, #1
 8000858:	4618      	mov	r0, r3
 800085a:	f002 fb7b 	bl	8002f54 <HAL_RCC_ClockConfig>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000864:	f000 f906 	bl	8000a74 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LCD;
 8000868:	2303      	movs	r3, #3
 800086a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800086c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000870:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.LCDClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000872:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000876:	60fb      	str	r3, [r7, #12]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000878:	1d3b      	adds	r3, r7, #4
 800087a:	4618      	mov	r0, r3
 800087c:	f002 fdcc 	bl	8003418 <HAL_RCCEx_PeriphCLKConfig>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000886:	f000 f8f5 	bl	8000a74 <Error_Handler>
  }
}
 800088a:	bf00      	nop
 800088c:	3758      	adds	r7, #88	; 0x58
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40007000 	.word	0x40007000

08000898 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b084      	sub	sp, #16
 800089c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80008a8:	4b26      	ldr	r3, [pc, #152]	; (8000944 <MX_ADC_Init+0xac>)
 80008aa:	4a27      	ldr	r2, [pc, #156]	; (8000948 <MX_ADC_Init+0xb0>)
 80008ac:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80008ae:	4b25      	ldr	r3, [pc, #148]	; (8000944 <MX_ADC_Init+0xac>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80008b4:	4b23      	ldr	r3, [pc, #140]	; (8000944 <MX_ADC_Init+0xac>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008ba:	4b22      	ldr	r3, [pc, #136]	; (8000944 <MX_ADC_Init+0xac>)
 80008bc:	2200      	movs	r2, #0
 80008be:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008c0:	4b20      	ldr	r3, [pc, #128]	; (8000944 <MX_ADC_Init+0xac>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80008c6:	4b1f      	ldr	r3, [pc, #124]	; (8000944 <MX_ADC_Init+0xac>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 80008cc:	4b1d      	ldr	r3, [pc, #116]	; (8000944 <MX_ADC_Init+0xac>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 80008d2:	4b1c      	ldr	r3, [pc, #112]	; (8000944 <MX_ADC_Init+0xac>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 80008d8:	4b1a      	ldr	r3, [pc, #104]	; (8000944 <MX_ADC_Init+0xac>)
 80008da:	2200      	movs	r2, #0
 80008dc:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 80008de:	4b19      	ldr	r3, [pc, #100]	; (8000944 <MX_ADC_Init+0xac>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 80008e6:	4b17      	ldr	r3, [pc, #92]	; (8000944 <MX_ADC_Init+0xac>)
 80008e8:	2201      	movs	r2, #1
 80008ea:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80008ec:	4b15      	ldr	r3, [pc, #84]	; (8000944 <MX_ADC_Init+0xac>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC3;
 80008f4:	4b13      	ldr	r3, [pc, #76]	; (8000944 <MX_ADC_Init+0xac>)
 80008f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80008fa:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80008fc:	4b11      	ldr	r3, [pc, #68]	; (8000944 <MX_ADC_Init+0xac>)
 80008fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000902:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000904:	4b0f      	ldr	r3, [pc, #60]	; (8000944 <MX_ADC_Init+0xac>)
 8000906:	2200      	movs	r2, #0
 8000908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800090c:	480d      	ldr	r0, [pc, #52]	; (8000944 <MX_ADC_Init+0xac>)
 800090e:	f001 f90b 	bl	8001b28 <HAL_ADC_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_ADC_Init+0x84>
  {
    Error_Handler();
 8000918:	f000 f8ac 	bl	8000a74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800091c:	2304      	movs	r3, #4
 800091e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000920:	2301      	movs	r3, #1
 8000922:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8000924:	2300      	movs	r3, #0
 8000926:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000928:	1d3b      	adds	r3, r7, #4
 800092a:	4619      	mov	r1, r3
 800092c:	4805      	ldr	r0, [pc, #20]	; (8000944 <MX_ADC_Init+0xac>)
 800092e:	f001 fa41 	bl	8001db4 <HAL_ADC_ConfigChannel>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8000938:	f000 f89c 	bl	8000a74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800093c:	bf00      	nop
 800093e:	3710      	adds	r7, #16
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	20000074 	.word	0x20000074
 8000948:	40012400 	.word	0x40012400

0800094c <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8000950:	4b16      	ldr	r3, [pc, #88]	; (80009ac <MX_LCD_Init+0x60>)
 8000952:	4a17      	ldr	r2, [pc, #92]	; (80009b0 <MX_LCD_Init+0x64>)
 8000954:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8000956:	4b15      	ldr	r3, [pc, #84]	; (80009ac <MX_LCD_Init+0x60>)
 8000958:	2200      	movs	r2, #0
 800095a:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 800095c:	4b13      	ldr	r3, [pc, #76]	; (80009ac <MX_LCD_Init+0x60>)
 800095e:	2200      	movs	r2, #0
 8000960:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8000962:	4b12      	ldr	r3, [pc, #72]	; (80009ac <MX_LCD_Init+0x60>)
 8000964:	220c      	movs	r2, #12
 8000966:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8000968:	4b10      	ldr	r3, [pc, #64]	; (80009ac <MX_LCD_Init+0x60>)
 800096a:	2200      	movs	r2, #0
 800096c:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 800096e:	4b0f      	ldr	r3, [pc, #60]	; (80009ac <MX_LCD_Init+0x60>)
 8000970:	2200      	movs	r2, #0
 8000972:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8000974:	4b0d      	ldr	r3, [pc, #52]	; (80009ac <MX_LCD_Init+0x60>)
 8000976:	2200      	movs	r2, #0
 8000978:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800097a:	4b0c      	ldr	r3, [pc, #48]	; (80009ac <MX_LCD_Init+0x60>)
 800097c:	2200      	movs	r2, #0
 800097e:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8000980:	4b0a      	ldr	r3, [pc, #40]	; (80009ac <MX_LCD_Init+0x60>)
 8000982:	2200      	movs	r2, #0
 8000984:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8000986:	4b09      	ldr	r3, [pc, #36]	; (80009ac <MX_LCD_Init+0x60>)
 8000988:	2200      	movs	r2, #0
 800098a:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 800098c:	4b07      	ldr	r3, [pc, #28]	; (80009ac <MX_LCD_Init+0x60>)
 800098e:	2200      	movs	r2, #0
 8000990:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8000992:	4b06      	ldr	r3, [pc, #24]	; (80009ac <MX_LCD_Init+0x60>)
 8000994:	2200      	movs	r2, #0
 8000996:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8000998:	4804      	ldr	r0, [pc, #16]	; (80009ac <MX_LCD_Init+0x60>)
 800099a:	f001 fdd7 	bl	800254c <HAL_LCD_Init>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_LCD_Init+0x5c>
  {
    Error_Handler();
 80009a4:	f000 f866 	bl	8000a74 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80009a8:	bf00      	nop
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	20000038 	.word	0x20000038
 80009b0:	40002400 	.word	0x40002400

080009b4 <MX_TS_Init>:
  * @brief TS Initialization Function
  * @param None
  * @retval None
  */
static void MX_TS_Init(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE END TS_Init 1 */
  /* USER CODE BEGIN TS_Init 2 */

  /* USER CODE END TS_Init 2 */

}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bc80      	pop	{r7}
 80009be:	4770      	bx	lr

080009c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b088      	sub	sp, #32
 80009c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c6:	f107 030c 	add.w	r3, r7, #12
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	605a      	str	r2, [r3, #4]
 80009d0:	609a      	str	r2, [r3, #8]
 80009d2:	60da      	str	r2, [r3, #12]
 80009d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d6:	4b24      	ldr	r3, [pc, #144]	; (8000a68 <MX_GPIO_Init+0xa8>)
 80009d8:	69db      	ldr	r3, [r3, #28]
 80009da:	4a23      	ldr	r2, [pc, #140]	; (8000a68 <MX_GPIO_Init+0xa8>)
 80009dc:	f043 0304 	orr.w	r3, r3, #4
 80009e0:	61d3      	str	r3, [r2, #28]
 80009e2:	4b21      	ldr	r3, [pc, #132]	; (8000a68 <MX_GPIO_Init+0xa8>)
 80009e4:	69db      	ldr	r3, [r3, #28]
 80009e6:	f003 0304 	and.w	r3, r3, #4
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ee:	4b1e      	ldr	r3, [pc, #120]	; (8000a68 <MX_GPIO_Init+0xa8>)
 80009f0:	69db      	ldr	r3, [r3, #28]
 80009f2:	4a1d      	ldr	r2, [pc, #116]	; (8000a68 <MX_GPIO_Init+0xa8>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	61d3      	str	r3, [r2, #28]
 80009fa:	4b1b      	ldr	r3, [pc, #108]	; (8000a68 <MX_GPIO_Init+0xa8>)
 80009fc:	69db      	ldr	r3, [r3, #28]
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a06:	4b18      	ldr	r3, [pc, #96]	; (8000a68 <MX_GPIO_Init+0xa8>)
 8000a08:	69db      	ldr	r3, [r3, #28]
 8000a0a:	4a17      	ldr	r2, [pc, #92]	; (8000a68 <MX_GPIO_Init+0xa8>)
 8000a0c:	f043 0302 	orr.w	r3, r3, #2
 8000a10:	61d3      	str	r3, [r2, #28]
 8000a12:	4b15      	ldr	r3, [pc, #84]	; (8000a68 <MX_GPIO_Init+0xa8>)
 8000a14:	69db      	ldr	r3, [r3, #28]
 8000a16:	f003 0302 	and.w	r3, r3, #2
 8000a1a:	603b      	str	r3, [r7, #0]
 8000a1c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	21c0      	movs	r1, #192	; 0xc0
 8000a22:	4812      	ldr	r0, [pc, #72]	; (8000a6c <MX_GPIO_Init+0xac>)
 8000a24:	f001 fd7a 	bl	800251c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a2c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a36:	f107 030c 	add.w	r3, r7, #12
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	480c      	ldr	r0, [pc, #48]	; (8000a70 <MX_GPIO_Init+0xb0>)
 8000a3e:	f001 fbed 	bl	800221c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000a42:	23c0      	movs	r3, #192	; 0xc0
 8000a44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a46:	2301      	movs	r3, #1
 8000a48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a52:	f107 030c 	add.w	r3, r7, #12
 8000a56:	4619      	mov	r1, r3
 8000a58:	4804      	ldr	r0, [pc, #16]	; (8000a6c <MX_GPIO_Init+0xac>)
 8000a5a:	f001 fbdf 	bl	800221c <HAL_GPIO_Init>

}
 8000a5e:	bf00      	nop
 8000a60:	3720      	adds	r7, #32
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	40020400 	.word	0x40020400
 8000a70:	40020000 	.word	0x40020000

08000a74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a78:	b672      	cpsid	i
}
 8000a7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a7c:	e7fe      	b.n	8000a7c <Error_Handler+0x8>
	...

08000a80 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Configures the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8000a84:	4b18      	ldr	r3, [pc, #96]	; (8000ae8 <BSP_LCD_GLASS_Init+0x68>)
 8000a86:	4a19      	ldr	r2, [pc, #100]	; (8000aec <BSP_LCD_GLASS_Init+0x6c>)
 8000a88:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8000a8a:	4b17      	ldr	r3, [pc, #92]	; (8000ae8 <BSP_LCD_GLASS_Init+0x68>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8000a90:	4b15      	ldr	r3, [pc, #84]	; (8000ae8 <BSP_LCD_GLASS_Init+0x68>)
 8000a92:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000a96:	609a      	str	r2, [r3, #8]
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8000a98:	4b13      	ldr	r3, [pc, #76]	; (8000ae8 <BSP_LCD_GLASS_Init+0x68>)
 8000a9a:	220c      	movs	r2, #12
 8000a9c:	60da      	str	r2, [r3, #12]
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8000a9e:	4b12      	ldr	r3, [pc, #72]	; (8000ae8 <BSP_LCD_GLASS_Init+0x68>)
 8000aa0:	2240      	movs	r2, #64	; 0x40
 8000aa2:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8000aa4:	4b10      	ldr	r3, [pc, #64]	; (8000ae8 <BSP_LCD_GLASS_Init+0x68>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8000aaa:	4b0f      	ldr	r3, [pc, #60]	; (8000ae8 <BSP_LCD_GLASS_Init+0x68>)
 8000aac:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8000ab0:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8000ab2:	4b0d      	ldr	r3, [pc, #52]	; (8000ae8 <BSP_LCD_GLASS_Init+0x68>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8000ab8:	4b0b      	ldr	r3, [pc, #44]	; (8000ae8 <BSP_LCD_GLASS_Init+0x68>)
 8000aba:	2240      	movs	r2, #64	; 0x40
 8000abc:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8000abe:	4b0a      	ldr	r3, [pc, #40]	; (8000ae8 <BSP_LCD_GLASS_Init+0x68>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8000ac4:	4b08      	ldr	r3, [pc, #32]	; (8000ae8 <BSP_LCD_GLASS_Init+0x68>)
 8000ac6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000aca:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_ENABLE;
 8000acc:	4b06      	ldr	r3, [pc, #24]	; (8000ae8 <BSP_LCD_GLASS_Init+0x68>)
 8000ace:	2280      	movs	r2, #128	; 0x80
 8000ad0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8000ad2:	4805      	ldr	r0, [pc, #20]	; (8000ae8 <BSP_LCD_GLASS_Init+0x68>)
 8000ad4:	f000 fc60 	bl	8001398 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8000ad8:	4803      	ldr	r0, [pc, #12]	; (8000ae8 <BSP_LCD_GLASS_Init+0x68>)
 8000ada:	f001 fd37 	bl	800254c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8000ade:	f000 fc51 	bl	8001384 <BSP_LCD_GLASS_Clear>
}
 8000ae2:	bf00      	nop
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	200000d8 	.word	0x200000d8
 8000aec:	40002400 	.word	0x40002400

08000af0 <BSP_LCD_GLASS_BarLevelConfig>:
  *     @arg BATTERYLEVEL_3_4: LCD GLASS Batery 3/4 Full
  *     @arg BATTERYLEVEL_FULL: LCD GLASS Batery Full
  * @retval None
  */
void BSP_LCD_GLASS_BarLevelConfig(uint8_t BarLevel)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	71fb      	strb	r3, [r7, #7]
  switch (BarLevel)
 8000afa:	79fb      	ldrb	r3, [r7, #7]
 8000afc:	2b04      	cmp	r3, #4
 8000afe:	d86e      	bhi.n	8000bde <BSP_LCD_GLASS_BarLevelConfig+0xee>
 8000b00:	a201      	add	r2, pc, #4	; (adr r2, 8000b08 <BSP_LCD_GLASS_BarLevelConfig+0x18>)
 8000b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b06:	bf00      	nop
 8000b08:	08000b1d 	.word	0x08000b1d
 8000b0c:	08000b41 	.word	0x08000b41
 8000b10:	08000b67 	.word	0x08000b67
 8000b14:	08000b8f 	.word	0x08000b8f
 8000b18:	08000bb7 	.word	0x08000bb7
  {
  /* BATTERYLEVEL_OFF */
  case BATTERYLEVEL_OFF:
    /* Set BAR0 & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), 0);
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b22:	2106      	movs	r1, #6
 8000b24:	4832      	ldr	r0, [pc, #200]	; (8000bf0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b26:	f001 fdcd 	bl	80026c4 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b30:	2104      	movs	r1, #4
 8000b32:	482f      	ldr	r0, [pc, #188]	; (8000bf0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b34:	f001 fdc6 	bl	80026c4 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_OFF;
 8000b38:	4b2e      	ldr	r3, [pc, #184]	; (8000bf4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	701a      	strb	r2, [r3, #0]
    break;
 8000b3e:	e04f      	b.n	8000be0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/4 */
  case BATTERYLEVEL_1_4:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8000b40:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b44:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b48:	2106      	movs	r1, #6
 8000b4a:	4829      	ldr	r0, [pc, #164]	; (8000bf0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b4c:	f001 fdba 	bl	80026c4 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000b50:	2300      	movs	r3, #0
 8000b52:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b56:	2104      	movs	r1, #4
 8000b58:	4825      	ldr	r0, [pc, #148]	; (8000bf0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b5a:	f001 fdb3 	bl	80026c4 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_4;
 8000b5e:	4b25      	ldr	r3, [pc, #148]	; (8000bf4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000b60:	2201      	movs	r2, #1
 8000b62:	701a      	strb	r2, [r3, #0]
    break;
 8000b64:	e03c      	b.n	8000be0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/2 */
  case BATTERYLEVEL_1_2:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8000b66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b6a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b6e:	2106      	movs	r1, #6
 8000b70:	481f      	ldr	r0, [pc, #124]	; (8000bf0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b72:	f001 fda7 	bl	80026c4 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000b76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b7a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b7e:	2104      	movs	r1, #4
 8000b80:	481b      	ldr	r0, [pc, #108]	; (8000bf0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b82:	f001 fd9f 	bl	80026c4 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_2;
 8000b86:	4b1b      	ldr	r3, [pc, #108]	; (8000bf4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000b88:	2202      	movs	r2, #2
 8000b8a:	701a      	strb	r2, [r3, #0]
    break;
 8000b8c:	e028      	b.n	8000be0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* Battery Level 3/4 */
  case BATTERYLEVEL_3_4:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 8000b8e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000b92:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b96:	2106      	movs	r1, #6
 8000b98:	4815      	ldr	r0, [pc, #84]	; (8000bf0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b9a:	f001 fd93 	bl	80026c4 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000b9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ba2:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000ba6:	2104      	movs	r1, #4
 8000ba8:	4811      	ldr	r0, [pc, #68]	; (8000bf0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000baa:	f001 fd8b 	bl	80026c4 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_3_4;
 8000bae:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000bb0:	2203      	movs	r2, #3
 8000bb2:	701a      	strb	r2, [r3, #0]
    break;
 8000bb4:	e014      	b.n	8000be0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BATTERYLEVEL_FULL */
  case BATTERYLEVEL_FULL:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 8000bb6:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000bba:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000bbe:	2106      	movs	r1, #6
 8000bc0:	480b      	ldr	r0, [pc, #44]	; (8000bf0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000bc2:	f001 fd7f 	bl	80026c4 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), (LCD_BAR1_SEG | LCD_BAR3_SEG));
 8000bc6:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000bca:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000bce:	2104      	movs	r1, #4
 8000bd0:	4807      	ldr	r0, [pc, #28]	; (8000bf0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000bd2:	f001 fd77 	bl	80026c4 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_FULL;
 8000bd6:	4b07      	ldr	r3, [pc, #28]	; (8000bf4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000bd8:	2204      	movs	r2, #4
 8000bda:	701a      	strb	r2, [r3, #0]
    break;
 8000bdc:	e000      	b.n	8000be0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  default:
    break;
 8000bde:	bf00      	nop
  }
  
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000be0:	4803      	ldr	r0, [pc, #12]	; (8000bf0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000be2:	f001 fe28 	bl	8002836 <HAL_LCD_UpdateDisplayRequest>
}
 8000be6:	bf00      	nop
 8000be8:	3708      	adds	r7, #8
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	200000d8 	.word	0x200000d8
 8000bf4:	20000008 	.word	0x20000008

08000bf8 <BSP_LCD_GLASS_WriteChar>:
  * @retval None
  * @note  Required preconditions: The LCD should be cleared before to start the
  *         write operation.  
  */
void BSP_LCD_GLASS_WriteChar(uint8_t* ch, uint8_t Point, uint8_t Column, uint8_t Position)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	4608      	mov	r0, r1
 8000c02:	4611      	mov	r1, r2
 8000c04:	461a      	mov	r2, r3
 8000c06:	4603      	mov	r3, r0
 8000c08:	70fb      	strb	r3, [r7, #3]
 8000c0a:	460b      	mov	r3, r1
 8000c0c:	70bb      	strb	r3, [r7, #2]
 8000c0e:	4613      	mov	r3, r2
 8000c10:	707b      	strb	r3, [r7, #1]
  BSP_LCD_GLASS_DisplayChar(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column, (DigitPosition_Typedef)Position);
 8000c12:	787b      	ldrb	r3, [r7, #1]
 8000c14:	78ba      	ldrb	r2, [r7, #2]
 8000c16:	78f9      	ldrb	r1, [r7, #3]
 8000c18:	6878      	ldr	r0, [r7, #4]
 8000c1a:	f000 f80b 	bl	8000c34 <BSP_LCD_GLASS_DisplayChar>

  /* Refresh LCD  bar */
  BSP_LCD_GLASS_BarLevelConfig(LCDBar);
 8000c1e:	4b04      	ldr	r3, [pc, #16]	; (8000c30 <BSP_LCD_GLASS_WriteChar+0x38>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff ff64 	bl	8000af0 <BSP_LCD_GLASS_BarLevelConfig>
}
 8000c28:	bf00      	nop
 8000c2a:	3708      	adds	r7, #8
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	20000008 	.word	0x20000008

08000c34 <BSP_LCD_GLASS_DisplayChar>:
  * @param  Position: Position in the LCD of the caracter to write.
  *                   This parameter can be any value in DigitPosition_Typedef.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Column, DigitPosition_Typedef Position)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	4608      	mov	r0, r1
 8000c3e:	4611      	mov	r1, r2
 8000c40:	461a      	mov	r2, r3
 8000c42:	4603      	mov	r3, r0
 8000c44:	70fb      	strb	r3, [r7, #3]
 8000c46:	460b      	mov	r3, r1
 8000c48:	70bb      	strb	r3, [r7, #2]
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column);
 8000c52:	78ba      	ldrb	r2, [r7, #2]
 8000c54:	78fb      	ldrb	r3, [r7, #3]
 8000c56:	4619      	mov	r1, r3
 8000c58:	6878      	ldr	r0, [r7, #4]
 8000c5a:	f000 fc3d 	bl	80014d8 <Convert>

  switch (Position)
 8000c5e:	787b      	ldrb	r3, [r7, #1]
 8000c60:	3b01      	subs	r3, #1
 8000c62:	2b05      	cmp	r3, #5
 8000c64:	f200 8357 	bhi.w	8001316 <BSP_LCD_GLASS_DisplayChar+0x6e2>
 8000c68:	a201      	add	r2, pc, #4	; (adr r2, 8000c70 <BSP_LCD_GLASS_DisplayChar+0x3c>)
 8000c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c6e:	bf00      	nop
 8000c70:	08000c89 	.word	0x08000c89
 8000c74:	08000d53 	.word	0x08000d53
 8000c78:	08000e55 	.word	0x08000e55
 8000c7c:	08000f79 	.word	0x08000f79
 8000c80:	080010b3 	.word	0x080010b3
 8000c84:	0800120d 	.word	0x0800120d
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000c88:	4bb7      	ldr	r3, [pc, #732]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000c90:	4bb5      	ldr	r3, [pc, #724]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	089b      	lsrs	r3, r3, #2
 8000c96:	071b      	lsls	r3, r3, #28
 8000c98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c9c:	431a      	orrs	r2, r3
 8000c9e:	4bb2      	ldr	r3, [pc, #712]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	08db      	lsrs	r3, r3, #3
 8000ca4:	075b      	lsls	r3, r3, #29
 8000ca6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000caa:	4313      	orrs	r3, r2
 8000cac:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	4aae      	ldr	r2, [pc, #696]	; (8000f6c <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	48ae      	ldr	r0, [pc, #696]	; (8000f70 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000cb6:	f001 fd05 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000cba:	4bab      	ldr	r3, [pc, #684]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000cc2:	4ba9      	ldr	r3, [pc, #676]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	089b      	lsrs	r3, r3, #2
 8000cc8:	071b      	lsls	r3, r3, #28
 8000cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cce:	431a      	orrs	r2, r3
 8000cd0:	4ba5      	ldr	r3, [pc, #660]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	08db      	lsrs	r3, r3, #3
 8000cd6:	075b      	lsls	r3, r3, #29
 8000cd8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000cdc:	4313      	orrs	r3, r2
 8000cde:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	4aa2      	ldr	r2, [pc, #648]	; (8000f6c <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000ce4:	2102      	movs	r1, #2
 8000ce6:	48a2      	ldr	r0, [pc, #648]	; (8000f70 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000ce8:	f001 fcec 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000cec:	4b9e      	ldr	r3, [pc, #632]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000cf4:	4b9c      	ldr	r3, [pc, #624]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cf6:	689b      	ldr	r3, [r3, #8]
 8000cf8:	089b      	lsrs	r3, r3, #2
 8000cfa:	071b      	lsls	r3, r3, #28
 8000cfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d00:	431a      	orrs	r2, r3
 8000d02:	4b99      	ldr	r3, [pc, #612]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	08db      	lsrs	r3, r3, #3
 8000d08:	075b      	lsls	r3, r3, #29
 8000d0a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	4a95      	ldr	r2, [pc, #596]	; (8000f6c <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000d16:	2104      	movs	r1, #4
 8000d18:	4895      	ldr	r0, [pc, #596]	; (8000f70 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000d1a:	f001 fcd3 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d1e:	4b92      	ldr	r3, [pc, #584]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d20:	68db      	ldr	r3, [r3, #12]
 8000d22:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000d26:	4b90      	ldr	r3, [pc, #576]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d28:	68db      	ldr	r3, [r3, #12]
 8000d2a:	089b      	lsrs	r3, r3, #2
 8000d2c:	071b      	lsls	r3, r3, #28
 8000d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d32:	431a      	orrs	r2, r3
 8000d34:	4b8c      	ldr	r3, [pc, #560]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	08db      	lsrs	r3, r3, #3
 8000d3a:	075b      	lsls	r3, r3, #29
 8000d3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d40:	4313      	orrs	r3, r2
 8000d42:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	4a89      	ldr	r2, [pc, #548]	; (8000f6c <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000d48:	2106      	movs	r1, #6
 8000d4a:	4889      	ldr	r0, [pc, #548]	; (8000f70 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000d4c:	f001 fcba 	bl	80026c4 <HAL_LCD_Write>
      break;
 8000d50:	e2e2      	b.n	8001318 <BSP_LCD_GLASS_DisplayChar+0x6e4>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000d52:	4b85      	ldr	r3, [pc, #532]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	f003 0204 	and.w	r2, r3, #4
 8000d5c:	4b82      	ldr	r3, [pc, #520]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	085b      	lsrs	r3, r3, #1
 8000d62:	01db      	lsls	r3, r3, #7
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000d68:	4b7f      	ldr	r3, [pc, #508]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	089b      	lsrs	r3, r3, #2
 8000d6e:	069b      	lsls	r3, r3, #26
 8000d70:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000d74:	431a      	orrs	r2, r3
 8000d76:	4b7c      	ldr	r3, [pc, #496]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	08db      	lsrs	r3, r3, #3
 8000d7c:	06db      	lsls	r3, r3, #27
 8000d7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000d82:	4313      	orrs	r3, r2
 8000d84:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 2G 2B 2M 2E */
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	4a7a      	ldr	r2, [pc, #488]	; (8000f74 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	4878      	ldr	r0, [pc, #480]	; (8000f70 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000d8e:	f001 fc99 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000d92:	4b75      	ldr	r3, [pc, #468]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	f003 0204 	and.w	r2, r3, #4
 8000d9c:	4b72      	ldr	r3, [pc, #456]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	085b      	lsrs	r3, r3, #1
 8000da2:	01db      	lsls	r3, r3, #7
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000da8:	4b6f      	ldr	r3, [pc, #444]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	089b      	lsrs	r3, r3, #2
 8000dae:	069b      	lsls	r3, r3, #26
 8000db0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000db4:	431a      	orrs	r2, r3
 8000db6:	4b6c      	ldr	r3, [pc, #432]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	08db      	lsrs	r3, r3, #3
 8000dbc:	06db      	lsls	r3, r3, #27
 8000dbe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 2F 2A 2C 2D  */
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	4a6a      	ldr	r2, [pc, #424]	; (8000f74 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000dca:	2102      	movs	r1, #2
 8000dcc:	4868      	ldr	r0, [pc, #416]	; (8000f70 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000dce:	f001 fc79 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000dd2:	4b65      	ldr	r3, [pc, #404]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000dd4:	689b      	ldr	r3, [r3, #8]
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	f003 0204 	and.w	r2, r3, #4
 8000ddc:	4b62      	ldr	r3, [pc, #392]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000dde:	689b      	ldr	r3, [r3, #8]
 8000de0:	085b      	lsrs	r3, r3, #1
 8000de2:	01db      	lsls	r3, r3, #7
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000de8:	4b5f      	ldr	r3, [pc, #380]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000dea:	689b      	ldr	r3, [r3, #8]
 8000dec:	089b      	lsrs	r3, r3, #2
 8000dee:	069b      	lsls	r3, r3, #26
 8000df0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000df4:	431a      	orrs	r2, r3
 8000df6:	4b5c      	ldr	r3, [pc, #368]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000df8:	689b      	ldr	r3, [r3, #8]
 8000dfa:	08db      	lsrs	r3, r3, #3
 8000dfc:	06db      	lsls	r3, r3, #27
 8000dfe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000e02:	4313      	orrs	r3, r2
 8000e04:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 2Q 2K 2Col 2P  */
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	4a5a      	ldr	r2, [pc, #360]	; (8000f74 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000e0a:	2104      	movs	r1, #4
 8000e0c:	4858      	ldr	r0, [pc, #352]	; (8000f70 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000e0e:	f001 fc59 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000e12:	4b55      	ldr	r3, [pc, #340]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e14:	68db      	ldr	r3, [r3, #12]
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	f003 0204 	and.w	r2, r3, #4
 8000e1c:	4b52      	ldr	r3, [pc, #328]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	085b      	lsrs	r3, r3, #1
 8000e22:	01db      	lsls	r3, r3, #7
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000e28:	4b4f      	ldr	r3, [pc, #316]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	089b      	lsrs	r3, r3, #2
 8000e2e:	069b      	lsls	r3, r3, #26
 8000e30:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e34:	431a      	orrs	r2, r3
 8000e36:	4b4c      	ldr	r3, [pc, #304]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e38:	68db      	ldr	r3, [r3, #12]
 8000e3a:	08db      	lsrs	r3, r3, #3
 8000e3c:	06db      	lsls	r3, r3, #27
 8000e3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000e42:	4313      	orrs	r3, r2
 8000e44:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 2H 2J 2DP 2N  */
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	4a4a      	ldr	r2, [pc, #296]	; (8000f74 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000e4a:	2106      	movs	r1, #6
 8000e4c:	4848      	ldr	r0, [pc, #288]	; (8000f70 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000e4e:	f001 fc39 	bl	80026c4 <HAL_LCD_Write>
      break;
 8000e52:	e261      	b.n	8001318 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000e54:	4b44      	ldr	r3, [pc, #272]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	021b      	lsls	r3, r3, #8
 8000e5a:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000e5e:	4b42      	ldr	r3, [pc, #264]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	085b      	lsrs	r3, r3, #1
 8000e64:	025b      	lsls	r3, r3, #9
 8000e66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e6a:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000e6c:	4b3e      	ldr	r3, [pc, #248]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	089b      	lsrs	r3, r3, #2
 8000e72:	061b      	lsls	r3, r3, #24
 8000e74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000e78:	431a      	orrs	r2, r3
 8000e7a:	4b3b      	ldr	r3, [pc, #236]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	08db      	lsrs	r3, r3, #3
 8000e80:	065b      	lsls	r3, r3, #25
 8000e82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000e86:	4313      	orrs	r3, r2
 8000e88:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 3G 3B 3M 3E */
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000e90:	2100      	movs	r1, #0
 8000e92:	4837      	ldr	r0, [pc, #220]	; (8000f70 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000e94:	f001 fc16 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000e98:	4b33      	ldr	r3, [pc, #204]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	021b      	lsls	r3, r3, #8
 8000e9e:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000ea2:	4b31      	ldr	r3, [pc, #196]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	085b      	lsrs	r3, r3, #1
 8000ea8:	025b      	lsls	r3, r3, #9
 8000eaa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000eae:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000eb0:	4b2d      	ldr	r3, [pc, #180]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	089b      	lsrs	r3, r3, #2
 8000eb6:	061b      	lsls	r3, r3, #24
 8000eb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000ebc:	431a      	orrs	r2, r3
 8000ebe:	4b2a      	ldr	r3, [pc, #168]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	08db      	lsrs	r3, r3, #3
 8000ec4:	065b      	lsls	r3, r3, #25
 8000ec6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 3F 3A 3C 3D  */
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000ed4:	2102      	movs	r1, #2
 8000ed6:	4826      	ldr	r0, [pc, #152]	; (8000f70 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000ed8:	f001 fbf4 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000edc:	4b22      	ldr	r3, [pc, #136]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ede:	689b      	ldr	r3, [r3, #8]
 8000ee0:	021b      	lsls	r3, r3, #8
 8000ee2:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000ee6:	4b20      	ldr	r3, [pc, #128]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	085b      	lsrs	r3, r3, #1
 8000eec:	025b      	lsls	r3, r3, #9
 8000eee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ef2:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000ef4:	4b1c      	ldr	r3, [pc, #112]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	089b      	lsrs	r3, r3, #2
 8000efa:	061b      	lsls	r3, r3, #24
 8000efc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f00:	431a      	orrs	r2, r3
 8000f02:	4b19      	ldr	r3, [pc, #100]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	08db      	lsrs	r3, r3, #3
 8000f08:	065b      	lsls	r3, r3, #25
 8000f0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 3Q 3K 3Col 3P  */
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000f18:	2104      	movs	r1, #4
 8000f1a:	4815      	ldr	r0, [pc, #84]	; (8000f70 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000f1c:	f001 fbd2 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000f20:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	021b      	lsls	r3, r3, #8
 8000f26:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000f2a:	4b0f      	ldr	r3, [pc, #60]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f2c:	68db      	ldr	r3, [r3, #12]
 8000f2e:	085b      	lsrs	r3, r3, #1
 8000f30:	025b      	lsls	r3, r3, #9
 8000f32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f36:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000f38:	4b0b      	ldr	r3, [pc, #44]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	089b      	lsrs	r3, r3, #2
 8000f3e:	061b      	lsls	r3, r3, #24
 8000f40:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f44:	431a      	orrs	r2, r3
 8000f46:	4b08      	ldr	r3, [pc, #32]	; (8000f68 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f48:	68db      	ldr	r3, [r3, #12]
 8000f4a:	08db      	lsrs	r3, r3, #3
 8000f4c:	065b      	lsls	r3, r3, #25
 8000f4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000f52:	4313      	orrs	r3, r2
 8000f54:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 3H 3J 3DP 3N  */
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000f5c:	2106      	movs	r1, #6
 8000f5e:	4804      	ldr	r0, [pc, #16]	; (8000f70 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000f60:	f001 fbb0 	bl	80026c4 <HAL_LCD_Write>
      break;
 8000f64:	e1d8      	b.n	8001318 <BSP_LCD_GLASS_DisplayChar+0x6e4>
 8000f66:	bf00      	nop
 8000f68:	200000c8 	.word	0x200000c8
 8000f6c:	cffffffc 	.word	0xcffffffc
 8000f70:	200000d8 	.word	0x200000d8
 8000f74:	f3ffff7b 	.word	0xf3ffff7b
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8000f78:	4ba0      	ldr	r3, [pc, #640]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	029b      	lsls	r3, r3, #10
 8000f7e:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8000f82:	4b9e      	ldr	r3, [pc, #632]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	08db      	lsrs	r3, r3, #3
 8000f88:	055b      	lsls	r3, r3, #21
 8000f8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 4G 4B 4M 4E */
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	4a9a      	ldr	r2, [pc, #616]	; (8001200 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8000f96:	2100      	movs	r1, #0
 8000f98:	489a      	ldr	r0, [pc, #616]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8000f9a:	f001 fb93 	bl	80026c4 <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8000f9e:	4b97      	ldr	r3, [pc, #604]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	085b      	lsrs	r3, r3, #1
 8000fa4:	02db      	lsls	r3, r3, #11
 8000fa6:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8000faa:	4b94      	ldr	r3, [pc, #592]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	089b      	lsrs	r3, r3, #2
 8000fb0:	051b      	lsls	r3, r3, #20
 8000fb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 4G 4B 4M 4E */
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	4a92      	ldr	r2, [pc, #584]	; (8001208 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	4890      	ldr	r0, [pc, #576]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8000fc2:	f001 fb7f 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8000fc6:	4b8d      	ldr	r3, [pc, #564]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	029b      	lsls	r3, r3, #10
 8000fcc:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8000fd0:	4b8a      	ldr	r3, [pc, #552]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	08db      	lsrs	r3, r3, #3
 8000fd6:	055b      	lsls	r3, r3, #21
 8000fd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	4a87      	ldr	r2, [pc, #540]	; (8001200 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8000fe4:	2102      	movs	r1, #2
 8000fe6:	4887      	ldr	r0, [pc, #540]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8000fe8:	f001 fb6c 	bl	80026c4 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8000fec:	4b83      	ldr	r3, [pc, #524]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	085b      	lsrs	r3, r3, #1
 8000ff2:	02db      	lsls	r3, r3, #11
 8000ff4:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8000ff8:	4b80      	ldr	r3, [pc, #512]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	089b      	lsrs	r3, r3, #2
 8000ffe:	051b      	lsls	r3, r3, #20
 8001000:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001004:	4313      	orrs	r3, r2
 8001006:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	4a7f      	ldr	r2, [pc, #508]	; (8001208 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 800100c:	2102      	movs	r1, #2
 800100e:	487d      	ldr	r0, [pc, #500]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001010:	f001 fb58 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001014:	4b79      	ldr	r3, [pc, #484]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001016:	689b      	ldr	r3, [r3, #8]
 8001018:	029b      	lsls	r3, r3, #10
 800101a:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 800101e:	4b77      	ldr	r3, [pc, #476]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	08db      	lsrs	r3, r3, #3
 8001024:	055b      	lsls	r3, r3, #21
 8001026:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800102a:	4313      	orrs	r3, r2
 800102c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	4a73      	ldr	r2, [pc, #460]	; (8001200 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001032:	2104      	movs	r1, #4
 8001034:	4873      	ldr	r0, [pc, #460]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001036:	f001 fb45 	bl	80026c4 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800103a:	4b70      	ldr	r3, [pc, #448]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	085b      	lsrs	r3, r3, #1
 8001040:	02db      	lsls	r3, r3, #11
 8001042:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001046:	4b6d      	ldr	r3, [pc, #436]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	089b      	lsrs	r3, r3, #2
 800104c:	051b      	lsls	r3, r3, #20
 800104e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001052:	4313      	orrs	r3, r2
 8001054:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	4a6b      	ldr	r2, [pc, #428]	; (8001208 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 800105a:	2104      	movs	r1, #4
 800105c:	4869      	ldr	r0, [pc, #420]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800105e:	f001 fb31 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001062:	4b66      	ldr	r3, [pc, #408]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001064:	68db      	ldr	r3, [r3, #12]
 8001066:	029b      	lsls	r3, r3, #10
 8001068:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 800106c:	4b63      	ldr	r3, [pc, #396]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	08db      	lsrs	r3, r3, #3
 8001072:	055b      	lsls	r3, r3, #21
 8001074:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001078:	4313      	orrs	r3, r2
 800107a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	4a60      	ldr	r2, [pc, #384]	; (8001200 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001080:	2106      	movs	r1, #6
 8001082:	4860      	ldr	r0, [pc, #384]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001084:	f001 fb1e 	bl	80026c4 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001088:	4b5c      	ldr	r3, [pc, #368]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	085b      	lsrs	r3, r3, #1
 800108e:	02db      	lsls	r3, r3, #11
 8001090:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001094:	4b59      	ldr	r3, [pc, #356]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	089b      	lsrs	r3, r3, #2
 800109a:	051b      	lsls	r3, r3, #20
 800109c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010a0:	4313      	orrs	r3, r2
 80010a2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	4a58      	ldr	r2, [pc, #352]	; (8001208 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 80010a8:	2106      	movs	r1, #6
 80010aa:	4856      	ldr	r0, [pc, #344]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80010ac:	f001 fb0a 	bl	80026c4 <HAL_LCD_Write>
      break;
 80010b0:	e132      	b.n	8001318 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80010b2:	4b52      	ldr	r3, [pc, #328]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	085b      	lsrs	r3, r3, #1
 80010b8:	035b      	lsls	r3, r3, #13
 80010ba:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80010be:	4b4f      	ldr	r3, [pc, #316]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	089b      	lsrs	r3, r3, #2
 80010c4:	049b      	lsls	r3, r3, #18
 80010c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010ca:	4313      	orrs	r3, r2
 80010cc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 5G 5B 5M 5E */
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 80010d4:	2100      	movs	r1, #0
 80010d6:	484b      	ldr	r0, [pc, #300]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80010d8:	f001 faf4 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80010dc:	4b47      	ldr	r3, [pc, #284]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	031b      	lsls	r3, r3, #12
 80010e2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80010e6:	4b45      	ldr	r3, [pc, #276]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	08db      	lsrs	r3, r3, #3
 80010ec:	04db      	lsls	r3, r3, #19
 80010ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80010f2:	4313      	orrs	r3, r2
 80010f4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 5G 5B 5M 5E */
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 80010fc:	2100      	movs	r1, #0
 80010fe:	4841      	ldr	r0, [pc, #260]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001100:	f001 fae0 	bl	80026c4 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001104:	4b3d      	ldr	r3, [pc, #244]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	085b      	lsrs	r3, r3, #1
 800110a:	035b      	lsls	r3, r3, #13
 800110c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001110:	4b3a      	ldr	r3, [pc, #232]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	089b      	lsrs	r3, r3, #2
 8001116:	049b      	lsls	r3, r3, #18
 8001118:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800111c:	4313      	orrs	r3, r2
 800111e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001126:	2102      	movs	r1, #2
 8001128:	4836      	ldr	r0, [pc, #216]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800112a:	f001 facb 	bl	80026c4 <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800112e:	4b33      	ldr	r3, [pc, #204]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	031b      	lsls	r3, r3, #12
 8001134:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001138:	4b30      	ldr	r3, [pc, #192]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	08db      	lsrs	r3, r3, #3
 800113e:	04db      	lsls	r3, r3, #19
 8001140:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001144:	4313      	orrs	r3, r2
 8001146:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 800114e:	2102      	movs	r1, #2
 8001150:	482c      	ldr	r0, [pc, #176]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001152:	f001 fab7 	bl	80026c4 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001156:	4b29      	ldr	r3, [pc, #164]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	085b      	lsrs	r3, r3, #1
 800115c:	035b      	lsls	r3, r3, #13
 800115e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001162:	4b26      	ldr	r3, [pc, #152]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	089b      	lsrs	r3, r3, #2
 8001168:	049b      	lsls	r3, r3, #18
 800116a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800116e:	4313      	orrs	r3, r2
 8001170:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 5Q 5K 5P */
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001178:	2104      	movs	r1, #4
 800117a:	4822      	ldr	r0, [pc, #136]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800117c:	f001 faa2 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001180:	4b1e      	ldr	r3, [pc, #120]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	031b      	lsls	r3, r3, #12
 8001186:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800118a:	4b1c      	ldr	r3, [pc, #112]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	08db      	lsrs	r3, r3, #3
 8001190:	04db      	lsls	r3, r3, #19
 8001192:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001196:	4313      	orrs	r3, r2
 8001198:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 5Q 5K 5P */
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 80011a0:	2104      	movs	r1, #4
 80011a2:	4818      	ldr	r0, [pc, #96]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80011a4:	f001 fa8e 	bl	80026c4 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80011a8:	4b14      	ldr	r3, [pc, #80]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	085b      	lsrs	r3, r3, #1
 80011ae:	035b      	lsls	r3, r3, #13
 80011b0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80011b4:	4b11      	ldr	r3, [pc, #68]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	089b      	lsrs	r3, r3, #2
 80011ba:	049b      	lsls	r3, r3, #18
 80011bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011c0:	4313      	orrs	r3, r2
 80011c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 5H 5J 5N */
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 80011ca:	2106      	movs	r1, #6
 80011cc:	480d      	ldr	r0, [pc, #52]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80011ce:	f001 fa79 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80011d2:	4b0a      	ldr	r3, [pc, #40]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011d4:	68db      	ldr	r3, [r3, #12]
 80011d6:	031b      	lsls	r3, r3, #12
 80011d8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80011dc:	4b07      	ldr	r3, [pc, #28]	; (80011fc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	08db      	lsrs	r3, r3, #3
 80011e2:	04db      	lsls	r3, r3, #19
 80011e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80011e8:	4313      	orrs	r3, r2
 80011ea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 5H 5J 5N */
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 80011f2:	2106      	movs	r1, #6
 80011f4:	4803      	ldr	r0, [pc, #12]	; (8001204 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80011f6:	f001 fa65 	bl	80026c4 <HAL_LCD_Write>
      break;
 80011fa:	e08d      	b.n	8001318 <BSP_LCD_GLASS_DisplayChar+0x6e4>
 80011fc:	200000c8 	.word	0x200000c8
 8001200:	ffdffbff 	.word	0xffdffbff
 8001204:	200000d8 	.word	0x200000d8
 8001208:	ffeff7ff 	.word	0xffeff7ff
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800120c:	4b46      	ldr	r3, [pc, #280]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	039b      	lsls	r3, r3, #14
 8001212:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001216:	4b44      	ldr	r3, [pc, #272]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	085b      	lsrs	r3, r3, #1
 800121c:	03db      	lsls	r3, r3, #15
 800121e:	b29b      	uxth	r3, r3
 8001220:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001222:	4b41      	ldr	r3, [pc, #260]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	089b      	lsrs	r3, r3, #2
 8001228:	045b      	lsls	r3, r3, #17
 800122a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800122e:	431a      	orrs	r2, r3
 8001230:	4b3d      	ldr	r3, [pc, #244]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	08db      	lsrs	r3, r3, #3
 8001236:	041b      	lsls	r3, r3, #16
 8001238:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800123c:	4313      	orrs	r3, r2
 800123e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 6G 6B 6M 6E */
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001246:	2100      	movs	r1, #0
 8001248:	4838      	ldr	r0, [pc, #224]	; (800132c <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 800124a:	f001 fa3b 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800124e:	4b36      	ldr	r3, [pc, #216]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	039b      	lsls	r3, r3, #14
 8001254:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001258:	4b33      	ldr	r3, [pc, #204]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	085b      	lsrs	r3, r3, #1
 800125e:	03db      	lsls	r3, r3, #15
 8001260:	b29b      	uxth	r3, r3
 8001262:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001264:	4b30      	ldr	r3, [pc, #192]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	089b      	lsrs	r3, r3, #2
 800126a:	045b      	lsls	r3, r3, #17
 800126c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001270:	431a      	orrs	r2, r3
 8001272:	4b2d      	ldr	r3, [pc, #180]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	08db      	lsrs	r3, r3, #3
 8001278:	041b      	lsls	r3, r3, #16
 800127a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800127e:	4313      	orrs	r3, r2
 8001280:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 6G 6B 6M 6E */
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001288:	2102      	movs	r1, #2
 800128a:	4828      	ldr	r0, [pc, #160]	; (800132c <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 800128c:	f001 fa1a 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001290:	4b25      	ldr	r3, [pc, #148]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	039b      	lsls	r3, r3, #14
 8001296:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 800129a:	4b23      	ldr	r3, [pc, #140]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	085b      	lsrs	r3, r3, #1
 80012a0:	03db      	lsls	r3, r3, #15
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80012a6:	4b20      	ldr	r3, [pc, #128]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	089b      	lsrs	r3, r3, #2
 80012ac:	045b      	lsls	r3, r3, #17
 80012ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b2:	431a      	orrs	r2, r3
 80012b4:	4b1c      	ldr	r3, [pc, #112]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012b6:	689b      	ldr	r3, [r3, #8]
 80012b8:	08db      	lsrs	r3, r3, #3
 80012ba:	041b      	lsls	r3, r3, #16
 80012bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80012c0:	4313      	orrs	r3, r2
 80012c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 6Q 6K 6P */
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 80012ca:	2104      	movs	r1, #4
 80012cc:	4817      	ldr	r0, [pc, #92]	; (800132c <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 80012ce:	f001 f9f9 	bl	80026c4 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80012d2:	4b15      	ldr	r3, [pc, #84]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012d4:	68db      	ldr	r3, [r3, #12]
 80012d6:	039b      	lsls	r3, r3, #14
 80012d8:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80012dc:	4b12      	ldr	r3, [pc, #72]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	085b      	lsrs	r3, r3, #1
 80012e2:	03db      	lsls	r3, r3, #15
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80012e8:	4b0f      	ldr	r3, [pc, #60]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	089b      	lsrs	r3, r3, #2
 80012ee:	045b      	lsls	r3, r3, #17
 80012f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f4:	431a      	orrs	r2, r3
 80012f6:	4b0c      	ldr	r3, [pc, #48]	; (8001328 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012f8:	68db      	ldr	r3, [r3, #12]
 80012fa:	08db      	lsrs	r3, r3, #3
 80012fc:	041b      	lsls	r3, r3, #16
 80012fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001302:	4313      	orrs	r3, r2
 8001304:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 6Q 6K 6P */
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 800130c:	2106      	movs	r1, #6
 800130e:	4807      	ldr	r0, [pc, #28]	; (800132c <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001310:	f001 f9d8 	bl	80026c4 <HAL_LCD_Write>
      break;
 8001314:	e000      	b.n	8001318 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
     default:
      break;
 8001316:	bf00      	nop
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001318:	4804      	ldr	r0, [pc, #16]	; (800132c <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 800131a:	f001 fa8c 	bl	8002836 <HAL_LCD_UpdateDisplayRequest>
}
 800131e:	bf00      	nop
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	200000c8 	.word	0x200000c8
 800132c:	200000d8 	.word	0x200000d8

08001330 <BSP_LCD_GLASS_DisplayString>:
  * @brief  This function writes a char in the LCD RAM.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8001338:	2301      	movs	r3, #1
 800133a:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 800133c:	e00b      	b.n	8001356 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Display one character on LCD */
    BSP_LCD_GLASS_WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800133e:	7bfb      	ldrb	r3, [r7, #15]
 8001340:	2200      	movs	r2, #0
 8001342:	2100      	movs	r1, #0
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f7ff fc57 	bl	8000bf8 <BSP_LCD_GLASS_WriteChar>

    /* Point on the next character */
    ptr++;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	3301      	adds	r3, #1
 800134e:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8001350:	7bfb      	ldrb	r3, [r7, #15]
 8001352:	3301      	adds	r3, #1
 8001354:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	bf14      	ite	ne
 800135e:	2301      	movne	r3, #1
 8001360:	2300      	moveq	r3, #0
 8001362:	b2da      	uxtb	r2, r3
 8001364:	7bfb      	ldrb	r3, [r7, #15]
 8001366:	2b06      	cmp	r3, #6
 8001368:	bf94      	ite	ls
 800136a:	2301      	movls	r3, #1
 800136c:	2300      	movhi	r3, #0
 800136e:	b2db      	uxtb	r3, r3
 8001370:	4013      	ands	r3, r2
 8001372:	b2db      	uxtb	r3, r3
 8001374:	2b00      	cmp	r3, #0
 8001376:	d1e2      	bne.n	800133e <BSP_LCD_GLASS_DisplayString+0xe>
  }
}
 8001378:	bf00      	nop
 800137a:	bf00      	nop
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
	...

08001384 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  This function Clear the whole LCD RAM.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 8001388:	4802      	ldr	r0, [pc, #8]	; (8001394 <BSP_LCD_GLASS_Clear+0x10>)
 800138a:	f001 f9fa 	bl	8002782 <HAL_LCD_Clear>
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	200000d8 	.word	0x200000d8

08001398 <LCD_MspInit>:
  * @brief  LCD MSP Init.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b09c      	sub	sp, #112	; 0x70
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80013a0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80013b0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013b4:	2234      	movs	r2, #52	; 0x34
 80013b6:	2100      	movs	r1, #0
 80013b8:	4618      	mov	r0, r3
 80013ba:	f002 f95b 	bl	8003674 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80013be:	f107 031c 	add.w	r3, r7, #28
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ca:	4b3f      	ldr	r3, [pc, #252]	; (80014c8 <LCD_MspInit+0x130>)
 80013cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ce:	4a3e      	ldr	r2, [pc, #248]	; (80014c8 <LCD_MspInit+0x130>)
 80013d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d4:	6253      	str	r3, [r2, #36]	; 0x24
 80013d6:	4b3c      	ldr	r3, [pc, #240]	; (80014c8 <LCD_MspInit+0x130>)
 80013d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013de:	61bb      	str	r3, [r7, #24]
 80013e0:	69bb      	ldr	r3, [r7, #24]
  
  /*##-2- Configue LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80013e2:	2304      	movs	r3, #4
 80013e4:	62bb      	str	r3, [r7, #40]	; 0x28
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80013e6:	2300      	movs	r3, #0
 80013e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80013ea:	2301      	movs	r3, #1
 80013ec:	633b      	str	r3, [r7, #48]	; 0x30
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80013ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013f2:	4618      	mov	r0, r3
 80013f4:	f001 fa7e 	bl	80028f4 <HAL_RCC_OscConfig>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d000      	beq.n	8001400 <LCD_MspInit+0x68>
  { 
    while(1);
 80013fe:	e7fe      	b.n	80013fe <LCD_MspInit+0x66>
  }
  
  /*##-3- select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001400:	2301      	movs	r3, #1
 8001402:	61fb      	str	r3, [r7, #28]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001404:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001408:	623b      	str	r3, [r7, #32]
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800140a:	f107 031c 	add.w	r3, r7, #28
 800140e:	4618      	mov	r0, r3
 8001410:	f002 f802 	bl	8003418 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001414:	4b2c      	ldr	r3, [pc, #176]	; (80014c8 <LCD_MspInit+0x130>)
 8001416:	69db      	ldr	r3, [r3, #28]
 8001418:	4a2b      	ldr	r2, [pc, #172]	; (80014c8 <LCD_MspInit+0x130>)
 800141a:	f043 0301 	orr.w	r3, r3, #1
 800141e:	61d3      	str	r3, [r2, #28]
 8001420:	4b29      	ldr	r3, [pc, #164]	; (80014c8 <LCD_MspInit+0x130>)
 8001422:	69db      	ldr	r3, [r3, #28]
 8001424:	f003 0301 	and.w	r3, r3, #1
 8001428:	617b      	str	r3, [r7, #20]
 800142a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800142c:	4b26      	ldr	r3, [pc, #152]	; (80014c8 <LCD_MspInit+0x130>)
 800142e:	69db      	ldr	r3, [r3, #28]
 8001430:	4a25      	ldr	r2, [pc, #148]	; (80014c8 <LCD_MspInit+0x130>)
 8001432:	f043 0302 	orr.w	r3, r3, #2
 8001436:	61d3      	str	r3, [r2, #28]
 8001438:	4b23      	ldr	r3, [pc, #140]	; (80014c8 <LCD_MspInit+0x130>)
 800143a:	69db      	ldr	r3, [r3, #28]
 800143c:	f003 0302 	and.w	r3, r3, #2
 8001440:	613b      	str	r3, [r7, #16]
 8001442:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001444:	4b20      	ldr	r3, [pc, #128]	; (80014c8 <LCD_MspInit+0x130>)
 8001446:	69db      	ldr	r3, [r3, #28]
 8001448:	4a1f      	ldr	r2, [pc, #124]	; (80014c8 <LCD_MspInit+0x130>)
 800144a:	f043 0304 	orr.w	r3, r3, #4
 800144e:	61d3      	str	r3, [r2, #28]
 8001450:	4b1d      	ldr	r3, [pc, #116]	; (80014c8 <LCD_MspInit+0x130>)
 8001452:	69db      	ldr	r3, [r3, #28]
 8001454:	f003 0304 	and.w	r3, r3, #4
 8001458:	60fb      	str	r3, [r7, #12]
 800145a:	68fb      	ldr	r3, [r7, #12]
  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 800145c:	f248 730e 	movw	r3, #34574	; 0x870e
 8001460:	65fb      	str	r3, [r7, #92]	; 0x5c
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8001462:	2302      	movs	r3, #2
 8001464:	663b      	str	r3, [r7, #96]	; 0x60
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	667b      	str	r3, [r7, #100]	; 0x64
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 800146a:	2303      	movs	r3, #3
 800146c:	66bb      	str	r3, [r7, #104]	; 0x68
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800146e:	230b      	movs	r3, #11
 8001470:	66fb      	str	r3, [r7, #108]	; 0x6c
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001472:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001476:	4619      	mov	r1, r3
 8001478:	4814      	ldr	r0, [pc, #80]	; (80014cc <LCD_MspInit+0x134>)
 800147a:	f000 fecf 	bl	800221c <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800147e:	f64f 7338 	movw	r3, #65336	; 0xff38
 8001482:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001484:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001488:	4619      	mov	r1, r3
 800148a:	4811      	ldr	r0, [pc, #68]	; (80014d0 <LCD_MspInit+0x138>)
 800148c:	f000 fec6 	bl	800221c <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8001490:	f640 73cf 	movw	r3, #4047	; 0xfcf
 8001494:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8001496:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800149a:	4619      	mov	r1, r3
 800149c:	480d      	ldr	r0, [pc, #52]	; (80014d4 <LCD_MspInit+0x13c>)
 800149e:	f000 febd 	bl	800221c <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80014a2:	2002      	movs	r0, #2
 80014a4:	f000 fb1e 	bl	8001ae4 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80014a8:	4b07      	ldr	r3, [pc, #28]	; (80014c8 <LCD_MspInit+0x130>)
 80014aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ac:	4a06      	ldr	r2, [pc, #24]	; (80014c8 <LCD_MspInit+0x130>)
 80014ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014b2:	6253      	str	r3, [r2, #36]	; 0x24
 80014b4:	4b04      	ldr	r3, [pc, #16]	; (80014c8 <LCD_MspInit+0x130>)
 80014b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014bc:	60bb      	str	r3, [r7, #8]
 80014be:	68bb      	ldr	r3, [r7, #8]
}
 80014c0:	bf00      	nop
 80014c2:	3770      	adds	r7, #112	; 0x70
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	40023800 	.word	0x40023800
 80014cc:	40020000 	.word	0x40020000
 80014d0:	40020400 	.word	0x40020400
 80014d4:	40020800 	.word	0x40020800

080014d8 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef DoublePoint)
{
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	460b      	mov	r3, r1
 80014e2:	70fb      	strb	r3, [r7, #3]
 80014e4:	4613      	mov	r3, r2
 80014e6:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80014e8:	2300      	movs	r3, #0
 80014ea:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	737b      	strb	r3, [r7, #13]
 80014f0:	2300      	movs	r3, #0
 80014f2:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2bff      	cmp	r3, #255	; 0xff
 80014fa:	f000 80e0 	beq.w	80016be <Convert+0x1e6>
 80014fe:	2bff      	cmp	r3, #255	; 0xff
 8001500:	f300 80e9 	bgt.w	80016d6 <Convert+0x1fe>
 8001504:	2bb5      	cmp	r3, #181	; 0xb5
 8001506:	f000 80c7 	beq.w	8001698 <Convert+0x1c0>
 800150a:	2bb5      	cmp	r3, #181	; 0xb5
 800150c:	f300 80e3 	bgt.w	80016d6 <Convert+0x1fe>
 8001510:	2b6e      	cmp	r3, #110	; 0x6e
 8001512:	f300 80a9 	bgt.w	8001668 <Convert+0x190>
 8001516:	2b20      	cmp	r3, #32
 8001518:	f2c0 80dd 	blt.w	80016d6 <Convert+0x1fe>
 800151c:	3b20      	subs	r3, #32
 800151e:	2b4e      	cmp	r3, #78	; 0x4e
 8001520:	f200 80d9 	bhi.w	80016d6 <Convert+0x1fe>
 8001524:	a201      	add	r2, pc, #4	; (adr r2, 800152c <Convert+0x54>)
 8001526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800152a:	bf00      	nop
 800152c:	0800166f 	.word	0x0800166f
 8001530:	080016d7 	.word	0x080016d7
 8001534:	080016d7 	.word	0x080016d7
 8001538:	080016d7 	.word	0x080016d7
 800153c:	080016d7 	.word	0x080016d7
 8001540:	080016b7 	.word	0x080016b7
 8001544:	080016d7 	.word	0x080016d7
 8001548:	080016d7 	.word	0x080016d7
 800154c:	0800167d 	.word	0x0800167d
 8001550:	08001683 	.word	0x08001683
 8001554:	08001675 	.word	0x08001675
 8001558:	080016d7 	.word	0x080016d7
 800155c:	080016d7 	.word	0x080016d7
 8001560:	080016a1 	.word	0x080016a1
 8001564:	080016d7 	.word	0x080016d7
 8001568:	080016a9 	.word	0x080016a9
 800156c:	080016c7 	.word	0x080016c7
 8001570:	080016c7 	.word	0x080016c7
 8001574:	080016c7 	.word	0x080016c7
 8001578:	080016c7 	.word	0x080016c7
 800157c:	080016c7 	.word	0x080016c7
 8001580:	080016c7 	.word	0x080016c7
 8001584:	080016c7 	.word	0x080016c7
 8001588:	080016c7 	.word	0x080016c7
 800158c:	080016c7 	.word	0x080016c7
 8001590:	080016c7 	.word	0x080016c7
 8001594:	080016d7 	.word	0x080016d7
 8001598:	080016d7 	.word	0x080016d7
 800159c:	080016d7 	.word	0x080016d7
 80015a0:	080016d7 	.word	0x080016d7
 80015a4:	080016d7 	.word	0x080016d7
 80015a8:	080016d7 	.word	0x080016d7
 80015ac:	080016d7 	.word	0x080016d7
 80015b0:	080016d7 	.word	0x080016d7
 80015b4:	080016d7 	.word	0x080016d7
 80015b8:	080016d7 	.word	0x080016d7
 80015bc:	080016d7 	.word	0x080016d7
 80015c0:	080016d7 	.word	0x080016d7
 80015c4:	080016d7 	.word	0x080016d7
 80015c8:	080016d7 	.word	0x080016d7
 80015cc:	080016d7 	.word	0x080016d7
 80015d0:	080016d7 	.word	0x080016d7
 80015d4:	080016d7 	.word	0x080016d7
 80015d8:	080016d7 	.word	0x080016d7
 80015dc:	080016d7 	.word	0x080016d7
 80015e0:	080016d7 	.word	0x080016d7
 80015e4:	080016d7 	.word	0x080016d7
 80015e8:	080016d7 	.word	0x080016d7
 80015ec:	080016d7 	.word	0x080016d7
 80015f0:	080016d7 	.word	0x080016d7
 80015f4:	080016d7 	.word	0x080016d7
 80015f8:	080016d7 	.word	0x080016d7
 80015fc:	080016d7 	.word	0x080016d7
 8001600:	080016d7 	.word	0x080016d7
 8001604:	080016d7 	.word	0x080016d7
 8001608:	080016d7 	.word	0x080016d7
 800160c:	080016d7 	.word	0x080016d7
 8001610:	080016d7 	.word	0x080016d7
 8001614:	080016d7 	.word	0x080016d7
 8001618:	080016d7 	.word	0x080016d7
 800161c:	080016d7 	.word	0x080016d7
 8001620:	080016d7 	.word	0x080016d7
 8001624:	080016d7 	.word	0x080016d7
 8001628:	080016d7 	.word	0x080016d7
 800162c:	080016d7 	.word	0x080016d7
 8001630:	080016d7 	.word	0x080016d7
 8001634:	080016d7 	.word	0x080016d7
 8001638:	080016d7 	.word	0x080016d7
 800163c:	080016d7 	.word	0x080016d7
 8001640:	080016d7 	.word	0x080016d7
 8001644:	080016d7 	.word	0x080016d7
 8001648:	080016d7 	.word	0x080016d7
 800164c:	080016d7 	.word	0x080016d7
 8001650:	080016d7 	.word	0x080016d7
 8001654:	080016d7 	.word	0x080016d7
 8001658:	080016d7 	.word	0x080016d7
 800165c:	080016d7 	.word	0x080016d7
 8001660:	08001689 	.word	0x08001689
 8001664:	08001691 	.word	0x08001691
 8001668:	2bb0      	cmp	r3, #176	; 0xb0
 800166a:	d020      	beq.n	80016ae <Convert+0x1d6>
 800166c:	e033      	b.n	80016d6 <Convert+0x1fe>
    {
    case ' ' :
      ch = 0x00;
 800166e:	2300      	movs	r3, #0
 8001670:	81fb      	strh	r3, [r7, #14]
      break;
 8001672:	e04f      	b.n	8001714 <Convert+0x23c>

    case '*':
      ch = C_STAR;
 8001674:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8001678:	81fb      	strh	r3, [r7, #14]
      break;
 800167a:	e04b      	b.n	8001714 <Convert+0x23c>

    case '(' :
      ch = C_OPENPARMAP;
 800167c:	2328      	movs	r3, #40	; 0x28
 800167e:	81fb      	strh	r3, [r7, #14]
      break;
 8001680:	e048      	b.n	8001714 <Convert+0x23c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8001682:	2311      	movs	r3, #17
 8001684:	81fb      	strh	r3, [r7, #14]
      break;
 8001686:	e045      	b.n	8001714 <Convert+0x23c>
      
    case 'm' :
      ch = C_MMAP;
 8001688:	f24b 2310 	movw	r3, #45584	; 0xb210
 800168c:	81fb      	strh	r3, [r7, #14]
      break;
 800168e:	e041      	b.n	8001714 <Convert+0x23c>
    
    case 'n' :
      ch = C_NMAP;
 8001690:	f242 2310 	movw	r3, #8720	; 0x2210
 8001694:	81fb      	strh	r3, [r7, #14]
      break;
 8001696:	e03d      	b.n	8001714 <Convert+0x23c>

    case '' :
      ch = C_UMAP;
 8001698:	f246 0384 	movw	r3, #24708	; 0x6084
 800169c:	81fb      	strh	r3, [r7, #14]
      break;
 800169e:	e039      	b.n	8001714 <Convert+0x23c>

    case '-' :
      ch = C_MINUS;
 80016a0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80016a4:	81fb      	strh	r3, [r7, #14]
      break;
 80016a6:	e035      	b.n	8001714 <Convert+0x23c>

    case '/' :
      ch = C_SLATCH;
 80016a8:	23c0      	movs	r3, #192	; 0xc0
 80016aa:	81fb      	strh	r3, [r7, #14]
      break;  
 80016ac:	e032      	b.n	8001714 <Convert+0x23c>
      
    case '' :
      ch = C_PERCENT_1;
 80016ae:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80016b2:	81fb      	strh	r3, [r7, #14]
      break;  
 80016b4:	e02e      	b.n	8001714 <Convert+0x23c>
    case '%' :
      ch = C_PERCENT_2; 
 80016b6:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80016ba:	81fb      	strh	r3, [r7, #14]
      break;
 80016bc:	e02a      	b.n	8001714 <Convert+0x23c>
    case 255 :
      ch = C_FULL;
 80016be:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80016c2:	81fb      	strh	r3, [r7, #14]
      break ;
 80016c4:	e026      	b.n	8001714 <Convert+0x23c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	3b30      	subs	r3, #48	; 0x30
 80016cc:	4a28      	ldr	r2, [pc, #160]	; (8001770 <Convert+0x298>)
 80016ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016d2:	81fb      	strh	r3, [r7, #14]
      break;
 80016d4:	e01e      	b.n	8001714 <Convert+0x23c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	2b5a      	cmp	r3, #90	; 0x5a
 80016dc:	d80a      	bhi.n	80016f4 <Convert+0x21c>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b40      	cmp	r3, #64	; 0x40
 80016e4:	d906      	bls.n	80016f4 <Convert+0x21c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	3b41      	subs	r3, #65	; 0x41
 80016ec:	4a21      	ldr	r2, [pc, #132]	; (8001774 <Convert+0x29c>)
 80016ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016f2:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	2b7a      	cmp	r3, #122	; 0x7a
 80016fa:	d80a      	bhi.n	8001712 <Convert+0x23a>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b60      	cmp	r3, #96	; 0x60
 8001702:	d906      	bls.n	8001712 <Convert+0x23a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	3b61      	subs	r3, #97	; 0x61
 800170a:	4a1a      	ldr	r2, [pc, #104]	; (8001774 <Convert+0x29c>)
 800170c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001710:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8001712:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8001714:	78fb      	ldrb	r3, [r7, #3]
 8001716:	2b01      	cmp	r3, #1
 8001718:	d103      	bne.n	8001722 <Convert+0x24a>
  {
    ch |= 0x0002;
 800171a:	89fb      	ldrh	r3, [r7, #14]
 800171c:	f043 0302 	orr.w	r3, r3, #2
 8001720:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the column is on */
  if (DoublePoint == DOUBLEPOINT_ON)
 8001722:	78bb      	ldrb	r3, [r7, #2]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d103      	bne.n	8001730 <Convert+0x258>
  {
    ch |= 0x0020;
 8001728:	89fb      	ldrh	r3, [r7, #14]
 800172a:	f043 0320 	orr.w	r3, r3, #32
 800172e:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8001730:	230c      	movs	r3, #12
 8001732:	737b      	strb	r3, [r7, #13]
 8001734:	2300      	movs	r3, #0
 8001736:	733b      	strb	r3, [r7, #12]
 8001738:	e010      	b.n	800175c <Convert+0x284>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less signifiant dibit */
 800173a:	89fa      	ldrh	r2, [r7, #14]
 800173c:	7b7b      	ldrb	r3, [r7, #13]
 800173e:	fa42 f303 	asr.w	r3, r2, r3
 8001742:	461a      	mov	r2, r3
 8001744:	7b3b      	ldrb	r3, [r7, #12]
 8001746:	f002 020f 	and.w	r2, r2, #15
 800174a:	490b      	ldr	r1, [pc, #44]	; (8001778 <Convert+0x2a0>)
 800174c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8001750:	7b7b      	ldrb	r3, [r7, #13]
 8001752:	3b04      	subs	r3, #4
 8001754:	737b      	strb	r3, [r7, #13]
 8001756:	7b3b      	ldrb	r3, [r7, #12]
 8001758:	3301      	adds	r3, #1
 800175a:	733b      	strb	r3, [r7, #12]
 800175c:	7b3b      	ldrb	r3, [r7, #12]
 800175e:	2b03      	cmp	r3, #3
 8001760:	d9eb      	bls.n	800173a <Convert+0x262>
  }
}
 8001762:	bf00      	nop
 8001764:	bf00      	nop
 8001766:	3714      	adds	r7, #20
 8001768:	46bd      	mov	sp, r7
 800176a:	bc80      	pop	{r7}
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	08003708 	.word	0x08003708
 8001774:	080036d4 	.word	0x080036d4
 8001778:	200000c8 	.word	0x200000c8

0800177c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001782:	4b15      	ldr	r3, [pc, #84]	; (80017d8 <HAL_MspInit+0x5c>)
 8001784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001786:	4a14      	ldr	r2, [pc, #80]	; (80017d8 <HAL_MspInit+0x5c>)
 8001788:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800178c:	6253      	str	r3, [r2, #36]	; 0x24
 800178e:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <HAL_MspInit+0x5c>)
 8001790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001792:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001796:	60fb      	str	r3, [r7, #12]
 8001798:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800179a:	4b0f      	ldr	r3, [pc, #60]	; (80017d8 <HAL_MspInit+0x5c>)
 800179c:	6a1b      	ldr	r3, [r3, #32]
 800179e:	4a0e      	ldr	r2, [pc, #56]	; (80017d8 <HAL_MspInit+0x5c>)
 80017a0:	f043 0301 	orr.w	r3, r3, #1
 80017a4:	6213      	str	r3, [r2, #32]
 80017a6:	4b0c      	ldr	r3, [pc, #48]	; (80017d8 <HAL_MspInit+0x5c>)
 80017a8:	6a1b      	ldr	r3, [r3, #32]
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	60bb      	str	r3, [r7, #8]
 80017b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017b2:	4b09      	ldr	r3, [pc, #36]	; (80017d8 <HAL_MspInit+0x5c>)
 80017b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b6:	4a08      	ldr	r2, [pc, #32]	; (80017d8 <HAL_MspInit+0x5c>)
 80017b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017bc:	6253      	str	r3, [r2, #36]	; 0x24
 80017be:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <HAL_MspInit+0x5c>)
 80017c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80017ca:	2007      	movs	r0, #7
 80017cc:	f000 fcf2 	bl	80021b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017d0:	bf00      	nop
 80017d2:	3710      	adds	r7, #16
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40023800 	.word	0x40023800

080017dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b08a      	sub	sp, #40	; 0x28
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e4:	f107 0314 	add.w	r3, r7, #20
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	60da      	str	r2, [r3, #12]
 80017f2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a15      	ldr	r2, [pc, #84]	; (8001850 <HAL_ADC_MspInit+0x74>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d123      	bne.n	8001846 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017fe:	4b15      	ldr	r3, [pc, #84]	; (8001854 <HAL_ADC_MspInit+0x78>)
 8001800:	6a1b      	ldr	r3, [r3, #32]
 8001802:	4a14      	ldr	r2, [pc, #80]	; (8001854 <HAL_ADC_MspInit+0x78>)
 8001804:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001808:	6213      	str	r3, [r2, #32]
 800180a:	4b12      	ldr	r3, [pc, #72]	; (8001854 <HAL_ADC_MspInit+0x78>)
 800180c:	6a1b      	ldr	r3, [r3, #32]
 800180e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001812:	613b      	str	r3, [r7, #16]
 8001814:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001816:	4b0f      	ldr	r3, [pc, #60]	; (8001854 <HAL_ADC_MspInit+0x78>)
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	4a0e      	ldr	r2, [pc, #56]	; (8001854 <HAL_ADC_MspInit+0x78>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	61d3      	str	r3, [r2, #28]
 8001822:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <HAL_ADC_MspInit+0x78>)
 8001824:	69db      	ldr	r3, [r3, #28]
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = IDD_Measurement_Pin;
 800182e:	2310      	movs	r3, #16
 8001830:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001832:	2303      	movs	r3, #3
 8001834:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 800183a:	f107 0314 	add.w	r3, r7, #20
 800183e:	4619      	mov	r1, r3
 8001840:	4805      	ldr	r0, [pc, #20]	; (8001858 <HAL_ADC_MspInit+0x7c>)
 8001842:	f000 fceb 	bl	800221c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001846:	bf00      	nop
 8001848:	3728      	adds	r7, #40	; 0x28
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40012400 	.word	0x40012400
 8001854:	40023800 	.word	0x40023800
 8001858:	40020000 	.word	0x40020000

0800185c <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b08c      	sub	sp, #48	; 0x30
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001864:	f107 031c 	add.w	r3, r7, #28
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
 8001872:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a34      	ldr	r2, [pc, #208]	; (800194c <HAL_LCD_MspInit+0xf0>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d162      	bne.n	8001944 <HAL_LCD_MspInit+0xe8>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800187e:	4b34      	ldr	r3, [pc, #208]	; (8001950 <HAL_LCD_MspInit+0xf4>)
 8001880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001882:	4a33      	ldr	r2, [pc, #204]	; (8001950 <HAL_LCD_MspInit+0xf4>)
 8001884:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001888:	6253      	str	r3, [r2, #36]	; 0x24
 800188a:	4b31      	ldr	r3, [pc, #196]	; (8001950 <HAL_LCD_MspInit+0xf4>)
 800188c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800188e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001892:	61bb      	str	r3, [r7, #24]
 8001894:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001896:	4b2e      	ldr	r3, [pc, #184]	; (8001950 <HAL_LCD_MspInit+0xf4>)
 8001898:	69db      	ldr	r3, [r3, #28]
 800189a:	4a2d      	ldr	r2, [pc, #180]	; (8001950 <HAL_LCD_MspInit+0xf4>)
 800189c:	f043 0304 	orr.w	r3, r3, #4
 80018a0:	61d3      	str	r3, [r2, #28]
 80018a2:	4b2b      	ldr	r3, [pc, #172]	; (8001950 <HAL_LCD_MspInit+0xf4>)
 80018a4:	69db      	ldr	r3, [r3, #28]
 80018a6:	f003 0304 	and.w	r3, r3, #4
 80018aa:	617b      	str	r3, [r7, #20]
 80018ac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ae:	4b28      	ldr	r3, [pc, #160]	; (8001950 <HAL_LCD_MspInit+0xf4>)
 80018b0:	69db      	ldr	r3, [r3, #28]
 80018b2:	4a27      	ldr	r2, [pc, #156]	; (8001950 <HAL_LCD_MspInit+0xf4>)
 80018b4:	f043 0301 	orr.w	r3, r3, #1
 80018b8:	61d3      	str	r3, [r2, #28]
 80018ba:	4b25      	ldr	r3, [pc, #148]	; (8001950 <HAL_LCD_MspInit+0xf4>)
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	613b      	str	r3, [r7, #16]
 80018c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c6:	4b22      	ldr	r3, [pc, #136]	; (8001950 <HAL_LCD_MspInit+0xf4>)
 80018c8:	69db      	ldr	r3, [r3, #28]
 80018ca:	4a21      	ldr	r2, [pc, #132]	; (8001950 <HAL_LCD_MspInit+0xf4>)
 80018cc:	f043 0302 	orr.w	r3, r3, #2
 80018d0:	61d3      	str	r3, [r2, #28]
 80018d2:	4b1f      	ldr	r3, [pc, #124]	; (8001950 <HAL_LCD_MspInit+0xf4>)
 80018d4:	69db      	ldr	r3, [r3, #28]
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]
    PB4     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB8     ------> LCD_SEG16
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = SEG14_Pin|SEG15_Pin|SEG16_Pin|SEG17_Pin
 80018de:	f640 73cf 	movw	r3, #4047	; 0xfcf
 80018e2:	61fb      	str	r3, [r7, #28]
                          |SEG18_Pin|SEG19_Pin|SEG20_Pin|SEG21_Pin
                          |SEG22_Pin|SEG23_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e4:	2302      	movs	r3, #2
 80018e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e8:	2300      	movs	r3, #0
 80018ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ec:	2300      	movs	r3, #0
 80018ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80018f0:	230b      	movs	r3, #11
 80018f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018f4:	f107 031c 	add.w	r3, r7, #28
 80018f8:	4619      	mov	r1, r3
 80018fa:	4816      	ldr	r0, [pc, #88]	; (8001954 <HAL_LCD_MspInit+0xf8>)
 80018fc:	f000 fc8e 	bl	800221c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|COM0_Pin
 8001900:	f248 730e 	movw	r3, #34574	; 0x870e
 8001904:	61fb      	str	r3, [r7, #28]
                          |COM1_Pin|COM2_Pin|SEG12_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001906:	2302      	movs	r3, #2
 8001908:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190e:	2300      	movs	r3, #0
 8001910:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001912:	230b      	movs	r3, #11
 8001914:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001916:	f107 031c 	add.w	r3, r7, #28
 800191a:	4619      	mov	r1, r3
 800191c:	480e      	ldr	r0, [pc, #56]	; (8001958 <HAL_LCD_MspInit+0xfc>)
 800191e:	f000 fc7d 	bl	800221c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG9_Pin
 8001922:	f64f 7338 	movw	r3, #65336	; 0xff38
 8001926:	61fb      	str	r3, [r7, #28]
                          |SEG10_Pin|SEG11_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG13_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001928:	2302      	movs	r3, #2
 800192a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001930:	2300      	movs	r3, #0
 8001932:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001934:	230b      	movs	r3, #11
 8001936:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001938:	f107 031c 	add.w	r3, r7, #28
 800193c:	4619      	mov	r1, r3
 800193e:	4807      	ldr	r0, [pc, #28]	; (800195c <HAL_LCD_MspInit+0x100>)
 8001940:	f000 fc6c 	bl	800221c <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8001944:	bf00      	nop
 8001946:	3730      	adds	r7, #48	; 0x30
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40002400 	.word	0x40002400
 8001950:	40023800 	.word	0x40023800
 8001954:	40020800 	.word	0x40020800
 8001958:	40020000 	.word	0x40020000
 800195c:	40020400 	.word	0x40020400

08001960 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001964:	e7fe      	b.n	8001964 <NMI_Handler+0x4>

08001966 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001966:	b480      	push	{r7}
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800196a:	e7fe      	b.n	800196a <HardFault_Handler+0x4>

0800196c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001970:	e7fe      	b.n	8001970 <MemManage_Handler+0x4>

08001972 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001976:	e7fe      	b.n	8001976 <BusFault_Handler+0x4>

08001978 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800197c:	e7fe      	b.n	800197c <UsageFault_Handler+0x4>

0800197e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800197e:	b480      	push	{r7}
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	46bd      	mov	sp, r7
 8001986:	bc80      	pop	{r7}
 8001988:	4770      	bx	lr

0800198a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800198a:	b480      	push	{r7}
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800198e:	bf00      	nop
 8001990:	46bd      	mov	sp, r7
 8001992:	bc80      	pop	{r7}
 8001994:	4770      	bx	lr

08001996 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001996:	b480      	push	{r7}
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr

080019a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019a6:	f000 f881 	bl	8001aac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}

080019ae <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019ae:	b480      	push	{r7}
 80019b0:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019b2:	bf00      	nop
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr
	...

080019bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019bc:	480c      	ldr	r0, [pc, #48]	; (80019f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019be:	490d      	ldr	r1, [pc, #52]	; (80019f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019c0:	4a0d      	ldr	r2, [pc, #52]	; (80019f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019c4:	e002      	b.n	80019cc <LoopCopyDataInit>

080019c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ca:	3304      	adds	r3, #4

080019cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019d0:	d3f9      	bcc.n	80019c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019d2:	4a0a      	ldr	r2, [pc, #40]	; (80019fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019d4:	4c0a      	ldr	r4, [pc, #40]	; (8001a00 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019d8:	e001      	b.n	80019de <LoopFillZerobss>

080019da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019dc:	3204      	adds	r2, #4

080019de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019e0:	d3fb      	bcc.n	80019da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80019e2:	f7ff ffe4 	bl	80019ae <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019e6:	f001 fe21 	bl	800362c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019ea:	f7fe fda5 	bl	8000538 <main>
  bx lr
 80019ee:	4770      	bx	lr
  ldr r0, =_sdata
 80019f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019f4:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 80019f8:	08003748 	.word	0x08003748
  ldr r2, =_sbss
 80019fc:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8001a00:	20000118 	.word	0x20000118

08001a04 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a04:	e7fe      	b.n	8001a04 <ADC1_IRQHandler>

08001a06 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b082      	sub	sp, #8
 8001a0a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a10:	2003      	movs	r0, #3
 8001a12:	f000 fbcf 	bl	80021b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a16:	2000      	movs	r0, #0
 8001a18:	f000 f80e 	bl	8001a38 <HAL_InitTick>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d002      	beq.n	8001a28 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	71fb      	strb	r3, [r7, #7]
 8001a26:	e001      	b.n	8001a2c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a28:	f7ff fea8 	bl	800177c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a2c:	79fb      	ldrb	r3, [r7, #7]
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a40:	2300      	movs	r3, #0
 8001a42:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001a44:	4b16      	ldr	r3, [pc, #88]	; (8001aa0 <HAL_InitTick+0x68>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d022      	beq.n	8001a92 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001a4c:	4b15      	ldr	r3, [pc, #84]	; (8001aa4 <HAL_InitTick+0x6c>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	4b13      	ldr	r3, [pc, #76]	; (8001aa0 <HAL_InitTick+0x68>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a58:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a60:	4618      	mov	r0, r3
 8001a62:	f000 fbce 	bl	8002202 <HAL_SYSTICK_Config>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d10f      	bne.n	8001a8c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2b0f      	cmp	r3, #15
 8001a70:	d809      	bhi.n	8001a86 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a72:	2200      	movs	r2, #0
 8001a74:	6879      	ldr	r1, [r7, #4]
 8001a76:	f04f 30ff 	mov.w	r0, #4294967295
 8001a7a:	f000 fba6 	bl	80021ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a7e:	4a0a      	ldr	r2, [pc, #40]	; (8001aa8 <HAL_InitTick+0x70>)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6013      	str	r3, [r2, #0]
 8001a84:	e007      	b.n	8001a96 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	73fb      	strb	r3, [r7, #15]
 8001a8a:	e004      	b.n	8001a96 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	73fb      	strb	r3, [r7, #15]
 8001a90:	e001      	b.n	8001a96 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3710      	adds	r7, #16
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20000014 	.word	0x20000014
 8001aa4:	2000000c 	.word	0x2000000c
 8001aa8:	20000010 	.word	0x20000010

08001aac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ab0:	4b05      	ldr	r3, [pc, #20]	; (8001ac8 <HAL_IncTick+0x1c>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	4b05      	ldr	r3, [pc, #20]	; (8001acc <HAL_IncTick+0x20>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4413      	add	r3, r2
 8001aba:	4a03      	ldr	r2, [pc, #12]	; (8001ac8 <HAL_IncTick+0x1c>)
 8001abc:	6013      	str	r3, [r2, #0]
}
 8001abe:	bf00      	nop
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bc80      	pop	{r7}
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	20000114 	.word	0x20000114
 8001acc:	20000014 	.word	0x20000014

08001ad0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ad4:	4b02      	ldr	r3, [pc, #8]	; (8001ae0 <HAL_GetTick+0x10>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bc80      	pop	{r7}
 8001ade:	4770      	bx	lr
 8001ae0:	20000114 	.word	0x20000114

08001ae4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001aec:	f7ff fff0 	bl	8001ad0 <HAL_GetTick>
 8001af0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001afc:	d004      	beq.n	8001b08 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001afe:	4b09      	ldr	r3, [pc, #36]	; (8001b24 <HAL_Delay+0x40>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	4413      	add	r3, r2
 8001b06:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b08:	bf00      	nop
 8001b0a:	f7ff ffe1 	bl	8001ad0 <HAL_GetTick>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	68fa      	ldr	r2, [r7, #12]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d8f7      	bhi.n	8001b0a <HAL_Delay+0x26>
  {
  }
}
 8001b1a:	bf00      	nop
 8001b1c:	bf00      	nop
 8001b1e:	3710      	adds	r7, #16
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	20000014 	.word	0x20000014

08001b28 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b08e      	sub	sp, #56	; 0x38
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b30:	2300      	movs	r3, #0
 8001b32:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d101      	bne.n	8001b48 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e127      	b.n	8001d98 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	691b      	ldr	r3, [r3, #16]
 8001b4c:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d115      	bne.n	8001b82 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b64:	4b8e      	ldr	r3, [pc, #568]	; (8001da0 <HAL_ADC_Init+0x278>)
 8001b66:	6a1b      	ldr	r3, [r3, #32]
 8001b68:	4a8d      	ldr	r2, [pc, #564]	; (8001da0 <HAL_ADC_Init+0x278>)
 8001b6a:	f043 0301 	orr.w	r3, r3, #1
 8001b6e:	6213      	str	r3, [r2, #32]
 8001b70:	4b8b      	ldr	r3, [pc, #556]	; (8001da0 <HAL_ADC_Init+0x278>)
 8001b72:	6a1b      	ldr	r3, [r3, #32]
 8001b74:	f003 0301 	and.w	r3, r3, #1
 8001b78:	60bb      	str	r3, [r7, #8]
 8001b7a:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	f7ff fe2d 	bl	80017dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b86:	f003 0310 	and.w	r3, r3, #16
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	f040 80ff 	bne.w	8001d8e <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b94:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001b98:	f023 0302 	bic.w	r3, r3, #2
 8001b9c:	f043 0202 	orr.w	r2, r3, #2
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8001ba4:	4b7f      	ldr	r3, [pc, #508]	; (8001da4 <HAL_ADC_Init+0x27c>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	497c      	ldr	r1, [pc, #496]	; (8001da4 <HAL_ADC_Init+0x27c>)
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001bbe:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bcc:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bce:	6a3b      	ldr	r3, [r7, #32]
 8001bd0:	fa93 f3a3 	rbit	r3, r3
 8001bd4:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	fab3 f383 	clz	r3, r3
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001be2:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001be8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bf8:	fa93 f3a3 	rbit	r3, r3
 8001bfc:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c00:	fab3 f383 	clz	r3, r3
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8001c0a:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001c0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c16:	2b10      	cmp	r3, #16
 8001c18:	d007      	beq.n	8001c2a <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001c22:	4313      	orrs	r3, r2
 8001c24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c26:	4313      	orrs	r3, r2
 8001c28:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c34:	2b40      	cmp	r3, #64	; 0x40
 8001c36:	d04f      	beq.n	8001cd8 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001c4a:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	6912      	ldr	r2, [r2, #16]
 8001c50:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001c54:	d003      	beq.n	8001c5e <HAL_ADC_Init+0x136>
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	6912      	ldr	r2, [r2, #16]
 8001c5a:	2a01      	cmp	r2, #1
 8001c5c:	d102      	bne.n	8001c64 <HAL_ADC_Init+0x13c>
 8001c5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c62:	e000      	b.n	8001c66 <HAL_ADC_Init+0x13e>
 8001c64:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8001c66:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001c68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d125      	bne.n	8001cc4 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d114      	bne.n	8001cac <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	3b01      	subs	r3, #1
 8001c88:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001c8c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8e:	69ba      	ldr	r2, [r7, #24]
 8001c90:	fa92 f2a2 	rbit	r2, r2
 8001c94:	617a      	str	r2, [r7, #20]
  return result;
 8001c96:	697a      	ldr	r2, [r7, #20]
 8001c98:	fab2 f282 	clz	r2, r2
 8001c9c:	b2d2      	uxtb	r2, r2
 8001c9e:	4093      	lsls	r3, r2
 8001ca0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ca4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	633b      	str	r3, [r7, #48]	; 0x30
 8001caa:	e00b      	b.n	8001cc4 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cb0:	f043 0220 	orr.w	r2, r3, #32
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cbc:	f043 0201 	orr.w	r2, r3, #1
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	685a      	ldr	r2, [r3, #4]
 8001cca:	4b37      	ldr	r3, [pc, #220]	; (8001da8 <HAL_ADC_Init+0x280>)
 8001ccc:	4013      	ands	r3, r2
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	6812      	ldr	r2, [r2, #0]
 8001cd2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001cd4:	430b      	orrs	r3, r1
 8001cd6:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	689a      	ldr	r2, [r3, #8]
 8001cde:	4b33      	ldr	r3, [pc, #204]	; (8001dac <HAL_ADC_Init+0x284>)
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	6812      	ldr	r2, [r2, #0]
 8001ce6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001ce8:	430b      	orrs	r3, r1
 8001cea:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	691b      	ldr	r3, [r3, #16]
 8001cf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cf4:	d003      	beq.n	8001cfe <HAL_ADC_Init+0x1d6>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	691b      	ldr	r3, [r3, #16]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d119      	bne.n	8001d32 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d04:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d0c:	3b01      	subs	r3, #1
 8001d0e:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8001d12:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	fa92 f2a2 	rbit	r2, r2
 8001d1a:	60fa      	str	r2, [r7, #12]
  return result;
 8001d1c:	68fa      	ldr	r2, [r7, #12]
 8001d1e:	fab2 f282 	clz	r2, r2
 8001d22:	b2d2      	uxtb	r2, r2
 8001d24:	fa03 f202 	lsl.w	r2, r3, r2
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	631a      	str	r2, [r3, #48]	; 0x30
 8001d30:	e007      	b.n	8001d42 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8001d40:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	689a      	ldr	r2, [r3, #8]
 8001d48:	4b19      	ldr	r3, [pc, #100]	; (8001db0 <HAL_ADC_Init+0x288>)
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d10b      	bne.n	8001d6a <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d5c:	f023 0303 	bic.w	r3, r3, #3
 8001d60:	f043 0201 	orr.w	r2, r3, #1
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	64da      	str	r2, [r3, #76]	; 0x4c
 8001d68:	e014      	b.n	8001d94 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d6e:	f023 0312 	bic.w	r3, r3, #18
 8001d72:	f043 0210 	orr.w	r2, r3, #16
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d7e:	f043 0201 	orr.w	r2, r3, #1
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001d8c:	e002      	b.n	8001d94 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d94:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3738      	adds	r7, #56	; 0x38
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40023800 	.word	0x40023800
 8001da4:	40012700 	.word	0x40012700
 8001da8:	fcfc16ff 	.word	0xfcfc16ff
 8001dac:	c0fff18d 	.word	0xc0fff18d
 8001db0:	bf80fffe 	.word	0xbf80fffe

08001db4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d101      	bne.n	8001dd4 <HAL_ADC_ConfigChannel+0x20>
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	e134      	b.n	800203e <HAL_ADC_ConfigChannel+0x28a>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	2b06      	cmp	r3, #6
 8001de2:	d81c      	bhi.n	8001e1e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685a      	ldr	r2, [r3, #4]
 8001dee:	4613      	mov	r3, r2
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	4413      	add	r3, r2
 8001df4:	3b05      	subs	r3, #5
 8001df6:	221f      	movs	r2, #31
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	4019      	ands	r1, r3
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	6818      	ldr	r0, [r3, #0]
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685a      	ldr	r2, [r3, #4]
 8001e08:	4613      	mov	r3, r2
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	4413      	add	r3, r2
 8001e0e:	3b05      	subs	r3, #5
 8001e10:	fa00 f203 	lsl.w	r2, r0, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	641a      	str	r2, [r3, #64]	; 0x40
 8001e1c:	e07e      	b.n	8001f1c <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2b0c      	cmp	r3, #12
 8001e24:	d81c      	bhi.n	8001e60 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	685a      	ldr	r2, [r3, #4]
 8001e30:	4613      	mov	r3, r2
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	4413      	add	r3, r2
 8001e36:	3b23      	subs	r3, #35	; 0x23
 8001e38:	221f      	movs	r2, #31
 8001e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3e:	43db      	mvns	r3, r3
 8001e40:	4019      	ands	r1, r3
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	6818      	ldr	r0, [r3, #0]
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685a      	ldr	r2, [r3, #4]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	3b23      	subs	r3, #35	; 0x23
 8001e52:	fa00 f203 	lsl.w	r2, r0, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e5e:	e05d      	b.n	8001f1c <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	2b12      	cmp	r3, #18
 8001e66:	d81c      	bhi.n	8001ea2 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	4613      	mov	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4413      	add	r3, r2
 8001e78:	3b41      	subs	r3, #65	; 0x41
 8001e7a:	221f      	movs	r2, #31
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	43db      	mvns	r3, r3
 8001e82:	4019      	ands	r1, r3
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	6818      	ldr	r0, [r3, #0]
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685a      	ldr	r2, [r3, #4]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4413      	add	r3, r2
 8001e92:	3b41      	subs	r3, #65	; 0x41
 8001e94:	fa00 f203 	lsl.w	r2, r0, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	639a      	str	r2, [r3, #56]	; 0x38
 8001ea0:	e03c      	b.n	8001f1c <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	2b18      	cmp	r3, #24
 8001ea8:	d81c      	bhi.n	8001ee4 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	685a      	ldr	r2, [r3, #4]
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4413      	add	r3, r2
 8001eba:	3b5f      	subs	r3, #95	; 0x5f
 8001ebc:	221f      	movs	r2, #31
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	4019      	ands	r1, r3
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	6818      	ldr	r0, [r3, #0]
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685a      	ldr	r2, [r3, #4]
 8001ece:	4613      	mov	r3, r2
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	4413      	add	r3, r2
 8001ed4:	3b5f      	subs	r3, #95	; 0x5f
 8001ed6:	fa00 f203 	lsl.w	r2, r0, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	635a      	str	r2, [r3, #52]	; 0x34
 8001ee2:	e01b      	b.n	8001f1c <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	3b7d      	subs	r3, #125	; 0x7d
 8001ef6:	221f      	movs	r2, #31
 8001ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8001efc:	43db      	mvns	r3, r3
 8001efe:	4019      	ands	r1, r3
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	6818      	ldr	r0, [r3, #0]
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685a      	ldr	r2, [r3, #4]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	4413      	add	r3, r2
 8001f0e:	3b7d      	subs	r3, #125	; 0x7d
 8001f10:	fa00 f203 	lsl.w	r2, r0, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2b09      	cmp	r3, #9
 8001f22:	d81a      	bhi.n	8001f5a <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	6959      	ldr	r1, [r3, #20]
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	4413      	add	r3, r2
 8001f34:	2207      	movs	r2, #7
 8001f36:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3a:	43db      	mvns	r3, r3
 8001f3c:	4019      	ands	r1, r3
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	6898      	ldr	r0, [r3, #8]
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	4613      	mov	r3, r2
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	4413      	add	r3, r2
 8001f4c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	430a      	orrs	r2, r1
 8001f56:	615a      	str	r2, [r3, #20]
 8001f58:	e042      	b.n	8001fe0 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2b13      	cmp	r3, #19
 8001f60:	d81c      	bhi.n	8001f9c <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	6919      	ldr	r1, [r3, #16]
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	4413      	add	r3, r2
 8001f72:	3b1e      	subs	r3, #30
 8001f74:	2207      	movs	r2, #7
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	43db      	mvns	r3, r3
 8001f7c:	4019      	ands	r1, r3
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	6898      	ldr	r0, [r3, #8]
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	4613      	mov	r3, r2
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	4413      	add	r3, r2
 8001f8c:	3b1e      	subs	r3, #30
 8001f8e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	430a      	orrs	r2, r1
 8001f98:	611a      	str	r2, [r3, #16]
 8001f9a:	e021      	b.n	8001fe0 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2b1a      	cmp	r3, #26
 8001fa2:	d81c      	bhi.n	8001fde <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	68d9      	ldr	r1, [r3, #12]
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	4413      	add	r3, r2
 8001fb4:	3b3c      	subs	r3, #60	; 0x3c
 8001fb6:	2207      	movs	r2, #7
 8001fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	4019      	ands	r1, r3
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	6898      	ldr	r0, [r3, #8]
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	4613      	mov	r3, r2
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	4413      	add	r3, r2
 8001fce:	3b3c      	subs	r3, #60	; 0x3c
 8001fd0:	fa00 f203 	lsl.w	r2, r0, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	60da      	str	r2, [r3, #12]
 8001fdc:	e000      	b.n	8001fe0 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8001fde:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2b10      	cmp	r3, #16
 8001fe6:	d003      	beq.n	8001ff0 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001fec:	2b11      	cmp	r3, #17
 8001fee:	d121      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8001ff0:	4b15      	ldr	r3, [pc, #84]	; (8002048 <HAL_ADC_ConfigChannel+0x294>)
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d11b      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8001ffc:	4b12      	ldr	r3, [pc, #72]	; (8002048 <HAL_ADC_ConfigChannel+0x294>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	4a11      	ldr	r2, [pc, #68]	; (8002048 <HAL_ADC_ConfigChannel+0x294>)
 8002002:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002006:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2b10      	cmp	r3, #16
 800200e:	d111      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002010:	4b0e      	ldr	r3, [pc, #56]	; (800204c <HAL_ADC_ConfigChannel+0x298>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a0e      	ldr	r2, [pc, #56]	; (8002050 <HAL_ADC_ConfigChannel+0x29c>)
 8002016:	fba2 2303 	umull	r2, r3, r2, r3
 800201a:	0c9a      	lsrs	r2, r3, #18
 800201c:	4613      	mov	r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	4413      	add	r3, r2
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002026:	e002      	b.n	800202e <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	3b01      	subs	r3, #1
 800202c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1f9      	bne.n	8002028 <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 800203c:	7bfb      	ldrb	r3, [r7, #15]
}
 800203e:	4618      	mov	r0, r3
 8002040:	3714      	adds	r7, #20
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr
 8002048:	40012700 	.word	0x40012700
 800204c:	2000000c 	.word	0x2000000c
 8002050:	431bde83 	.word	0x431bde83

08002054 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f003 0307 	and.w	r3, r3, #7
 8002062:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002064:	4b0c      	ldr	r3, [pc, #48]	; (8002098 <__NVIC_SetPriorityGrouping+0x44>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002070:	4013      	ands	r3, r2
 8002072:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800207c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002080:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002084:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002086:	4a04      	ldr	r2, [pc, #16]	; (8002098 <__NVIC_SetPriorityGrouping+0x44>)
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	60d3      	str	r3, [r2, #12]
}
 800208c:	bf00      	nop
 800208e:	3714      	adds	r7, #20
 8002090:	46bd      	mov	sp, r7
 8002092:	bc80      	pop	{r7}
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	e000ed00 	.word	0xe000ed00

0800209c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020a0:	4b04      	ldr	r3, [pc, #16]	; (80020b4 <__NVIC_GetPriorityGrouping+0x18>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	0a1b      	lsrs	r3, r3, #8
 80020a6:	f003 0307 	and.w	r3, r3, #7
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bc80      	pop	{r7}
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	e000ed00 	.word	0xe000ed00

080020b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	6039      	str	r1, [r7, #0]
 80020c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	db0a      	blt.n	80020e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	b2da      	uxtb	r2, r3
 80020d0:	490c      	ldr	r1, [pc, #48]	; (8002104 <__NVIC_SetPriority+0x4c>)
 80020d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d6:	0112      	lsls	r2, r2, #4
 80020d8:	b2d2      	uxtb	r2, r2
 80020da:	440b      	add	r3, r1
 80020dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020e0:	e00a      	b.n	80020f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	b2da      	uxtb	r2, r3
 80020e6:	4908      	ldr	r1, [pc, #32]	; (8002108 <__NVIC_SetPriority+0x50>)
 80020e8:	79fb      	ldrb	r3, [r7, #7]
 80020ea:	f003 030f 	and.w	r3, r3, #15
 80020ee:	3b04      	subs	r3, #4
 80020f0:	0112      	lsls	r2, r2, #4
 80020f2:	b2d2      	uxtb	r2, r2
 80020f4:	440b      	add	r3, r1
 80020f6:	761a      	strb	r2, [r3, #24]
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	e000e100 	.word	0xe000e100
 8002108:	e000ed00 	.word	0xe000ed00

0800210c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800210c:	b480      	push	{r7}
 800210e:	b089      	sub	sp, #36	; 0x24
 8002110:	af00      	add	r7, sp, #0
 8002112:	60f8      	str	r0, [r7, #12]
 8002114:	60b9      	str	r1, [r7, #8]
 8002116:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f003 0307 	and.w	r3, r3, #7
 800211e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	f1c3 0307 	rsb	r3, r3, #7
 8002126:	2b04      	cmp	r3, #4
 8002128:	bf28      	it	cs
 800212a:	2304      	movcs	r3, #4
 800212c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	3304      	adds	r3, #4
 8002132:	2b06      	cmp	r3, #6
 8002134:	d902      	bls.n	800213c <NVIC_EncodePriority+0x30>
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	3b03      	subs	r3, #3
 800213a:	e000      	b.n	800213e <NVIC_EncodePriority+0x32>
 800213c:	2300      	movs	r3, #0
 800213e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002140:	f04f 32ff 	mov.w	r2, #4294967295
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	43da      	mvns	r2, r3
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	401a      	ands	r2, r3
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002154:	f04f 31ff 	mov.w	r1, #4294967295
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	fa01 f303 	lsl.w	r3, r1, r3
 800215e:	43d9      	mvns	r1, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002164:	4313      	orrs	r3, r2
         );
}
 8002166:	4618      	mov	r0, r3
 8002168:	3724      	adds	r7, #36	; 0x24
 800216a:	46bd      	mov	sp, r7
 800216c:	bc80      	pop	{r7}
 800216e:	4770      	bx	lr

08002170 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3b01      	subs	r3, #1
 800217c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002180:	d301      	bcc.n	8002186 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002182:	2301      	movs	r3, #1
 8002184:	e00f      	b.n	80021a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002186:	4a0a      	ldr	r2, [pc, #40]	; (80021b0 <SysTick_Config+0x40>)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	3b01      	subs	r3, #1
 800218c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800218e:	210f      	movs	r1, #15
 8002190:	f04f 30ff 	mov.w	r0, #4294967295
 8002194:	f7ff ff90 	bl	80020b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002198:	4b05      	ldr	r3, [pc, #20]	; (80021b0 <SysTick_Config+0x40>)
 800219a:	2200      	movs	r2, #0
 800219c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800219e:	4b04      	ldr	r3, [pc, #16]	; (80021b0 <SysTick_Config+0x40>)
 80021a0:	2207      	movs	r2, #7
 80021a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	e000e010 	.word	0xe000e010

080021b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f7ff ff49 	bl	8002054 <__NVIC_SetPriorityGrouping>
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b086      	sub	sp, #24
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	4603      	mov	r3, r0
 80021d2:	60b9      	str	r1, [r7, #8]
 80021d4:	607a      	str	r2, [r7, #4]
 80021d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021dc:	f7ff ff5e 	bl	800209c <__NVIC_GetPriorityGrouping>
 80021e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	68b9      	ldr	r1, [r7, #8]
 80021e6:	6978      	ldr	r0, [r7, #20]
 80021e8:	f7ff ff90 	bl	800210c <NVIC_EncodePriority>
 80021ec:	4602      	mov	r2, r0
 80021ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021f2:	4611      	mov	r1, r2
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7ff ff5f 	bl	80020b8 <__NVIC_SetPriority>
}
 80021fa:	bf00      	nop
 80021fc:	3718      	adds	r7, #24
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}

08002202 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002202:	b580      	push	{r7, lr}
 8002204:	b082      	sub	sp, #8
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f7ff ffb0 	bl	8002170 <SysTick_Config>
 8002210:	4603      	mov	r3, r0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
	...

0800221c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800221c:	b480      	push	{r7}
 800221e:	b087      	sub	sp, #28
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002226:	2300      	movs	r3, #0
 8002228:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800222e:	2300      	movs	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002232:	e154      	b.n	80024de <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	2101      	movs	r1, #1
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	fa01 f303 	lsl.w	r3, r1, r3
 8002240:	4013      	ands	r3, r2
 8002242:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2b00      	cmp	r3, #0
 8002248:	f000 8146 	beq.w	80024d8 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f003 0303 	and.w	r3, r3, #3
 8002254:	2b01      	cmp	r3, #1
 8002256:	d005      	beq.n	8002264 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002260:	2b02      	cmp	r3, #2
 8002262:	d130      	bne.n	80022c6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	2203      	movs	r2, #3
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	43db      	mvns	r3, r3
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	4013      	ands	r3, r2
 800227a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	68da      	ldr	r2, [r3, #12]
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	693a      	ldr	r2, [r7, #16]
 800228a:	4313      	orrs	r3, r2
 800228c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800229a:	2201      	movs	r2, #1
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	fa02 f303 	lsl.w	r3, r2, r3
 80022a2:	43db      	mvns	r3, r3
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	4013      	ands	r3, r2
 80022a8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	091b      	lsrs	r3, r3, #4
 80022b0:	f003 0201 	and.w	r2, r3, #1
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	4313      	orrs	r3, r2
 80022be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f003 0303 	and.w	r3, r3, #3
 80022ce:	2b03      	cmp	r3, #3
 80022d0:	d017      	beq.n	8002302 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	2203      	movs	r2, #3
 80022de:	fa02 f303 	lsl.w	r3, r2, r3
 80022e2:	43db      	mvns	r3, r3
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	4013      	ands	r3, r2
 80022e8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	689a      	ldr	r2, [r3, #8]
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f003 0303 	and.w	r3, r3, #3
 800230a:	2b02      	cmp	r3, #2
 800230c:	d123      	bne.n	8002356 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	08da      	lsrs	r2, r3, #3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	3208      	adds	r2, #8
 8002316:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800231a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	f003 0307 	and.w	r3, r3, #7
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	220f      	movs	r2, #15
 8002326:	fa02 f303 	lsl.w	r3, r2, r3
 800232a:	43db      	mvns	r3, r3
 800232c:	693a      	ldr	r2, [r7, #16]
 800232e:	4013      	ands	r3, r2
 8002330:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	691a      	ldr	r2, [r3, #16]
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	f003 0307 	and.w	r3, r3, #7
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	fa02 f303 	lsl.w	r3, r2, r3
 8002342:	693a      	ldr	r2, [r7, #16]
 8002344:	4313      	orrs	r3, r2
 8002346:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	08da      	lsrs	r2, r3, #3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	3208      	adds	r2, #8
 8002350:	6939      	ldr	r1, [r7, #16]
 8002352:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	2203      	movs	r2, #3
 8002362:	fa02 f303 	lsl.w	r3, r2, r3
 8002366:	43db      	mvns	r3, r3
 8002368:	693a      	ldr	r2, [r7, #16]
 800236a:	4013      	ands	r3, r2
 800236c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f003 0203 	and.w	r2, r3, #3
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	4313      	orrs	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	693a      	ldr	r2, [r7, #16]
 8002388:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002392:	2b00      	cmp	r3, #0
 8002394:	f000 80a0 	beq.w	80024d8 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002398:	4b58      	ldr	r3, [pc, #352]	; (80024fc <HAL_GPIO_Init+0x2e0>)
 800239a:	6a1b      	ldr	r3, [r3, #32]
 800239c:	4a57      	ldr	r2, [pc, #348]	; (80024fc <HAL_GPIO_Init+0x2e0>)
 800239e:	f043 0301 	orr.w	r3, r3, #1
 80023a2:	6213      	str	r3, [r2, #32]
 80023a4:	4b55      	ldr	r3, [pc, #340]	; (80024fc <HAL_GPIO_Init+0x2e0>)
 80023a6:	6a1b      	ldr	r3, [r3, #32]
 80023a8:	f003 0301 	and.w	r3, r3, #1
 80023ac:	60bb      	str	r3, [r7, #8]
 80023ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80023b0:	4a53      	ldr	r2, [pc, #332]	; (8002500 <HAL_GPIO_Init+0x2e4>)
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	089b      	lsrs	r3, r3, #2
 80023b6:	3302      	adds	r3, #2
 80023b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023bc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	f003 0303 	and.w	r3, r3, #3
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	220f      	movs	r2, #15
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	4013      	ands	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a4b      	ldr	r2, [pc, #300]	; (8002504 <HAL_GPIO_Init+0x2e8>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d019      	beq.n	8002410 <HAL_GPIO_Init+0x1f4>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a4a      	ldr	r2, [pc, #296]	; (8002508 <HAL_GPIO_Init+0x2ec>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d013      	beq.n	800240c <HAL_GPIO_Init+0x1f0>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	4a49      	ldr	r2, [pc, #292]	; (800250c <HAL_GPIO_Init+0x2f0>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d00d      	beq.n	8002408 <HAL_GPIO_Init+0x1ec>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a48      	ldr	r2, [pc, #288]	; (8002510 <HAL_GPIO_Init+0x2f4>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d007      	beq.n	8002404 <HAL_GPIO_Init+0x1e8>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	4a47      	ldr	r2, [pc, #284]	; (8002514 <HAL_GPIO_Init+0x2f8>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d101      	bne.n	8002400 <HAL_GPIO_Init+0x1e4>
 80023fc:	2304      	movs	r3, #4
 80023fe:	e008      	b.n	8002412 <HAL_GPIO_Init+0x1f6>
 8002400:	2305      	movs	r3, #5
 8002402:	e006      	b.n	8002412 <HAL_GPIO_Init+0x1f6>
 8002404:	2303      	movs	r3, #3
 8002406:	e004      	b.n	8002412 <HAL_GPIO_Init+0x1f6>
 8002408:	2302      	movs	r3, #2
 800240a:	e002      	b.n	8002412 <HAL_GPIO_Init+0x1f6>
 800240c:	2301      	movs	r3, #1
 800240e:	e000      	b.n	8002412 <HAL_GPIO_Init+0x1f6>
 8002410:	2300      	movs	r3, #0
 8002412:	697a      	ldr	r2, [r7, #20]
 8002414:	f002 0203 	and.w	r2, r2, #3
 8002418:	0092      	lsls	r2, r2, #2
 800241a:	4093      	lsls	r3, r2
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	4313      	orrs	r3, r2
 8002420:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002422:	4937      	ldr	r1, [pc, #220]	; (8002500 <HAL_GPIO_Init+0x2e4>)
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	089b      	lsrs	r3, r3, #2
 8002428:	3302      	adds	r3, #2
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002430:	4b39      	ldr	r3, [pc, #228]	; (8002518 <HAL_GPIO_Init+0x2fc>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	43db      	mvns	r3, r3
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	4013      	ands	r3, r2
 800243e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d003      	beq.n	8002454 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	4313      	orrs	r3, r2
 8002452:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002454:	4a30      	ldr	r2, [pc, #192]	; (8002518 <HAL_GPIO_Init+0x2fc>)
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800245a:	4b2f      	ldr	r3, [pc, #188]	; (8002518 <HAL_GPIO_Init+0x2fc>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	43db      	mvns	r3, r3
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	4013      	ands	r3, r2
 8002468:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d003      	beq.n	800247e <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	4313      	orrs	r3, r2
 800247c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800247e:	4a26      	ldr	r2, [pc, #152]	; (8002518 <HAL_GPIO_Init+0x2fc>)
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002484:	4b24      	ldr	r3, [pc, #144]	; (8002518 <HAL_GPIO_Init+0x2fc>)
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	43db      	mvns	r3, r3
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	4013      	ands	r3, r2
 8002492:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d003      	beq.n	80024a8 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80024a8:	4a1b      	ldr	r2, [pc, #108]	; (8002518 <HAL_GPIO_Init+0x2fc>)
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024ae:	4b1a      	ldr	r3, [pc, #104]	; (8002518 <HAL_GPIO_Init+0x2fc>)
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	43db      	mvns	r3, r3
 80024b8:	693a      	ldr	r2, [r7, #16]
 80024ba:	4013      	ands	r3, r2
 80024bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d003      	beq.n	80024d2 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80024d2:	4a11      	ldr	r2, [pc, #68]	; (8002518 <HAL_GPIO_Init+0x2fc>)
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	3301      	adds	r3, #1
 80024dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	fa22 f303 	lsr.w	r3, r2, r3
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	f47f aea3 	bne.w	8002234 <HAL_GPIO_Init+0x18>
  }
}
 80024ee:	bf00      	nop
 80024f0:	bf00      	nop
 80024f2:	371c      	adds	r7, #28
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bc80      	pop	{r7}
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	40023800 	.word	0x40023800
 8002500:	40010000 	.word	0x40010000
 8002504:	40020000 	.word	0x40020000
 8002508:	40020400 	.word	0x40020400
 800250c:	40020800 	.word	0x40020800
 8002510:	40020c00 	.word	0x40020c00
 8002514:	40021000 	.word	0x40021000
 8002518:	40010400 	.word	0x40010400

0800251c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	460b      	mov	r3, r1
 8002526:	807b      	strh	r3, [r7, #2]
 8002528:	4613      	mov	r3, r2
 800252a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800252c:	787b      	ldrb	r3, [r7, #1]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d003      	beq.n	800253a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002532:	887a      	ldrh	r2, [r7, #2]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8002538:	e003      	b.n	8002542 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 800253a:	887b      	ldrh	r3, [r7, #2]
 800253c:	041a      	lsls	r2, r3, #16
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	619a      	str	r2, [r3, #24]
}
 8002542:	bf00      	nop
 8002544:	370c      	adds	r7, #12
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr

0800254c <HAL_LCD_Init>:
  *         The LCD HighDrive can be enabled/disabled using related macros up to user.
  * @param  hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8002554:	2300      	movs	r3, #0
 8002556:	60bb      	str	r3, [r7, #8]
  uint8_t counter = 0;
 8002558:	2300      	movs	r3, #0
 800255a:	73fb      	strb	r3, [r7, #15]
    
  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d101      	bne.n	8002566 <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e0a8      	b.n	80026b8 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast)); 
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency)); 
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode)); 
  assert_param(IS_LCD_MUXSEGMENT(hlcd->Init.MuxSegment));
  
  if(hlcd->State == HAL_LCD_STATE_RESET)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d106      	bne.n	8002580 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7ff f96e 	bl	800185c <HAL_LCD_MspInit>
  }
  
  hlcd->State = HAL_LCD_STATE_BUSY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2202      	movs	r2, #2
 8002584:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f022 0201 	bic.w	r2, r2, #1
 8002596:	601a      	str	r2, [r3, #0]
  
  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002598:	2300      	movs	r3, #0
 800259a:	73fb      	strb	r3, [r7, #15]
 800259c:	e00a      	b.n	80025b4 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	7bfb      	ldrb	r3, [r7, #15]
 80025a4:	3304      	adds	r3, #4
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	4413      	add	r3, r2
 80025aa:	2200      	movs	r2, #0
 80025ac:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80025ae:	7bfb      	ldrb	r3, [r7, #15]
 80025b0:	3301      	adds	r3, #1
 80025b2:	73fb      	strb	r3, [r7, #15]
 80025b4:	7bfb      	ldrb	r3, [r7, #15]
 80025b6:	2b0f      	cmp	r3, #15
 80025b8:	d9f1      	bls.n	800259e <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  SET_BIT(hlcd->Instance->SR, LCD_SR_UDR);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	689a      	ldr	r2, [r3, #8]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f042 0204 	orr.w	r2, r2, #4
 80025c8:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value 
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD[0] bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	685a      	ldr	r2, [r3, #4]
 80025d0:	4b3b      	ldr	r3, [pc, #236]	; (80026c0 <HAL_LCD_Init+0x174>)
 80025d2:	4013      	ands	r3, r2
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	6851      	ldr	r1, [r2, #4]
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	6892      	ldr	r2, [r2, #8]
 80025dc:	4311      	orrs	r1, r2
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80025e2:	4311      	orrs	r1, r2
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80025e8:	4311      	orrs	r1, r2
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	69d2      	ldr	r2, [r2, #28]
 80025ee:	4311      	orrs	r1, r2
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	6a12      	ldr	r2, [r2, #32]
 80025f4:	4311      	orrs	r1, r2
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	6992      	ldr	r2, [r2, #24]
 80025fa:	4311      	orrs	r1, r2
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002600:	4311      	orrs	r1, r2
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	6812      	ldr	r2, [r2, #0]
 8002606:	430b      	orrs	r3, r1
 8002608:	6053      	str	r3, [r2, #4]
             hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register 
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f000 f94e 	bl	80028ac <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value 
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	68da      	ldr	r2, [r3, #12]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	431a      	orrs	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	695b      	ldr	r3, [r3, #20]
 8002628:	431a      	orrs	r2, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262e:	431a      	orrs	r2, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	430a      	orrs	r2, r1
 8002636:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));
  
  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f042 0201 	orr.w	r2, r2, #1
 8002646:	601a      	str	r2, [r3, #0]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002648:	f7ff fa42 	bl	8001ad0 <HAL_GetTick>
 800264c:	60b8      	str	r0, [r7, #8]
      
  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800264e:	e00c      	b.n	800266a <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002650:	f7ff fa3e 	bl	8001ad0 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800265e:	d904      	bls.n	800266a <HAL_LCD_Init+0x11e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;     
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2208      	movs	r2, #8
 8002664:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e026      	b.n	80026b8 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f003 0301 	and.w	r3, r3, #1
 8002674:	2b01      	cmp	r3, #1
 8002676:	d1eb      	bne.n	8002650 <HAL_LCD_Init+0x104>
    } 
  }
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002678:	f7ff fa2a 	bl	8001ad0 <HAL_GetTick>
 800267c:	60b8      	str	r0, [r7, #8]
  
  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800267e:	e00c      	b.n	800269a <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002680:	f7ff fa26 	bl	8001ad0 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800268e:	d904      	bls.n	800269a <HAL_LCD_Init+0x14e>
    {   
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;  
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2210      	movs	r2, #16
 8002694:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e00e      	b.n	80026b8 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f003 0310 	and.w	r3, r3, #16
 80026a4:	2b10      	cmp	r3, #16
 80026a6:	d1eb      	bne.n	8002680 <HAL_LCD_Init+0x134>
    } 
  }
 
  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2201      	movs	r2, #1
 80026b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  return HAL_OK;
 80026b6:	2300      	movs	r3, #0
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3710      	adds	r7, #16
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	fc00000f 	.word	0xfc00000f

080026c4 <HAL_LCD_Write>:
  * @param  RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param  Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b086      	sub	sp, #24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
 80026d0:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00; 
 80026d2:	2300      	movs	r3, #0
 80026d4:	617b      	str	r3, [r7, #20]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d005      	beq.n	80026ee <HAL_LCD_Write+0x2a>
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d144      	bne.n	8002778 <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));
    
    if(hlcd->State == HAL_LCD_STATE_READY)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d12a      	bne.n	8002750 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002700:	2b01      	cmp	r3, #1
 8002702:	d101      	bne.n	8002708 <HAL_LCD_Write+0x44>
 8002704:	2302      	movs	r3, #2
 8002706:	e038      	b.n	800277a <HAL_LCD_Write+0xb6>
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2201      	movs	r2, #1
 800270c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2202      	movs	r2, #2
 8002714:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 8002718:	f7ff f9da 	bl	8001ad0 <HAL_GetTick>
 800271c:	6178      	str	r0, [r7, #20]
      
      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800271e:	e010      	b.n	8002742 <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002720:	f7ff f9d6 	bl	8001ad0 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800272e:	d908      	bls.n	8002742 <HAL_LCD_Write+0x7e>
        { 
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2202      	movs	r2, #2
 8002734:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          
          return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e01b      	b.n	800277a <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f003 0304 	and.w	r3, r3, #4
 800274c:	2b04      	cmp	r3, #4
 800274e:	d0e7      	beq.n	8002720 <HAL_LCD_Write+0x5c>
        } 
      }
    }
    
    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	3304      	adds	r3, #4
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	4413      	add	r3, r2
 800275c:	685a      	ldr	r2, [r3, #4]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	401a      	ands	r2, r3
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6819      	ldr	r1, [r3, #0]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	431a      	orrs	r2, r3
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	3304      	adds	r3, #4
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	440b      	add	r3, r1
 8002772:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8002774:	2300      	movs	r3, #0
 8002776:	e000      	b.n	800277a <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
  }
}
 800277a:	4618      	mov	r0, r3
 800277c:	3718      	adds	r7, #24
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <HAL_LCD_Clear>:
  * @brief Clears the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b084      	sub	sp, #16
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 800278a:	2300      	movs	r3, #0
 800278c:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 800278e:	2300      	movs	r3, #0
 8002790:	60fb      	str	r3, [r7, #12]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b01      	cmp	r3, #1
 800279c:	d005      	beq.n	80027aa <HAL_LCD_Clear+0x28>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d140      	bne.n	800282c <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d101      	bne.n	80027b8 <HAL_LCD_Clear+0x36>
 80027b4:	2302      	movs	r3, #2
 80027b6:	e03a      	b.n	800282e <HAL_LCD_Clear+0xac>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    hlcd->State = HAL_LCD_STATE_BUSY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2202      	movs	r2, #2
 80027c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 80027c8:	f7ff f982 	bl	8001ad0 <HAL_GetTick>
 80027cc:	60b8      	str	r0, [r7, #8]
    
    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80027ce:	e010      	b.n	80027f2 <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80027d0:	f7ff f97e 	bl	8001ad0 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027de:	d908      	bls.n	80027f2 <HAL_LCD_Clear+0x70>
      { 
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2202      	movs	r2, #2
 80027e4:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e01d      	b.n	800282e <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f003 0304 	and.w	r3, r3, #4
 80027fc:	2b04      	cmp	r3, #4
 80027fe:	d0e7      	beq.n	80027d0 <HAL_LCD_Clear+0x4e>
      } 
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002800:	2300      	movs	r3, #0
 8002802:	60fb      	str	r3, [r7, #12]
 8002804:	e00a      	b.n	800281c <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	3304      	adds	r3, #4
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	4413      	add	r3, r2
 8002812:	2200      	movs	r2, #0
 8002814:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	3301      	adds	r3, #1
 800281a:	60fb      	str	r3, [r7, #12]
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2b0f      	cmp	r3, #15
 8002820:	d9f1      	bls.n	8002806 <HAL_LCD_Clear+0x84>
    }
    
    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);     
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f000 f807 	bl	8002836 <HAL_LCD_UpdateDisplayRequest>
    
    return HAL_OK;
 8002828:	2300      	movs	r3, #0
 800282a:	e000      	b.n	800282e <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
  }
}
 800282e:	4618      	mov	r0, r3
 8002830:	3710      	adds	r7, #16
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if 
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.    
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b084      	sub	sp, #16
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 800283e:	2300      	movs	r3, #0
 8002840:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2208      	movs	r2, #8
 8002848:	60da      	str	r2, [r3, #12]
  
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	689a      	ldr	r2, [r3, #8]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f042 0204 	orr.w	r2, r2, #4
 8002858:	609a      	str	r2, [r3, #8]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 800285a:	f7ff f939 	bl	8001ad0 <HAL_GetTick>
 800285e:	60f8      	str	r0, [r7, #12]
  
  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002860:	e010      	b.n	8002884 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002862:	f7ff f935 	bl	8001ad0 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002870:	d908      	bls.n	8002884 <HAL_LCD_UpdateDisplayRequest+0x4e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2204      	movs	r2, #4
 8002876:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
      return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e00f      	b.n	80028a4 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f003 0308 	and.w	r3, r3, #8
 800288e:	2b08      	cmp	r3, #8
 8002890:	d1e7      	bne.n	8002862 <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 80028a2:	2300      	movs	r3, #0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3710      	adds	r7, #16
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}

080028ac <LCD_WaitForSynchro>:
  * @brief  Waits until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 80028b4:	2300      	movs	r3, #0
 80028b6:	60fb      	str	r3, [r7, #12]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 80028b8:	f7ff f90a 	bl	8001ad0 <HAL_GetTick>
 80028bc:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80028be:	e00c      	b.n	80028da <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80028c0:	f7ff f906 	bl	8001ad0 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028ce:	d904      	bls.n	80028da <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e007      	b.n	80028ea <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f003 0320 	and.w	r3, r3, #32
 80028e4:	2b20      	cmp	r3, #32
 80028e6:	d1eb      	bne.n	80028c0 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3710      	adds	r7, #16
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
	...

080028f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b088      	sub	sp, #32
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d101      	bne.n	8002906 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e31d      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002906:	4b94      	ldr	r3, [pc, #592]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f003 030c 	and.w	r3, r3, #12
 800290e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002910:	4b91      	ldr	r3, [pc, #580]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002918:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	2b00      	cmp	r3, #0
 8002924:	d07b      	beq.n	8002a1e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	2b08      	cmp	r3, #8
 800292a:	d006      	beq.n	800293a <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	2b0c      	cmp	r3, #12
 8002930:	d10f      	bne.n	8002952 <HAL_RCC_OscConfig+0x5e>
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002938:	d10b      	bne.n	8002952 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800293a:	4b87      	ldr	r3, [pc, #540]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d06a      	beq.n	8002a1c <HAL_RCC_OscConfig+0x128>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d166      	bne.n	8002a1c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e2f7      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d106      	bne.n	8002968 <HAL_RCC_OscConfig+0x74>
 800295a:	4b7f      	ldr	r3, [pc, #508]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a7e      	ldr	r2, [pc, #504]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002960:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002964:	6013      	str	r3, [r2, #0]
 8002966:	e02d      	b.n	80029c4 <HAL_RCC_OscConfig+0xd0>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d10c      	bne.n	800298a <HAL_RCC_OscConfig+0x96>
 8002970:	4b79      	ldr	r3, [pc, #484]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a78      	ldr	r2, [pc, #480]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002976:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800297a:	6013      	str	r3, [r2, #0]
 800297c:	4b76      	ldr	r3, [pc, #472]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a75      	ldr	r2, [pc, #468]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002982:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002986:	6013      	str	r3, [r2, #0]
 8002988:	e01c      	b.n	80029c4 <HAL_RCC_OscConfig+0xd0>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2b05      	cmp	r3, #5
 8002990:	d10c      	bne.n	80029ac <HAL_RCC_OscConfig+0xb8>
 8002992:	4b71      	ldr	r3, [pc, #452]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a70      	ldr	r2, [pc, #448]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002998:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800299c:	6013      	str	r3, [r2, #0]
 800299e:	4b6e      	ldr	r3, [pc, #440]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a6d      	ldr	r2, [pc, #436]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 80029a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029a8:	6013      	str	r3, [r2, #0]
 80029aa:	e00b      	b.n	80029c4 <HAL_RCC_OscConfig+0xd0>
 80029ac:	4b6a      	ldr	r3, [pc, #424]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a69      	ldr	r2, [pc, #420]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 80029b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029b6:	6013      	str	r3, [r2, #0]
 80029b8:	4b67      	ldr	r3, [pc, #412]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a66      	ldr	r2, [pc, #408]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 80029be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d013      	beq.n	80029f4 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029cc:	f7ff f880 	bl	8001ad0 <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029d4:	f7ff f87c 	bl	8001ad0 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b64      	cmp	r3, #100	; 0x64
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e2ad      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80029e6:	4b5c      	ldr	r3, [pc, #368]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d0f0      	beq.n	80029d4 <HAL_RCC_OscConfig+0xe0>
 80029f2:	e014      	b.n	8002a1e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f4:	f7ff f86c 	bl	8001ad0 <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029fc:	f7ff f868 	bl	8001ad0 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b64      	cmp	r3, #100	; 0x64
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e299      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002a0e:	4b52      	ldr	r3, [pc, #328]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1f0      	bne.n	80029fc <HAL_RCC_OscConfig+0x108>
 8002a1a:	e000      	b.n	8002a1e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d05a      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	2b04      	cmp	r3, #4
 8002a2e:	d005      	beq.n	8002a3c <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	2b0c      	cmp	r3, #12
 8002a34:	d119      	bne.n	8002a6a <HAL_RCC_OscConfig+0x176>
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d116      	bne.n	8002a6a <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a3c:	4b46      	ldr	r3, [pc, #280]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0302 	and.w	r3, r3, #2
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d005      	beq.n	8002a54 <HAL_RCC_OscConfig+0x160>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d001      	beq.n	8002a54 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e276      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a54:	4b40      	ldr	r3, [pc, #256]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	021b      	lsls	r3, r3, #8
 8002a62:	493d      	ldr	r1, [pc, #244]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a68:	e03a      	b.n	8002ae0 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d020      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a72:	4b3a      	ldr	r3, [pc, #232]	; (8002b5c <HAL_RCC_OscConfig+0x268>)
 8002a74:	2201      	movs	r2, #1
 8002a76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a78:	f7ff f82a 	bl	8001ad0 <HAL_GetTick>
 8002a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a7e:	e008      	b.n	8002a92 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a80:	f7ff f826 	bl	8001ad0 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e257      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a92:	4b31      	ldr	r3, [pc, #196]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0302 	and.w	r3, r3, #2
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d0f0      	beq.n	8002a80 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a9e:	4b2e      	ldr	r3, [pc, #184]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	021b      	lsls	r3, r3, #8
 8002aac:	492a      	ldr	r1, [pc, #168]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	604b      	str	r3, [r1, #4]
 8002ab2:	e015      	b.n	8002ae0 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ab4:	4b29      	ldr	r3, [pc, #164]	; (8002b5c <HAL_RCC_OscConfig+0x268>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aba:	f7ff f809 	bl	8001ad0 <HAL_GetTick>
 8002abe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002ac0:	e008      	b.n	8002ad4 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ac2:	f7ff f805 	bl	8001ad0 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d901      	bls.n	8002ad4 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e236      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002ad4:	4b20      	ldr	r3, [pc, #128]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1f0      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0310 	and.w	r3, r3, #16
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	f000 80b8 	beq.w	8002c5e <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d170      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002af4:	4b18      	ldr	r3, [pc, #96]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d005      	beq.n	8002b0c <HAL_RCC_OscConfig+0x218>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d101      	bne.n	8002b0c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e21a      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a1a      	ldr	r2, [r3, #32]
 8002b10:	4b11      	ldr	r3, [pc, #68]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d921      	bls.n	8002b60 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a1b      	ldr	r3, [r3, #32]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f000 fc19 	bl	8003358 <RCC_SetFlashLatencyFromMSIRange>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e208      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b30:	4b09      	ldr	r3, [pc, #36]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	4906      	ldr	r1, [pc, #24]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b42:	4b05      	ldr	r3, [pc, #20]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	69db      	ldr	r3, [r3, #28]
 8002b4e:	061b      	lsls	r3, r3, #24
 8002b50:	4901      	ldr	r1, [pc, #4]	; (8002b58 <HAL_RCC_OscConfig+0x264>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	604b      	str	r3, [r1, #4]
 8002b56:	e020      	b.n	8002b9a <HAL_RCC_OscConfig+0x2a6>
 8002b58:	40023800 	.word	0x40023800
 8002b5c:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b60:	4ba4      	ldr	r3, [pc, #656]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a1b      	ldr	r3, [r3, #32]
 8002b6c:	49a1      	ldr	r1, [pc, #644]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b72:	4ba0      	ldr	r3, [pc, #640]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	69db      	ldr	r3, [r3, #28]
 8002b7e:	061b      	lsls	r3, r3, #24
 8002b80:	499c      	ldr	r1, [pc, #624]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f000 fbe4 	bl	8003358 <RCC_SetFlashLatencyFromMSIRange>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e1d3      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a1b      	ldr	r3, [r3, #32]
 8002b9e:	0b5b      	lsrs	r3, r3, #13
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002ba6:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002baa:	4a92      	ldr	r2, [pc, #584]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002bac:	6892      	ldr	r2, [r2, #8]
 8002bae:	0912      	lsrs	r2, r2, #4
 8002bb0:	f002 020f 	and.w	r2, r2, #15
 8002bb4:	4990      	ldr	r1, [pc, #576]	; (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002bb6:	5c8a      	ldrb	r2, [r1, r2]
 8002bb8:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002bba:	4a90      	ldr	r2, [pc, #576]	; (8002dfc <HAL_RCC_OscConfig+0x508>)
 8002bbc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002bbe:	4b90      	ldr	r3, [pc, #576]	; (8002e00 <HAL_RCC_OscConfig+0x50c>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7fe ff38 	bl	8001a38 <HAL_InitTick>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002bcc:	7bfb      	ldrb	r3, [r7, #15]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d045      	beq.n	8002c5e <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002bd2:	7bfb      	ldrb	r3, [r7, #15]
 8002bd4:	e1b5      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d029      	beq.n	8002c32 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002bde:	4b89      	ldr	r3, [pc, #548]	; (8002e04 <HAL_RCC_OscConfig+0x510>)
 8002be0:	2201      	movs	r2, #1
 8002be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be4:	f7fe ff74 	bl	8001ad0 <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bec:	f7fe ff70 	bl	8001ad0 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e1a1      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002bfe:	4b7d      	ldr	r3, [pc, #500]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d0f0      	beq.n	8002bec <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c0a:	4b7a      	ldr	r3, [pc, #488]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	4977      	ldr	r1, [pc, #476]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c1c:	4b75      	ldr	r3, [pc, #468]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	69db      	ldr	r3, [r3, #28]
 8002c28:	061b      	lsls	r3, r3, #24
 8002c2a:	4972      	ldr	r1, [pc, #456]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	604b      	str	r3, [r1, #4]
 8002c30:	e015      	b.n	8002c5e <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c32:	4b74      	ldr	r3, [pc, #464]	; (8002e04 <HAL_RCC_OscConfig+0x510>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c38:	f7fe ff4a 	bl	8001ad0 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c40:	f7fe ff46 	bl	8001ad0 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e177      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002c52:	4b68      	ldr	r3, [pc, #416]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1f0      	bne.n	8002c40 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0308 	and.w	r3, r3, #8
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d030      	beq.n	8002ccc <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	695b      	ldr	r3, [r3, #20]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d016      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c72:	4b65      	ldr	r3, [pc, #404]	; (8002e08 <HAL_RCC_OscConfig+0x514>)
 8002c74:	2201      	movs	r2, #1
 8002c76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c78:	f7fe ff2a 	bl	8001ad0 <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c80:	f7fe ff26 	bl	8001ad0 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e157      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c92:	4b58      	ldr	r3, [pc, #352]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d0f0      	beq.n	8002c80 <HAL_RCC_OscConfig+0x38c>
 8002c9e:	e015      	b.n	8002ccc <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ca0:	4b59      	ldr	r3, [pc, #356]	; (8002e08 <HAL_RCC_OscConfig+0x514>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ca6:	f7fe ff13 	bl	8001ad0 <HAL_GetTick>
 8002caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002cac:	e008      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cae:	f7fe ff0f 	bl	8001ad0 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d901      	bls.n	8002cc0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	e140      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002cc0:	4b4c      	ldr	r3, [pc, #304]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cc4:	f003 0302 	and.w	r3, r3, #2
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d1f0      	bne.n	8002cae <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0304 	and.w	r3, r3, #4
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	f000 80b5 	beq.w	8002e44 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cde:	4b45      	ldr	r3, [pc, #276]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d10d      	bne.n	8002d06 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cea:	4b42      	ldr	r3, [pc, #264]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cee:	4a41      	ldr	r2, [pc, #260]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002cf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cf4:	6253      	str	r3, [r2, #36]	; 0x24
 8002cf6:	4b3f      	ldr	r3, [pc, #252]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cfe:	60bb      	str	r3, [r7, #8]
 8002d00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d02:	2301      	movs	r3, #1
 8002d04:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d06:	4b41      	ldr	r3, [pc, #260]	; (8002e0c <HAL_RCC_OscConfig+0x518>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d118      	bne.n	8002d44 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d12:	4b3e      	ldr	r3, [pc, #248]	; (8002e0c <HAL_RCC_OscConfig+0x518>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a3d      	ldr	r2, [pc, #244]	; (8002e0c <HAL_RCC_OscConfig+0x518>)
 8002d18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d1e:	f7fe fed7 	bl	8001ad0 <HAL_GetTick>
 8002d22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d24:	e008      	b.n	8002d38 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d26:	f7fe fed3 	bl	8001ad0 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b64      	cmp	r3, #100	; 0x64
 8002d32:	d901      	bls.n	8002d38 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e104      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d38:	4b34      	ldr	r3, [pc, #208]	; (8002e0c <HAL_RCC_OscConfig+0x518>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d0f0      	beq.n	8002d26 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d106      	bne.n	8002d5a <HAL_RCC_OscConfig+0x466>
 8002d4c:	4b29      	ldr	r3, [pc, #164]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d50:	4a28      	ldr	r2, [pc, #160]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002d52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d56:	6353      	str	r3, [r2, #52]	; 0x34
 8002d58:	e02d      	b.n	8002db6 <HAL_RCC_OscConfig+0x4c2>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10c      	bne.n	8002d7c <HAL_RCC_OscConfig+0x488>
 8002d62:	4b24      	ldr	r3, [pc, #144]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d66:	4a23      	ldr	r2, [pc, #140]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002d68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d6c:	6353      	str	r3, [r2, #52]	; 0x34
 8002d6e:	4b21      	ldr	r3, [pc, #132]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002d70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d72:	4a20      	ldr	r2, [pc, #128]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002d74:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d78:	6353      	str	r3, [r2, #52]	; 0x34
 8002d7a:	e01c      	b.n	8002db6 <HAL_RCC_OscConfig+0x4c2>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	2b05      	cmp	r3, #5
 8002d82:	d10c      	bne.n	8002d9e <HAL_RCC_OscConfig+0x4aa>
 8002d84:	4b1b      	ldr	r3, [pc, #108]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002d86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d88:	4a1a      	ldr	r2, [pc, #104]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002d8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d8e:	6353      	str	r3, [r2, #52]	; 0x34
 8002d90:	4b18      	ldr	r3, [pc, #96]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d94:	4a17      	ldr	r2, [pc, #92]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002d96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d9a:	6353      	str	r3, [r2, #52]	; 0x34
 8002d9c:	e00b      	b.n	8002db6 <HAL_RCC_OscConfig+0x4c2>
 8002d9e:	4b15      	ldr	r3, [pc, #84]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002da2:	4a14      	ldr	r2, [pc, #80]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002da4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002da8:	6353      	str	r3, [r2, #52]	; 0x34
 8002daa:	4b12      	ldr	r3, [pc, #72]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002dac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dae:	4a11      	ldr	r2, [pc, #68]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002db0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002db4:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d015      	beq.n	8002dea <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dbe:	f7fe fe87 	bl	8001ad0 <HAL_GetTick>
 8002dc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dc4:	e00a      	b.n	8002ddc <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dc6:	f7fe fe83 	bl	8001ad0 <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e0b2      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ddc:	4b05      	ldr	r3, [pc, #20]	; (8002df4 <HAL_RCC_OscConfig+0x500>)
 8002dde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002de0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d0ee      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x4d2>
 8002de8:	e023      	b.n	8002e32 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dea:	f7fe fe71 	bl	8001ad0 <HAL_GetTick>
 8002dee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002df0:	e019      	b.n	8002e26 <HAL_RCC_OscConfig+0x532>
 8002df2:	bf00      	nop
 8002df4:	40023800 	.word	0x40023800
 8002df8:	08003728 	.word	0x08003728
 8002dfc:	2000000c 	.word	0x2000000c
 8002e00:	20000010 	.word	0x20000010
 8002e04:	42470020 	.word	0x42470020
 8002e08:	42470680 	.word	0x42470680
 8002e0c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e10:	f7fe fe5e 	bl	8001ad0 <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d901      	bls.n	8002e26 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e08d      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e26:	4b49      	ldr	r3, [pc, #292]	; (8002f4c <HAL_RCC_OscConfig+0x658>)
 8002e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d1ee      	bne.n	8002e10 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e32:	7ffb      	ldrb	r3, [r7, #31]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d105      	bne.n	8002e44 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e38:	4b44      	ldr	r3, [pc, #272]	; (8002f4c <HAL_RCC_OscConfig+0x658>)
 8002e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3c:	4a43      	ldr	r2, [pc, #268]	; (8002f4c <HAL_RCC_OscConfig+0x658>)
 8002e3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e42:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d079      	beq.n	8002f40 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	2b0c      	cmp	r3, #12
 8002e50:	d056      	beq.n	8002f00 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d13b      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e5a:	4b3d      	ldr	r3, [pc, #244]	; (8002f50 <HAL_RCC_OscConfig+0x65c>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e60:	f7fe fe36 	bl	8001ad0 <HAL_GetTick>
 8002e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e66:	e008      	b.n	8002e7a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e68:	f7fe fe32 	bl	8001ad0 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d901      	bls.n	8002e7a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e063      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e7a:	4b34      	ldr	r3, [pc, #208]	; (8002f4c <HAL_RCC_OscConfig+0x658>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d1f0      	bne.n	8002e68 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e86:	4b31      	ldr	r3, [pc, #196]	; (8002f4c <HAL_RCC_OscConfig+0x658>)
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e96:	4319      	orrs	r1, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9c:	430b      	orrs	r3, r1
 8002e9e:	492b      	ldr	r1, [pc, #172]	; (8002f4c <HAL_RCC_OscConfig+0x658>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ea4:	4b2a      	ldr	r3, [pc, #168]	; (8002f50 <HAL_RCC_OscConfig+0x65c>)
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eaa:	f7fe fe11 	bl	8001ad0 <HAL_GetTick>
 8002eae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002eb0:	e008      	b.n	8002ec4 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eb2:	f7fe fe0d 	bl	8001ad0 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d901      	bls.n	8002ec4 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e03e      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ec4:	4b21      	ldr	r3, [pc, #132]	; (8002f4c <HAL_RCC_OscConfig+0x658>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d0f0      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x5be>
 8002ed0:	e036      	b.n	8002f40 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ed2:	4b1f      	ldr	r3, [pc, #124]	; (8002f50 <HAL_RCC_OscConfig+0x65c>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed8:	f7fe fdfa 	bl	8001ad0 <HAL_GetTick>
 8002edc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ee0:	f7fe fdf6 	bl	8001ad0 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e027      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ef2:	4b16      	ldr	r3, [pc, #88]	; (8002f4c <HAL_RCC_OscConfig+0x658>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1f0      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x5ec>
 8002efe:	e01f      	b.n	8002f40 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d101      	bne.n	8002f0c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e01a      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f0c:	4b0f      	ldr	r3, [pc, #60]	; (8002f4c <HAL_RCC_OscConfig+0x658>)
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d10d      	bne.n	8002f3c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d106      	bne.n	8002f3c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d001      	beq.n	8002f40 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e000      	b.n	8002f42 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3720      	adds	r7, #32
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	40023800 	.word	0x40023800
 8002f50:	42470060 	.word	0x42470060

08002f54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d101      	bne.n	8002f68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e11a      	b.n	800319e <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f68:	4b8f      	ldr	r3, [pc, #572]	; (80031a8 <HAL_RCC_ClockConfig+0x254>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	683a      	ldr	r2, [r7, #0]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d919      	bls.n	8002faa <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d105      	bne.n	8002f88 <HAL_RCC_ClockConfig+0x34>
 8002f7c:	4b8a      	ldr	r3, [pc, #552]	; (80031a8 <HAL_RCC_ClockConfig+0x254>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a89      	ldr	r2, [pc, #548]	; (80031a8 <HAL_RCC_ClockConfig+0x254>)
 8002f82:	f043 0304 	orr.w	r3, r3, #4
 8002f86:	6013      	str	r3, [r2, #0]
 8002f88:	4b87      	ldr	r3, [pc, #540]	; (80031a8 <HAL_RCC_ClockConfig+0x254>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f023 0201 	bic.w	r2, r3, #1
 8002f90:	4985      	ldr	r1, [pc, #532]	; (80031a8 <HAL_RCC_ClockConfig+0x254>)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f98:	4b83      	ldr	r3, [pc, #524]	; (80031a8 <HAL_RCC_ClockConfig+0x254>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0301 	and.w	r3, r3, #1
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d001      	beq.n	8002faa <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e0f9      	b.n	800319e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d008      	beq.n	8002fc8 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fb6:	4b7d      	ldr	r3, [pc, #500]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	497a      	ldr	r1, [pc, #488]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	f000 808e 	beq.w	80030f2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d107      	bne.n	8002fee <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fde:	4b73      	ldr	r3, [pc, #460]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d121      	bne.n	800302e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e0d7      	b.n	800319e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	2b03      	cmp	r3, #3
 8002ff4:	d107      	bne.n	8003006 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ff6:	4b6d      	ldr	r3, [pc, #436]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d115      	bne.n	800302e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e0cb      	b.n	800319e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	2b01      	cmp	r3, #1
 800300c:	d107      	bne.n	800301e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800300e:	4b67      	ldr	r3, [pc, #412]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d109      	bne.n	800302e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e0bf      	b.n	800319e <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800301e:	4b63      	ldr	r3, [pc, #396]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003026:	2b00      	cmp	r3, #0
 8003028:	d101      	bne.n	800302e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e0b7      	b.n	800319e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800302e:	4b5f      	ldr	r3, [pc, #380]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f023 0203 	bic.w	r2, r3, #3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	495c      	ldr	r1, [pc, #368]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 800303c:	4313      	orrs	r3, r2
 800303e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003040:	f7fe fd46 	bl	8001ad0 <HAL_GetTick>
 8003044:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	2b02      	cmp	r3, #2
 800304c:	d112      	bne.n	8003074 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800304e:	e00a      	b.n	8003066 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003050:	f7fe fd3e 	bl	8001ad0 <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	f241 3288 	movw	r2, #5000	; 0x1388
 800305e:	4293      	cmp	r3, r2
 8003060:	d901      	bls.n	8003066 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e09b      	b.n	800319e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003066:	4b51      	ldr	r3, [pc, #324]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f003 030c 	and.w	r3, r3, #12
 800306e:	2b08      	cmp	r3, #8
 8003070:	d1ee      	bne.n	8003050 <HAL_RCC_ClockConfig+0xfc>
 8003072:	e03e      	b.n	80030f2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	2b03      	cmp	r3, #3
 800307a:	d112      	bne.n	80030a2 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800307c:	e00a      	b.n	8003094 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800307e:	f7fe fd27 	bl	8001ad0 <HAL_GetTick>
 8003082:	4602      	mov	r2, r0
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	f241 3288 	movw	r2, #5000	; 0x1388
 800308c:	4293      	cmp	r3, r2
 800308e:	d901      	bls.n	8003094 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e084      	b.n	800319e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003094:	4b45      	ldr	r3, [pc, #276]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f003 030c 	and.w	r3, r3, #12
 800309c:	2b0c      	cmp	r3, #12
 800309e:	d1ee      	bne.n	800307e <HAL_RCC_ClockConfig+0x12a>
 80030a0:	e027      	b.n	80030f2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d11d      	bne.n	80030e6 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80030aa:	e00a      	b.n	80030c2 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030ac:	f7fe fd10 	bl	8001ad0 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e06d      	b.n	800319e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80030c2:	4b3a      	ldr	r3, [pc, #232]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f003 030c 	and.w	r3, r3, #12
 80030ca:	2b04      	cmp	r3, #4
 80030cc:	d1ee      	bne.n	80030ac <HAL_RCC_ClockConfig+0x158>
 80030ce:	e010      	b.n	80030f2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030d0:	f7fe fcfe 	bl	8001ad0 <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	f241 3288 	movw	r2, #5000	; 0x1388
 80030de:	4293      	cmp	r3, r2
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e05b      	b.n	800319e <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80030e6:	4b31      	ldr	r3, [pc, #196]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f003 030c 	and.w	r3, r3, #12
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1ee      	bne.n	80030d0 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030f2:	4b2d      	ldr	r3, [pc, #180]	; (80031a8 <HAL_RCC_ClockConfig+0x254>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d219      	bcs.n	8003134 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	2b01      	cmp	r3, #1
 8003104:	d105      	bne.n	8003112 <HAL_RCC_ClockConfig+0x1be>
 8003106:	4b28      	ldr	r3, [pc, #160]	; (80031a8 <HAL_RCC_ClockConfig+0x254>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a27      	ldr	r2, [pc, #156]	; (80031a8 <HAL_RCC_ClockConfig+0x254>)
 800310c:	f043 0304 	orr.w	r3, r3, #4
 8003110:	6013      	str	r3, [r2, #0]
 8003112:	4b25      	ldr	r3, [pc, #148]	; (80031a8 <HAL_RCC_ClockConfig+0x254>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f023 0201 	bic.w	r2, r3, #1
 800311a:	4923      	ldr	r1, [pc, #140]	; (80031a8 <HAL_RCC_ClockConfig+0x254>)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	4313      	orrs	r3, r2
 8003120:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003122:	4b21      	ldr	r3, [pc, #132]	; (80031a8 <HAL_RCC_ClockConfig+0x254>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	683a      	ldr	r2, [r7, #0]
 800312c:	429a      	cmp	r2, r3
 800312e:	d001      	beq.n	8003134 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e034      	b.n	800319e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0304 	and.w	r3, r3, #4
 800313c:	2b00      	cmp	r3, #0
 800313e:	d008      	beq.n	8003152 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003140:	4b1a      	ldr	r3, [pc, #104]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	4917      	ldr	r1, [pc, #92]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 800314e:	4313      	orrs	r3, r2
 8003150:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0308 	and.w	r3, r3, #8
 800315a:	2b00      	cmp	r3, #0
 800315c:	d009      	beq.n	8003172 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800315e:	4b13      	ldr	r3, [pc, #76]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	00db      	lsls	r3, r3, #3
 800316c:	490f      	ldr	r1, [pc, #60]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 800316e:	4313      	orrs	r3, r2
 8003170:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003172:	f000 f823 	bl	80031bc <HAL_RCC_GetSysClockFreq>
 8003176:	4602      	mov	r2, r0
 8003178:	4b0c      	ldr	r3, [pc, #48]	; (80031ac <HAL_RCC_ClockConfig+0x258>)
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	091b      	lsrs	r3, r3, #4
 800317e:	f003 030f 	and.w	r3, r3, #15
 8003182:	490b      	ldr	r1, [pc, #44]	; (80031b0 <HAL_RCC_ClockConfig+0x25c>)
 8003184:	5ccb      	ldrb	r3, [r1, r3]
 8003186:	fa22 f303 	lsr.w	r3, r2, r3
 800318a:	4a0a      	ldr	r2, [pc, #40]	; (80031b4 <HAL_RCC_ClockConfig+0x260>)
 800318c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800318e:	4b0a      	ldr	r3, [pc, #40]	; (80031b8 <HAL_RCC_ClockConfig+0x264>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4618      	mov	r0, r3
 8003194:	f7fe fc50 	bl	8001a38 <HAL_InitTick>
 8003198:	4603      	mov	r3, r0
 800319a:	72fb      	strb	r3, [r7, #11]

  return status;
 800319c:	7afb      	ldrb	r3, [r7, #11]
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3710      	adds	r7, #16
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	40023c00 	.word	0x40023c00
 80031ac:	40023800 	.word	0x40023800
 80031b0:	08003728 	.word	0x08003728
 80031b4:	2000000c 	.word	0x2000000c
 80031b8:	20000010 	.word	0x20000010

080031bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031bc:	b5b0      	push	{r4, r5, r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 80031c2:	4b61      	ldr	r3, [pc, #388]	; (8003348 <HAL_RCC_GetSysClockFreq+0x18c>)
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f003 030c 	and.w	r3, r3, #12
 80031ce:	2b0c      	cmp	r3, #12
 80031d0:	d00d      	beq.n	80031ee <HAL_RCC_GetSysClockFreq+0x32>
 80031d2:	2b0c      	cmp	r3, #12
 80031d4:	f200 80a4 	bhi.w	8003320 <HAL_RCC_GetSysClockFreq+0x164>
 80031d8:	2b04      	cmp	r3, #4
 80031da:	d002      	beq.n	80031e2 <HAL_RCC_GetSysClockFreq+0x26>
 80031dc:	2b08      	cmp	r3, #8
 80031de:	d003      	beq.n	80031e8 <HAL_RCC_GetSysClockFreq+0x2c>
 80031e0:	e09e      	b.n	8003320 <HAL_RCC_GetSysClockFreq+0x164>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031e2:	4b5a      	ldr	r3, [pc, #360]	; (800334c <HAL_RCC_GetSysClockFreq+0x190>)
 80031e4:	613b      	str	r3, [r7, #16]
      break;
 80031e6:	e0a9      	b.n	800333c <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80031e8:	4b59      	ldr	r3, [pc, #356]	; (8003350 <HAL_RCC_GetSysClockFreq+0x194>)
 80031ea:	613b      	str	r3, [r7, #16]
      break;
 80031ec:	e0a6      	b.n	800333c <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	0c9b      	lsrs	r3, r3, #18
 80031f2:	f003 030f 	and.w	r3, r3, #15
 80031f6:	4a57      	ldr	r2, [pc, #348]	; (8003354 <HAL_RCC_GetSysClockFreq+0x198>)
 80031f8:	5cd3      	ldrb	r3, [r2, r3]
 80031fa:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	0d9b      	lsrs	r3, r3, #22
 8003200:	f003 0303 	and.w	r3, r3, #3
 8003204:	3301      	adds	r3, #1
 8003206:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003208:	4b4f      	ldr	r3, [pc, #316]	; (8003348 <HAL_RCC_GetSysClockFreq+0x18c>)
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d041      	beq.n	8003298 <HAL_RCC_GetSysClockFreq+0xdc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	461c      	mov	r4, r3
 8003218:	f04f 0500 	mov.w	r5, #0
 800321c:	4620      	mov	r0, r4
 800321e:	4629      	mov	r1, r5
 8003220:	f04f 0200 	mov.w	r2, #0
 8003224:	f04f 0300 	mov.w	r3, #0
 8003228:	014b      	lsls	r3, r1, #5
 800322a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800322e:	0142      	lsls	r2, r0, #5
 8003230:	4610      	mov	r0, r2
 8003232:	4619      	mov	r1, r3
 8003234:	1b00      	subs	r0, r0, r4
 8003236:	eb61 0105 	sbc.w	r1, r1, r5
 800323a:	f04f 0200 	mov.w	r2, #0
 800323e:	f04f 0300 	mov.w	r3, #0
 8003242:	018b      	lsls	r3, r1, #6
 8003244:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003248:	0182      	lsls	r2, r0, #6
 800324a:	1a12      	subs	r2, r2, r0
 800324c:	eb63 0301 	sbc.w	r3, r3, r1
 8003250:	f04f 0000 	mov.w	r0, #0
 8003254:	f04f 0100 	mov.w	r1, #0
 8003258:	00d9      	lsls	r1, r3, #3
 800325a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800325e:	00d0      	lsls	r0, r2, #3
 8003260:	4602      	mov	r2, r0
 8003262:	460b      	mov	r3, r1
 8003264:	1912      	adds	r2, r2, r4
 8003266:	eb45 0303 	adc.w	r3, r5, r3
 800326a:	f04f 0000 	mov.w	r0, #0
 800326e:	f04f 0100 	mov.w	r1, #0
 8003272:	0259      	lsls	r1, r3, #9
 8003274:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003278:	0250      	lsls	r0, r2, #9
 800327a:	4602      	mov	r2, r0
 800327c:	460b      	mov	r3, r1
 800327e:	4610      	mov	r0, r2
 8003280:	4619      	mov	r1, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	461a      	mov	r2, r3
 8003286:	f04f 0300 	mov.w	r3, #0
 800328a:	f7fc ff77 	bl	800017c <__aeabi_uldivmod>
 800328e:	4602      	mov	r2, r0
 8003290:	460b      	mov	r3, r1
 8003292:	4613      	mov	r3, r2
 8003294:	617b      	str	r3, [r7, #20]
 8003296:	e040      	b.n	800331a <HAL_RCC_GetSysClockFreq+0x15e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	461c      	mov	r4, r3
 800329c:	f04f 0500 	mov.w	r5, #0
 80032a0:	4620      	mov	r0, r4
 80032a2:	4629      	mov	r1, r5
 80032a4:	f04f 0200 	mov.w	r2, #0
 80032a8:	f04f 0300 	mov.w	r3, #0
 80032ac:	014b      	lsls	r3, r1, #5
 80032ae:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80032b2:	0142      	lsls	r2, r0, #5
 80032b4:	4610      	mov	r0, r2
 80032b6:	4619      	mov	r1, r3
 80032b8:	1b00      	subs	r0, r0, r4
 80032ba:	eb61 0105 	sbc.w	r1, r1, r5
 80032be:	f04f 0200 	mov.w	r2, #0
 80032c2:	f04f 0300 	mov.w	r3, #0
 80032c6:	018b      	lsls	r3, r1, #6
 80032c8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80032cc:	0182      	lsls	r2, r0, #6
 80032ce:	1a12      	subs	r2, r2, r0
 80032d0:	eb63 0301 	sbc.w	r3, r3, r1
 80032d4:	f04f 0000 	mov.w	r0, #0
 80032d8:	f04f 0100 	mov.w	r1, #0
 80032dc:	00d9      	lsls	r1, r3, #3
 80032de:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80032e2:	00d0      	lsls	r0, r2, #3
 80032e4:	4602      	mov	r2, r0
 80032e6:	460b      	mov	r3, r1
 80032e8:	1912      	adds	r2, r2, r4
 80032ea:	eb45 0303 	adc.w	r3, r5, r3
 80032ee:	f04f 0000 	mov.w	r0, #0
 80032f2:	f04f 0100 	mov.w	r1, #0
 80032f6:	0299      	lsls	r1, r3, #10
 80032f8:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80032fc:	0290      	lsls	r0, r2, #10
 80032fe:	4602      	mov	r2, r0
 8003300:	460b      	mov	r3, r1
 8003302:	4610      	mov	r0, r2
 8003304:	4619      	mov	r1, r3
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	461a      	mov	r2, r3
 800330a:	f04f 0300 	mov.w	r3, #0
 800330e:	f7fc ff35 	bl	800017c <__aeabi_uldivmod>
 8003312:	4602      	mov	r2, r0
 8003314:	460b      	mov	r3, r1
 8003316:	4613      	mov	r3, r2
 8003318:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	613b      	str	r3, [r7, #16]
      break;
 800331e:	e00d      	b.n	800333c <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003320:	4b09      	ldr	r3, [pc, #36]	; (8003348 <HAL_RCC_GetSysClockFreq+0x18c>)
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	0b5b      	lsrs	r3, r3, #13
 8003326:	f003 0307 	and.w	r3, r3, #7
 800332a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	3301      	adds	r3, #1
 8003330:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	613b      	str	r3, [r7, #16]
      break;
 800333a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800333c:	693b      	ldr	r3, [r7, #16]
}
 800333e:	4618      	mov	r0, r3
 8003340:	3718      	adds	r7, #24
 8003342:	46bd      	mov	sp, r7
 8003344:	bdb0      	pop	{r4, r5, r7, pc}
 8003346:	bf00      	nop
 8003348:	40023800 	.word	0x40023800
 800334c:	00f42400 	.word	0x00f42400
 8003350:	007a1200 	.word	0x007a1200
 8003354:	0800371c 	.word	0x0800371c

08003358 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8003358:	b480      	push	{r7}
 800335a:	b087      	sub	sp, #28
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003360:	2300      	movs	r3, #0
 8003362:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003364:	4b29      	ldr	r3, [pc, #164]	; (800340c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d12c      	bne.n	80033ca <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003370:	4b26      	ldr	r3, [pc, #152]	; (800340c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003374:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d005      	beq.n	8003388 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800337c:	4b24      	ldr	r3, [pc, #144]	; (8003410 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003384:	617b      	str	r3, [r7, #20]
 8003386:	e016      	b.n	80033b6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003388:	4b20      	ldr	r3, [pc, #128]	; (800340c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800338a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338c:	4a1f      	ldr	r2, [pc, #124]	; (800340c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800338e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003392:	6253      	str	r3, [r2, #36]	; 0x24
 8003394:	4b1d      	ldr	r3, [pc, #116]	; (800340c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003398:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800339c:	60fb      	str	r3, [r7, #12]
 800339e:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80033a0:	4b1b      	ldr	r3, [pc, #108]	; (8003410 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80033a8:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80033aa:	4b18      	ldr	r3, [pc, #96]	; (800340c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80033ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ae:	4a17      	ldr	r2, [pc, #92]	; (800340c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80033b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033b4:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80033bc:	d105      	bne.n	80033ca <RCC_SetFlashLatencyFromMSIRange+0x72>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80033c4:	d101      	bne.n	80033ca <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80033c6:	2301      	movs	r3, #1
 80033c8:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d105      	bne.n	80033dc <RCC_SetFlashLatencyFromMSIRange+0x84>
 80033d0:	4b10      	ldr	r3, [pc, #64]	; (8003414 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a0f      	ldr	r2, [pc, #60]	; (8003414 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033d6:	f043 0304 	orr.w	r3, r3, #4
 80033da:	6013      	str	r3, [r2, #0]
 80033dc:	4b0d      	ldr	r3, [pc, #52]	; (8003414 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f023 0201 	bic.w	r2, r3, #1
 80033e4:	490b      	ldr	r1, [pc, #44]	; (8003414 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80033ec:	4b09      	ldr	r3, [pc, #36]	; (8003414 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0301 	and.w	r3, r3, #1
 80033f4:	693a      	ldr	r2, [r7, #16]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d001      	beq.n	80033fe <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e000      	b.n	8003400 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80033fe:	2300      	movs	r3, #0
}
 8003400:	4618      	mov	r0, r3
 8003402:	371c      	adds	r7, #28
 8003404:	46bd      	mov	sp, r7
 8003406:	bc80      	pop	{r7}
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	40023800 	.word	0x40023800
 8003410:	40007000 	.word	0x40007000
 8003414:	40023c00 	.word	0x40023c00

08003418 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0301 	and.w	r3, r3, #1
 8003428:	2b00      	cmp	r3, #0
 800342a:	d106      	bne.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0302 	and.w	r3, r3, #2
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 80ed 	beq.w	8003614 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 800343a:	2300      	movs	r3, #0
 800343c:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800343e:	4b78      	ldr	r3, [pc, #480]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d10d      	bne.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800344a:	4b75      	ldr	r3, [pc, #468]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800344c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344e:	4a74      	ldr	r2, [pc, #464]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003454:	6253      	str	r3, [r2, #36]	; 0x24
 8003456:	4b72      	ldr	r3, [pc, #456]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800345a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800345e:	60bb      	str	r3, [r7, #8]
 8003460:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003462:	2301      	movs	r3, #1
 8003464:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003466:	4b6f      	ldr	r3, [pc, #444]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800346e:	2b00      	cmp	r3, #0
 8003470:	d118      	bne.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003472:	4b6c      	ldr	r3, [pc, #432]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a6b      	ldr	r2, [pc, #428]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800347c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800347e:	f7fe fb27 	bl	8001ad0 <HAL_GetTick>
 8003482:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003484:	e008      	b.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003486:	f7fe fb23 	bl	8001ad0 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b64      	cmp	r3, #100	; 0x64
 8003492:	d901      	bls.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e0be      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003498:	4b62      	ldr	r3, [pc, #392]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d0f0      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80034a4:	4b5e      	ldr	r3, [pc, #376]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80034ac:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80034b6:	68fa      	ldr	r2, [r7, #12]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d106      	bne.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d00f      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80034d2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80034d6:	d108      	bne.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80034d8:	4b51      	ldr	r3, [pc, #324]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80034e4:	d101      	bne.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e095      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80034ea:	4b4d      	ldr	r3, [pc, #308]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80034ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034ee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80034f2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d041      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x166>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003502:	68fa      	ldr	r2, [r7, #12]
 8003504:	429a      	cmp	r2, r3
 8003506:	d005      	beq.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b00      	cmp	r3, #0
 8003512:	d10c      	bne.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800351c:	68fa      	ldr	r2, [r7, #12]
 800351e:	429a      	cmp	r2, r3
 8003520:	d02d      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	2b00      	cmp	r3, #0
 800352c:	d027      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800352e:	4b3c      	ldr	r3, [pc, #240]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003530:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003532:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003536:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003538:	4b3b      	ldr	r3, [pc, #236]	; (8003628 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800353a:	2201      	movs	r2, #1
 800353c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800353e:	4b3a      	ldr	r3, [pc, #232]	; (8003628 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003540:	2200      	movs	r2, #0
 8003542:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003544:	4a36      	ldr	r2, [pc, #216]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003550:	2b00      	cmp	r3, #0
 8003552:	d014      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003554:	f7fe fabc 	bl	8001ad0 <HAL_GetTick>
 8003558:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800355a:	e00a      	b.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800355c:	f7fe fab8 	bl	8001ad0 <HAL_GetTick>
 8003560:	4602      	mov	r2, r0
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	f241 3288 	movw	r2, #5000	; 0x1388
 800356a:	4293      	cmp	r3, r2
 800356c:	d901      	bls.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e051      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003572:	4b2b      	ldr	r3, [pc, #172]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003576:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800357a:	2b00      	cmp	r3, #0
 800357c:	d0ee      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d01a      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003592:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003596:	d10a      	bne.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003598:	4b21      	ldr	r3, [pc, #132]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80035a8:	491d      	ldr	r1, [pc, #116]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	600b      	str	r3, [r1, #0]
 80035ae:	4b1c      	ldr	r3, [pc, #112]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035ba:	4919      	ldr	r1, [pc, #100]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d01a      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035d4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80035d8:	d10a      	bne.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 80035da:	4b11      	ldr	r3, [pc, #68]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80035ea:	490d      	ldr	r1, [pc, #52]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	600b      	str	r3, [r1, #0]
 80035f0:	4b0b      	ldr	r3, [pc, #44]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035fc:	4908      	ldr	r1, [pc, #32]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003602:	7dfb      	ldrb	r3, [r7, #23]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d105      	bne.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003608:	4b05      	ldr	r3, [pc, #20]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800360a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360c:	4a04      	ldr	r2, [pc, #16]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800360e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003612:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3718      	adds	r7, #24
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	40023800 	.word	0x40023800
 8003624:	40007000 	.word	0x40007000
 8003628:	424706dc 	.word	0x424706dc

0800362c <__libc_init_array>:
 800362c:	b570      	push	{r4, r5, r6, lr}
 800362e:	2600      	movs	r6, #0
 8003630:	4d0c      	ldr	r5, [pc, #48]	; (8003664 <__libc_init_array+0x38>)
 8003632:	4c0d      	ldr	r4, [pc, #52]	; (8003668 <__libc_init_array+0x3c>)
 8003634:	1b64      	subs	r4, r4, r5
 8003636:	10a4      	asrs	r4, r4, #2
 8003638:	42a6      	cmp	r6, r4
 800363a:	d109      	bne.n	8003650 <__libc_init_array+0x24>
 800363c:	f000 f822 	bl	8003684 <_init>
 8003640:	2600      	movs	r6, #0
 8003642:	4d0a      	ldr	r5, [pc, #40]	; (800366c <__libc_init_array+0x40>)
 8003644:	4c0a      	ldr	r4, [pc, #40]	; (8003670 <__libc_init_array+0x44>)
 8003646:	1b64      	subs	r4, r4, r5
 8003648:	10a4      	asrs	r4, r4, #2
 800364a:	42a6      	cmp	r6, r4
 800364c:	d105      	bne.n	800365a <__libc_init_array+0x2e>
 800364e:	bd70      	pop	{r4, r5, r6, pc}
 8003650:	f855 3b04 	ldr.w	r3, [r5], #4
 8003654:	4798      	blx	r3
 8003656:	3601      	adds	r6, #1
 8003658:	e7ee      	b.n	8003638 <__libc_init_array+0xc>
 800365a:	f855 3b04 	ldr.w	r3, [r5], #4
 800365e:	4798      	blx	r3
 8003660:	3601      	adds	r6, #1
 8003662:	e7f2      	b.n	800364a <__libc_init_array+0x1e>
 8003664:	08003740 	.word	0x08003740
 8003668:	08003740 	.word	0x08003740
 800366c:	08003740 	.word	0x08003740
 8003670:	08003744 	.word	0x08003744

08003674 <memset>:
 8003674:	4603      	mov	r3, r0
 8003676:	4402      	add	r2, r0
 8003678:	4293      	cmp	r3, r2
 800367a:	d100      	bne.n	800367e <memset+0xa>
 800367c:	4770      	bx	lr
 800367e:	f803 1b01 	strb.w	r1, [r3], #1
 8003682:	e7f9      	b.n	8003678 <memset+0x4>

08003684 <_init>:
 8003684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003686:	bf00      	nop
 8003688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800368a:	bc08      	pop	{r3}
 800368c:	469e      	mov	lr, r3
 800368e:	4770      	bx	lr

08003690 <_fini>:
 8003690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003692:	bf00      	nop
 8003694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003696:	bc08      	pop	{r3}
 8003698:	469e      	mov	lr, r3
 800369a:	4770      	bx	lr
