#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jun  9 19:29:50 2025
# Process ID         : 23084
# Current directory  : C:/Users/ceran/Documents/RTLBoriSoC
# Command line       : vivado.exe -mode batch -source .\run_sim.tcl
# Log file           : C:/Users/ceran/Documents/RTLBoriSoC/vivado.log
# Journal file       : C:/Users/ceran/Documents/RTLBoriSoC\vivado.jou
# Running On         : DESKTOP-2D1SHBR
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22621
# Processor Detail   : Intel(R) Core(TM) i7-5820K CPU @ 3.30GHz
# CPU Frequency      : 3298 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17086 MB
# Swap memory        : 1178 MB
# Total Virtual      : 18264 MB
# Available Virtual  : 2955 MB
#-----------------------------------------------------------
source {.\run_sim.tcl}
# open_project RTLBoriSoC.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.gen/sources_1'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 620.875 ; gain = 193.496
# set_property source_mgmt_mode All [current_project]
# add_files RTLBoriSoC.srcs/sources_1/new/def_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/def_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/mnemonic_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mnemonic_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/IO_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/IO_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/init_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/init_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/adder.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/adder.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/ALUdp.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/ALUdp.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/MUX.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/MUX.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/MUX1.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/MUX1.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/signext.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/signext.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/zeroext.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/zeroext.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/SLLf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/SLLf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/SRf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/SRf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/ORf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/ORf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/XORf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/XORf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/ANDf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/ANDf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/instr_dec.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/instr_dec.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/cpu.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/cpu.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/reg.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/regs.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/regs.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/ANDf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/ANDf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/mem.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mem.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/mem_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mem_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/INCf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/INCf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/cmpf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/cmpf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/cmpuf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/cmpuf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.sim/sim_1/testbench.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -fileset sim_1 RTLBoriSoC.sim/sim_1/testbench.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd' cannot be added to the project because it already exists in the project, skipping this file
# set_property top testbench [get_filesets sim_1]
# set_property USED_IN {simulation} [get_files RTLBoriSoC.sim/sim_1/testbench.vhd]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/SOC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SOC'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <instrin> does not exist in entity <cpu>.  Please compare the definition of block <cpu> to its component declaration and its instantion to detect the mismatch. [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/SOC.vhd:41]
ERROR: [VRFC 10-718] formal port <addrPC> does not exist in entity <cpu>.  Please compare the definition of block <cpu> to its component declaration and its instantion to detect the mismatch. [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/SOC.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 632.398 ; gain = 11.523
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file ".\run_sim.tcl" line 49)
INFO: [Common 17-206] Exiting Vivado at Mon Jun  9 19:30:16 2025...
