# My Matura Paper
My matura paper on desigining and impmlementing an 8-bit Computer Architecture in SystemVerilog. 

All code in `computer/`
