

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Fri Apr 16 16:54:47 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.071 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       71|       71|  0.710 us|  0.710 us|   72|   72|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.05>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p" [dfg_199.c:7]   --->   Operation 73 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_read, i32 7" [dfg_199.c:23]   --->   Operation 74 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %p_read, i32 6, i32 7" [dfg_199.c:23]   --->   Operation 75 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_read, i32 1, i32 4" [dfg_199.c:23]   --->   Operation 76 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i8 %p_read" [dfg_199.c:23]   --->   Operation 77 'sext' 'sext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [3/3] (1.05ns) (grouped into DSP with root node add_ln23_1)   --->   "%mul_ln23 = mul i24 %sext_ln23_2, i24 16725547" [dfg_199.c:23]   --->   Operation 78 'mul' 'mul_ln23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 79 [2/3] (1.05ns) (grouped into DSP with root node add_ln23_1)   --->   "%mul_ln23 = mul i24 %sext_ln23_2, i24 16725547" [dfg_199.c:23]   --->   Operation 79 'mul' 'mul_ln23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.04>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i2 %tmp_1" [dfg_199.c:23]   --->   Operation 80 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i3.i4.i1.i4.i1, i1 %tmp, i3 0, i4 %sext_ln23, i1 0, i4 %tmp_2, i1 0" [dfg_199.c:23]   --->   Operation 81 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i14 %and_ln" [dfg_199.c:23]   --->   Operation 82 'sext' 'sext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i15 %sext_ln23_1" [dfg_199.c:23]   --->   Operation 83 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.94ns)   --->   "%add_ln23 = add i16 %zext_ln23, i16 147" [dfg_199.c:23]   --->   Operation 84 'add' 'add_ln23' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i16 %add_ln23" [dfg_199.c:23]   --->   Operation 85 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node add_ln23_1)   --->   "%mul_ln23 = mul i24 %sext_ln23_2, i24 16725547" [dfg_199.c:23]   --->   Operation 86 'mul' 'mul_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln23_1 = add i24 %zext_ln23_1, i24 %mul_ln23" [dfg_199.c:23]   --->   Operation 87 'add' 'add_ln23_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 88 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln23_1 = add i24 %zext_ln23_1, i24 %mul_ln23" [dfg_199.c:23]   --->   Operation 88 'add' 'add_ln23_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i24 %add_ln23_1" [dfg_199.c:24]   --->   Operation 89 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [68/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 90 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 91 [67/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 91 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 92 [66/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 92 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 93 [65/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 93 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 94 [64/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 94 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 95 [63/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 95 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 96 [62/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 96 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 97 [61/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 97 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 98 [60/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 98 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 99 [59/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 99 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 100 [58/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 100 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 101 [57/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 101 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 102 [56/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 102 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 103 [55/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 103 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 104 [54/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 104 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 105 [53/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 105 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 106 [52/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 106 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 107 [51/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 107 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 108 [50/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 108 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 109 [49/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 109 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 110 [48/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 110 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 111 [47/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 111 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 112 [46/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 112 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 113 [45/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 113 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 114 [44/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 114 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 115 [43/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 115 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 116 [42/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 116 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 117 [41/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 117 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 118 [40/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 118 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 119 [39/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 119 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 120 [38/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 120 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 121 [37/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 121 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 122 [36/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 122 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 123 [35/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 123 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 124 [34/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 124 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 125 [33/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 125 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 126 [32/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 126 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 127 [31/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 127 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 128 [30/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 128 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 129 [29/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 129 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 130 [28/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 130 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 131 [27/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 131 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 132 [26/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 132 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 133 [25/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 133 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 134 [24/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 134 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 135 [23/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 135 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 136 [22/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 136 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 137 [21/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 137 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 138 [20/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 138 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 139 [19/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 139 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 140 [18/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 140 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 141 [17/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 141 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 142 [16/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 142 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 143 [15/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 143 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 144 [14/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 144 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 145 [13/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 145 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 146 [12/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 146 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 147 [11/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 147 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 148 [10/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 148 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 149 [9/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 149 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 150 [8/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 150 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 151 [7/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 151 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 152 [6/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 152 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 153 [5/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 153 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 154 [4/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 154 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 155 [3/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 155 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 156 [2/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 156 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 158 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 158 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_9"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 163 [1/68] (5.07ns)   --->   "%result = urem i64 %sext_ln24, i64 962" [dfg_199.c:24]   --->   Operation 163 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i64 %result" [dfg_199.c:26]   --->   Operation 164 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_9]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read            (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp               (bitselect     ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1             (partselect    ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2             (partselect    ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln23_2       (sext          ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln23         (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln            (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln23_1       (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln23         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln23          (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln23_1       (zext          ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000]
mul_ln23          (mul           ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000]
add_ln23_1        (add           ) [ 0000010000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24         (sext          ) [ 0000001111111111111111111111111111111111111111111111111111111111111111111]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
result            (urem          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln26          (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i1.i3.i4.i1.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="p_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="2" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="0" index="3" bw="4" slack="0"/>
<pin id="67" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="0" index="3" bw="4" slack="0"/>
<pin id="77" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln23_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln23_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="2"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="and_ln_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="14" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="2"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="0" index="3" bw="2" slack="0"/>
<pin id="94" dir="0" index="4" bw="1" slack="0"/>
<pin id="95" dir="0" index="5" bw="4" slack="2"/>
<pin id="96" dir="0" index="6" bw="1" slack="0"/>
<pin id="97" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sext_ln23_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_1/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln23_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln23_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="15" slack="0"/>
<pin id="113" dir="0" index="1" bw="9" slack="0"/>
<pin id="114" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln23_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln24_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="24" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="11" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="result/5 "/>
</bind>
</comp>

<comp id="130" class="1007" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="24" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln23/1 add_ln23_1/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="tmp_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="2"/>
<pin id="140" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="143" class="1005" name="tmp_1_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="2"/>
<pin id="145" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="148" class="1005" name="tmp_2_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="2"/>
<pin id="150" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="sext_ln23_2_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="24" slack="1"/>
<pin id="155" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln23_2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="zext_ln23_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="24" slack="1"/>
<pin id="160" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23_1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="add_ln23_1_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="24" slack="1"/>
<pin id="165" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="168" class="1005" name="sext_ln24_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="48" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="48" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="48" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="85"><net_src comp="48" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="100"><net_src comp="86" pin="1"/><net_sink comp="89" pin=3"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="89" pin=4"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="89" pin=6"/></net>

<net id="106"><net_src comp="89" pin="7"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="82" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="117" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="54" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="146"><net_src comp="62" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="151"><net_src comp="72" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="89" pin=5"/></net>

<net id="156"><net_src comp="82" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="161"><net_src comp="117" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="166"><net_src comp="130" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="171"><net_src comp="121" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="124" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {1 }
  - Chain level:
	State 1
		mul_ln23 : 1
	State 2
	State 3
		and_ln : 1
		sext_ln23_1 : 2
		zext_ln23 : 3
		add_ln23 : 4
		zext_ln23_1 : 5
		add_ln23_1 : 6
	State 4
	State 5
		result : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
		ret_ln26 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   urem   |     grp_fu_124     |    0    |   779   |   469   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln23_fu_111  |    0    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_130     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   read   |  p_read_read_fu_48 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|      tmp_fu_54     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_1_fu_62    |    0    |    0    |    0    |
|          |     tmp_2_fu_72    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln23_2_fu_82 |    0    |    0    |    0    |
|   sext   |   sext_ln23_fu_86  |    0    |    0    |    0    |
|          | sext_ln23_1_fu_103 |    0    |    0    |    0    |
|          |  sext_ln24_fu_121  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    and_ln_fu_89    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln23_fu_107  |    0    |    0    |    0    |
|          | zext_ln23_1_fu_117 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |   779   |   489   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln23_1_reg_163|   24   |
|sext_ln23_2_reg_153|   24   |
| sext_ln24_reg_168 |   64   |
|   tmp_1_reg_143   |    2   |
|   tmp_2_reg_148   |    4   |
|    tmp_reg_138    |    1   |
|zext_ln23_1_reg_158|   24   |
+-------------------+--------+
|       Total       |   143  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_124 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_130 |  p0  |   3  |   8  |   24   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   152  ||  3.2953 ||    23   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   779  |   489  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   23   |
|  Register |    -   |    -   |   143  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   922  |   512  |
+-----------+--------+--------+--------+--------+
