Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 10 16:21:20 2023
| Host         : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ethernet_2port_timing_summary_routed.rpt -pb ethernet_2port_timing_summary_routed.pb -rpx ethernet_2port_timing_summary_routed.rpx -warn_on_violation
| Design       : ethernet_2port
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 242 register/latch pins with no clock driven by root clock pin: cmos1_pclk (HIGH)

 There are 242 register/latch pins with no clock driven by root clock pin: cmos2_pclk (HIGH)

 There are 242 register/latch pins with no clock driven by root clock pin: cmos_select_inst/key_sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/smi_config_inst/smi_inst/mdc_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u2/smi_config_inst/smi_inst/mdc_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 404 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.588        0.000                      0                 8073        0.056        0.000                      0                 8025        0.264        0.000                       0                  4902  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
rgmii1_rxc  {0.000 4.000}        8.000           125.000         
rgmii2_rxc  {0.000 4.000}        8.000           125.000         
sys_clk_p   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rgmii1_rxc          2.084        0.000                      0                 3313        0.056        0.000                      0                 3313        3.146        0.000                       0                  2101  
rgmii2_rxc          1.649        0.000                      0                 3313        0.120        0.000                      0                 3313        3.146        0.000                       0                  2101  
sys_clk_p           0.588        0.000                      0                  875        0.142        0.000                      0                  875        0.264        0.000                       0                   700  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              rgmii1_rxc        998.780        0.000                      0                   12                                                                        
              rgmii2_rxc        999.060        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  rgmii1_rxc         rgmii1_rxc               6.335        0.000                      0                   64        0.374        0.000                      0                   64  
**async_default**  rgmii2_rxc         rgmii2_rxc               5.661        0.000                      0                   64        0.346        0.000                      0                   64  
**async_default**  sys_clk_p          sys_clk_p                1.321        0.000                      0                  396        0.343        0.000                      0                  396  
**default**        rgmii1_rxc                                  6.803        0.000                      0                   12                                                                        
**default**        rgmii2_rxc                                  6.863        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rgmii1_rxc
  To Clock:  rgmii1_rxc

Setup :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 0.348ns (6.143%)  route 5.317ns (93.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 12.737 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.525     5.030    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X13Y167        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y167        FDCE (Prop_fdce_C_Q)         0.348     5.378 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=50, routed)          5.317    10.695    u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr_reg[15]_0[5]
    SLICE_X46Y158        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.405    12.737    u1/mac_test0/mac_top0/mac_rx0/arp0/gmii_rx_clk
    SLICE_X46Y158        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[13]/C
                         clock pessimism              0.245    12.983    
                         clock uncertainty           -0.035    12.947    
    SLICE_X46Y158        FDCE (Setup_fdce_C_D)       -0.168    12.779    u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 0.348ns (6.402%)  route 5.088ns (93.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 12.739 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.525     5.030    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X13Y167        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y167        FDCE (Prop_fdce_C_Q)         0.348     5.378 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=50, routed)          5.088    10.466    u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr_reg[15]_0[5]
    SLICE_X44Y156        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.407    12.739    u1/mac_test0/mac_top0/mac_rx0/arp0/gmii_rx_clk
    SLICE_X44Y156        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[5]/C
                         clock pessimism              0.245    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X44Y156        FDCE (Setup_fdce_C_D)       -0.169    12.780    u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/icmp0/icmp_data_length_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 2.563ns (46.589%)  route 2.938ns (53.411%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 12.595 - 8.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.372     4.877    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X10Y147        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/icmp_data_length_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y147        FDCE (Prop_fdce_C_Q)         0.398     5.275 f  u1/mac_test0/mac_top0/icmp0/icmp_data_length_reg[5]/Q
                         net (fo=7, routed)           0.720     5.995    u1/mac_test0/mac_top0/icmp0/icmp_data_length_reg_n_0_[5]
    SLICE_X5Y150         LUT1 (Prop_lut1_I0_O)        0.232     6.227 r  u1/mac_test0/mac_top0/icmp0/next_state2_carry_i_15/O
                         net (fo=1, routed)           0.000     6.227    u1/mac_test0/mac_top0/icmp0/next_state2_carry_i_15_n_0
    SLICE_X5Y150         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.667 r  u1/mac_test0/mac_top0/icmp0/next_state2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.667    u1/mac_test0/mac_top0/icmp0/next_state2_carry_i_6_n_0
    SLICE_X5Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.765 r  u1/mac_test0/mac_top0/icmp0/next_state2_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.765    u1/mac_test0/mac_top0/icmp0/next_state2_carry_i_5_n_0
    SLICE_X5Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.863 r  u1/mac_test0/mac_top0/icmp0/next_state2_carry__0_i_1/CO[3]
                         net (fo=6, routed)           0.756     7.618    u1/mac_test0/mac_top0/icmp0/next_state2_carry__0_i_1_n_0
    SLICE_X4Y151         LUT3 (Prop_lut3_I0_O)        0.105     7.723 r  u1/mac_test0/mac_top0/icmp0/next_state2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.723    u1/mac_test0/mac_top0/icmp0/next_state2_carry__0_i_2_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.180 r  u1/mac_test0/mac_top0/icmp0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.180    u1/mac_test0/mac_top0/icmp0/next_state2_carry__0_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.370 r  u1/mac_test0/mac_top0/icmp0/next_state2_carry__1/CO[2]
                         net (fo=5, routed)           0.946     9.316    u1/mac_test0/mac_top0/icmp0/next_state21_out
    SLICE_X10Y148        LUT2 (Prop_lut2_I0_O)        0.281     9.597 r  u1/mac_test0/mac_top0/icmp0/state[3]_i_2__1/O
                         net (fo=1, routed)           0.517    10.114    u1/mac_test0/mac_top0/icmp0/state[3]_i_2__1_n_0
    SLICE_X11Y148        LUT6 (Prop_lut6_I2_O)        0.264    10.378 r  u1/mac_test0/mac_top0/icmp0/state[3]_i_1__2/O
                         net (fo=1, routed)           0.000    10.378    u1/mac_test0/mac_top0/icmp0/next_state[3]
    SLICE_X11Y148        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.262    12.595    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X11Y148        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/state_reg[3]/C
                         clock pessimism              0.254    12.849    
                         clock uncertainty           -0.035    12.814    
    SLICE_X11Y148        FDCE (Setup_fdce_C_D)        0.032    12.846    u1/mac_test0/mac_top0/icmp0/state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.348ns (6.733%)  route 4.821ns (93.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.525     5.030    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X13Y167        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y167        FDCE (Prop_fdce_C_Q)         0.348     5.378 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=50, routed)          4.821    10.199    u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr_reg[15]_0[5]
    SLICE_X48Y154        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.406    12.738    u1/mac_test0/mac_top0/mac_rx0/arp0/gmii_rx_clk
    SLICE_X48Y154        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[37]/C
                         clock pessimism              0.245    12.984    
                         clock uncertainty           -0.035    12.948    
    SLICE_X48Y154        FDCE (Setup_fdce_C_D)       -0.169    12.779    u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[37]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 1.881ns (35.379%)  route 3.436ns (64.621%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 12.748 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.525     5.030    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X12Y167        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y167        FDCE (Prop_fdce_C_Q)         0.398     5.428 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          2.736     8.164    u1/mac_test0/mac_top0/icmp0/mac_rx_dataout[2]
    SLICE_X17Y153        LUT2 (Prop_lut2_I0_O)        0.232     8.396 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[10]_i_3/O
                         net (fo=1, routed)           0.000     8.396    u1/mac_test0/mac_top0/mac_rx0/mac0/S[3]
    SLICE_X17Y153        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.728 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.728    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2_n_0
    SLICE_X17Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.826 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.826    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2_n_0
    SLICE_X17Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.924 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.924    u1/mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X17Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.022 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.022    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2_n_0
    SLICE_X17Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.120 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.120    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]_i_2_n_0
    SLICE_X17Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.218 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.218    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]_i_2_n_0
    SLICE_X17Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.398 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.700    10.097    u1/mac_test0/mac_top0/icmp0/in22[31]
    SLICE_X16Y159        LUT4 (Prop_lut4_I3_O)        0.249    10.346 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_2/O
                         net (fo=1, routed)           0.000    10.346    u1/mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_2_n_0
    SLICE_X16Y159        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.416    12.748    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X16Y159        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/C
                         clock pessimism              0.245    12.994    
                         clock uncertainty           -0.035    12.958    
    SLICE_X16Y159        FDCE (Setup_fdce_C_D)        0.030    12.988    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.988    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.379ns (7.340%)  route 4.784ns (92.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.525     5.030    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X15Y167        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y167        FDCE (Prop_fdce_C_Q)         0.379     5.409 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/Q
                         net (fo=51, routed)          4.784    10.193    u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr_reg[15]_0[1]
    SLICE_X48Y153        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.406    12.738    u1/mac_test0/mac_top0/mac_rx0/arp0/gmii_rx_clk
    SLICE_X48Y153        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[17]/C
                         clock pessimism              0.245    12.984    
                         clock uncertainty           -0.035    12.948    
    SLICE_X48Y153        FDCE (Setup_fdce_C_D)       -0.063    12.885    u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.348ns (6.931%)  route 4.673ns (93.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.525     5.030    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X13Y167        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y167        FDCE (Prop_fdce_C_Q)         0.348     5.378 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=50, routed)          4.673    10.051    u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr_reg[15]_0[5]
    SLICE_X48Y153        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.406    12.738    u1/mac_test0/mac_top0/mac_rx0/arp0/gmii_rx_clk
    SLICE_X48Y153        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[21]/C
                         clock pessimism              0.245    12.984    
                         clock uncertainty           -0.035    12.948    
    SLICE_X48Y153        FDCE (Setup_fdce_C_D)       -0.181    12.767    u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.771ns (33.461%)  route 3.522ns (66.540%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 12.749 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.525     5.030    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X12Y167        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y167        FDCE (Prop_fdce_C_Q)         0.398     5.428 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          2.736     8.164    u1/mac_test0/mac_top0/icmp0/mac_rx_dataout[2]
    SLICE_X17Y153        LUT2 (Prop_lut2_I0_O)        0.232     8.396 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[10]_i_3/O
                         net (fo=1, routed)           0.000     8.396    u1/mac_test0/mac_top0/mac_rx0/mac0/S[3]
    SLICE_X17Y153        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.728 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.728    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2_n_0
    SLICE_X17Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.826 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.826    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2_n_0
    SLICE_X17Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.924 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.924    u1/mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X17Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.022 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.022    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2_n_0
    SLICE_X17Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.287 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.786    10.073    u1/mac_test0/mac_top0/icmp0/in22[24]
    SLICE_X14Y157        LUT4 (Prop_lut4_I3_O)        0.250    10.323 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[24]_i_1/O
                         net (fo=1, routed)           0.000    10.323    u1/mac_test0/mac_top0/icmp0/checksum_tmp[24]_i_1_n_0
    SLICE_X14Y157        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.417    12.749    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X14Y157        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[24]/C
                         clock pessimism              0.262    13.012    
                         clock uncertainty           -0.035    12.976    
    SLICE_X14Y157        FDCE (Setup_fdce_C_D)        0.076    13.052    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         13.052    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/icmp0/icmp_data_length_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 2.696ns (51.840%)  route 2.505ns (48.160%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 12.595 - 8.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.372     4.877    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X10Y147        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/icmp_data_length_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y147        FDCE (Prop_fdce_C_Q)         0.398     5.275 f  u1/mac_test0/mac_top0/icmp0/icmp_data_length_reg[5]/Q
                         net (fo=7, routed)           0.933     6.208    u1/mac_test0/mac_top0/icmp0/icmp_data_length_reg_n_0_[5]
    SLICE_X4Y146         LUT1 (Prop_lut1_I0_O)        0.232     6.440 r  u1/mac_test0/mac_top0/icmp0/i__carry_i_14/O
                         net (fo=1, routed)           0.000     6.440    u1/mac_test0/mac_top0/icmp0/i__carry_i_14_n_0
    SLICE_X4Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.897 r  u1/mac_test0/mac_top0/icmp0/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.897    u1/mac_test0/mac_top0/icmp0/i__carry_i_6__0_n_0
    SLICE_X4Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.995 r  u1/mac_test0/mac_top0/icmp0/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.995    u1/mac_test0/mac_top0/icmp0/i__carry_i_5__0_n_0
    SLICE_X4Y148         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.260 r  u1/mac_test0/mac_top0/icmp0/i__carry__0_i_4__1/O[1]
                         net (fo=1, routed)           0.521     7.781    u1/mac_test0/mac_top0/icmp0/next_state3[13]
    SLICE_X5Y147         LUT6 (Prop_lut6_I5_O)        0.250     8.031 r  u1/mac_test0/mac_top0/icmp0/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.031    u1/mac_test0/mac_top0/icmp0/i__carry__0_i_3__0_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.471 r  u1/mac_test0/mac_top0/icmp0/next_state2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.471    u1/mac_test0/mac_top0/icmp0/next_state2_inferred__0/i__carry__0_n_0
    SLICE_X5Y148         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.661 f  u1/mac_test0/mac_top0/icmp0/next_state2_inferred__0/i__carry__1/CO[2]
                         net (fo=3, routed)           0.575     9.236    u1/mac_test0/mac_top0/icmp0/next_state2
    SLICE_X10Y147        LUT6 (Prop_lut6_I3_O)        0.261     9.497 f  u1/mac_test0/mac_top0/icmp0/state[0]_i_6/O
                         net (fo=1, routed)           0.475     9.973    u1/mac_test0/mac_top0/icmp0/state[0]_i_6_n_0
    SLICE_X13Y147        LUT6 (Prop_lut6_I5_O)        0.105    10.078 r  u1/mac_test0/mac_top0/icmp0/state[0]_i_1__4/O
                         net (fo=1, routed)           0.000    10.078    u1/mac_test0/mac_top0/icmp0/next_state[0]
    SLICE_X13Y147        FDPE                                         r  u1/mac_test0/mac_top0/icmp0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.262    12.595    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X13Y147        FDPE                                         r  u1/mac_test0/mac_top0/icmp0/state_reg[0]/C
                         clock pessimism              0.237    12.832    
                         clock uncertainty           -0.035    12.797    
    SLICE_X13Y147        FDPE (Setup_fdpe_C_D)        0.032    12.829    u1/mac_test0/mac_top0/icmp0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 0.379ns (7.366%)  route 4.766ns (92.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 12.737 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.525     5.030    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X15Y167        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y167        FDCE (Prop_fdce_C_Q)         0.379     5.409 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/Q
                         net (fo=51, routed)          4.766    10.175    u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr_reg[15]_0[1]
    SLICE_X46Y158        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.405    12.737    u1/mac_test0/mac_top0/mac_rx0/arp0/gmii_rx_clk
    SLICE_X46Y158        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[9]/C
                         clock pessimism              0.245    12.983    
                         clock uncertainty           -0.035    12.947    
    SLICE_X46Y158        FDCE (Setup_fdce_C_D)       -0.002    12.945    u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  2.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.564%)  route 0.168ns (54.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.652     1.764    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X15Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y150        FDCE (Prop_fdce_C_Q)         0.141     1.905 r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[0]/Q
                         net (fo=2, routed)           0.168     2.074    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_data_length[0]
    SLICE_X13Y147        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.841     2.207    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X13Y147        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[0]/C
                         clock pessimism             -0.259     1.948    
    SLICE_X13Y147        FDCE (Hold_fdce_C_D)         0.070     2.018    u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.384%)  route 0.177ns (55.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.652     1.764    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X15Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y150        FDCE (Prop_fdce_C_Q)         0.141     1.905 r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[1]/Q
                         net (fo=3, routed)           0.177     2.082    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_data_length[1]
    SLICE_X13Y147        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.841     2.207    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X13Y147        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[1]/C
                         clock pessimism             -0.259     1.948    
    SLICE_X13Y147        FDCE (Hold_fdce_C_D)         0.066     2.014    u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.451%)  route 0.171ns (32.549%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.566     1.678    u1/mac_test0/mac_top0/mac_tx0/mode0/gmii_tx_clk
    SLICE_X32Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDCE (Prop_fdce_C_Q)         0.141     1.819 r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[7]/Q
                         net (fo=2, routed)           0.171     1.989    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[7]
    SLICE_X32Y149        LUT4 (Prop_lut4_I0_O)        0.045     2.034 r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout[4]_i_2/O
                         net (fo=1, routed)           0.000     2.034    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout[4]_i_2_n_0
    SLICE_X32Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.149 r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.150    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[4]_i_1_n_0
    SLICE_X32Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.204 r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.204    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[8]_i_1_n_7
    SLICE_X32Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.923     2.290    u1/mac_test0/mac_top0/mac_tx0/mode0/gmii_tx_clk
    SLICE_X32Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[8]/C
                         clock pessimism             -0.259     2.030    
    SLICE_X32Y150        FDCE (Hold_fdce_C_D)         0.105     2.135    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.276%)  route 0.144ns (46.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.652     1.764    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X8Y152         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDCE (Prop_fdce_C_Q)         0.164     1.928 r  u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]/Q
                         net (fo=1, routed)           0.144     2.072    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[1]
    RAMB18_X0Y60         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.966     2.332    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/gmii_rx_clk
    RAMB18_X0Y60         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.513     1.819    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.002    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.932%)  route 0.146ns (47.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.652     1.764    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X8Y150         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDCE (Prop_fdce_C_Q)         0.164     1.928 r  u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[6]/Q
                         net (fo=1, routed)           0.146     2.074    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[6]
    RAMB18_X0Y60         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.965     2.331    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/gmii_rx_clk
    RAMB18_X0Y60         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.513     1.818    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.001    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.742%)  route 0.147ns (47.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.652     1.764    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X8Y151         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDCE (Prop_fdce_C_Q)         0.164     1.928 r  u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[3]/Q
                         net (fo=1, routed)           0.147     2.075    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[3]
    RAMB18_X0Y60         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.965     2.331    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/gmii_rx_clk
    RAMB18_X0Y60         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.513     1.818    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.001    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.692%)  route 0.147ns (47.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.652     1.764    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X8Y151         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDCE (Prop_fdce_C_Q)         0.164     1.928 r  u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[5]/Q
                         net (fo=1, routed)           0.147     2.075    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[5]
    RAMB18_X0Y60         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.965     2.331    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/gmii_rx_clk
    RAMB18_X0Y60         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.513     1.818    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.001    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.117%)  route 0.171ns (31.883%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.566     1.678    u1/mac_test0/mac_top0/mac_tx0/mode0/gmii_tx_clk
    SLICE_X32Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDCE (Prop_fdce_C_Q)         0.141     1.819 r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[7]/Q
                         net (fo=2, routed)           0.171     1.989    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[7]
    SLICE_X32Y149        LUT4 (Prop_lut4_I0_O)        0.045     2.034 r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout[4]_i_2/O
                         net (fo=1, routed)           0.000     2.034    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout[4]_i_2_n_0
    SLICE_X32Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.149 r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.150    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[4]_i_1_n_0
    SLICE_X32Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.215 r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.215    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[8]_i_1_n_5
    SLICE_X32Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.923     2.290    u1/mac_test0/mac_top0/mac_tx0/mode0/gmii_tx_clk
    SLICE_X32Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[10]/C
                         clock pessimism             -0.259     2.030    
    SLICE_X32Y150        FDCE (Hold_fdce_C_D)         0.105     2.135    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.752%)  route 0.197ns (58.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.652     1.764    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X9Y150         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.141     1.905 r  u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[6]/Q
                         net (fo=1, routed)           0.197     2.102    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[6]
    RAMB18_X0Y60         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.966     2.332    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/gmii_rx_clk
    RAMB18_X0Y60         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.513     1.819    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.002    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.535%)  route 0.171ns (30.465%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.566     1.678    u1/mac_test0/mac_top0/mac_tx0/mode0/gmii_tx_clk
    SLICE_X32Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDCE (Prop_fdce_C_Q)         0.141     1.819 r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[7]/Q
                         net (fo=2, routed)           0.171     1.989    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[7]
    SLICE_X32Y149        LUT4 (Prop_lut4_I0_O)        0.045     2.034 r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout[4]_i_2/O
                         net (fo=1, routed)           0.000     2.034    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout[4]_i_2_n_0
    SLICE_X32Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.149 r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.150    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[4]_i_1_n_0
    SLICE_X32Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.240 r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.240    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[8]_i_1_n_4
    SLICE_X32Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.923     2.290    u1/mac_test0/mac_top0/mac_tx0/mode0/gmii_tx_clk
    SLICE_X32Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[11]/C
                         clock pessimism             -0.259     2.030    
    SLICE_X32Y150        FDCE (Hold_fdce_C_D)         0.105     2.135    u1/mac_test0/mac_top0/mac_tx0/mode0/timeout_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii1_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii1_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y60    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y33    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y60    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  u1/util_gmii_to_rgmii_m0/BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y161   u1/util_gmii_to_rgmii_m0/gen_tx_data[0].rgmii_td_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y162   u1/util_gmii_to_rgmii_m0/gen_tx_data[1].rgmii_td_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y165   u1/util_gmii_to_rgmii_m0/gen_tx_data[2].rgmii_td_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y166   u1/util_gmii_to_rgmii_m0/gen_tx_data[3].rgmii_td_out/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y181   u1/util_gmii_to_rgmii_m0/genblk2[0].rgmii_rx_iddr/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y177   u1/util_gmii_to_rgmii_m0/genblk2[1].rgmii_rx_iddr/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X30Y167   u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X30Y167   u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y159    u1/mac_test0/mac_top0/mac_tx0/mac0/timeout_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y159    u1/mac_test0/mac_top0/mac_tx0/mac0/timeout_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y159    u1/mac_test0/mac_top0/mac_tx0/mac0/timeout_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y158   u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp7_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y158   u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp7_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y158   u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp7_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y158   u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp7_reg[7]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X31Y161   u1/mac_test0/mac_top0/mac_tx0/udp0/state_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X30Y167   u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X30Y167   u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X47Y146   u1/mac_test0/mac_top0/cache0/arp_cache_reg[48]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X47Y146   u1/mac_test0/mac_top0/cache0/arp_cache_reg[49]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X47Y146   u1/mac_test0/mac_top0/cache0/arp_cache_reg[50]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X46Y146   u1/mac_test0/mac_top0/cache0/arp_cache_reg[51]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X46Y146   u1/mac_test0/mac_top0/cache0/arp_cache_reg[52]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X46Y146   u1/mac_test0/mac_top0/cache0/arp_cache_reg[53]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X47Y146   u1/mac_test0/mac_top0/cache0/arp_cache_reg[54]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X46Y146   u1/mac_test0/mac_top0/cache0/arp_cache_reg[55]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgmii2_rxc
  To Clock:  rgmii2_rxc

Setup :            0  Failing Endpoints,  Worst Slack        1.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.930ns (30.959%)  route 4.304ns (69.041%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 12.718 - 8.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.584     5.076    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y175         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDCE (Prop_fdce_C_Q)         0.379     5.455 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=50, routed)          3.644     9.099    u2/mac_test0/mac_top0/icmp0/mac_rx_dataout[5]
    SLICE_X38Y174        LUT2 (Prop_lut2_I0_O)        0.105     9.204 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     9.204    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7][1]
    SLICE_X38Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.648 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.656    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_0[0]
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.756 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.756    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.856 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.956 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.056 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.056    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.156 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.156    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2_n_0
    SLICE_X38Y180        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.413 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.652    11.065    u2/mac_test0/mac_top0/icmp0/in21[29]
    SLICE_X37Y178        LUT4 (Prop_lut4_I1_O)        0.245    11.310 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[29]_i_1/O
                         net (fo=1, routed)           0.000    11.310    u2/mac_test0/mac_top0/icmp0/checksum_tmp[29]_i_1_n_0
    SLICE_X37Y178        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.398    12.718    u2/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X37Y178        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/C
                         clock pessimism              0.245    12.963    
                         clock uncertainty           -0.035    12.928    
    SLICE_X37Y178        FDCE (Setup_fdce_C_D)        0.032    12.960    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                         -11.310    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.871ns (31.355%)  route 4.096ns (68.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 12.718 - 8.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.584     5.076    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y175         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDCE (Prop_fdce_C_Q)         0.379     5.455 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=50, routed)          3.644     9.099    u2/mac_test0/mac_top0/icmp0/mac_rx_dataout[5]
    SLICE_X38Y174        LUT2 (Prop_lut2_I0_O)        0.105     9.204 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     9.204    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7][1]
    SLICE_X38Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.648 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.656    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_0[0]
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.756 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.756    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.856 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.956 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.056 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.056    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.156 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.156    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2_n_0
    SLICE_X38Y180        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.355 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.444    10.799    u2/mac_test0/mac_top0/icmp0/in21[30]
    SLICE_X37Y178        LUT4 (Prop_lut4_I1_O)        0.244    11.043 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[30]_i_1/O
                         net (fo=1, routed)           0.000    11.043    u2/mac_test0/mac_top0/icmp0/checksum_tmp[30]_i_1_n_0
    SLICE_X37Y178        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.398    12.718    u2/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X37Y178        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/C
                         clock pessimism              0.245    12.963    
                         clock uncertainty           -0.035    12.928    
    SLICE_X37Y178        FDCE (Setup_fdce_C_D)        0.033    12.961    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.830ns (30.812%)  route 4.109ns (69.188%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 12.718 - 8.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.584     5.076    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y175         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDCE (Prop_fdce_C_Q)         0.379     5.455 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=50, routed)          3.644     9.099    u2/mac_test0/mac_top0/icmp0/mac_rx_dataout[5]
    SLICE_X38Y174        LUT2 (Prop_lut2_I0_O)        0.105     9.204 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     9.204    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7][1]
    SLICE_X38Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.648 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.656    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_0[0]
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.756 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.756    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.856 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.956 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.056 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.056    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.313 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.457    10.770    u2/mac_test0/mac_top0/icmp0/in21[25]
    SLICE_X37Y178        LUT4 (Prop_lut4_I1_O)        0.245    11.015 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[25]_i_1/O
                         net (fo=1, routed)           0.000    11.015    u2/mac_test0/mac_top0/icmp0/checksum_tmp[25]_i_1_n_0
    SLICE_X37Y178        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.398    12.718    u2/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X37Y178        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[25]/C
                         clock pessimism              0.245    12.963    
                         clock uncertainty           -0.035    12.928    
    SLICE_X37Y178        FDCE (Setup_fdce_C_D)        0.030    12.958    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.430ns (24.293%)  route 4.456ns (75.707%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 12.715 - 8.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.584     5.076    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y175         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDCE (Prop_fdce_C_Q)         0.379     5.455 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=50, routed)          3.644     9.099    u2/mac_test0/mac_top0/icmp0/mac_rx_dataout[5]
    SLICE_X38Y174        LUT2 (Prop_lut2_I0_O)        0.105     9.204 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     9.204    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7][1]
    SLICE_X38Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.648 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.656    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_0[0]
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.913 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.804    10.717    u2/mac_test0/mac_top0/icmp0/in21[9]
    SLICE_X40Y173        LUT4 (Prop_lut4_I1_O)        0.245    10.962 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000    10.962    u2/mac_test0/mac_top0/icmp0/checksum_tmp[9]_i_1_n_0
    SLICE_X40Y173        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.395    12.715    u2/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X40Y173        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[9]/C
                         clock pessimism              0.245    12.960    
                         clock uncertainty           -0.035    12.925    
    SLICE_X40Y173        FDCE (Setup_fdce_C_D)        0.033    12.958    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 1.740ns (29.653%)  route 4.128ns (70.347%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 12.719 - 8.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.584     5.076    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y175         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDCE (Prop_fdce_C_Q)         0.379     5.455 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=50, routed)          3.644     9.099    u2/mac_test0/mac_top0/icmp0/mac_rx_dataout[5]
    SLICE_X38Y174        LUT2 (Prop_lut2_I0_O)        0.105     9.204 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     9.204    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7][1]
    SLICE_X38Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.648 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.656    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_0[0]
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.756 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.756    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.856 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.956 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.218 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.476    10.694    u2/mac_test0/mac_top0/icmp0/in21[23]
    SLICE_X40Y179        LUT4 (Prop_lut4_I1_O)        0.250    10.944 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[23]_i_1/O
                         net (fo=1, routed)           0.000    10.944    u2/mac_test0/mac_top0/icmp0/checksum_tmp[23]_i_1_n_0
    SLICE_X40Y179        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.399    12.719    u2/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X40Y179        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]/C
                         clock pessimism              0.245    12.964    
                         clock uncertainty           -0.035    12.929    
    SLICE_X40Y179        FDCE (Setup_fdce_C_D)        0.030    12.959    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 1.844ns (31.458%)  route 4.018ns (68.542%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 12.718 - 8.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.584     5.076    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y175         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDCE (Prop_fdce_C_Q)         0.379     5.455 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=50, routed)          3.644     9.099    u2/mac_test0/mac_top0/icmp0/mac_rx_dataout[5]
    SLICE_X38Y174        LUT2 (Prop_lut2_I0_O)        0.105     9.204 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     9.204    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7][1]
    SLICE_X38Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.648 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.656    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_0[0]
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.756 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.756    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.856 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.956 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.056 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.056    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.156 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.156    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2_n_0
    SLICE_X38Y180        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.334 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.366    10.700    u2/mac_test0/mac_top0/icmp0/in21[28]
    SLICE_X37Y178        LUT4 (Prop_lut4_I1_O)        0.238    10.938 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[28]_i_1/O
                         net (fo=1, routed)           0.000    10.938    u2/mac_test0/mac_top0/icmp0/checksum_tmp[28]_i_1_n_0
    SLICE_X37Y178        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.398    12.718    u2/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X37Y178        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/C
                         clock pessimism              0.245    12.963    
                         clock uncertainty           -0.035    12.928    
    SLICE_X37Y178        FDCE (Setup_fdce_C_D)        0.032    12.960    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 1.840ns (31.492%)  route 4.003ns (68.508%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 12.719 - 8.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.584     5.076    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y175         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDCE (Prop_fdce_C_Q)         0.379     5.455 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=50, routed)          3.644     9.099    u2/mac_test0/mac_top0/icmp0/mac_rx_dataout[5]
    SLICE_X38Y174        LUT2 (Prop_lut2_I0_O)        0.105     9.204 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     9.204    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7][1]
    SLICE_X38Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.648 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.656    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_0[0]
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.756 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.756    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.856 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.956 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.056 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.056    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.318 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.351    10.669    u2/mac_test0/mac_top0/icmp0/in21[27]
    SLICE_X40Y179        LUT4 (Prop_lut4_I1_O)        0.250    10.919 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[27]_i_1/O
                         net (fo=1, routed)           0.000    10.919    u2/mac_test0/mac_top0/icmp0/checksum_tmp[27]_i_1_n_0
    SLICE_X40Y179        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.399    12.719    u2/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X40Y179        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]/C
                         clock pessimism              0.245    12.964    
                         clock uncertainty           -0.035    12.929    
    SLICE_X40Y179        FDCE (Setup_fdce_C_D)        0.032    12.961    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 1.940ns (33.216%)  route 3.901ns (66.784%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 12.719 - 8.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.584     5.076    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y175         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDCE (Prop_fdce_C_Q)         0.379     5.455 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=50, routed)          3.644     9.099    u2/mac_test0/mac_top0/icmp0/mac_rx_dataout[5]
    SLICE_X38Y174        LUT2 (Prop_lut2_I0_O)        0.105     9.204 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     9.204    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7][1]
    SLICE_X38Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.648 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.656    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_0[0]
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.756 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.756    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.856 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.956 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.056 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.056    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.156 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.156    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2_n_0
    SLICE_X38Y180        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.418 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.248    10.666    u2/mac_test0/mac_top0/icmp0/in21[31]
    SLICE_X40Y179        LUT4 (Prop_lut4_I1_O)        0.250    10.916 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_2/O
                         net (fo=1, routed)           0.000    10.916    u2/mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_2_n_0
    SLICE_X40Y179        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.399    12.719    u2/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X40Y179        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/C
                         clock pessimism              0.245    12.964    
                         clock uncertainty           -0.035    12.929    
    SLICE_X40Y179        FDCE (Setup_fdce_C_D)        0.033    12.962    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.962    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 1.671ns (28.626%)  route 4.166ns (71.374%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 12.717 - 8.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.584     5.076    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y175         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDCE (Prop_fdce_C_Q)         0.379     5.455 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=50, routed)          3.644     9.099    u2/mac_test0/mac_top0/icmp0/mac_rx_dataout[5]
    SLICE_X38Y174        LUT2 (Prop_lut2_I0_O)        0.105     9.204 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     9.204    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7][1]
    SLICE_X38Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.648 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.656    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_0[0]
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.756 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.756    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.856 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.956 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.155 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.514    10.669    u2/mac_test0/mac_top0/icmp0/in21[22]
    SLICE_X40Y177        LUT4 (Prop_lut4_I1_O)        0.244    10.913 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[22]_i_1/O
                         net (fo=1, routed)           0.000    10.913    u2/mac_test0/mac_top0/icmp0/checksum_tmp[22]_i_1_n_0
    SLICE_X40Y177        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.397    12.717    u2/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X40Y177        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]/C
                         clock pessimism              0.245    12.962    
                         clock uncertainty           -0.035    12.927    
    SLICE_X40Y177        FDCE (Setup_fdce_C_D)        0.032    12.959    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 1.730ns (29.640%)  route 4.107ns (70.360%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 12.717 - 8.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.584     5.076    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y175         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDCE (Prop_fdce_C_Q)         0.379     5.455 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=50, routed)          3.644     9.099    u2/mac_test0/mac_top0/icmp0/mac_rx_dataout[5]
    SLICE_X38Y174        LUT2 (Prop_lut2_I0_O)        0.105     9.204 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     9.204    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7][1]
    SLICE_X38Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.648 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.656    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_0[0]
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.756 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.756    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.856 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.956 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.213 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.455    10.668    u2/mac_test0/mac_top0/icmp0/in21[21]
    SLICE_X40Y177        LUT4 (Prop_lut4_I1_O)        0.245    10.913 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[21]_i_1/O
                         net (fo=1, routed)           0.000    10.913    u2/mac_test0/mac_top0/icmp0/checksum_tmp[21]_i_1_n_0
    SLICE_X40Y177        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.397    12.717    u2/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X40Y177        FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[21]/C
                         clock pessimism              0.245    12.962    
                         clock uncertainty           -0.035    12.927    
    SLICE_X40Y177        FDCE (Setup_fdce_C_D)        0.032    12.959    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  2.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mode0/mac_tx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.652     1.751    u2/mac_test0/mac_top0/mac_tx0/mode0/gmii_tx_clk
    SLICE_X15Y197        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mode0/mac_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197        FDCE (Prop_fdce_C_Q)         0.141     1.892 r  u2/mac_test0/mac_top0/mac_tx0/mode0/mac_tx_data_reg[2]/Q
                         net (fo=2, routed)           0.055     1.948    u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[7]_0[2]
    SLICE_X15Y197        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.927     2.281    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X15Y197        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[2]/C
                         clock pessimism             -0.529     1.751    
    SLICE_X15Y197        FDCE (Hold_fdce_C_D)         0.076     1.827    u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.642     1.741    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y169        FDRE (Prop_fdre_C_Q)         0.141     1.882 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.055     1.938    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X17Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.916     2.270    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.528     1.741    
    SLICE_X17Y169        FDRE (Hold_fdre_C_D)         0.075     1.816    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.641     1.740    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y171        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y171        FDRE (Prop_fdre_C_Q)         0.141     1.881 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.937    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X15Y171        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.914     2.268    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y171        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.527     1.740    
    SLICE_X15Y171        FDRE (Hold_fdre_C_D)         0.075     1.815    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.642     1.741    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X18Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y169        FDRE (Prop_fdre_C_Q)         0.141     1.882 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.058     1.941    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X18Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.916     2.270    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X18Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.528     1.741    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.076     1.817    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.642     1.741    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X18Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y169        FDRE (Prop_fdre_C_Q)         0.141     1.882 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.061     1.943    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X18Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.916     2.270    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X18Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.528     1.741    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.078     1.819    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.642     1.741    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y169        FDRE (Prop_fdre_C_Q)         0.141     1.882 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     1.938    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X17Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.916     2.270    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.528     1.741    
    SLICE_X17Y169        FDRE (Hold_fdre_C_D)         0.071     1.812    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.642     1.741    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X18Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y169        FDRE (Prop_fdre_C_Q)         0.141     1.882 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.057     1.940    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X18Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.916     2.270    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X18Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.528     1.741    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.071     1.812    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crc_din_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.804%)  route 0.077ns (29.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.651     1.750    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X13Y196        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crc_din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y196        FDCE (Prop_fdce_C_Q)         0.141     1.891 r  u2/mac_test0/mac_top0/mac_tx0/mac0/crc_din_reg[0]/Q
                         net (fo=7, routed)           0.077     1.968    u2/mac_test0/mac_top0/mac_tx0/mac0/crc_din_reg[7]_0[0]
    SLICE_X12Y196        LUT5 (Prop_lut5_I1_O)        0.045     2.013 r  u2/mac_test0/mac_top0/mac_tx0/mac0/Crc[6]_i_1/O
                         net (fo=1, routed)           0.000     2.013    u2/mac_test0/mac_top0/mac_tx0/c0/D[3]
    SLICE_X12Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.926     2.280    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X12Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]/C
                         clock pessimism             -0.516     1.763    
    SLICE_X12Y196        FDPE (Hold_fdpe_C_D)         0.121     1.884    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_tmp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.651     1.750    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X15Y196        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y196        FDCE (Prop_fdce_C_Q)         0.141     1.891 r  u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[7]/Q
                         net (fo=1, routed)           0.079     1.971    u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly[7]
    SLICE_X14Y196        LUT6 (Prop_lut6_I5_O)        0.045     2.016 r  u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_tmp[7]_i_2/O
                         net (fo=1, routed)           0.000     2.016    u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_tmp[7]
    SLICE_X14Y196        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.926     2.280    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X14Y196        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_tmp_reg[7]/C
                         clock pessimism             -0.516     1.763    
    SLICE_X14Y196        FDCE (Hold_fdce_C_D)         0.121     1.884    u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u2/util_gmii_to_rgmii_m0/genblk2[3].rgmii_rx_iddr/C
                            (rising edge-triggered cell IDDR clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/util_gmii_to_rgmii_m0/gmii_rxd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.180ns (14.133%)  route 1.094ns (85.867%))
  Logic Levels:           0  
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.179     0.445    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFIO_X0Y12          BUFIO (Prop_bufio_I_O)       0.483     0.928 r  u2/util_gmii_to_rgmii_m0/BUFIO_inst/O
                         net (fo=5, routed)           0.085     1.013    u2/util_gmii_to_rgmii_m0/rgmii_rxc_bufio
    ILOGIC_X0Y175        IDDR                                         r  u2/util_gmii_to_rgmii_m0/genblk2[3].rgmii_rx_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y175        IDDR (Prop_iddr_C_Q1)        0.180     1.193 r  u2/util_gmii_to_rgmii_m0/genblk2[3].rgmii_rx_iddr/Q1
                         net (fo=1, routed)           1.094     2.286    u2/util_gmii_to_rgmii_m0/gmii_rxd_s[3]
    SLICE_X3Y178         FDRE                                         r  u2/util_gmii_to_rgmii_m0/gmii_rxd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.945     2.299    u2/util_gmii_to_rgmii_m0/gmii_rx_clk
    SLICE_X3Y178         FDRE                                         r  u2/util_gmii_to_rgmii_m0/gmii_rxd_reg[3]/C
                         clock pessimism             -0.188     2.111    
    SLICE_X3Y178         FDRE (Hold_fdre_C_D)         0.036     2.147    u2/util_gmii_to_rgmii_m0/gmii_rxd_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii2_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii2_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y70    u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y34    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y70    u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17  u2/util_gmii_to_rgmii_m0/BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y195   u2/util_gmii_to_rgmii_m0/gen_tx_data[0].rgmii_td_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y194   u2/util_gmii_to_rgmii_m0/gen_tx_data[1].rgmii_td_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y193   u2/util_gmii_to_rgmii_m0/gen_tx_data[2].rgmii_td_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y180   u2/util_gmii_to_rgmii_m0/gen_tx_data[3].rgmii_td_out/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y167   u2/util_gmii_to_rgmii_m0/genblk2[0].rgmii_rx_iddr/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y168   u2/util_gmii_to_rgmii_m0/genblk2[1].rgmii_rx_iddr/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X30Y173   u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X30Y173   u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X7Y186    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_check_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y178   u2/mac_test0/mac_top0/icmp0/icmp_rx_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X17Y174   u2/mac_test0/fifo_rd_en_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X19Y173   u2/mac_test0/fifo_rdusedw_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X19Y174   u2/mac_test0/fifo_rdusedw_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X19Y173   u2/mac_test0/fifo_rdusedw_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X19Y173   u2/mac_test0/fifo_rdusedw_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y178   u2/mac_test0/mac_top0/icmp0/icmp_rx_cnt_reg[1]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X30Y173   u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X30Y173   u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y172   u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X23Y183   u2/mac_test0/mac_top0/icmp0/icmp_rev_error_d0_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y183    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_check_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y183    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_check_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y183    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_check_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y183    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_check_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y183    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_check_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y183    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_check_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.467ns (33.500%)  route 2.912ns (66.500%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.602     4.252    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y187         FDPE                                         r  u1/smi_config_inst/smi_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y187         FDPE (Prop_fdpe_C_Q)         0.348     4.600 f  u1/smi_config_inst/smi_inst/state_reg[0]/Q
                         net (fo=13, routed)          0.845     5.445    u1/smi_config_inst/smi_inst/state[0]
    SLICE_X6Y188         LUT5 (Prop_lut5_I0_O)        0.242     5.687 f  u1/smi_config_inst/smi_inst/state[9]_i_5/O
                         net (fo=1, routed)           0.456     6.143    u1/smi_config_inst/smi_inst/state[9]_i_5_n_0
    SLICE_X5Y188         LUT4 (Prop_lut4_I1_O)        0.105     6.248 r  u1/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.454     6.702    u1/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X5Y187         LUT5 (Prop_lut5_I0_O)        0.105     6.807 r  u1/smi_config_inst/smi_inst/state[4]_i_1/O
                         net (fo=2, routed)           0.479     7.287    u1/smi_config_inst/smi_inst/state[4]_i_1_n_0
    SLICE_X5Y189         LUT6 (Prop_lut6_I3_O)        0.105     7.392 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_9/O
                         net (fo=1, routed)           0.000     7.392    u1/smi_config_inst/smi_inst/write_cnt[5]_i_9_n_0
    SLICE_X5Y189         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.849 r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.677     8.526    u1/smi_config_inst/smi_inst/write_cnt3
    SLICE_X4Y188         LUT6 (Prop_lut6_I1_O)        0.105     8.631 r  u1/smi_config_inst/smi_inst/write_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.631    u1/smi_config_inst/smi_inst/write_cnt[2]_i_1_n_0
    SLICE_X4Y188         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.484     9.003    u1/smi_config_inst/smi_inst/clk
    SLICE_X4Y188         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[2]/C
                         clock pessimism              0.222     9.225    
                         clock uncertainty           -0.035     9.189    
    SLICE_X4Y188         FDCE (Setup_fdce_C_D)        0.030     9.219    u1/smi_config_inst/smi_inst/write_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 1.467ns (33.514%)  route 2.910ns (66.486%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.602     4.252    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y187         FDPE                                         r  u1/smi_config_inst/smi_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y187         FDPE (Prop_fdpe_C_Q)         0.348     4.600 f  u1/smi_config_inst/smi_inst/state_reg[0]/Q
                         net (fo=13, routed)          0.845     5.445    u1/smi_config_inst/smi_inst/state[0]
    SLICE_X6Y188         LUT5 (Prop_lut5_I0_O)        0.242     5.687 f  u1/smi_config_inst/smi_inst/state[9]_i_5/O
                         net (fo=1, routed)           0.456     6.143    u1/smi_config_inst/smi_inst/state[9]_i_5_n_0
    SLICE_X5Y188         LUT4 (Prop_lut4_I1_O)        0.105     6.248 r  u1/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.454     6.702    u1/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X5Y187         LUT5 (Prop_lut5_I0_O)        0.105     6.807 r  u1/smi_config_inst/smi_inst/state[4]_i_1/O
                         net (fo=2, routed)           0.479     7.287    u1/smi_config_inst/smi_inst/state[4]_i_1_n_0
    SLICE_X5Y189         LUT6 (Prop_lut6_I3_O)        0.105     7.392 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_9/O
                         net (fo=1, routed)           0.000     7.392    u1/smi_config_inst/smi_inst/write_cnt[5]_i_9_n_0
    SLICE_X5Y189         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.849 r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.676     8.524    u1/smi_config_inst/smi_inst/write_cnt3
    SLICE_X4Y188         LUT6 (Prop_lut6_I1_O)        0.105     8.629 r  u1/smi_config_inst/smi_inst/write_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.629    u1/smi_config_inst/smi_inst/write_cnt[3]_i_1_n_0
    SLICE_X4Y188         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.484     9.003    u1/smi_config_inst/smi_inst/clk
    SLICE_X4Y188         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[3]/C
                         clock pessimism              0.222     9.225    
                         clock uncertainty           -0.035     9.189    
    SLICE_X4Y188         FDCE (Setup_fdce_C_D)        0.032     9.221    u1/smi_config_inst/smi_inst/write_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.467ns (33.947%)  route 2.854ns (66.053%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.602     4.252    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y187         FDPE                                         r  u1/smi_config_inst/smi_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y187         FDPE (Prop_fdpe_C_Q)         0.348     4.600 f  u1/smi_config_inst/smi_inst/state_reg[0]/Q
                         net (fo=13, routed)          0.845     5.445    u1/smi_config_inst/smi_inst/state[0]
    SLICE_X6Y188         LUT5 (Prop_lut5_I0_O)        0.242     5.687 f  u1/smi_config_inst/smi_inst/state[9]_i_5/O
                         net (fo=1, routed)           0.456     6.143    u1/smi_config_inst/smi_inst/state[9]_i_5_n_0
    SLICE_X5Y188         LUT4 (Prop_lut4_I1_O)        0.105     6.248 r  u1/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.454     6.702    u1/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X5Y187         LUT5 (Prop_lut5_I0_O)        0.105     6.807 r  u1/smi_config_inst/smi_inst/state[4]_i_1/O
                         net (fo=2, routed)           0.479     7.287    u1/smi_config_inst/smi_inst/state[4]_i_1_n_0
    SLICE_X5Y189         LUT6 (Prop_lut6_I3_O)        0.105     7.392 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_9/O
                         net (fo=1, routed)           0.000     7.392    u1/smi_config_inst/smi_inst/write_cnt[5]_i_9_n_0
    SLICE_X5Y189         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.849 r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.620     8.468    u1/smi_config_inst/smi_inst/write_cnt3
    SLICE_X5Y187         LUT6 (Prop_lut6_I1_O)        0.105     8.573 r  u1/smi_config_inst/smi_inst/write_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.573    u1/smi_config_inst/smi_inst/write_cnt[4]_i_1_n_0
    SLICE_X5Y187         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.484     9.003    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y187         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[4]/C
                         clock pessimism              0.249     9.252    
                         clock uncertainty           -0.035     9.216    
    SLICE_X5Y187         FDCE (Setup_fdce_C_D)        0.030     9.246    u1/smi_config_inst/smi_inst/write_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.246    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.467ns (33.970%)  route 2.851ns (66.030%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.602     4.252    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y187         FDPE                                         r  u1/smi_config_inst/smi_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y187         FDPE (Prop_fdpe_C_Q)         0.348     4.600 f  u1/smi_config_inst/smi_inst/state_reg[0]/Q
                         net (fo=13, routed)          0.845     5.445    u1/smi_config_inst/smi_inst/state[0]
    SLICE_X6Y188         LUT5 (Prop_lut5_I0_O)        0.242     5.687 f  u1/smi_config_inst/smi_inst/state[9]_i_5/O
                         net (fo=1, routed)           0.456     6.143    u1/smi_config_inst/smi_inst/state[9]_i_5_n_0
    SLICE_X5Y188         LUT4 (Prop_lut4_I1_O)        0.105     6.248 r  u1/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.454     6.702    u1/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X5Y187         LUT5 (Prop_lut5_I0_O)        0.105     6.807 r  u1/smi_config_inst/smi_inst/state[4]_i_1/O
                         net (fo=2, routed)           0.479     7.287    u1/smi_config_inst/smi_inst/state[4]_i_1_n_0
    SLICE_X5Y189         LUT6 (Prop_lut6_I3_O)        0.105     7.392 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_9/O
                         net (fo=1, routed)           0.000     7.392    u1/smi_config_inst/smi_inst/write_cnt[5]_i_9_n_0
    SLICE_X5Y189         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.849 r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.617     8.465    u1/smi_config_inst/smi_inst/write_cnt3
    SLICE_X5Y187         LUT6 (Prop_lut6_I1_O)        0.105     8.570 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.570    u1/smi_config_inst/smi_inst/write_cnt[5]_i_1_n_0
    SLICE_X5Y187         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.484     9.003    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y187         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]/C
                         clock pessimism              0.249     9.252    
                         clock uncertainty           -0.035     9.216    
    SLICE_X5Y187         FDCE (Setup_fdce_C_D)        0.032     9.248    u1/smi_config_inst/smi_inst/write_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 1.467ns (34.759%)  route 2.753ns (65.241%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.602     4.252    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y187         FDPE                                         r  u1/smi_config_inst/smi_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y187         FDPE (Prop_fdpe_C_Q)         0.348     4.600 f  u1/smi_config_inst/smi_inst/state_reg[0]/Q
                         net (fo=13, routed)          0.845     5.445    u1/smi_config_inst/smi_inst/state[0]
    SLICE_X6Y188         LUT5 (Prop_lut5_I0_O)        0.242     5.687 f  u1/smi_config_inst/smi_inst/state[9]_i_5/O
                         net (fo=1, routed)           0.456     6.143    u1/smi_config_inst/smi_inst/state[9]_i_5_n_0
    SLICE_X5Y188         LUT4 (Prop_lut4_I1_O)        0.105     6.248 r  u1/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.454     6.702    u1/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X5Y187         LUT5 (Prop_lut5_I0_O)        0.105     6.807 r  u1/smi_config_inst/smi_inst/state[4]_i_1/O
                         net (fo=2, routed)           0.479     7.287    u1/smi_config_inst/smi_inst/state[4]_i_1_n_0
    SLICE_X5Y189         LUT6 (Prop_lut6_I3_O)        0.105     7.392 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_9/O
                         net (fo=1, routed)           0.000     7.392    u1/smi_config_inst/smi_inst/write_cnt[5]_i_9_n_0
    SLICE_X5Y189         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.849 r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.519     8.367    u1/smi_config_inst/smi_inst/write_cnt3
    SLICE_X5Y188         LUT6 (Prop_lut6_I1_O)        0.105     8.472 r  u1/smi_config_inst/smi_inst/write_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.472    u1/smi_config_inst/smi_inst/write_cnt[0]_i_1_n_0
    SLICE_X5Y188         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.484     9.003    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y188         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[0]/C
                         clock pessimism              0.222     9.225    
                         clock uncertainty           -0.035     9.189    
    SLICE_X5Y188         FDCE (Setup_fdce_C_D)        0.030     9.219    u1/smi_config_inst/smi_inst/write_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.467ns (34.784%)  route 2.750ns (65.216%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.602     4.252    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y187         FDPE                                         r  u1/smi_config_inst/smi_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y187         FDPE (Prop_fdpe_C_Q)         0.348     4.600 f  u1/smi_config_inst/smi_inst/state_reg[0]/Q
                         net (fo=13, routed)          0.845     5.445    u1/smi_config_inst/smi_inst/state[0]
    SLICE_X6Y188         LUT5 (Prop_lut5_I0_O)        0.242     5.687 f  u1/smi_config_inst/smi_inst/state[9]_i_5/O
                         net (fo=1, routed)           0.456     6.143    u1/smi_config_inst/smi_inst/state[9]_i_5_n_0
    SLICE_X5Y188         LUT4 (Prop_lut4_I1_O)        0.105     6.248 r  u1/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.454     6.702    u1/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X5Y187         LUT5 (Prop_lut5_I0_O)        0.105     6.807 r  u1/smi_config_inst/smi_inst/state[4]_i_1/O
                         net (fo=2, routed)           0.479     7.287    u1/smi_config_inst/smi_inst/state[4]_i_1_n_0
    SLICE_X5Y189         LUT6 (Prop_lut6_I3_O)        0.105     7.392 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_9/O
                         net (fo=1, routed)           0.000     7.392    u1/smi_config_inst/smi_inst/write_cnt[5]_i_9_n_0
    SLICE_X5Y189         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.849 r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.516     8.364    u1/smi_config_inst/smi_inst/write_cnt3
    SLICE_X5Y188         LUT6 (Prop_lut6_I1_O)        0.105     8.469 r  u1/smi_config_inst/smi_inst/write_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.469    u1/smi_config_inst/smi_inst/write_cnt[1]_i_1_n_0
    SLICE_X5Y188         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.484     9.003    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y188         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[1]/C
                         clock pessimism              0.222     9.225    
                         clock uncertainty           -0.035     9.189    
    SLICE_X5Y188         FDCE (Setup_fdce_C_D)        0.032     9.221    u1/smi_config_inst/smi_inst/write_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 u2/smi_config_inst/smi_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/write_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.507ns (35.888%)  route 2.692ns (64.112%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.440     4.090    u2/smi_config_inst/smi_inst/clk
    SLICE_X6Y143         FDCE                                         r  u2/smi_config_inst/smi_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDCE (Prop_fdce_C_Q)         0.398     4.488 r  u2/smi_config_inst/smi_inst/state_reg[1]/Q
                         net (fo=14, routed)          0.735     5.223    u2/smi_config_inst/smi_inst/state[1]
    SLICE_X6Y142         LUT5 (Prop_lut5_I1_O)        0.232     5.455 r  u2/smi_config_inst/smi_inst/state[9]_i_4/O
                         net (fo=1, routed)           0.532     5.987    u2/smi_config_inst/smi_inst/state[9]_i_4_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I0_O)        0.105     6.092 r  u2/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.299     6.391    u2/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.105     6.496 r  u2/smi_config_inst/smi_inst/state[3]_i_1/O
                         net (fo=2, routed)           0.485     6.982    u2/smi_config_inst/smi_inst/state[3]_i_1_n_0
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.105     7.087 r  u2/smi_config_inst/smi_inst/write_cnt[5]_i_9/O
                         net (fo=1, routed)           0.000     7.087    u2/smi_config_inst/smi_inst/write_cnt[5]_i_9_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.544 r  u2/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.641     8.184    u2/smi_config_inst/smi_inst/write_cnt3
    SLICE_X7Y144         LUT6 (Prop_lut6_I1_O)        0.105     8.289 r  u2/smi_config_inst/smi_inst/write_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.289    u2/smi_config_inst/smi_inst/write_cnt[4]_i_1_n_0
    SLICE_X7Y144         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.331     8.850    u2/smi_config_inst/smi_inst/clk
    SLICE_X7Y144         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[4]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X7Y144         FDCE (Setup_fdce_C_D)        0.030     9.058    u2/smi_config_inst/smi_inst/write_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 u2/smi_config_inst/smi_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/write_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.507ns (35.913%)  route 2.689ns (64.087%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.440     4.090    u2/smi_config_inst/smi_inst/clk
    SLICE_X6Y143         FDCE                                         r  u2/smi_config_inst/smi_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDCE (Prop_fdce_C_Q)         0.398     4.488 r  u2/smi_config_inst/smi_inst/state_reg[1]/Q
                         net (fo=14, routed)          0.735     5.223    u2/smi_config_inst/smi_inst/state[1]
    SLICE_X6Y142         LUT5 (Prop_lut5_I1_O)        0.232     5.455 r  u2/smi_config_inst/smi_inst/state[9]_i_4/O
                         net (fo=1, routed)           0.532     5.987    u2/smi_config_inst/smi_inst/state[9]_i_4_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I0_O)        0.105     6.092 r  u2/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.299     6.391    u2/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.105     6.496 r  u2/smi_config_inst/smi_inst/state[3]_i_1/O
                         net (fo=2, routed)           0.485     6.982    u2/smi_config_inst/smi_inst/state[3]_i_1_n_0
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.105     7.087 r  u2/smi_config_inst/smi_inst/write_cnt[5]_i_9/O
                         net (fo=1, routed)           0.000     7.087    u2/smi_config_inst/smi_inst/write_cnt[5]_i_9_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.544 r  u2/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.638     8.181    u2/smi_config_inst/smi_inst/write_cnt3
    SLICE_X7Y144         LUT6 (Prop_lut6_I1_O)        0.105     8.286 r  u2/smi_config_inst/smi_inst/write_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.286    u2/smi_config_inst/smi_inst/write_cnt[5]_i_1_n_0
    SLICE_X7Y144         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.331     8.850    u2/smi_config_inst/smi_inst/clk
    SLICE_X7Y144         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[5]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X7Y144         FDCE (Setup_fdce_C_D)        0.032     9.060    u2/smi_config_inst/smi_inst/write_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 u2/smi_config_inst/smi_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/write_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 1.507ns (35.982%)  route 2.681ns (64.018%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.440     4.090    u2/smi_config_inst/smi_inst/clk
    SLICE_X6Y143         FDCE                                         r  u2/smi_config_inst/smi_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDCE (Prop_fdce_C_Q)         0.398     4.488 r  u2/smi_config_inst/smi_inst/state_reg[1]/Q
                         net (fo=14, routed)          0.735     5.223    u2/smi_config_inst/smi_inst/state[1]
    SLICE_X6Y142         LUT5 (Prop_lut5_I1_O)        0.232     5.455 r  u2/smi_config_inst/smi_inst/state[9]_i_4/O
                         net (fo=1, routed)           0.532     5.987    u2/smi_config_inst/smi_inst/state[9]_i_4_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I0_O)        0.105     6.092 r  u2/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.299     6.391    u2/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.105     6.496 r  u2/smi_config_inst/smi_inst/state[3]_i_1/O
                         net (fo=2, routed)           0.485     6.982    u2/smi_config_inst/smi_inst/state[3]_i_1_n_0
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.105     7.087 r  u2/smi_config_inst/smi_inst/write_cnt[5]_i_9/O
                         net (fo=1, routed)           0.000     7.087    u2/smi_config_inst/smi_inst/write_cnt[5]_i_9_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.544 r  u2/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.630     8.173    u2/smi_config_inst/smi_inst/write_cnt3
    SLICE_X6Y144         LUT6 (Prop_lut6_I1_O)        0.105     8.278 r  u2/smi_config_inst/smi_inst/write_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.278    u2/smi_config_inst/smi_inst/write_cnt[3]_i_1_n_0
    SLICE_X6Y144         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.331     8.850    u2/smi_config_inst/smi_inst/clk
    SLICE_X6Y144         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[3]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X6Y144         FDCE (Setup_fdce_C_D)        0.076     9.104    u2/smi_config_inst/smi_inst/write_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 u2/smi_config_inst/smi_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/write_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.507ns (36.042%)  route 2.674ns (63.958%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.440     4.090    u2/smi_config_inst/smi_inst/clk
    SLICE_X6Y143         FDCE                                         r  u2/smi_config_inst/smi_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDCE (Prop_fdce_C_Q)         0.398     4.488 r  u2/smi_config_inst/smi_inst/state_reg[1]/Q
                         net (fo=14, routed)          0.735     5.223    u2/smi_config_inst/smi_inst/state[1]
    SLICE_X6Y142         LUT5 (Prop_lut5_I1_O)        0.232     5.455 r  u2/smi_config_inst/smi_inst/state[9]_i_4/O
                         net (fo=1, routed)           0.532     5.987    u2/smi_config_inst/smi_inst/state[9]_i_4_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I0_O)        0.105     6.092 r  u2/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.299     6.391    u2/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.105     6.496 r  u2/smi_config_inst/smi_inst/state[3]_i_1/O
                         net (fo=2, routed)           0.485     6.982    u2/smi_config_inst/smi_inst/state[3]_i_1_n_0
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.105     7.087 r  u2/smi_config_inst/smi_inst/write_cnt[5]_i_9/O
                         net (fo=1, routed)           0.000     7.087    u2/smi_config_inst/smi_inst/write_cnt[5]_i_9_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.544 r  u2/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.623     8.166    u2/smi_config_inst/smi_inst/write_cnt3
    SLICE_X6Y144         LUT6 (Prop_lut6_I1_O)        0.105     8.271 r  u2/smi_config_inst/smi_inst/write_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.271    u2/smi_config_inst/smi_inst/write_cnt[0]_i_1_n_0
    SLICE_X6Y144         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.331     8.850    u2/smi_config_inst/smi_inst/clk
    SLICE_X6Y144         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[0]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X6Y144         FDCE (Setup_fdce_C_D)        0.072     9.100    u2/smi_config_inst/smi_inst/write_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  0.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/cmd_ack_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.643%)  route 0.089ns (32.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.593     1.632    i2c_config_m1/i2c_master_top_m0/byte_controller/sys_clk_BUFG
    SLICE_X3Y79          FDCE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.773 r  i2c_config_m1/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/Q
                         net (fo=13, routed)          0.089     1.862    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[0][2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.045     1.907 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_1__2/O
                         net (fo=1, routed)           0.000     1.907    i2c_config_m1/i2c_master_top_m0/byte_controller/cmd_ack1_out
    SLICE_X2Y79          FDCE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/cmd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.864     1.992    i2c_config_m1/i2c_master_top_m0/byte_controller/sys_clk_BUFG
    SLICE_X2Y79          FDCE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/cmd_ack_reg/C
                         clock pessimism             -0.347     1.645    
    SLICE_X2Y79          FDCE (Hold_fdce_C_D)         0.120     1.765    i2c_config_m1/i2c_master_top_m0/byte_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u2/smi_config_inst/read_data_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/write_reg_17_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.665%)  route 0.117ns (45.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.598     1.637    u2/smi_config_inst/clk
    SLICE_X3Y138         FDCE                                         r  u2/smi_config_inst/read_data_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDCE (Prop_fdce_C_Q)         0.141     1.778 r  u2/smi_config_inst/read_data_buf_reg[2]/Q
                         net (fo=1, routed)           0.117     1.895    u2/smi_config_inst/read_data_buf[2]
    SLICE_X4Y139         FDCE                                         r  u2/smi_config_inst/write_reg_17_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.867     1.996    u2/smi_config_inst/clk
    SLICE_X4Y139         FDCE                                         r  u2/smi_config_inst/write_reg_17_reg[2]/C
                         clock pessimism             -0.322     1.673    
    SLICE_X4Y139         FDCE (Hold_fdce_C_D)         0.076     1.749    u2/smi_config_inst/write_reg_17_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/read_data_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/write_reg_17_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.164ns (77.196%)  route 0.048ns (22.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.681     1.721    u1/smi_config_inst/clk
    SLICE_X6Y193         FDCE                                         r  u1/smi_config_inst/read_data_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y193         FDCE (Prop_fdce_C_Q)         0.164     1.885 r  u1/smi_config_inst/read_data_buf_reg[10]/Q
                         net (fo=1, routed)           0.048     1.933    u1/smi_config_inst/read_data_buf[10]
    SLICE_X7Y193         FDCE                                         r  u1/smi_config_inst/write_reg_17_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.958     2.086    u1/smi_config_inst/clk
    SLICE_X7Y193         FDCE                                         r  u1/smi_config_inst/write_reg_17_reg[10]/C
                         clock pessimism             -0.353     1.734    
    SLICE_X7Y193         FDCE (Hold_fdce_C_D)         0.047     1.781    u1/smi_config_inst/write_reg_17_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u2/smi_config_inst/read_data_buf_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/write_reg_17_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.596     1.635    u2/smi_config_inst/clk
    SLICE_X5Y137         FDCE                                         r  u2/smi_config_inst/read_data_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDCE (Prop_fdce_C_Q)         0.141     1.776 r  u2/smi_config_inst/read_data_buf_reg[5]/Q
                         net (fo=1, routed)           0.108     1.885    u2/smi_config_inst/read_data_buf[5]
    SLICE_X5Y138         FDCE                                         r  u2/smi_config_inst/write_reg_17_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.867     1.996    u2/smi_config_inst/clk
    SLICE_X5Y138         FDCE                                         r  u2/smi_config_inst/write_reg_17_reg[5]/C
                         clock pessimism             -0.343     1.652    
    SLICE_X5Y138         FDCE (Hold_fdce_C_D)         0.071     1.723    u2/smi_config_inst/write_reg_17_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.145%)  route 0.109ns (36.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.599     1.638    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X7Y89          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.779 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/Q
                         net (fo=3, routed)           0.109     1.888    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_rxd
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.045     1.933 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/ack_out_i_1/O
                         net (fo=1, routed)           0.000     1.933    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_16
    SLICE_X6Y89          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.870     1.998    i2c_config_m0/i2c_master_top_m0/byte_controller/sys_clk_BUFG
    SLICE_X6Y89          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out_reg/C
                         clock pessimism             -0.347     1.651    
    SLICE_X6Y89          FDCE (Hold_fdce_C_D)         0.120     1.771    i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out_reg
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.599     1.638    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X3Y87          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.141     1.779 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/Q
                         net (fo=1, routed)           0.108     1.888    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_0_in__1[0]
    SLICE_X3Y88          FDPE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.873     2.001    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X3Y88          FDPE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                         clock pessimism             -0.346     1.655    
    SLICE_X3Y88          FDPE (Hold_fdpe_C_D)         0.070     1.725    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.137%)  route 0.120ns (38.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.600     1.639    i2c_config_m0/i2c_master_top_m0/byte_controller/sys_clk_BUFG
    SLICE_X7Y92          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDCE (Prop_fdce_C_Q)         0.141     1.780 r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/Q
                         net (fo=12, routed)          0.120     1.900    i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg_n_0
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.048     1.948 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_2/O
                         net (fo=1, routed)           0.000     1.948    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_2_n_0
    SLICE_X6Y92          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.871     1.999    i2c_config_m0/i2c_master_top_m0/byte_controller/sys_clk_BUFG
    SLICE_X6Y92          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/C
                         clock pessimism             -0.347     1.652    
    SLICE_X6Y92          FDCE (Hold_fdce_C_D)         0.133     1.785    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i2c_config_m0/lut_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/lut_index_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.462%)  route 0.339ns (64.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.602     1.641    i2c_config_m0/sys_clk_BUFG
    SLICE_X4Y99          FDCE                                         r  i2c_config_m0/lut_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.782 r  i2c_config_m0/lut_index_reg[1]/Q
                         net (fo=56, routed)          0.339     2.121    i2c_config_m0/cmos1_lut_index[1]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.045     2.166 r  i2c_config_m0/lut_index[4]_i_1/O
                         net (fo=1, routed)           0.000     2.166    i2c_config_m0/lut_index0_in[4]
    SLICE_X5Y101         FDCE                                         r  i2c_config_m0/lut_index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.870     1.999    i2c_config_m0/sys_clk_BUFG
    SLICE_X5Y101         FDCE                                         r  i2c_config_m0/lut_index_reg[4]/C
                         clock pessimism             -0.089     1.910    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.092     2.002    i2c_config_m0/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i2c_config_m0/lut_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/lut_index_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.187ns (34.326%)  route 0.358ns (65.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.600     1.639    i2c_config_m0/sys_clk_BUFG
    SLICE_X5Y101         FDCE                                         r  i2c_config_m0/lut_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.141     1.780 r  i2c_config_m0/lut_index_reg[0]/Q
                         net (fo=35, routed)          0.358     2.138    i2c_config_m0/cmos1_lut_index[0]
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.046     2.184 r  i2c_config_m0/lut_index[7]_i_1/O
                         net (fo=1, routed)           0.000     2.184    i2c_config_m0/lut_index0_in[7]
    SLICE_X4Y99          FDCE                                         r  i2c_config_m0/lut_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.873     2.001    i2c_config_m0/sys_clk_BUFG
    SLICE_X4Y99          FDCE                                         r  i2c_config_m0/lut_index_reg[7]/C
                         clock pessimism             -0.089     1.912    
    SLICE_X4Y99          FDCE (Hold_fdce_C_D)         0.107     2.019    i2c_config_m0/lut_index_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.591     1.630    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X5Y71          FDPE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDPE (Prop_fdpe_C_Q)         0.141     1.771 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/Q
                         net (fo=2, routed)           0.109     1.881    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/p_0_in__1[1]
    SLICE_X7Y72          FDPE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.859     1.987    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X7Y72          FDPE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
                         clock pessimism             -0.344     1.643    
    SLICE_X7Y72          FDPE (Hold_fdpe_C_D)         0.070     1.713    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0    sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X10Y81     i2c_config_m1/lut_index_reg[8]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X11Y81     i2c_config_m1/lut_index_reg[9]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X4Y194     u1/smi_config_inst/smi_inst/read_data_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X4Y194     u1/smi_config_inst/smi_inst/read_data_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X4Y194     u1/smi_config_inst/smi_inst/read_data_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X4Y194     u1/smi_config_inst/smi_inst/read_data_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X2Y194     u1/smi_config_inst/smi_inst/read_data_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X4Y194     u1/smi_config_inst/smi_inst/read_data_reg[5]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X10Y81     i2c_config_m1/lut_index_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X11Y81     i2c_config_m1/lut_index_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X10Y142    cmos_select_inst/key_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X10Y142    cmos_select_inst/key_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X10Y143    cmos_select_inst/key_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X10Y143    cmos_select_inst/key_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X10Y143    cmos_select_inst/key_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X10Y143    cmos_select_inst/key_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X10Y142    cmos_select_inst/key_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X10Y142    cmos_select_inst/key_counter_reg[9]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X4Y189     u1/smi_config_inst/smi_inst/read_write_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X4Y188     u1/smi_config_inst/smi_inst/state_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y188     u1/smi_config_inst/smi_inst/state_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y188     u1/smi_config_inst/smi_inst/state_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y188     u1/smi_config_inst/smi_inst/state_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X4Y188     u1/smi_config_inst/smi_inst/state_reg[7]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X6Y188     u1/smi_config_inst/smi_inst/state_reg[8]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X4Y189     u1/smi_config_inst/smi_inst/state_reg[9]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X10Y140    cmos_select_inst/key_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X10Y142    cmos_select_inst/key_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  rgmii1_rxc

Setup :            0  Failing Endpoints,  Worst Slack      998.780ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.780ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.053ns  (logic 0.348ns (33.047%)  route 0.705ns (66.953%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDRE                         0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y164        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.705     1.053    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X12Y164        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y164        FDRE (Setup_fdre_C_D)       -0.167   999.833    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.833    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                998.780    

Slack (MET) :             999.034ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.756ns  (logic 0.348ns (46.053%)  route 0.408ns (53.947%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDRE                         0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X17Y165        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.408     0.756    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X16Y165        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y165        FDRE (Setup_fdre_C_D)       -0.210   999.790    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                999.034    

Slack (MET) :             999.055ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.735ns  (logic 0.348ns (47.360%)  route 0.387ns (52.640%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y165        FDRE                         0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X19Y165        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.387     0.735    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X18Y164        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X18Y164        FDRE (Setup_fdre_C_D)       -0.210   999.790    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                999.055    

Slack (MET) :             999.091ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.834ns  (logic 0.379ns (45.427%)  route 0.455ns (54.573%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDRE                         0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X17Y165        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.455     0.834    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X16Y163        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y163        FDRE (Setup_fdre_C_D)       -0.075   999.925    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                999.091    

Slack (MET) :             999.096ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.694ns  (logic 0.348ns (50.116%)  route 0.346ns (49.884%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDRE                         0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X17Y165        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.346     0.694    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X17Y163        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X17Y163        FDRE (Setup_fdre_C_D)       -0.210   999.790    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                999.096    

Slack (MET) :             999.109ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.684ns  (logic 0.348ns (50.901%)  route 0.336ns (49.099%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDRE                         0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X17Y165        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.336     0.684    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X17Y164        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X17Y164        FDRE (Setup_fdre_C_D)       -0.207   999.793    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.793    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                999.109    

Slack (MET) :             999.168ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.757ns  (logic 0.379ns (50.065%)  route 0.378ns (49.935%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y165        FDRE                         0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X18Y165        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.378     0.757    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X16Y165        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y165        FDRE (Setup_fdre_C_D)       -0.075   999.925    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                999.168    

Slack (MET) :             999.190ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.735ns  (logic 0.379ns (51.583%)  route 0.356ns (48.417%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDRE                         0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X17Y165        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.356     0.735    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X18Y163        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X18Y163        FDRE (Setup_fdre_C_D)       -0.075   999.925    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                999.190    

Slack (MET) :             999.201ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.727ns  (logic 0.379ns (52.150%)  route 0.348ns (47.850%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDRE                         0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X17Y165        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.348     0.727    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X17Y164        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X17Y164        FDRE (Setup_fdre_C_D)       -0.072   999.928    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.928    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                999.201    

Slack (MET) :             999.207ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.718ns  (logic 0.379ns (52.755%)  route 0.339ns (47.245%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDRE                         0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X13Y164        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.339     0.718    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X15Y163        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X15Y163        FDRE (Setup_fdre_C_D)       -0.075   999.925    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                999.207    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  rgmii2_rxc

Setup :            0  Failing Endpoints,  Worst Slack      999.060ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.060ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.738ns  (logic 0.398ns (53.912%)  route 0.340ns (46.088%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE                         0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X14Y170        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.340     0.738    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X15Y171        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X15Y171        FDRE (Setup_fdre_C_D)       -0.202   999.798    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.798    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                999.060    

Slack (MET) :             999.063ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.864ns  (logic 0.379ns (43.866%)  route 0.485ns (56.134%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y169        FDRE                         0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X19Y169        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.485     0.864    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X18Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X18Y169        FDRE (Setup_fdre_C_D)       -0.073   999.927    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                999.063    

Slack (MET) :             999.066ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.901ns  (logic 0.433ns (48.079%)  route 0.468ns (51.921%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE                         0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X14Y170        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.468     0.901    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X14Y171        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X14Y171        FDRE (Setup_fdre_C_D)       -0.033   999.967    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                        999.967    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                999.066    

Slack (MET) :             999.085ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.842ns  (logic 0.379ns (45.022%)  route 0.463ns (54.978%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y169        FDRE                         0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X19Y169        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.463     0.842    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X18Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X18Y169        FDRE (Setup_fdre_C_D)       -0.073   999.927    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                999.085    

Slack (MET) :             999.098ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.695ns  (logic 0.348ns (50.070%)  route 0.347ns (49.930%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y169        FDRE                         0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X19Y169        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.347     0.695    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X17Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X17Y169        FDRE (Setup_fdre_C_D)       -0.207   999.793    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.793    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                999.098    

Slack (MET) :             999.152ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.817ns  (logic 0.433ns (52.982%)  route 0.384ns (47.018%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE                         0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X14Y170        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.384     0.817    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y171        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X14Y171        FDRE (Setup_fdre_C_D)       -0.031   999.969    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.969    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                999.152    

Slack (MET) :             999.160ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.811ns  (logic 0.433ns (53.407%)  route 0.378ns (46.593%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE                         0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X14Y170        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.378     0.811    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X14Y171        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X14Y171        FDRE (Setup_fdre_C_D)       -0.029   999.971    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.971    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                999.160    

Slack (MET) :             999.176ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.617ns  (logic 0.348ns (56.371%)  route 0.269ns (43.629%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y169        FDRE                         0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X19Y169        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.269     0.617    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X18Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X18Y169        FDRE (Setup_fdre_C_D)       -0.207   999.793    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.793    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                999.176    

Slack (MET) :             999.200ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.768ns  (logic 0.379ns (49.378%)  route 0.389ns (50.622%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y171        FDRE                         0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X13Y171        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.389     0.768    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X14Y172        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X14Y172        FDRE (Setup_fdre_C_D)       -0.033   999.967    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.967    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                999.200    

Slack (MET) :             999.206ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.633ns  (logic 0.398ns (62.882%)  route 0.235ns (37.118%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE                         0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y170        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.235     0.633    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y171        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X14Y171        FDRE (Setup_fdre_C_D)       -0.161   999.839    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.839    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                999.206    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii1_rxc
  To Clock:  rgmii1_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[1]/PRE
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.348ns (30.098%)  route 0.808ns (69.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 12.815 - 8.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.600     5.105    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y160         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDPE (Prop_fdpe_C_Q)         0.348     5.453 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.808     6.261    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X0Y161         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.483    12.815    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X0Y161         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[1]/C
                         clock pessimism              0.245    13.061    
                         clock uncertainty           -0.035    13.025    
    SLICE_X0Y161         FDPE (Recov_fdpe_C_PRE)     -0.429    12.596    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[3]/PRE
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.348ns (30.098%)  route 0.808ns (69.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 12.815 - 8.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.600     5.105    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y160         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDPE (Prop_fdpe_C_Q)         0.348     5.453 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.808     6.261    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X0Y161         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.483    12.815    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X0Y161         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[3]/C
                         clock pessimism              0.245    13.061    
                         clock uncertainty           -0.035    13.025    
    SLICE_X0Y161         FDPE (Recov_fdpe_C_PRE)     -0.429    12.596    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[9]/PRE
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.348ns (30.098%)  route 0.808ns (69.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 12.815 - 8.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.600     5.105    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y160         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDPE (Prop_fdpe_C_Q)         0.348     5.453 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.808     6.261    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X0Y161         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.483    12.815    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X0Y161         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[9]/C
                         clock pessimism              0.245    13.061    
                         clock uncertainty           -0.035    13.025    
    SLICE_X0Y161         FDPE (Recov_fdpe_C_PRE)     -0.429    12.596    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[9]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.348ns (37.295%)  route 0.585ns (62.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 12.815 - 8.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.600     5.105    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y160         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDPE (Prop_fdpe_C_Q)         0.348     5.453 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.585     6.038    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X3Y162         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.483    12.815    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X3Y162         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/C
                         clock pessimism              0.245    13.061    
                         clock uncertainty           -0.035    13.025    
    SLICE_X3Y162         FDPE (Recov_fdpe_C_PRE)     -0.429    12.596    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.348ns (37.295%)  route 0.585ns (62.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 12.815 - 8.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.600     5.105    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y160         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDPE (Prop_fdpe_C_Q)         0.348     5.453 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.585     6.038    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X3Y162         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.483    12.815    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X3Y162         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/C
                         clock pessimism              0.245    13.061    
                         clock uncertainty           -0.035    13.025    
    SLICE_X3Y162         FDPE (Recov_fdpe_C_PRE)     -0.429    12.596    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/PRE
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.348ns (37.295%)  route 0.585ns (62.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 12.815 - 8.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.600     5.105    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y160         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDPE (Prop_fdpe_C_Q)         0.348     5.453 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.585     6.038    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X3Y162         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.483    12.815    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X3Y162         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/C
                         clock pessimism              0.245    13.061    
                         clock uncertainty           -0.035    13.025    
    SLICE_X3Y162         FDPE (Recov_fdpe_C_PRE)     -0.429    12.596    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[5]/PRE
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.348ns (37.295%)  route 0.585ns (62.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 12.815 - 8.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.600     5.105    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y160         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDPE (Prop_fdpe_C_Q)         0.348     5.453 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.585     6.038    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y162         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.483    12.815    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X2Y162         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[5]/C
                         clock pessimism              0.245    13.061    
                         clock uncertainty           -0.035    13.025    
    SLICE_X2Y162         FDPE (Recov_fdpe_C_PRE)     -0.429    12.596    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]/PRE
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.348ns (37.295%)  route 0.585ns (62.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 12.815 - 8.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.600     5.105    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y160         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDPE (Prop_fdpe_C_Q)         0.348     5.453 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.585     6.038    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y162         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.483    12.815    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X2Y162         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]/C
                         clock pessimism              0.245    13.061    
                         clock uncertainty           -0.035    13.025    
    SLICE_X2Y162         FDPE (Recov_fdpe_C_PRE)     -0.429    12.596    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]/PRE
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.348ns (37.295%)  route 0.585ns (62.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 12.815 - 8.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.600     5.105    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y160         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDPE (Prop_fdpe_C_Q)         0.348     5.453 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.585     6.038    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y162         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.483    12.815    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X2Y162         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]/C
                         clock pessimism              0.245    13.061    
                         clock uncertainty           -0.035    13.025    
    SLICE_X2Y162         FDPE (Recov_fdpe_C_PRE)     -0.429    12.596    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]/PRE
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.348ns (37.295%)  route 0.585ns (62.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 12.815 - 8.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.600     5.105    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y160         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDPE (Prop_fdpe_C_Q)         0.348     5.453 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.585     6.038    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X3Y162         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.483    12.815    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X3Y162         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]/C
                         clock pessimism              0.245    13.061    
                         clock uncertainty           -0.035    13.025    
    SLICE_X3Y162         FDPE (Recov_fdpe_C_PRE)     -0.429    12.596    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                  6.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[13]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.256%)  route 0.151ns (51.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.671     1.783    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y169         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.924 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.151     2.075    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y170         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.945     2.312    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X5Y170         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[13]/C
                         clock pessimism             -0.515     1.796    
    SLICE_X5Y170         FDPE (Remov_fdpe_C_PRE)     -0.095     1.701    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.256%)  route 0.151ns (51.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.671     1.783    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y169         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.924 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.151     2.075    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y170         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.945     2.312    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X5Y170         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]/C
                         clock pessimism             -0.515     1.796    
    SLICE_X5Y170         FDPE (Remov_fdpe_C_PRE)     -0.095     1.701    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.256%)  route 0.151ns (51.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.671     1.783    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y169         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.924 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.151     2.075    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y170         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.945     2.312    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X5Y170         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]/C
                         clock pessimism             -0.515     1.796    
    SLICE_X5Y170         FDPE (Remov_fdpe_C_PRE)     -0.095     1.701    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.256%)  route 0.151ns (51.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.671     1.783    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y169         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.924 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.151     2.075    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y170         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.945     2.312    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X5Y170         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/C
                         clock pessimism             -0.515     1.796    
    SLICE_X5Y170         FDPE (Remov_fdpe_C_PRE)     -0.095     1.701    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.647%)  route 0.155ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.671     1.783    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y169         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.924 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.155     2.079    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y170         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.945     2.312    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X4Y170         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/C
                         clock pessimism             -0.515     1.796    
    SLICE_X4Y170         FDPE (Remov_fdpe_C_PRE)     -0.095     1.701    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[11]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.647%)  route 0.155ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.671     1.783    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y169         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.924 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.155     2.079    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y170         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.945     2.312    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X4Y170         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[11]/C
                         clock pessimism             -0.515     1.796    
    SLICE_X4Y170         FDPE (Remov_fdpe_C_PRE)     -0.095     1.701    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.647%)  route 0.155ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.671     1.783    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y169         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.924 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.155     2.079    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y170         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.945     2.312    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X4Y170         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/C
                         clock pessimism             -0.515     1.796    
    SLICE_X4Y170         FDPE (Remov_fdpe_C_PRE)     -0.095     1.701    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.647%)  route 0.155ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.671     1.783    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y169         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.924 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.155     2.079    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y170         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.945     2.312    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X4Y170         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]/C
                         clock pessimism             -0.515     1.796    
    SLICE_X4Y170         FDPE (Remov_fdpe_C_PRE)     -0.095     1.701    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[8]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.647%)  route 0.155ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.671     1.783    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y169         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.924 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.155     2.079    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y170         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.945     2.312    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X4Y170         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[8]/C
                         clock pessimism             -0.515     1.796    
    SLICE_X4Y170         FDPE (Remov_fdpe_C_PRE)     -0.095     1.701    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.869%)  route 0.222ns (61.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.671     1.783    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y169         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.924 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.222     2.146    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X2Y170         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.946     2.313    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X2Y170         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/C
                         clock pessimism             -0.492     1.820    
    SLICE_X2Y170         FDPE (Remov_fdpe_C_PRE)     -0.071     1.749    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.397    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii2_rxc
  To Clock:  rgmii2_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.348ns (18.819%)  route 1.501ns (81.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 12.737 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.535     5.027    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X13Y197        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y197        FDPE (Prop_fdpe_C_Q)         0.348     5.375 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.501     6.876    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X12Y196        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.417    12.737    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X12Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/C
                         clock pessimism              0.262    12.999    
                         clock uncertainty           -0.035    12.964    
    SLICE_X12Y196        FDPE (Recov_fdpe_C_PRE)     -0.426    12.538    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]/PRE
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.348ns (18.819%)  route 1.501ns (81.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 12.737 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.535     5.027    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X13Y197        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y197        FDPE (Prop_fdpe_C_Q)         0.348     5.375 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.501     6.876    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X12Y196        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.417    12.737    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X12Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]/C
                         clock pessimism              0.262    12.999    
                         clock uncertainty           -0.035    12.964    
    SLICE_X12Y196        FDPE (Recov_fdpe_C_PRE)     -0.426    12.538    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[18]/PRE
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.348ns (21.525%)  route 1.269ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.535     5.027    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X13Y197        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y197        FDPE (Prop_fdpe_C_Q)         0.348     5.375 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.269     6.644    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X10Y198        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.418    12.738    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X10Y198        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[18]/C
                         clock pessimism              0.245    12.983    
                         clock uncertainty           -0.035    12.948    
    SLICE_X10Y198        FDPE (Recov_fdpe_C_PRE)     -0.426    12.522    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/PRE
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.348ns (21.525%)  route 1.269ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.535     5.027    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X13Y197        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y197        FDPE (Prop_fdpe_C_Q)         0.348     5.375 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.269     6.644    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X11Y198        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.418    12.738    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X11Y198        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/C
                         clock pessimism              0.245    12.983    
                         clock uncertainty           -0.035    12.948    
    SLICE_X11Y198        FDPE (Recov_fdpe_C_PRE)     -0.426    12.522    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[26]/PRE
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.348ns (21.525%)  route 1.269ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.535     5.027    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X13Y197        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y197        FDPE (Prop_fdpe_C_Q)         0.348     5.375 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.269     6.644    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X11Y198        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.418    12.738    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X11Y198        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[26]/C
                         clock pessimism              0.245    12.983    
                         clock uncertainty           -0.035    12.948    
    SLICE_X11Y198        FDPE (Recov_fdpe_C_PRE)     -0.426    12.522    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.348ns (21.525%)  route 1.269ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.535     5.027    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X13Y197        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y197        FDPE (Prop_fdpe_C_Q)         0.348     5.375 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.269     6.644    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X11Y198        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.418    12.738    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X11Y198        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]/C
                         clock pessimism              0.245    12.983    
                         clock uncertainty           -0.035    12.948    
    SLICE_X11Y198        FDPE (Recov_fdpe_C_PRE)     -0.426    12.522    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[29]/PRE
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.348ns (21.525%)  route 1.269ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.535     5.027    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X13Y197        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y197        FDPE (Prop_fdpe_C_Q)         0.348     5.375 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.269     6.644    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X10Y198        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.418    12.738    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X10Y198        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[29]/C
                         clock pessimism              0.245    12.983    
                         clock uncertainty           -0.035    12.948    
    SLICE_X10Y198        FDPE (Recov_fdpe_C_PRE)     -0.426    12.522    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[29]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[2]/PRE
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.348ns (21.525%)  route 1.269ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.535     5.027    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X13Y197        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y197        FDPE (Prop_fdpe_C_Q)         0.348     5.375 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.269     6.644    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X10Y198        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.418    12.738    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X10Y198        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[2]/C
                         clock pessimism              0.245    12.983    
                         clock uncertainty           -0.035    12.948    
    SLICE_X10Y198        FDPE (Recov_fdpe_C_PRE)     -0.426    12.522    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[2]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/PRE
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.348ns (21.525%)  route 1.269ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.535     5.027    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X13Y197        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y197        FDPE (Prop_fdpe_C_Q)         0.348     5.375 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.269     6.644    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X10Y198        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.418    12.738    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X10Y198        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/C
                         clock pessimism              0.245    12.983    
                         clock uncertainty           -0.035    12.948    
    SLICE_X10Y198        FDPE (Recov_fdpe_C_PRE)     -0.392    12.556    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[17]/PRE
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.348ns (23.252%)  route 1.149ns (76.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.535     5.027    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X13Y197        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y197        FDPE (Prop_fdpe_C_Q)         0.348     5.375 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.149     6.524    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X10Y197        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        1.418    12.738    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X10Y197        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[17]/C
                         clock pessimism              0.245    12.983    
                         clock uncertainty           -0.035    12.948    
    SLICE_X10Y197        FDPE (Recov_fdpe_C_PRE)     -0.426    12.522    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[17]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                  5.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.053%)  route 0.172ns (54.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.673     1.772    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X4Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDPE (Prop_fdpe_C_Q)         0.141     1.913 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.172     2.085    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X2Y182         FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.949     2.303    u2/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X2Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/C
                         clock pessimism             -0.492     1.810    
    SLICE_X2Y182         FDPE (Remov_fdpe_C_PRE)     -0.071     1.739    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.053%)  route 0.172ns (54.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.673     1.772    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X4Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDPE (Prop_fdpe_C_Q)         0.141     1.913 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.172     2.085    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X2Y182         FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.949     2.303    u2/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X2Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/C
                         clock pessimism             -0.492     1.810    
    SLICE_X2Y182         FDPE (Remov_fdpe_C_PRE)     -0.071     1.739    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.053%)  route 0.172ns (54.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.673     1.772    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X4Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDPE (Prop_fdpe_C_Q)         0.141     1.913 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.172     2.085    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X2Y182         FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.949     2.303    u2/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X2Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/C
                         clock pessimism             -0.492     1.810    
    SLICE_X2Y182         FDPE (Remov_fdpe_C_PRE)     -0.071     1.739    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[13]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.053%)  route 0.172ns (54.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.673     1.772    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X4Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDPE (Prop_fdpe_C_Q)         0.141     1.913 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.172     2.085    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X3Y182         FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.949     2.303    u2/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X3Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[13]/C
                         clock pessimism             -0.492     1.810    
    SLICE_X3Y182         FDPE (Remov_fdpe_C_PRE)     -0.095     1.715    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[17]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.053%)  route 0.172ns (54.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.673     1.772    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X4Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDPE (Prop_fdpe_C_Q)         0.141     1.913 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.172     2.085    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X3Y182         FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.949     2.303    u2/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X3Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[17]/C
                         clock pessimism             -0.492     1.810    
    SLICE_X3Y182         FDPE (Remov_fdpe_C_PRE)     -0.095     1.715    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[9]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.053%)  route 0.172ns (54.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.673     1.772    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X4Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDPE (Prop_fdpe_C_Q)         0.141     1.913 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.172     2.085    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X3Y182         FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.949     2.303    u2/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X3Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[9]/C
                         clock pessimism             -0.492     1.810    
    SLICE_X3Y182         FDPE (Remov_fdpe_C_PRE)     -0.095     1.715    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[15]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.755%)  route 0.197ns (58.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.673     1.772    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X4Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDPE (Prop_fdpe_C_Q)         0.141     1.913 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.197     2.110    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X1Y182         FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.949     2.303    u2/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X1Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[15]/C
                         clock pessimism             -0.492     1.810    
    SLICE_X1Y182         FDPE (Remov_fdpe_C_PRE)     -0.095     1.715    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.755%)  route 0.197ns (58.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.673     1.772    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X4Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDPE (Prop_fdpe_C_Q)         0.141     1.913 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.197     2.110    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X1Y182         FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.949     2.303    u2/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X1Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/C
                         clock pessimism             -0.492     1.810    
    SLICE_X1Y182         FDPE (Remov_fdpe_C_PRE)     -0.095     1.715    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.484%)  route 0.225ns (61.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.673     1.772    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X4Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDPE (Prop_fdpe_C_Q)         0.141     1.913 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.225     2.139    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X2Y181         FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.948     2.302    u2/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X2Y181         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/C
                         clock pessimism             -0.492     1.809    
    SLICE_X2Y181         FDPE (Remov_fdpe_C_PRE)     -0.071     1.738    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.484%)  route 0.225ns (61.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.673     1.772    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X4Y182         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDPE (Prop_fdpe_C_Q)         0.141     1.913 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.225     2.139    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X2Y181         FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=2094, routed)        0.948     2.302    u2/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X2Y181         FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/C
                         clock pessimism             -0.492     1.809    
    SLICE_X2Y181         FDPE (Remov_fdpe_C_PRE)     -0.071     1.738    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.400    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/phy_addr_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.484ns (15.133%)  route 2.714ns (84.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 8.783 - 5.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.444     4.094    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.379     4.473 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.519     4.992    u2/smi_config_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.105     5.097 f  u2/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         2.195     7.292    u2/smi_config_inst/state[16]_i_2_n_0
    SLICE_X9Y142         FDCE                                         f  u2/smi_config_inst/phy_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.264     8.783    u2/smi_config_inst/clk
    SLICE_X9Y142         FDCE                                         r  u2/smi_config_inst/phy_addr_reg[2]/C
                         clock pessimism              0.197     8.980    
                         clock uncertainty           -0.035     8.945    
    SLICE_X9Y142         FDCE (Recov_fdce_C_CLR)     -0.331     8.614    u2/smi_config_inst/phy_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/phy_addr_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.484ns (15.133%)  route 2.714ns (84.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 8.783 - 5.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.444     4.094    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.379     4.473 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.519     4.992    u2/smi_config_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.105     5.097 f  u2/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         2.195     7.292    u2/smi_config_inst/state[16]_i_2_n_0
    SLICE_X9Y142         FDCE                                         f  u2/smi_config_inst/phy_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.264     8.783    u2/smi_config_inst/clk
    SLICE_X9Y142         FDCE                                         r  u2/smi_config_inst/phy_addr_reg[3]/C
                         clock pessimism              0.197     8.980    
                         clock uncertainty           -0.035     8.945    
    SLICE_X9Y142         FDCE (Recov_fdce_C_CLR)     -0.331     8.614    u2/smi_config_inst/phy_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/phy_addr_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.484ns (15.133%)  route 2.714ns (84.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 8.783 - 5.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.444     4.094    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.379     4.473 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.519     4.992    u2/smi_config_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.105     5.097 f  u2/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         2.195     7.292    u2/smi_config_inst/state[16]_i_2_n_0
    SLICE_X9Y142         FDCE                                         f  u2/smi_config_inst/phy_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.264     8.783    u2/smi_config_inst/clk
    SLICE_X9Y142         FDCE                                         r  u2/smi_config_inst/phy_addr_reg[4]/C
                         clock pessimism              0.197     8.980    
                         clock uncertainty           -0.035     8.945    
    SLICE_X9Y142         FDCE (Recov_fdce_C_CLR)     -0.331     8.614    u2/smi_config_inst/phy_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/write_data_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.484ns (14.849%)  route 2.775ns (85.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 8.847 - 5.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.444     4.094    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.379     4.473 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.519     4.992    u2/smi_config_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.105     5.097 f  u2/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         2.256     7.353    u2/smi_config_inst/state[16]_i_2_n_0
    SLICE_X4Y138         FDCE                                         f  u2/smi_config_inst/write_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.328     8.847    u2/smi_config_inst/clk
    SLICE_X4Y138         FDCE                                         r  u2/smi_config_inst/write_data_reg[10]/C
                         clock pessimism              0.197     9.044    
                         clock uncertainty           -0.035     9.009    
    SLICE_X4Y138         FDCE (Recov_fdce_C_CLR)     -0.331     8.678    u2/smi_config_inst/write_data_reg[10]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/write_data_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.484ns (14.849%)  route 2.775ns (85.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 8.847 - 5.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.444     4.094    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.379     4.473 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.519     4.992    u2/smi_config_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.105     5.097 f  u2/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         2.256     7.353    u2/smi_config_inst/state[16]_i_2_n_0
    SLICE_X4Y138         FDCE                                         f  u2/smi_config_inst/write_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.328     8.847    u2/smi_config_inst/clk
    SLICE_X4Y138         FDCE                                         r  u2/smi_config_inst/write_data_reg[12]/C
                         clock pessimism              0.197     9.044    
                         clock uncertainty           -0.035     9.009    
    SLICE_X4Y138         FDCE (Recov_fdce_C_CLR)     -0.331     8.678    u2/smi_config_inst/write_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/write_reg_17_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.484ns (14.849%)  route 2.775ns (85.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 8.847 - 5.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.444     4.094    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.379     4.473 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.519     4.992    u2/smi_config_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.105     5.097 f  u2/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         2.256     7.353    u2/smi_config_inst/state[16]_i_2_n_0
    SLICE_X4Y138         FDCE                                         f  u2/smi_config_inst/write_reg_17_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.328     8.847    u2/smi_config_inst/clk
    SLICE_X4Y138         FDCE                                         r  u2/smi_config_inst/write_reg_17_reg[10]/C
                         clock pessimism              0.197     9.044    
                         clock uncertainty           -0.035     9.009    
    SLICE_X4Y138         FDCE (Recov_fdce_C_CLR)     -0.331     8.678    u2/smi_config_inst/write_reg_17_reg[10]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/write_reg_17_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.484ns (14.849%)  route 2.775ns (85.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 8.847 - 5.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.444     4.094    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.379     4.473 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.519     4.992    u2/smi_config_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.105     5.097 f  u2/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         2.256     7.353    u2/smi_config_inst/state[16]_i_2_n_0
    SLICE_X4Y138         FDCE                                         f  u2/smi_config_inst/write_reg_17_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.328     8.847    u2/smi_config_inst/clk
    SLICE_X4Y138         FDCE                                         r  u2/smi_config_inst/write_reg_17_reg[11]/C
                         clock pessimism              0.197     9.044    
                         clock uncertainty           -0.035     9.009    
    SLICE_X4Y138         FDCE (Recov_fdce_C_CLR)     -0.331     8.678    u2/smi_config_inst/write_reg_17_reg[11]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/write_reg_17_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.484ns (14.849%)  route 2.775ns (85.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 8.847 - 5.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.444     4.094    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.379     4.473 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.519     4.992    u2/smi_config_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.105     5.097 f  u2/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         2.256     7.353    u2/smi_config_inst/state[16]_i_2_n_0
    SLICE_X4Y138         FDCE                                         f  u2/smi_config_inst/write_reg_17_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.328     8.847    u2/smi_config_inst/clk
    SLICE_X4Y138         FDCE                                         r  u2/smi_config_inst/write_reg_17_reg[12]/C
                         clock pessimism              0.197     9.044    
                         clock uncertainty           -0.035     9.009    
    SLICE_X4Y138         FDCE (Recov_fdce_C_CLR)     -0.331     8.678    u2/smi_config_inst/write_reg_17_reg[12]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/write_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.484ns (14.866%)  route 2.772ns (85.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 8.847 - 5.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.444     4.094    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.379     4.473 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.519     4.992    u2/smi_config_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.105     5.097 f  u2/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         2.253     7.350    u2/smi_config_inst/state[16]_i_2_n_0
    SLICE_X5Y138         FDCE                                         f  u2/smi_config_inst/write_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.328     8.847    u2/smi_config_inst/clk
    SLICE_X5Y138         FDCE                                         r  u2/smi_config_inst/write_data_reg[5]/C
                         clock pessimism              0.197     9.044    
                         clock uncertainty           -0.035     9.009    
    SLICE_X5Y138         FDCE (Recov_fdce_C_CLR)     -0.331     8.678    u2/smi_config_inst/write_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/write_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.484ns (14.866%)  route 2.772ns (85.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 8.847 - 5.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.444     4.094    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.379     4.473 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.519     4.992    u2/smi_config_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.105     5.097 f  u2/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         2.253     7.350    u2/smi_config_inst/state[16]_i_2_n_0
    SLICE_X5Y138         FDCE                                         f  u2/smi_config_inst/write_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         1.328     8.847    u2/smi_config_inst/clk
    SLICE_X5Y138         FDCE                                         r  u2/smi_config_inst/write_data_reg[6]/C
                         clock pessimism              0.197     9.044    
                         clock uncertainty           -0.035     9.009    
    SLICE_X5Y138         FDCE (Recov_fdce_C_CLR)     -0.331     8.678    u2/smi_config_inst/write_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  1.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.782%)  route 0.418ns (69.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.601     1.640    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.225     2.006    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          0.193     2.245    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y155         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.959     2.087    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y155         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[13]/C
                         clock pessimism             -0.094     1.994    
    SLICE_X0Y155         FDCE (Remov_fdce_C_CLR)     -0.092     1.902    u2/smi_config_inst/smi_inst/mdc_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.782%)  route 0.418ns (69.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.601     1.640    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.225     2.006    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          0.193     2.245    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y155         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.959     2.087    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y155         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[14]/C
                         clock pessimism             -0.094     1.994    
    SLICE_X0Y155         FDCE (Remov_fdce_C_CLR)     -0.092     1.902    u2/smi_config_inst/smi_inst/mdc_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.782%)  route 0.418ns (69.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.601     1.640    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.225     2.006    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          0.193     2.245    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y155         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.959     2.087    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y155         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[15]/C
                         clock pessimism             -0.094     1.994    
    SLICE_X0Y155         FDCE (Remov_fdce_C_CLR)     -0.092     1.902    u2/smi_config_inst/smi_inst/mdc_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.782%)  route 0.418ns (69.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.601     1.640    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.225     2.006    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          0.193     2.245    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y155         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.959     2.087    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y155         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[16]/C
                         clock pessimism             -0.094     1.994    
    SLICE_X0Y155         FDCE (Remov_fdce_C_CLR)     -0.092     1.902    u2/smi_config_inst/smi_inst/mdc_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.904%)  route 0.481ns (72.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.601     1.640    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.225     2.006    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          0.256     2.307    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y154         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.959     2.087    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y154         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[10]/C
                         clock pessimism             -0.094     1.994    
    SLICE_X0Y154         FDCE (Remov_fdce_C_CLR)     -0.092     1.902    u2/smi_config_inst/smi_inst/mdc_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.904%)  route 0.481ns (72.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.601     1.640    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.225     2.006    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          0.256     2.307    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y154         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.959     2.087    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y154         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[11]/C
                         clock pessimism             -0.094     1.994    
    SLICE_X0Y154         FDCE (Remov_fdce_C_CLR)     -0.092     1.902    u2/smi_config_inst/smi_inst/mdc_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.738%)  route 0.510ns (73.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.601     1.640    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.225     2.006    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          0.285     2.336    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y152         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.960     2.088    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y152         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[0]/C
                         clock pessimism             -0.094     1.995    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.092     1.903    u2/smi_config_inst/smi_inst/mdc_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.738%)  route 0.510ns (73.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.601     1.640    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.225     2.006    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          0.285     2.336    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y152         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.960     2.088    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y152         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_r_reg/C
                         clock pessimism             -0.094     1.995    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.092     1.903    u2/smi_config_inst/smi_inst/mdc_r_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.902%)  route 0.532ns (74.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.601     1.640    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.225     2.006    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          0.307     2.359    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y156         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.959     2.087    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y156         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[17]/C
                         clock pessimism             -0.094     1.994    
    SLICE_X0Y156         FDCE (Remov_fdce_C_CLR)     -0.092     1.902    u2/smi_config_inst/smi_inst/mdc_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.902%)  route 0.532ns (74.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.601     1.640    u2/reset_m0/sys_clk_BUFG
    SLICE_X0Y149         FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.225     2.006    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          0.307     2.359    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y156         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=699, routed)         0.959     2.087    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y156         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[18]/C
                         clock pessimism             -0.094     1.994    
    SLICE_X0Y156         FDCE (Remov_fdce_C_CLR)     -0.092     1.902    u2/smi_config_inst/smi_inst/mdc_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.457    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  rgmii1_rxc
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        6.803ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.981ns  (logic 0.348ns (35.471%)  route 0.633ns (64.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y164                                     0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X26Y164        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.633     0.981    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X24Y166        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X24Y166        FDRE (Setup_fdre_C_D)       -0.216     7.784    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.721ns  (logic 0.348ns (48.284%)  route 0.373ns (51.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y164                                     0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X20Y164        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.373     0.721    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X19Y164        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X19Y164        FDRE (Setup_fdre_C_D)       -0.210     7.790    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.841ns  (logic 0.379ns (45.064%)  route 0.462ns (54.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y164                                     0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X26Y164        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.462     0.841    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X25Y166        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X25Y166        FDRE (Setup_fdre_C_D)       -0.075     7.925    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.709ns  (logic 0.348ns (49.099%)  route 0.361ns (50.901%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y164                                     0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X18Y164        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.361     0.709    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X18Y165        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X18Y165        FDRE (Setup_fdre_C_D)       -0.207     7.793    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.702ns  (logic 0.348ns (49.561%)  route 0.354ns (50.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165                                     0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X21Y165        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.354     0.702    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X22Y165        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y165        FDRE (Setup_fdre_C_D)       -0.210     7.790    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  7.088    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.702ns  (logic 0.348ns (49.581%)  route 0.354ns (50.419%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y164                                     0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X26Y164        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.354     0.702    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X25Y166        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X25Y166        FDRE (Setup_fdre_C_D)       -0.207     7.793    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.771ns  (logic 0.379ns (49.169%)  route 0.392ns (50.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y164                                     0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X20Y164        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.392     0.771    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X19Y164        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X19Y164        FDRE (Setup_fdre_C_D)       -0.075     7.925    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.749ns  (logic 0.379ns (50.570%)  route 0.370ns (49.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y164                                     0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X26Y164        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.370     0.749    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X22Y165        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y165        FDRE (Setup_fdre_C_D)       -0.073     7.927    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.725ns  (logic 0.379ns (52.283%)  route 0.346ns (47.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y164                                     0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X18Y164        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.346     0.725    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X18Y165        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X18Y165        FDRE (Setup_fdre_C_D)       -0.075     7.925    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.582ns  (logic 0.348ns (59.797%)  route 0.234ns (40.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y164                                     0.000     0.000 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X18Y164        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.234     0.582    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X18Y165        FDRE                                         r  u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X18Y165        FDRE (Setup_fdre_C_D)       -0.210     7.790    u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  7.208    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  rgmii2_rxc
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        6.863ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.929ns  (logic 0.348ns (37.462%)  route 0.581ns (62.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y170                                     0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X18Y170        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.581     0.929    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X27Y170        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X27Y170        FDRE (Setup_fdre_C_D)       -0.208     7.792    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.827ns  (logic 0.348ns (42.083%)  route 0.479ns (57.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y171                                     0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X20Y171        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.479     0.827    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X27Y170        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X27Y170        FDRE (Setup_fdre_C_D)       -0.207     7.793    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                  6.966    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.748ns  (logic 0.348ns (46.535%)  route 0.400ns (53.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y170                                     0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X18Y170        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.400     0.748    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X21Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X21Y169        FDRE (Setup_fdre_C_D)       -0.207     7.793    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.876ns  (logic 0.379ns (43.261%)  route 0.497ns (56.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y170                                     0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X18Y170        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.497     0.876    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X27Y170        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X27Y170        FDRE (Setup_fdre_C_D)       -0.075     7.925    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.878ns  (logic 0.379ns (43.171%)  route 0.499ns (56.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y171                                     0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X20Y171        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.499     0.878    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X22Y171        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y171        FDRE (Setup_fdre_C_D)       -0.073     7.927    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.191%)  route 0.374ns (51.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y169                                     0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X18Y169        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.374     0.722    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X20Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X20Y169        FDRE (Setup_fdre_C_D)       -0.212     7.788    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.721ns  (logic 0.348ns (48.256%)  route 0.373ns (51.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y170                                     0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X18Y170        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.373     0.721    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X20Y170        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X20Y170        FDRE (Setup_fdre_C_D)       -0.212     7.788    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.770ns  (logic 0.379ns (49.197%)  route 0.391ns (50.803%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y170                                     0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X18Y170        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.391     0.770    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X20Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X20Y169        FDRE (Setup_fdre_C_D)       -0.073     7.927    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.734ns  (logic 0.379ns (51.657%)  route 0.355ns (48.343%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y170                                     0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X18Y170        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.355     0.734    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X21Y169        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X21Y169        FDRE (Setup_fdre_C_D)       -0.075     7.925    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.580ns  (logic 0.348ns (60.003%)  route 0.232ns (39.997%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y171                                     0.000     0.000 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X20Y171        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.232     0.580    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X20Y170        FDRE                                         r  u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X20Y170        FDRE (Setup_fdre_C_D)       -0.210     7.790    u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  7.210    





