Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 04:29:46 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_GM/NonUniformILP/fir_GM_NonUniformILP_5_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 1.092ns (35.558%)  route 1.979ns (64.442%))
  Logic Levels:           11  (CARRY8=3 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 6.621 - 4.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 1.366ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.961ns (routing 1.239ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4052, routed)        2.231     3.182    Sum7_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X131Y213       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y213       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.261 r  Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/Q
                         net (fo=1, routed)           0.173     3.434    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/Q[10]
    SLICE_X128Y213       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.582 r  Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__0/O
                         net (fo=1, routed)           0.262     3.844    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__0_n_0
    SLICE_X126Y214       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     3.881 r  Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__0/O
                         net (fo=1, routed)           0.282     4.163    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__0_n_0
    SLICE_X128Y214       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     4.216 r  Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__0/O
                         net (fo=1, routed)           0.044     4.260    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__0_n_0
    SLICE_X128Y214       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     4.349 r  Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1__0/O
                         net (fo=4, routed)           0.156     4.505    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X127Y212       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.555 r  Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9__0/O
                         net (fo=1, routed)           0.009     4.564    Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X127Y212       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.754 r  Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.780    Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X127Y213       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.795 r  Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.821    Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X127Y214       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.937 f  Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/O[7]
                         net (fo=6, routed)           0.303     5.240    Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/level5[24]
    SLICE_X126Y214       LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     5.407 f  Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__0/O
                         net (fo=1, routed)           0.124     5.531    Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__0_n_0
    SLICE_X126Y213       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.629 f  Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__0/O
                         net (fo=6, routed)           0.287     5.916    Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__0_n_0
    SLICE_X127Y211       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     5.966 r  Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1__0/O
                         net (fo=13, routed)          0.287     6.253    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X128Y212       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4052, routed)        1.961     6.621    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X128Y212       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]/C
                         clock pessimism              0.454     7.075    
                         clock uncertainty           -0.035     7.039    
    SLICE_X128Y212       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     6.965    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  0.713    




