
*** Running vivado
    with args -log final_proj.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source final_proj.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source final_proj.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 471.727 ; gain = 185.934
Command: read_checkpoint -auto_incremental -incremental C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/utils_1/imports/synth_1/final_proj.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/utils_1/imports/synth_1/final_proj.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top final_proj -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1244
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1334.105 ; gain = 442.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'final_proj' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/final_proj.v:1]
INFO: [Synth 8-6157] synthesizing module 'microsecond_timer' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/microsecond_timer.v:2]
INFO: [Synth 8-6155] done synthesizing module 'microsecond_timer' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/microsecond_timer.v:2]
INFO: [Synth 8-6157] synthesizing module 'millisecond_timer' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/millisecond_timer.v:2]
INFO: [Synth 8-6155] done synthesizing module 'millisecond_timer' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/millisecond_timer.v:2]
INFO: [Synth 8-6157] synthesizing module 'segment_timer' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/seg_timer.v:2]
INFO: [Synth 8-6155] done synthesizing module 'segment_timer' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/seg_timer.v:2]
INFO: [Synth 8-6157] synthesizing module 'USM' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/USM.v:1]
WARNING: [Synth 8-6090] variable 'usn_read_started' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/USM.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/USM.v:111]
INFO: [Synth 8-6155] done synthesizing module 'USM' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/USM.v:1]
INFO: [Synth 8-6157] synthesizing module 'PWM' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/PWM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/PWM.v:1]
INFO: [Synth 8-6157] synthesizing module 'CTRL' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/CTRL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CTRL' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/CTRL.v:1]
INFO: [Synth 8-6157] synthesizing module 'vgatop' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/new/vgaTop.v:1]
INFO: [Synth 8-6157] synthesizing module 'vgasync' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_vga/finial_vga.srcs/sources_1/new/vgasync.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.runs/synth_1/.Xil/Vivado-26812-DESKTOP-4G64301/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.runs/synth_1/.Xil/Vivado-26812-DESKTOP-4G64301/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vgasync' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_vga/finial_vga.srcs/sources_1/new/vgasync.v:3]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_vga/finial_vga.srcs/sources_1/new/font_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_vga/finial_vga.srcs/sources_1/new/font_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vgatop' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/new/vgaTop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'final_proj' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/imports/projects/finial_project/finial_project.srcs/sources_1/imports/Downloads/final_proj.v:1]
WARNING: [Synth 8-7129] Port row[3] in module font_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module PWM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1452.363 ; gain = 560.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1452.363 ; gain = 560.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1452.363 ; gain = 560.340
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1452.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'vga_instance/v1/clk_inst'
Finished Parsing XDC File [c:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'vga_instance/v1/clk_inst'
Parsing XDC File [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/constrs_1/imports/Downloads/final_proj.xdc]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/constrs_1/imports/Downloads/final_proj.xdc:97]
Finished Parsing XDC File [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/constrs_1/imports/Downloads/final_proj.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/constrs_1/imports/Downloads/final_proj.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/final_proj_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/constrs_1/imports/Downloads/final_proj.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_proj_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_proj_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1551.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1551.168 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1551.168 ; gain = 659.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1551.168 ; gain = 659.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for vga_instance/v1/clk_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1551.168 ; gain = 659.145
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'line_start_y_reg' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/finial4/finial4.srcs/sources_1/imports/sources_1/new/vgaTop.v:145]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1551.168 ; gain = 659.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	  12 Input   13 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 5     
	   4 Input    8 Bit        Muxes := 2     
	  23 Input    8 Bit        Muxes := 1     
	  36 Input    8 Bit        Muxes := 1     
	  48 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 70    
	   8 Input    7 Bit        Muxes := 7     
	   4 Input    7 Bit        Muxes := 17    
	   6 Input    7 Bit        Muxes := 10    
	   3 Input    7 Bit        Muxes := 2     
	  12 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 15    
	   8 Input    6 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   4 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port row[3] in module font_rom is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (line_start_y_reg[7]) is unused and will be removed from module vgatop.
WARNING: [Synth 8-3332] Sequential element (line_start_y_reg[6]) is unused and will be removed from module vgatop.
WARNING: [Synth 8-3332] Sequential element (line_start_y_reg[5]) is unused and will be removed from module vgatop.
WARNING: [Synth 8-3332] Sequential element (line_start_y_reg[4]) is unused and will be removed from module vgatop.
WARNING: [Synth 8-3332] Sequential element (line_start_y_reg[3]) is unused and will be removed from module vgatop.
WARNING: [Synth 8-3332] Sequential element (line_start_y_reg[0]) is unused and will be removed from module vgatop.
