<!doctype html>
<html>
<head>
<title>Config_reg (QSPI) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___qspi.html")>QSPI Module</a> &gt; Config_reg (QSPI) Register</p><h1>Config_reg (QSPI) Register</h1>
<h2>Config_reg (QSPI) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>Config_reg</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000000</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF0F0000 (QSPI)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x80000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>QSPI configuration register</td></tr>
</table>
<p>Note: Change this value only when controller is not communicating with the memory device.</p>
<h2>Config_reg (QSPI) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>leg_flsh</td><td class="center">31</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Flash memory interface mode control:<br/>1: Flash memory interface mode<br/>0: legacy SPI mode<br/>This control is required to enable or disable automatic recognition of instruction bytes in the first byte of a transfer.<br/>If this mode is disabled, the core will operate in standard SPI mode, with no dual- or quad-bit input or output capability; the extended bits will be configured as inputs to prevent any driver contention on these pins.<br/>If enabled, flash memory interface instructions are automatically recognized and the I/O configured accordingly.<br/></td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">30:27</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved, read as zero, ignored on write.</td></tr>
<tr valign=top><td>endian</td><td class="center">26</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>0: little endian format when writing to the transmit data register 0x1C or reading from the receive data register 0x20.<br/>1: big endian format when writing to the transmit data register 0x1C or reading from the receive data register 0x20.<br/></td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">25:20</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved, read as zero, ignored on write.</td></tr>
<tr valign=top><td>Holdb_dr</td><td class="center">19</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>If set, Holdb and WPn pins are actively driven by the qspi controller in 1-bit and 2-bit modes.<br/>If not set, then external pull up is required on HOLDb and WPn pins.<br/>Note that this bit doesn't affect the quad (4-bit) mode as Controller always drives these pins in quad mode.<br/>It is highly recommended to set this bit always(irrespective of mode of operation) while using QSPI.<br/></td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">18:17</td><td class="tooltip grayback">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>Man_start_com</td><td class="center">16</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Manual Start Command<br/>0: don't care<br/>1: start transmission of data<br/></td></tr>
<tr valign=top><td>Man_start_en</td><td class="center">15</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Manual Start Enable<br/>0: auto mode<br/>1: enables manual start<br/></td></tr>
<tr valign=top><td>Manual_CS</td><td class="center">14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Manual CS<br/>0: auto mode<br/>1: manual CS mode<br/></td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">13:11</td><td class="tooltip grayback">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>PCS</td><td class="center">10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Peripheral chip select line, directly drive n_ss_out if Manual_CS is set. In manual CS mode, this bit should be programmed before writing Transmit Data Registers (TXDx).<br/></td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 9</td><td class="tooltip grayback">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>REF_CLK</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Reserved. Must be 0</td></tr>
<tr valign=top><td>FIFO_WIDTH</td><td class="center"> 7:6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>FIFO width<br/>Must be set to 2'b11 (32bits). All other settings are not supported.</td></tr>
<tr valign=top><td>BAUD_RATE_DIV</td><td class="center"> 5:3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Master mode baud rate divisor<br/>000: divide by 2. This is the only baud rate setting that can be used if the loopback clock is enabled [USE_LPBK].<br/>001: divide by 4<br/>010: divide by 8<br/>011: divide by 16<br/>100: divide by 32<br/>101: divide by 64<br/>110: divide by 128<br/>111: divide by 256<br/></td></tr>
<tr valign=top><td>CLK_PH</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Clock phase<br/>0: QSPI clock is active outside the word<br/>1: QSPI clock is inactive outside the word<br/>Note: For {CLK_PH, CLK_POL}, only 2'b11 and 2'b00 are supported.<br/></td></tr>
<tr valign=top><td>CLK_POL</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Clock polarity outside QSPI word<br/>0: QSPI clock is quiescent low<br/>1: QSPI clock is quiescent high<br/>Note: For {CLK_PH, CLK_POL}, only 2'b11 and 2'b00 are supported.<br/></td></tr>
<tr valign=top><td>MODE_SEL</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Mode select<br/>0: reserved<br/>1: QSPI is in master mode<br/>In QSPI boot mode, ROM code will set this bit. In other boot modes, this bit must be set before using QSPI.<br/></td></tr>
</table><p id=foot class=footer></p>
</body>
</html>