Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 17 18:31:31 2019
| Host         : inyo running 64-bit Pop!_OS 18.10
| Command      : report_timing_summary -max_paths 10 -file mmap_wrapper_timing_summary_routed.rpt -pb mmap_wrapper_timing_summary_routed.pb -rpx mmap_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mmap_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 205 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.604       -3.604                      1                  797        0.053        0.000                      0                  797       -0.303       -0.303                       1                   323  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
clk_fpga_0                                 {0.000 5.000}        10.000          100.000         
clk_fpga_1                                 {0.000 10.000}       20.000          50.000          
sys_clk_pin                                {0.000 4.000}        8.000           125.000         
  clk_out1_mmap_clk_wiz_0_1                {0.000 4.630}        9.259           108.000         
    CLKFBIN_1                              {0.000 4.630}        9.259           108.000         
    PixelClkIO_1                           {0.000 4.630}        9.259           108.000         
    SerialClkIO_1                          {0.000 0.926}        1.852           540.000         
  clkfbout_mmap_clk_wiz_0_1                {0.000 20.000}       40.000          25.000          
sysclk                                     {0.000 4.000}        8.000           125.000         
  clk_out1_mmap_clk_wiz_0                  {0.000 4.630}        9.259           108.000         
    CLKFBIN                                {0.000 4.630}        9.259           108.000         
    PixelClkIO                             {0.000 4.630}        9.259           108.000         
    SerialClkIO                            {0.000 0.926}        1.852           540.000         
    mmap_i/display/rgb2dvi_0/U0/SerialClk  {0.000 0.926}        1.852           540.000         
  clkfbout_mmap_clk_wiz_0                  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                     7.845        0.000                       0                     1  
clk_fpga_1                        10.420        0.000                      0                  345        0.154        0.000                      0                  345        9.500        0.000                       0                   104  
sys_clk_pin                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_mmap_clk_wiz_0_1        4.606        0.000                      0                  410        0.164        0.000                      0                  410        2.630        0.000                       0                   192  
    CLKFBIN_1                                                                                                                                                                  8.010        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                               7.104        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                             -0.303       -0.303                       1                    10  
  clkfbout_mmap_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_mmap_clk_wiz_0          4.605        0.000                      0                  410        0.164        0.000                      0                  410        2.630        0.000                       0                   192  
    CLKFBIN                                                                                                                                                                    8.010        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                 7.104        0.000                       0                    10  
    SerialClkIO                                                                                                                                                               -0.303       -0.303                       1                    10  
  clkfbout_mmap_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmap_clk_wiz_0_1  clk_fpga_1                      -3.604       -3.604                      1                    1        0.555        0.000                      0                    1  
clk_out1_mmap_clk_wiz_0    clk_fpga_1                      -3.604       -3.604                      1                    1        0.555        0.000                      0                    1  
clk_out1_mmap_clk_wiz_0    clk_out1_mmap_clk_wiz_0_1        4.605        0.000                      0                  410        0.053        0.000                      0                  410  
clk_out1_mmap_clk_wiz_0_1  PixelClkIO_1                     3.394        0.000                      0                   38        0.166        0.000                      0                   38  
clk_out1_mmap_clk_wiz_0    PixelClkIO_1                     3.393        0.000                      0                   38        0.166        0.000                      0                   38  
clk_out1_mmap_clk_wiz_0_1  clk_out1_mmap_clk_wiz_0          4.605        0.000                      0                  410        0.053        0.000                      0                  410  
clk_out1_mmap_clk_wiz_0_1  PixelClkIO                       3.394        0.000                      0                   38        0.166        0.000                      0                   38  
clk_out1_mmap_clk_wiz_0    PixelClkIO                       3.393        0.000                      0                   38        0.166        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_out1_mmap_clk_wiz_0    clk_out1_mmap_clk_wiz_0          7.771        0.000                      0                    4        0.374        0.000                      0                    4  
**async_default**          clk_out1_mmap_clk_wiz_0_1  clk_out1_mmap_clk_wiz_0          7.771        0.000                      0                    4        0.264        0.000                      0                    4  
**async_default**          clk_out1_mmap_clk_wiz_0    clk_out1_mmap_clk_wiz_0_1        7.771        0.000                      0                    4        0.264        0.000                      0                    4  
**async_default**          clk_out1_mmap_clk_wiz_0_1  clk_out1_mmap_clk_wiz_0_1        7.772        0.000                      0                    4        0.374        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       10.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.420ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/line_0/inst/D_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 4.615ns (49.445%)  route 4.719ns (50.555%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 22.961 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.974     3.268    mmap_i/linetest_0/inst/clk
    SLICE_X105Y111       FDRE                                         r  mmap_i/linetest_0/inst/y0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.419     3.687 r  mmap_i/linetest_0/inst/y0_reg[7]/Q
                         net (fo=64, routed)          0.832     4.519    mmap_i/line_0/inst/y0[5]
    SLICE_X102Y113       LUT2 (Prop_lut2_I1_O)        0.299     4.818 r  mmap_i/line_0/inst/dq1[8]_i_12/O
                         net (fo=1, routed)           0.000     4.818    mmap_i/line_0/inst/dq1[8]_i_12_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.351 r  mmap_i/line_0/inst/dq1_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.351    mmap_i/line_0/inst/dq1_reg[8]_i_7_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.508 r  mmap_i/line_0/inst/qstop_reg[8]_i_2/CO[1]
                         net (fo=37, routed)          1.115     6.624    mmap_i/line_0/inst/qstop_reg[8]_i_2_n_2
    SLICE_X103Y110       LUT4 (Prop_lut4_I2_O)        0.358     6.982 r  mmap_i/line_0/inst/dq1[2]_i_2/O
                         net (fo=6, routed)           1.084     8.065    mmap_i/line_0/inst/p_0_in1_in[2]
    SLICE_X102Y110       LUT4 (Prop_lut4_I2_O)        0.332     8.397 r  mmap_i/line_0/inst/steep0_carry_i_7/O
                         net (fo=1, routed)           0.000     8.397    mmap_i/line_0/inst/steep0_carry_i_7_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.930 r  mmap_i/line_0/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.930    mmap_i/line_0/inst/steep0_carry_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.184 r  mmap_i/line_0/inst/steep0_carry__0/CO[0]
                         net (fo=54, routed)          0.458     9.642    mmap_i/line_0/inst/steep0_carry__0_n_3
    SLICE_X105Y110       LUT5 (Prop_lut5_I3_O)        0.367    10.009 r  mmap_i/line_0/inst/D0_carry_i_5/O
                         net (fo=1, routed)           0.661    10.670    mmap_i/line_0/inst/C[1]
    SLICE_X104Y110       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.617    11.287 r  mmap_i/line_0/inst/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.287    mmap_i/line_0/inst/D0_carry_n_0
    SLICE_X104Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.404 r  mmap_i/line_0/inst/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.404    mmap_i/line_0/inst/D0_carry__0_n_0
    SLICE_X104Y112       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.727 r  mmap_i/line_0/inst/D0_carry__1/O[1]
                         net (fo=1, routed)           0.569    12.296    mmap_i/line_0/inst/D0_carry__1_n_6
    SLICE_X104Y108       LUT4 (Prop_lut4_I0_O)        0.306    12.602 r  mmap_i/line_0/inst/D[10]_i_2/O
                         net (fo=1, routed)           0.000    12.602    mmap_i/line_0/inst/D[10]_i_2_n_0
    SLICE_X104Y108       FDRE                                         r  mmap_i/line_0/inst/D_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.782    22.961    mmap_i/line_0/inst/clk
    SLICE_X104Y108       FDRE                                         r  mmap_i/line_0/inst/D_reg[10]/C
                         clock pessimism              0.284    23.245    
                         clock uncertainty           -0.302    22.943    
    SLICE_X104Y108       FDRE (Setup_fdre_C_D)        0.079    23.022    mmap_i/line_0/inst/D_reg[10]
  -------------------------------------------------------------------
                         required time                         23.022    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                 10.420    

Slack (MET) :             10.451ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/line_0/inst/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 3.730ns (40.272%)  route 5.532ns (59.728%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 22.959 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.974     3.268    mmap_i/linetest_0/inst/clk
    SLICE_X105Y111       FDRE                                         r  mmap_i/linetest_0/inst/y0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.419     3.687 r  mmap_i/linetest_0/inst/y0_reg[7]/Q
                         net (fo=64, routed)          0.832     4.519    mmap_i/line_0/inst/y0[5]
    SLICE_X102Y113       LUT2 (Prop_lut2_I1_O)        0.299     4.818 r  mmap_i/line_0/inst/dq1[8]_i_12/O
                         net (fo=1, routed)           0.000     4.818    mmap_i/line_0/inst/dq1[8]_i_12_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.351 r  mmap_i/line_0/inst/dq1_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.351    mmap_i/line_0/inst/dq1_reg[8]_i_7_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.508 r  mmap_i/line_0/inst/qstop_reg[8]_i_2/CO[1]
                         net (fo=37, routed)          1.115     6.624    mmap_i/line_0/inst/qstop_reg[8]_i_2_n_2
    SLICE_X103Y110       LUT4 (Prop_lut4_I2_O)        0.358     6.982 r  mmap_i/line_0/inst/dq1[2]_i_2/O
                         net (fo=6, routed)           1.084     8.065    mmap_i/line_0/inst/p_0_in1_in[2]
    SLICE_X102Y110       LUT4 (Prop_lut4_I2_O)        0.332     8.397 r  mmap_i/line_0/inst/steep0_carry_i_7/O
                         net (fo=1, routed)           0.000     8.397    mmap_i/line_0/inst/steep0_carry_i_7_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.930 r  mmap_i/line_0/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.930    mmap_i/line_0/inst/steep0_carry_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.184 r  mmap_i/line_0/inst/steep0_carry__0/CO[0]
                         net (fo=54, routed)          1.226    10.411    mmap_i/line_0/inst/steep0_carry__0_n_3
    SLICE_X94Y109        LUT4 (Prop_lut4_I3_O)        0.393    10.804 r  mmap_i/line_0/inst/dq0[5]_i_5/O
                         net (fo=13, routed)          0.594    11.398    mmap_i/line_0/inst/dq0[5]_i_5_n_0
    SLICE_X94Y110        LUT5 (Prop_lut5_I1_O)        0.328    11.726 r  mmap_i/line_0/inst/q0[5]_i_3/O
                         net (fo=1, routed)           0.680    12.406    mmap_i/line_0/inst/q0[5]_i_3_n_0
    SLICE_X94Y110        LUT6 (Prop_lut6_I1_O)        0.124    12.530 r  mmap_i/line_0/inst/q0[5]_i_1/O
                         net (fo=1, routed)           0.000    12.530    mmap_i/line_0/inst/q0[5]_i_1_n_0
    SLICE_X94Y110        FDRE                                         r  mmap_i/line_0/inst/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.780    22.959    mmap_i/line_0/inst/clk
    SLICE_X94Y110        FDRE                                         r  mmap_i/line_0/inst/q0_reg[5]/C
                         clock pessimism              0.247    23.206    
                         clock uncertainty           -0.302    22.904    
    SLICE_X94Y110        FDRE (Setup_fdre_C_D)        0.077    22.981    mmap_i/line_0/inst/q0_reg[5]
  -------------------------------------------------------------------
                         required time                         22.981    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                 10.451    

Slack (MET) :             10.517ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/line_0/inst/D_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 4.498ns (48.684%)  route 4.741ns (51.316%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 22.961 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.974     3.268    mmap_i/linetest_0/inst/clk
    SLICE_X105Y111       FDRE                                         r  mmap_i/linetest_0/inst/y0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.419     3.687 r  mmap_i/linetest_0/inst/y0_reg[7]/Q
                         net (fo=64, routed)          0.832     4.519    mmap_i/line_0/inst/y0[5]
    SLICE_X102Y113       LUT2 (Prop_lut2_I1_O)        0.299     4.818 r  mmap_i/line_0/inst/dq1[8]_i_12/O
                         net (fo=1, routed)           0.000     4.818    mmap_i/line_0/inst/dq1[8]_i_12_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.351 r  mmap_i/line_0/inst/dq1_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.351    mmap_i/line_0/inst/dq1_reg[8]_i_7_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.508 r  mmap_i/line_0/inst/qstop_reg[8]_i_2/CO[1]
                         net (fo=37, routed)          1.115     6.624    mmap_i/line_0/inst/qstop_reg[8]_i_2_n_2
    SLICE_X103Y110       LUT4 (Prop_lut4_I2_O)        0.358     6.982 r  mmap_i/line_0/inst/dq1[2]_i_2/O
                         net (fo=6, routed)           1.084     8.065    mmap_i/line_0/inst/p_0_in1_in[2]
    SLICE_X102Y110       LUT4 (Prop_lut4_I2_O)        0.332     8.397 r  mmap_i/line_0/inst/steep0_carry_i_7/O
                         net (fo=1, routed)           0.000     8.397    mmap_i/line_0/inst/steep0_carry_i_7_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.930 r  mmap_i/line_0/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.930    mmap_i/line_0/inst/steep0_carry_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.184 r  mmap_i/line_0/inst/steep0_carry__0/CO[0]
                         net (fo=54, routed)          0.458     9.642    mmap_i/line_0/inst/steep0_carry__0_n_3
    SLICE_X105Y110       LUT5 (Prop_lut5_I3_O)        0.367    10.009 r  mmap_i/line_0/inst/D0_carry_i_5/O
                         net (fo=1, routed)           0.661    10.670    mmap_i/line_0/inst/C[1]
    SLICE_X104Y110       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.617    11.287 r  mmap_i/line_0/inst/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.287    mmap_i/line_0/inst/D0_carry_n_0
    SLICE_X104Y111       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.610 r  mmap_i/line_0/inst/D0_carry__0/O[1]
                         net (fo=1, routed)           0.591    12.201    mmap_i/line_0/inst/D[6]
    SLICE_X104Y108       LUT4 (Prop_lut4_I0_O)        0.306    12.507 r  mmap_i/line_0/inst/D[6]_i_1/O
                         net (fo=1, routed)           0.000    12.507    mmap_i/line_0/inst/D[6]_i_1_n_0
    SLICE_X104Y108       FDRE                                         r  mmap_i/line_0/inst/D_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.782    22.961    mmap_i/line_0/inst/clk
    SLICE_X104Y108       FDRE                                         r  mmap_i/line_0/inst/D_reg[6]/C
                         clock pessimism              0.284    23.245    
                         clock uncertainty           -0.302    22.943    
    SLICE_X104Y108       FDRE (Setup_fdre_C_D)        0.081    23.024    mmap_i/line_0/inst/D_reg[6]
  -------------------------------------------------------------------
                         required time                         23.024    
                         arrival time                         -12.507    
  -------------------------------------------------------------------
                         slack                                 10.517    

Slack (MET) :             10.594ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/line_0/inst/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 3.606ns (39.763%)  route 5.463ns (60.237%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 22.957 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.974     3.268    mmap_i/linetest_0/inst/clk
    SLICE_X105Y111       FDRE                                         r  mmap_i/linetest_0/inst/y0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.419     3.687 r  mmap_i/linetest_0/inst/y0_reg[7]/Q
                         net (fo=64, routed)          0.832     4.519    mmap_i/line_0/inst/y0[5]
    SLICE_X102Y113       LUT2 (Prop_lut2_I1_O)        0.299     4.818 r  mmap_i/line_0/inst/dq1[8]_i_12/O
                         net (fo=1, routed)           0.000     4.818    mmap_i/line_0/inst/dq1[8]_i_12_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.351 r  mmap_i/line_0/inst/dq1_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.351    mmap_i/line_0/inst/dq1_reg[8]_i_7_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.508 r  mmap_i/line_0/inst/qstop_reg[8]_i_2/CO[1]
                         net (fo=37, routed)          1.115     6.624    mmap_i/line_0/inst/qstop_reg[8]_i_2_n_2
    SLICE_X103Y110       LUT4 (Prop_lut4_I2_O)        0.358     6.982 r  mmap_i/line_0/inst/dq1[2]_i_2/O
                         net (fo=6, routed)           1.084     8.065    mmap_i/line_0/inst/p_0_in1_in[2]
    SLICE_X102Y110       LUT4 (Prop_lut4_I2_O)        0.332     8.397 r  mmap_i/line_0/inst/steep0_carry_i_7/O
                         net (fo=1, routed)           0.000     8.397    mmap_i/line_0/inst/steep0_carry_i_7_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.930 r  mmap_i/line_0/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.930    mmap_i/line_0/inst/steep0_carry_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.184 r  mmap_i/line_0/inst/steep0_carry__0/CO[0]
                         net (fo=54, routed)          1.226    10.411    mmap_i/line_0/inst/steep0_carry__0_n_3
    SLICE_X94Y109        LUT4 (Prop_lut4_I3_O)        0.393    10.804 r  mmap_i/line_0/inst/dq0[5]_i_5/O
                         net (fo=13, routed)          1.205    12.009    mmap_i/line_0/inst/dq0[5]_i_5_n_0
    SLICE_X95Y112        LUT6 (Prop_lut6_I3_O)        0.328    12.337 r  mmap_i/line_0/inst/q0[3]_i_1/O
                         net (fo=1, routed)           0.000    12.337    mmap_i/line_0/inst/q0[3]_i_1_n_0
    SLICE_X95Y112        FDRE                                         r  mmap_i/line_0/inst/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.778    22.957    mmap_i/line_0/inst/clk
    SLICE_X95Y112        FDRE                                         r  mmap_i/line_0/inst/q0_reg[3]/C
                         clock pessimism              0.247    23.204    
                         clock uncertainty           -0.302    22.902    
    SLICE_X95Y112        FDRE (Setup_fdre_C_D)        0.029    22.931    mmap_i/line_0/inst/q0_reg[3]
  -------------------------------------------------------------------
                         required time                         22.931    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                 10.594    

Slack (MET) :             10.598ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/line_0/inst/q0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 3.730ns (40.935%)  route 5.382ns (59.065%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 22.956 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.974     3.268    mmap_i/linetest_0/inst/clk
    SLICE_X105Y111       FDRE                                         r  mmap_i/linetest_0/inst/y0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.419     3.687 r  mmap_i/linetest_0/inst/y0_reg[7]/Q
                         net (fo=64, routed)          0.832     4.519    mmap_i/line_0/inst/y0[5]
    SLICE_X102Y113       LUT2 (Prop_lut2_I1_O)        0.299     4.818 r  mmap_i/line_0/inst/dq1[8]_i_12/O
                         net (fo=1, routed)           0.000     4.818    mmap_i/line_0/inst/dq1[8]_i_12_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.351 r  mmap_i/line_0/inst/dq1_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.351    mmap_i/line_0/inst/dq1_reg[8]_i_7_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.508 r  mmap_i/line_0/inst/qstop_reg[8]_i_2/CO[1]
                         net (fo=37, routed)          1.115     6.624    mmap_i/line_0/inst/qstop_reg[8]_i_2_n_2
    SLICE_X103Y110       LUT4 (Prop_lut4_I2_O)        0.358     6.982 r  mmap_i/line_0/inst/dq1[2]_i_2/O
                         net (fo=6, routed)           1.084     8.065    mmap_i/line_0/inst/p_0_in1_in[2]
    SLICE_X102Y110       LUT4 (Prop_lut4_I2_O)        0.332     8.397 r  mmap_i/line_0/inst/steep0_carry_i_7/O
                         net (fo=1, routed)           0.000     8.397    mmap_i/line_0/inst/steep0_carry_i_7_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.930 r  mmap_i/line_0/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.930    mmap_i/line_0/inst/steep0_carry_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.184 r  mmap_i/line_0/inst/steep0_carry__0/CO[0]
                         net (fo=54, routed)          1.226    10.411    mmap_i/line_0/inst/steep0_carry__0_n_3
    SLICE_X94Y109        LUT4 (Prop_lut4_I3_O)        0.393    10.804 r  mmap_i/line_0/inst/dq0[5]_i_5/O
                         net (fo=13, routed)          0.699    11.503    mmap_i/line_0/inst/dq0[5]_i_5_n_0
    SLICE_X98Y113        LUT6 (Prop_lut6_I4_O)        0.328    11.831 r  mmap_i/line_0/inst/q0[8]_i_4/O
                         net (fo=1, routed)           0.425    12.256    mmap_i/line_0/inst/q0[8]_i_4_n_0
    SLICE_X96Y113        LUT2 (Prop_lut2_I1_O)        0.124    12.380 r  mmap_i/line_0/inst/q0[8]_i_2/O
                         net (fo=1, routed)           0.000    12.380    mmap_i/line_0/inst/q0[8]_i_2_n_0
    SLICE_X96Y113        FDRE                                         r  mmap_i/line_0/inst/q0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.777    22.956    mmap_i/line_0/inst/clk
    SLICE_X96Y113        FDRE                                         r  mmap_i/line_0/inst/q0_reg[8]/C
                         clock pessimism              0.247    23.203    
                         clock uncertainty           -0.302    22.901    
    SLICE_X96Y113        FDRE (Setup_fdre_C_D)        0.077    22.978    mmap_i/line_0/inst/q0_reg[8]
  -------------------------------------------------------------------
                         required time                         22.978    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                 10.598    

Slack (MET) :             10.605ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/line_0/inst/D_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 4.491ns (49.303%)  route 4.618ns (50.697%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.974     3.268    mmap_i/linetest_0/inst/clk
    SLICE_X105Y111       FDRE                                         r  mmap_i/linetest_0/inst/y0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.419     3.687 r  mmap_i/linetest_0/inst/y0_reg[7]/Q
                         net (fo=64, routed)          0.832     4.519    mmap_i/line_0/inst/y0[5]
    SLICE_X102Y113       LUT2 (Prop_lut2_I1_O)        0.299     4.818 r  mmap_i/line_0/inst/dq1[8]_i_12/O
                         net (fo=1, routed)           0.000     4.818    mmap_i/line_0/inst/dq1[8]_i_12_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.351 r  mmap_i/line_0/inst/dq1_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.351    mmap_i/line_0/inst/dq1_reg[8]_i_7_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.508 r  mmap_i/line_0/inst/qstop_reg[8]_i_2/CO[1]
                         net (fo=37, routed)          1.115     6.624    mmap_i/line_0/inst/qstop_reg[8]_i_2_n_2
    SLICE_X103Y110       LUT4 (Prop_lut4_I2_O)        0.358     6.982 r  mmap_i/line_0/inst/dq1[2]_i_2/O
                         net (fo=6, routed)           1.084     8.065    mmap_i/line_0/inst/p_0_in1_in[2]
    SLICE_X102Y110       LUT4 (Prop_lut4_I2_O)        0.332     8.397 r  mmap_i/line_0/inst/steep0_carry_i_7/O
                         net (fo=1, routed)           0.000     8.397    mmap_i/line_0/inst/steep0_carry_i_7_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.930 r  mmap_i/line_0/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.930    mmap_i/line_0/inst/steep0_carry_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.184 r  mmap_i/line_0/inst/steep0_carry__0/CO[0]
                         net (fo=54, routed)          0.458     9.642    mmap_i/line_0/inst/steep0_carry__0_n_3
    SLICE_X105Y110       LUT5 (Prop_lut5_I3_O)        0.367    10.009 r  mmap_i/line_0/inst/D0_carry_i_5/O
                         net (fo=1, routed)           0.661    10.670    mmap_i/line_0/inst/C[1]
    SLICE_X104Y110       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.617    11.287 r  mmap_i/line_0/inst/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.287    mmap_i/line_0/inst/D0_carry_n_0
    SLICE_X104Y111       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.602 r  mmap_i/line_0/inst/D0_carry__0/O[3]
                         net (fo=1, routed)           0.468    12.070    mmap_i/line_0/inst/D[8]
    SLICE_X102Y109       LUT4 (Prop_lut4_I0_O)        0.307    12.377 r  mmap_i/line_0/inst/D[8]_i_1/O
                         net (fo=1, routed)           0.000    12.377    mmap_i/line_0/inst/D[8]_i_1_n_0
    SLICE_X102Y109       FDRE                                         r  mmap_i/line_0/inst/D_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.781    22.960    mmap_i/line_0/inst/clk
    SLICE_X102Y109       FDRE                                         r  mmap_i/line_0/inst/D_reg[8]/C
                         clock pessimism              0.247    23.207    
                         clock uncertainty           -0.302    22.905    
    SLICE_X102Y109       FDRE (Setup_fdre_C_D)        0.077    22.982    mmap_i/line_0/inst/D_reg[8]
  -------------------------------------------------------------------
                         required time                         22.982    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                 10.605    

Slack (MET) :             10.657ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/line_0/inst/D_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 4.500ns (49.462%)  route 4.598ns (50.538%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.974     3.268    mmap_i/linetest_0/inst/clk
    SLICE_X105Y111       FDRE                                         r  mmap_i/linetest_0/inst/y0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.419     3.687 r  mmap_i/linetest_0/inst/y0_reg[7]/Q
                         net (fo=64, routed)          0.832     4.519    mmap_i/line_0/inst/y0[5]
    SLICE_X102Y113       LUT2 (Prop_lut2_I1_O)        0.299     4.818 r  mmap_i/line_0/inst/dq1[8]_i_12/O
                         net (fo=1, routed)           0.000     4.818    mmap_i/line_0/inst/dq1[8]_i_12_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.351 r  mmap_i/line_0/inst/dq1_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.351    mmap_i/line_0/inst/dq1_reg[8]_i_7_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.508 r  mmap_i/line_0/inst/qstop_reg[8]_i_2/CO[1]
                         net (fo=37, routed)          1.115     6.624    mmap_i/line_0/inst/qstop_reg[8]_i_2_n_2
    SLICE_X103Y110       LUT4 (Prop_lut4_I2_O)        0.358     6.982 r  mmap_i/line_0/inst/dq1[2]_i_2/O
                         net (fo=6, routed)           1.084     8.065    mmap_i/line_0/inst/p_0_in1_in[2]
    SLICE_X102Y110       LUT4 (Prop_lut4_I2_O)        0.332     8.397 r  mmap_i/line_0/inst/steep0_carry_i_7/O
                         net (fo=1, routed)           0.000     8.397    mmap_i/line_0/inst/steep0_carry_i_7_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.930 r  mmap_i/line_0/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.930    mmap_i/line_0/inst/steep0_carry_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.184 r  mmap_i/line_0/inst/steep0_carry__0/CO[0]
                         net (fo=54, routed)          0.458     9.642    mmap_i/line_0/inst/steep0_carry__0_n_3
    SLICE_X105Y110       LUT5 (Prop_lut5_I3_O)        0.367    10.009 r  mmap_i/line_0/inst/D0_carry_i_5/O
                         net (fo=1, routed)           0.661    10.670    mmap_i/line_0/inst/C[1]
    SLICE_X104Y110       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.617    11.287 r  mmap_i/line_0/inst/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.287    mmap_i/line_0/inst/D0_carry_n_0
    SLICE_X104Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.404 r  mmap_i/line_0/inst/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.404    mmap_i/line_0/inst/D0_carry__0_n_0
    SLICE_X104Y112       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.623 r  mmap_i/line_0/inst/D0_carry__1/O[0]
                         net (fo=1, routed)           0.448    12.071    mmap_i/line_0/inst/D[9]
    SLICE_X104Y109       LUT4 (Prop_lut4_I0_O)        0.295    12.366 r  mmap_i/line_0/inst/D[9]_i_1/O
                         net (fo=1, routed)           0.000    12.366    mmap_i/line_0/inst/D[9]_i_1_n_0
    SLICE_X104Y109       FDRE                                         r  mmap_i/line_0/inst/D_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.781    22.960    mmap_i/line_0/inst/clk
    SLICE_X104Y109       FDRE                                         r  mmap_i/line_0/inst/D_reg[9]/C
                         clock pessimism              0.284    23.244    
                         clock uncertainty           -0.302    22.942    
    SLICE_X104Y109       FDRE (Setup_fdre_C_D)        0.081    23.023    mmap_i/line_0/inst/D_reg[9]
  -------------------------------------------------------------------
                         required time                         23.023    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                 10.657    

Slack (MET) :             10.670ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/line_0/inst/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 3.730ns (41.464%)  route 5.266ns (58.536%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 22.958 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.974     3.268    mmap_i/linetest_0/inst/clk
    SLICE_X105Y111       FDRE                                         r  mmap_i/linetest_0/inst/y0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.419     3.687 r  mmap_i/linetest_0/inst/y0_reg[7]/Q
                         net (fo=64, routed)          0.832     4.519    mmap_i/line_0/inst/y0[5]
    SLICE_X102Y113       LUT2 (Prop_lut2_I1_O)        0.299     4.818 r  mmap_i/line_0/inst/dq1[8]_i_12/O
                         net (fo=1, routed)           0.000     4.818    mmap_i/line_0/inst/dq1[8]_i_12_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.351 r  mmap_i/line_0/inst/dq1_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.351    mmap_i/line_0/inst/dq1_reg[8]_i_7_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.508 r  mmap_i/line_0/inst/qstop_reg[8]_i_2/CO[1]
                         net (fo=37, routed)          1.115     6.624    mmap_i/line_0/inst/qstop_reg[8]_i_2_n_2
    SLICE_X103Y110       LUT4 (Prop_lut4_I2_O)        0.358     6.982 r  mmap_i/line_0/inst/dq1[2]_i_2/O
                         net (fo=6, routed)           1.084     8.065    mmap_i/line_0/inst/p_0_in1_in[2]
    SLICE_X102Y110       LUT4 (Prop_lut4_I2_O)        0.332     8.397 r  mmap_i/line_0/inst/steep0_carry_i_7/O
                         net (fo=1, routed)           0.000     8.397    mmap_i/line_0/inst/steep0_carry_i_7_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.930 r  mmap_i/line_0/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.930    mmap_i/line_0/inst/steep0_carry_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.184 r  mmap_i/line_0/inst/steep0_carry__0/CO[0]
                         net (fo=54, routed)          1.226    10.411    mmap_i/line_0/inst/steep0_carry__0_n_3
    SLICE_X94Y109        LUT4 (Prop_lut4_I3_O)        0.393    10.804 r  mmap_i/line_0/inst/dq0[5]_i_5/O
                         net (fo=13, routed)          0.388    11.192    mmap_i/line_0/inst/dq0[5]_i_5_n_0
    SLICE_X95Y110        LUT6 (Prop_lut6_I1_O)        0.328    11.520 r  mmap_i/line_0/inst/q0[1]_i_2/O
                         net (fo=1, routed)           0.620    12.140    mmap_i/line_0/inst/q0[1]_i_2_n_0
    SLICE_X95Y111        LUT6 (Prop_lut6_I0_O)        0.124    12.264 r  mmap_i/line_0/inst/q0[1]_i_1/O
                         net (fo=1, routed)           0.000    12.264    mmap_i/line_0/inst/q0[1]_i_1_n_0
    SLICE_X95Y111        FDRE                                         r  mmap_i/line_0/inst/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.779    22.958    mmap_i/line_0/inst/clk
    SLICE_X95Y111        FDRE                                         r  mmap_i/line_0/inst/q0_reg[1]/C
                         clock pessimism              0.247    23.205    
                         clock uncertainty           -0.302    22.903    
    SLICE_X95Y111        FDRE (Setup_fdre_C_D)        0.031    22.934    mmap_i/line_0/inst/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         22.934    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                 10.670    

Slack (MET) :             10.740ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/line_0/inst/D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 4.409ns (48.932%)  route 4.602ns (51.068%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.974     3.268    mmap_i/linetest_0/inst/clk
    SLICE_X105Y111       FDRE                                         r  mmap_i/linetest_0/inst/y0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.419     3.687 r  mmap_i/linetest_0/inst/y0_reg[7]/Q
                         net (fo=64, routed)          0.832     4.519    mmap_i/line_0/inst/y0[5]
    SLICE_X102Y113       LUT2 (Prop_lut2_I1_O)        0.299     4.818 r  mmap_i/line_0/inst/dq1[8]_i_12/O
                         net (fo=1, routed)           0.000     4.818    mmap_i/line_0/inst/dq1[8]_i_12_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.351 r  mmap_i/line_0/inst/dq1_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.351    mmap_i/line_0/inst/dq1_reg[8]_i_7_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.508 r  mmap_i/line_0/inst/qstop_reg[8]_i_2/CO[1]
                         net (fo=37, routed)          1.115     6.624    mmap_i/line_0/inst/qstop_reg[8]_i_2_n_2
    SLICE_X103Y110       LUT4 (Prop_lut4_I2_O)        0.358     6.982 r  mmap_i/line_0/inst/dq1[2]_i_2/O
                         net (fo=6, routed)           1.084     8.065    mmap_i/line_0/inst/p_0_in1_in[2]
    SLICE_X102Y110       LUT4 (Prop_lut4_I2_O)        0.332     8.397 r  mmap_i/line_0/inst/steep0_carry_i_7/O
                         net (fo=1, routed)           0.000     8.397    mmap_i/line_0/inst/steep0_carry_i_7_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.930 r  mmap_i/line_0/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.930    mmap_i/line_0/inst/steep0_carry_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.184 r  mmap_i/line_0/inst/steep0_carry__0/CO[0]
                         net (fo=54, routed)          0.458     9.642    mmap_i/line_0/inst/steep0_carry__0_n_3
    SLICE_X105Y110       LUT5 (Prop_lut5_I3_O)        0.367    10.009 r  mmap_i/line_0/inst/D0_carry_i_5/O
                         net (fo=1, routed)           0.661    10.670    mmap_i/line_0/inst/C[1]
    SLICE_X104Y110       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.617    11.287 r  mmap_i/line_0/inst/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.287    mmap_i/line_0/inst/D0_carry_n_0
    SLICE_X104Y111       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.526 r  mmap_i/line_0/inst/D0_carry__0/O[2]
                         net (fo=1, routed)           0.451    11.978    mmap_i/line_0/inst/D[7]
    SLICE_X104Y109       LUT4 (Prop_lut4_I0_O)        0.301    12.279 r  mmap_i/line_0/inst/D[7]_i_1/O
                         net (fo=1, routed)           0.000    12.279    mmap_i/line_0/inst/D[7]_i_1_n_0
    SLICE_X104Y109       FDRE                                         r  mmap_i/line_0/inst/D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.781    22.960    mmap_i/line_0/inst/clk
    SLICE_X104Y109       FDRE                                         r  mmap_i/line_0/inst/D_reg[7]/C
                         clock pessimism              0.284    23.244    
                         clock uncertainty           -0.302    22.942    
    SLICE_X104Y109       FDRE (Setup_fdre_C_D)        0.077    23.019    mmap_i/line_0/inst/D_reg[7]
  -------------------------------------------------------------------
                         required time                         23.019    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                 10.740    

Slack (MET) :             10.768ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/line_0/inst/D_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 4.383ns (48.788%)  route 4.601ns (51.212%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 22.961 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.974     3.268    mmap_i/linetest_0/inst/clk
    SLICE_X105Y111       FDRE                                         r  mmap_i/linetest_0/inst/y0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.419     3.687 r  mmap_i/linetest_0/inst/y0_reg[7]/Q
                         net (fo=64, routed)          0.832     4.519    mmap_i/line_0/inst/y0[5]
    SLICE_X102Y113       LUT2 (Prop_lut2_I1_O)        0.299     4.818 r  mmap_i/line_0/inst/dq1[8]_i_12/O
                         net (fo=1, routed)           0.000     4.818    mmap_i/line_0/inst/dq1[8]_i_12_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.351 r  mmap_i/line_0/inst/dq1_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.351    mmap_i/line_0/inst/dq1_reg[8]_i_7_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.508 r  mmap_i/line_0/inst/qstop_reg[8]_i_2/CO[1]
                         net (fo=37, routed)          1.115     6.624    mmap_i/line_0/inst/qstop_reg[8]_i_2_n_2
    SLICE_X103Y110       LUT4 (Prop_lut4_I2_O)        0.358     6.982 r  mmap_i/line_0/inst/dq1[2]_i_2/O
                         net (fo=6, routed)           1.084     8.065    mmap_i/line_0/inst/p_0_in1_in[2]
    SLICE_X102Y110       LUT4 (Prop_lut4_I2_O)        0.332     8.397 r  mmap_i/line_0/inst/steep0_carry_i_7/O
                         net (fo=1, routed)           0.000     8.397    mmap_i/line_0/inst/steep0_carry_i_7_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.930 r  mmap_i/line_0/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.930    mmap_i/line_0/inst/steep0_carry_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.184 r  mmap_i/line_0/inst/steep0_carry__0/CO[0]
                         net (fo=54, routed)          0.458     9.642    mmap_i/line_0/inst/steep0_carry__0_n_3
    SLICE_X105Y110       LUT5 (Prop_lut5_I3_O)        0.367    10.009 r  mmap_i/line_0/inst/D0_carry_i_5/O
                         net (fo=1, routed)           0.661    10.670    mmap_i/line_0/inst/C[1]
    SLICE_X104Y110       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.617    11.287 r  mmap_i/line_0/inst/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.287    mmap_i/line_0/inst/D0_carry_n_0
    SLICE_X104Y111       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.506 r  mmap_i/line_0/inst/D0_carry__0/O[0]
                         net (fo=1, routed)           0.451    11.957    mmap_i/line_0/inst/D[5]
    SLICE_X104Y108       LUT4 (Prop_lut4_I0_O)        0.295    12.252 r  mmap_i/line_0/inst/D[5]_i_1/O
                         net (fo=1, routed)           0.000    12.252    mmap_i/line_0/inst/D[5]_i_1_n_0
    SLICE_X104Y108       FDRE                                         r  mmap_i/line_0/inst/D_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.782    22.961    mmap_i/line_0/inst/clk
    SLICE_X104Y108       FDRE                                         r  mmap_i/line_0/inst/D_reg[5]/C
                         clock pessimism              0.284    23.245    
                         clock uncertainty           -0.302    22.943    
    SLICE_X104Y108       FDRE (Setup_fdre_C_D)        0.077    23.020    mmap_i/line_0/inst/D_reg[5]
  -------------------------------------------------------------------
                         required time                         23.020    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                 10.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mmap_i/line_0/inst/dq0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/line_0/inst/dq0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.670%)  route 0.102ns (35.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.689     1.025    mmap_i/line_0/inst/clk
    SLICE_X101Y108       FDRE                                         r  mmap_i/line_0/inst/dq0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y108       FDRE (Prop_fdre_C_Q)         0.141     1.166 r  mmap_i/line_0/inst/dq0_reg[1]/Q
                         net (fo=11, routed)          0.102     1.268    mmap_i/line_0/inst/dq0[1]
    SLICE_X100Y108       LUT6 (Prop_lut6_I0_O)        0.045     1.313 r  mmap_i/line_0/inst/dq0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.313    mmap_i/line_0/inst/dq0[2]_i_1_n_0
    SLICE_X100Y108       FDRE                                         r  mmap_i/line_0/inst/dq0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.963     1.329    mmap_i/line_0/inst/clk
    SLICE_X100Y108       FDRE                                         r  mmap_i/line_0/inst/dq0_reg[2]/C
                         clock pessimism             -0.291     1.038    
    SLICE_X100Y108       FDRE (Hold_fdre_C_D)         0.121     1.159    mmap_i/line_0/inst/dq0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mmap_i/line_0/inst/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.992%)  route 0.257ns (61.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.689     1.025    mmap_i/line_0/inst/clk
    SLICE_X98Y108        FDRE                                         r  mmap_i/line_0/inst/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y108        FDRE (Prop_fdre_C_Q)         0.164     1.189 r  mmap_i/line_0/inst/address_reg[6]/Q
                         net (fo=8, routed)           0.257     1.446    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X5Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.006     1.372    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.268     1.104    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.287    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mmap_i/line_0/inst/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.379%)  route 0.308ns (68.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.687     1.023    mmap_i/line_0/inst/clk
    SLICE_X97Y110        FDRE                                         r  mmap_i/line_0/inst/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y110        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  mmap_i/line_0/inst/address_reg[1]/Q
                         net (fo=8, routed)           0.308     1.472    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.999     1.365    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.268     1.097    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.280    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mmap_i/line_0/inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.176%)  route 0.311ns (68.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.687     1.023    mmap_i/line_0/inst/clk
    SLICE_X97Y110        FDRE                                         r  mmap_i/line_0/inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y110        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  mmap_i/line_0/inst/address_reg[0]/Q
                         net (fo=8, routed)           0.311     1.475    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.999     1.365    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.268     1.097    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.280    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mmap_i/line_0/inst/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.148%)  route 0.312ns (68.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.687     1.023    mmap_i/line_0/inst/clk
    SLICE_X97Y110        FDRE                                         r  mmap_i/line_0/inst/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y110        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  mmap_i/line_0/inst/address_reg[8]/Q
                         net (fo=8, routed)           0.312     1.476    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.999     1.365    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.268     1.097    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.280    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mmap_i/line_0/inst/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.888%)  route 0.315ns (69.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.687     1.023    mmap_i/line_0/inst/clk
    SLICE_X97Y110        FDRE                                         r  mmap_i/line_0/inst/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y110        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  mmap_i/line_0/inst/address_reg[8]/Q
                         net (fo=8, routed)           0.315     1.479    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X5Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.002     1.368    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.268     1.100    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.283    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mmap_i/line_0/inst/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.496%)  route 0.321ns (69.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.689     1.025    mmap_i/line_0/inst/clk
    SLICE_X99Y108        FDRE                                         r  mmap_i/line_0/inst/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y108        FDRE (Prop_fdre_C_Q)         0.141     1.166 r  mmap_i/line_0/inst/address_reg[7]/Q
                         net (fo=8, routed)           0.321     1.487    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X5Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.006     1.372    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.268     1.104    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.287    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mmap_i/line_0/inst/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.614%)  route 0.320ns (69.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.689     1.025    mmap_i/line_0/inst/clk
    SLICE_X99Y108        FDRE                                         r  mmap_i/line_0/inst/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y108        FDRE (Prop_fdre_C_Q)         0.141     1.166 r  mmap_i/line_0/inst/address_reg[15]/Q
                         net (fo=16, routed)          0.320     1.486    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X5Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.006     1.372    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.268     1.104    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.284    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mmap_i/line_0/inst/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.693%)  route 0.309ns (65.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.689     1.025    mmap_i/line_0/inst/clk
    SLICE_X98Y107        FDRE                                         r  mmap_i/line_0/inst/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y107        FDRE (Prop_fdre_C_Q)         0.164     1.189 r  mmap_i/line_0/inst/address_reg[12]/Q
                         net (fo=8, routed)           0.309     1.498    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X5Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.006     1.372    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.268     1.104    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.287    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mmap_i/line_0/inst/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.207%)  route 0.326ns (69.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.688     1.024    mmap_i/line_0/inst/clk
    SLICE_X97Y108        FDRE                                         r  mmap_i/line_0/inst/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.141     1.165 r  mmap_i/line_0/inst/address_reg[3]/Q
                         net (fo=8, routed)           0.326     1.491    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         0.999     1.365    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.268     1.097    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.280    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y22    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y23    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y24    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y23    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y24    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y21    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y22    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y21    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X98Y110   mmap_i/line_0/inst/steep_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X104Y113  mmap_i/linetest_0/inst/number_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X104Y113  mmap_i/linetest_0/inst/number_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X104Y113  mmap_i/linetest_0/inst/number_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X104Y113  mmap_i/linetest_0/inst/number_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X103Y113  mmap_i/linetest_0/inst/x0_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X103Y113  mmap_i/linetest_0/inst/x0_reg[8]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X103Y113  mmap_i/linetest_0/inst/y1_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X103Y113  mmap_i/linetest_0/inst/y1_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X98Y110   mmap_i/line_0/inst/steep_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X98Y110   mmap_i/line_0/inst/up_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X95Y114   mmap_i/line_0/inst/writing_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X104Y106  mmap_i/line_0/inst/D_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X104Y106  mmap_i/line_0/inst/D_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X94Y112   mmap_i/line_0/inst/q0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X95Y112   mmap_i/line_0/inst/q0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X96Y112   mmap_i/line_0/inst/q0_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X95Y113   mmap_i/line_0/inst/q0_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X96Y113   mmap_i/line_0/inst/q0_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X95Y114   mmap_i/line_0/inst/cmode_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X95Y114   mmap_i/line_0/inst/cmode_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.704ns (17.258%)  route 3.375ns (82.742%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 7.906 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  mmap_i/display/videogen_0/inst/hcount_reg[11]/Q
                         net (fo=4, routed)           0.840     0.549    mmap_i/display/vidsel_0/inst/hcount[1]
    SLICE_X103Y116       LUT3 (Prop_lut3_I1_O)        0.124     0.673 r  mmap_i/display/vidsel_0/inst/enable__0/O
                         net (fo=28, routed)          1.651     2.324    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/web[0]
    SLICE_X90Y111        LUT5 (Prop_lut5_I2_O)        0.124     2.448 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_35_LOPT_REMAP/O
                         net (fo=1, routed)           0.884     3.332    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_24
    RAMB36_X4Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.815     7.906    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.584     8.490    
                         clock uncertainty           -0.109     8.381    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.938    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.354ns (29.933%)  route 3.169ns (70.067%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 7.941 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.049    -0.667    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y133       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDRE (Prop_fdre_C_Q)         0.518    -0.149 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/Q
                         net (fo=9, routed)           1.335     1.186    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[2]
    SLICE_X110Y131       LUT4 (Prop_lut4_I3_O)        0.152     1.338 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_11__0/O
                         net (fo=5, routed)           0.862     2.200    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_11__0_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I4_O)        0.356     2.556 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_3__0/O
                         net (fo=1, routed)           0.972     3.528    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_3__0_n_0
    SLICE_X110Y131       LUT6 (Prop_lut6_I1_O)        0.328     3.856 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.856    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X110Y131       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.850     7.941    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y131       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.624     8.565    
                         clock uncertainty           -0.109     8.456    
    SLICE_X110Y131       FDRE (Setup_fdre_C_D)        0.031     8.487    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.021ns (26.192%)  route 2.877ns (73.808%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 7.867 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.970    -0.746    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_fdre_C_Q)         0.478    -0.268 f  mmap_i/display/videogen_0/inst/vcount_reg[7]/Q
                         net (fo=17, routed)          1.152     0.884    mmap_i/display/videogen_0/inst/vcount[7]
    SLICE_X104Y116       LUT6 (Prop_lut6_I2_O)        0.295     1.179 f  mmap_i/display/videogen_0/inst/vsync_i_3/O
                         net (fo=2, routed)           0.437     1.615    mmap_i/display/videogen_0/inst/vsync_i_3_n_0
    SLICE_X104Y116       LUT3 (Prop_lut3_I1_O)        0.124     1.739 f  mmap_i/display/videogen_0/inst/vcount[10]_i_3/O
                         net (fo=3, routed)           0.688     2.427    mmap_i/display/videogen_0/inst/vcount[10]_i_3_n_0
    SLICE_X104Y116       LUT5 (Prop_lut5_I0_O)        0.124     2.551 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.601     3.152    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.776     7.867    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[0]/C
                         clock pessimism              0.621     8.488    
                         clock uncertainty           -0.109     8.379    
    SLICE_X104Y116       FDRE (Setup_fdre_C_R)       -0.524     7.855    mmap_i/display/videogen_0/inst/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          7.855    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.021ns (26.192%)  route 2.877ns (73.808%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 7.867 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.970    -0.746    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_fdre_C_Q)         0.478    -0.268 f  mmap_i/display/videogen_0/inst/vcount_reg[7]/Q
                         net (fo=17, routed)          1.152     0.884    mmap_i/display/videogen_0/inst/vcount[7]
    SLICE_X104Y116       LUT6 (Prop_lut6_I2_O)        0.295     1.179 f  mmap_i/display/videogen_0/inst/vsync_i_3/O
                         net (fo=2, routed)           0.437     1.615    mmap_i/display/videogen_0/inst/vsync_i_3_n_0
    SLICE_X104Y116       LUT3 (Prop_lut3_I1_O)        0.124     1.739 f  mmap_i/display/videogen_0/inst/vcount[10]_i_3/O
                         net (fo=3, routed)           0.688     2.427    mmap_i/display/videogen_0/inst/vcount[10]_i_3_n_0
    SLICE_X104Y116       LUT5 (Prop_lut5_I0_O)        0.124     2.551 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.601     3.152    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.776     7.867    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[5]/C
                         clock pessimism              0.621     8.488    
                         clock uncertainty           -0.109     8.379    
    SLICE_X104Y116       FDRE (Setup_fdre_C_R)       -0.524     7.855    mmap_i/display/videogen_0/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.855    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/color_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.701ns (39.281%)  route 2.629ns (60.719%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 7.867 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.007    -0.709    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y23         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     0.319 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.384    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.809 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.611     2.420    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0][0]
    SLICE_X90Y111        LUT6 (Prop_lut6_I1_O)        0.124     2.544 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]/O
                         net (fo=2, routed)           0.953     3.497    mmap_i/display/vidsel_0/inst/memc
    SLICE_X103Y116       LUT4 (Prop_lut4_I0_O)        0.124     3.621 r  mmap_i/display/vidsel_0/inst/color[11]_i_1/O
                         net (fo=1, routed)           0.000     3.621    mmap_i/display/vidsel_0/inst/color[11]_i_1_n_0
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/color_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.776     7.867    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/color_reg[11]/C
                         clock pessimism              0.584     8.451    
                         clock uncertainty           -0.109     8.342    
    SLICE_X103Y116       FDRE (Setup_fdre_C_D)        0.029     8.371    mmap_i/display/vidsel_0/inst/color_reg[11]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.704ns (17.985%)  route 3.210ns (82.015%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 7.904 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  mmap_i/display/videogen_0/inst/hcount_reg[11]/Q
                         net (fo=4, routed)           0.840     0.549    mmap_i/display/vidsel_0/inst/hcount[1]
    SLICE_X103Y116       LUT3 (Prop_lut3_I1_O)        0.124     0.673 r  mmap_i/display/vidsel_0/inst/enable__0/O
                         net (fo=28, routed)          1.869     2.542    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb
    SLICE_X90Y112        LUT3 (Prop_lut3_I2_O)        0.124     2.666 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__2/i_/O
                         net (fo=2, routed)           0.501     3.167    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.813     7.904    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.584     8.488    
                         clock uncertainty           -0.109     8.379    
    RAMB36_X4Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.936    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[10]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.109     8.380    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.856    mmap_i/display/videogen_0/inst/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[6]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.109     8.380    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.856    mmap_i/display/videogen_0/inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.109     8.380    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.856    mmap_i/display/videogen_0/inst/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[8]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.109     8.380    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.856    mmap_i/display/videogen_0/inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/hcountd1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.470%)  route 0.128ns (47.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.685    -0.546    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  mmap_i/display/videogen_0/inst/hcount_reg[10]/Q
                         net (fo=4, routed)           0.128    -0.277    mmap_i/display/vidsel_0/inst/hcount[0]
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/hcountd1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.957    -0.783    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/hcountd1_reg[10]/C
                         clock pessimism              0.271    -0.512    
    SLICE_X103Y116       FDRE (Hold_fdre_C_D)         0.071    -0.441    mmap_i/display/vidsel_0/inst/hcountd1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel_0/inst/vsyncd1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/vsyncd2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.684    -0.547    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X104Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsyncd1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  mmap_i/display/vidsel_0/inst/vsyncd1_reg/Q
                         net (fo=1, routed)           0.116    -0.267    mmap_i/display/vidsel_0/inst/vsyncd1
    SLICE_X103Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsyncd2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.956    -0.784    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X103Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsyncd2_reg/C
                         clock pessimism              0.271    -0.513    
    SLICE_X103Y117       FDRE (Hold_fdre_C_D)         0.075    -0.438    mmap_i/display/vidsel_0/inst/vsyncd2_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.438%)  route 0.117ns (38.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.704    -0.527    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.269    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X110Y126       LUT5 (Prop_lut5_I3_O)        0.045    -0.224 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.224    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X110Y126       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.979    -0.761    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y126       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.271    -0.490    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092    -0.398    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.922%)  route 0.119ns (39.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.704    -0.527    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.267    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X110Y125       LUT5 (Prop_lut5_I3_O)        0.045    -0.222 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.222    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.978    -0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.271    -0.491    
    SLICE_X110Y125       FDRE (Hold_fdre_C_D)         0.091    -0.400    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.190ns (58.431%)  route 0.135ns (41.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.135    -0.247    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X112Y122       LUT2 (Prop_lut2_I1_O)        0.049    -0.198 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0_n_0
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.981    -0.759    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.131    -0.379    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel_0/inst/blankd1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/blankd2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.684    -0.547    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X105Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/blankd1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  mmap_i/display/vidsel_0/inst/blankd1_reg/Q
                         net (fo=1, routed)           0.116    -0.290    mmap_i/display/vidsel_0/inst/blankd1
    SLICE_X104Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/blankd2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.957    -0.783    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X104Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/blankd2_reg/C
                         clock pessimism              0.249    -0.534    
    SLICE_X104Y117       FDRE (Hold_fdre_C_D)         0.060    -0.474    mmap_i/display/vidsel_0/inst/blankd2_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen_0/inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/hsyncd1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/videogen_0/inst/vclock
    SLICE_X106Y120       FDRE                                         r  mmap_i/display/videogen_0/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/videogen_0/inst/hsync_reg/Q
                         net (fo=2, routed)           0.131    -0.251    mmap_i/display/vidsel_0/inst/hsync
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsyncd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.980    -0.760    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsyncd1_reg/C
                         clock pessimism              0.250    -0.510    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.070    -0.440    mmap_i/display/vidsel_0/inst/hsyncd1_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel_0/inst/hsyncd2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsyncd2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/vidsel_0/inst/hsyncd2_reg/Q
                         net (fo=1, routed)           0.116    -0.266    mmap_i/display/vidsel_0/inst/hsyncd2
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.980    -0.760    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsync_out_reg/C
                         clock pessimism              0.237    -0.523    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.066    -0.457    mmap_i/display/vidsel_0/inst/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.392%)  route 0.128ns (47.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y121       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.128    -0.254    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.982    -0.758    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDSE (Hold_fdse_C_D)         0.059    -0.450    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.709    -0.522    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.148    -0.374 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.073    -0.301    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in0_in
    SLICE_X112Y129       LUT3 (Prop_lut3_I2_O)        0.098    -0.203 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.203    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.983    -0.757    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.235    -0.522    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.121    -0.401    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmap_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y22     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y23     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y24     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y23     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y24     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y21     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y22     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y21     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y17   mmap_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y111    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y111    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y111    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X103Y115   mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X102Y116   mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X90Y112    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_34_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X113Y40    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X111Y122   mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y111    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y111    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y111    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X90Y117    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_31_cooolDelFlop/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X113Y118   mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X113Y118   mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y111    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X105Y114   mmap_i/display/videogen_0/inst/hcount_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y122    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y121    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y128    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y127    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y126    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y125    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y130    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y129    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.303ns,  Total Violation       -0.303ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.926 }
Period(ns):         1.852
Sources:            { mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.852       -0.303     BUFGCTRL_X0Y1    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y122    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y121    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y128    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y127    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y126    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y125    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y130    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y129    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         1.852       0.603      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.852       211.508    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmap_clk_wiz_0_1
  To Clock:  clkfbout_mmap_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmap_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   mmap_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.704ns (17.258%)  route 3.375ns (82.742%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 7.906 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  mmap_i/display/videogen_0/inst/hcount_reg[11]/Q
                         net (fo=4, routed)           0.840     0.549    mmap_i/display/vidsel_0/inst/hcount[1]
    SLICE_X103Y116       LUT3 (Prop_lut3_I1_O)        0.124     0.673 r  mmap_i/display/vidsel_0/inst/enable__0/O
                         net (fo=28, routed)          1.651     2.324    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/web[0]
    SLICE_X90Y111        LUT5 (Prop_lut5_I2_O)        0.124     2.448 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_35_LOPT_REMAP/O
                         net (fo=1, routed)           0.884     3.332    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_24
    RAMB36_X4Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.815     7.906    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.584     8.490    
                         clock uncertainty           -0.110     8.380    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.937    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.354ns (29.933%)  route 3.169ns (70.067%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 7.941 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.049    -0.667    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y133       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDRE (Prop_fdre_C_Q)         0.518    -0.149 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/Q
                         net (fo=9, routed)           1.335     1.186    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[2]
    SLICE_X110Y131       LUT4 (Prop_lut4_I3_O)        0.152     1.338 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_11__0/O
                         net (fo=5, routed)           0.862     2.200    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_11__0_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I4_O)        0.356     2.556 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_3__0/O
                         net (fo=1, routed)           0.972     3.528    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_3__0_n_0
    SLICE_X110Y131       LUT6 (Prop_lut6_I1_O)        0.328     3.856 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.856    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X110Y131       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.850     7.941    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y131       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.624     8.565    
                         clock uncertainty           -0.110     8.454    
    SLICE_X110Y131       FDRE (Setup_fdre_C_D)        0.031     8.485    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.021ns (26.192%)  route 2.877ns (73.808%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 7.867 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.970    -0.746    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_fdre_C_Q)         0.478    -0.268 f  mmap_i/display/videogen_0/inst/vcount_reg[7]/Q
                         net (fo=17, routed)          1.152     0.884    mmap_i/display/videogen_0/inst/vcount[7]
    SLICE_X104Y116       LUT6 (Prop_lut6_I2_O)        0.295     1.179 f  mmap_i/display/videogen_0/inst/vsync_i_3/O
                         net (fo=2, routed)           0.437     1.615    mmap_i/display/videogen_0/inst/vsync_i_3_n_0
    SLICE_X104Y116       LUT3 (Prop_lut3_I1_O)        0.124     1.739 f  mmap_i/display/videogen_0/inst/vcount[10]_i_3/O
                         net (fo=3, routed)           0.688     2.427    mmap_i/display/videogen_0/inst/vcount[10]_i_3_n_0
    SLICE_X104Y116       LUT5 (Prop_lut5_I0_O)        0.124     2.551 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.601     3.152    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.776     7.867    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[0]/C
                         clock pessimism              0.621     8.488    
                         clock uncertainty           -0.110     8.377    
    SLICE_X104Y116       FDRE (Setup_fdre_C_R)       -0.524     7.853    mmap_i/display/videogen_0/inst/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.021ns (26.192%)  route 2.877ns (73.808%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 7.867 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.970    -0.746    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_fdre_C_Q)         0.478    -0.268 f  mmap_i/display/videogen_0/inst/vcount_reg[7]/Q
                         net (fo=17, routed)          1.152     0.884    mmap_i/display/videogen_0/inst/vcount[7]
    SLICE_X104Y116       LUT6 (Prop_lut6_I2_O)        0.295     1.179 f  mmap_i/display/videogen_0/inst/vsync_i_3/O
                         net (fo=2, routed)           0.437     1.615    mmap_i/display/videogen_0/inst/vsync_i_3_n_0
    SLICE_X104Y116       LUT3 (Prop_lut3_I1_O)        0.124     1.739 f  mmap_i/display/videogen_0/inst/vcount[10]_i_3/O
                         net (fo=3, routed)           0.688     2.427    mmap_i/display/videogen_0/inst/vcount[10]_i_3_n_0
    SLICE_X104Y116       LUT5 (Prop_lut5_I0_O)        0.124     2.551 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.601     3.152    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.776     7.867    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[5]/C
                         clock pessimism              0.621     8.488    
                         clock uncertainty           -0.110     8.377    
    SLICE_X104Y116       FDRE (Setup_fdre_C_R)       -0.524     7.853    mmap_i/display/videogen_0/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/color_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.701ns (39.281%)  route 2.629ns (60.719%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 7.867 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.007    -0.709    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y23         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     0.319 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.384    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.809 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.611     2.420    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0][0]
    SLICE_X90Y111        LUT6 (Prop_lut6_I1_O)        0.124     2.544 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]/O
                         net (fo=2, routed)           0.953     3.497    mmap_i/display/vidsel_0/inst/memc
    SLICE_X103Y116       LUT4 (Prop_lut4_I0_O)        0.124     3.621 r  mmap_i/display/vidsel_0/inst/color[11]_i_1/O
                         net (fo=1, routed)           0.000     3.621    mmap_i/display/vidsel_0/inst/color[11]_i_1_n_0
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/color_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.776     7.867    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/color_reg[11]/C
                         clock pessimism              0.584     8.451    
                         clock uncertainty           -0.110     8.340    
    SLICE_X103Y116       FDRE (Setup_fdre_C_D)        0.029     8.369    mmap_i/display/vidsel_0/inst/color_reg[11]
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.704ns (17.985%)  route 3.210ns (82.015%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 7.904 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  mmap_i/display/videogen_0/inst/hcount_reg[11]/Q
                         net (fo=4, routed)           0.840     0.549    mmap_i/display/vidsel_0/inst/hcount[1]
    SLICE_X103Y116       LUT3 (Prop_lut3_I1_O)        0.124     0.673 r  mmap_i/display/vidsel_0/inst/enable__0/O
                         net (fo=28, routed)          1.869     2.542    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb
    SLICE_X90Y112        LUT3 (Prop_lut3_I2_O)        0.124     2.666 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__2/i_/O
                         net (fo=2, routed)           0.501     3.167    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.813     7.904    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.584     8.488    
                         clock uncertainty           -0.110     8.378    
    RAMB36_X4Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.935    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[10]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.110     8.378    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.854    mmap_i/display/videogen_0/inst/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[6]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.110     8.378    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.854    mmap_i/display/videogen_0/inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.110     8.378    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.854    mmap_i/display/videogen_0/inst/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[8]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.110     8.378    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.854    mmap_i/display/videogen_0/inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/hcountd1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.470%)  route 0.128ns (47.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.685    -0.546    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  mmap_i/display/videogen_0/inst/hcount_reg[10]/Q
                         net (fo=4, routed)           0.128    -0.277    mmap_i/display/vidsel_0/inst/hcount[0]
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/hcountd1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.957    -0.783    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/hcountd1_reg[10]/C
                         clock pessimism              0.271    -0.512    
    SLICE_X103Y116       FDRE (Hold_fdre_C_D)         0.071    -0.441    mmap_i/display/vidsel_0/inst/hcountd1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel_0/inst/vsyncd1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/vsyncd2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.684    -0.547    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X104Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsyncd1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  mmap_i/display/vidsel_0/inst/vsyncd1_reg/Q
                         net (fo=1, routed)           0.116    -0.267    mmap_i/display/vidsel_0/inst/vsyncd1
    SLICE_X103Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsyncd2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.956    -0.784    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X103Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsyncd2_reg/C
                         clock pessimism              0.271    -0.513    
    SLICE_X103Y117       FDRE (Hold_fdre_C_D)         0.075    -0.438    mmap_i/display/vidsel_0/inst/vsyncd2_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.438%)  route 0.117ns (38.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.704    -0.527    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.269    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X110Y126       LUT5 (Prop_lut5_I3_O)        0.045    -0.224 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.224    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X110Y126       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.979    -0.761    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y126       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.271    -0.490    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092    -0.398    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.922%)  route 0.119ns (39.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.704    -0.527    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.267    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X110Y125       LUT5 (Prop_lut5_I3_O)        0.045    -0.222 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.222    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.978    -0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.271    -0.491    
    SLICE_X110Y125       FDRE (Hold_fdre_C_D)         0.091    -0.400    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.190ns (58.431%)  route 0.135ns (41.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.135    -0.247    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X112Y122       LUT2 (Prop_lut2_I1_O)        0.049    -0.198 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0_n_0
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.981    -0.759    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.131    -0.379    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel_0/inst/blankd1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/blankd2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.684    -0.547    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X105Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/blankd1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  mmap_i/display/vidsel_0/inst/blankd1_reg/Q
                         net (fo=1, routed)           0.116    -0.290    mmap_i/display/vidsel_0/inst/blankd1
    SLICE_X104Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/blankd2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.957    -0.783    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X104Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/blankd2_reg/C
                         clock pessimism              0.249    -0.534    
    SLICE_X104Y117       FDRE (Hold_fdre_C_D)         0.060    -0.474    mmap_i/display/vidsel_0/inst/blankd2_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen_0/inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/hsyncd1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/videogen_0/inst/vclock
    SLICE_X106Y120       FDRE                                         r  mmap_i/display/videogen_0/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/videogen_0/inst/hsync_reg/Q
                         net (fo=2, routed)           0.131    -0.251    mmap_i/display/vidsel_0/inst/hsync
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsyncd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.980    -0.760    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsyncd1_reg/C
                         clock pessimism              0.250    -0.510    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.070    -0.440    mmap_i/display/vidsel_0/inst/hsyncd1_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel_0/inst/hsyncd2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsyncd2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/vidsel_0/inst/hsyncd2_reg/Q
                         net (fo=1, routed)           0.116    -0.266    mmap_i/display/vidsel_0/inst/hsyncd2
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.980    -0.760    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsync_out_reg/C
                         clock pessimism              0.237    -0.523    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.066    -0.457    mmap_i/display/vidsel_0/inst/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.392%)  route 0.128ns (47.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y121       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.128    -0.254    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.982    -0.758    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDSE (Hold_fdse_C_D)         0.059    -0.450    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.709    -0.522    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.148    -0.374 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.073    -0.301    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in0_in
    SLICE_X112Y129       LUT3 (Prop_lut3_I2_O)        0.098    -0.203 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.203    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.983    -0.757    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.235    -0.522    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.121    -0.401    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmap_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y22     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y23     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y24     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y23     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y24     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y21     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y22     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y21     mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y17   mmap_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y111    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y111    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y111    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X103Y115   mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X102Y116   mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X90Y112    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_34_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X113Y40    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X111Y122   mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y111    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y111    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y111    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X90Y117    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_31_cooolDelFlop/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X113Y118   mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X113Y118   mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y111    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X105Y114   mmap_i/display/videogen_0/inst/hcount_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y122    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y121    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y128    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y127    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y126    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y125    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y130    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y129    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.303ns,  Total Violation       -0.303ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.926 }
Period(ns):         1.852
Sources:            { mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.852       -0.303     BUFGCTRL_X0Y1    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y122    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y121    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y128    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y127    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y126    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y125    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y130    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y129    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         1.852       0.603      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.852       211.508    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmap_clk_wiz_0
  To Clock:  clkfbout_mmap_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmap_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   mmap_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_fpga_1

Setup :            1  Failing Endpoint ,  Worst Slack       -3.604ns,  Total Violation       -3.604ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.604ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel_0/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/line_0/inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_1 rise@380.000ns - clk_out1_mmap_clk_wiz_0_1 rise@379.630ns)
  Data Path Delay:        7.203ns  (logic 1.058ns (14.687%)  route 6.145ns (85.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        3.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 382.954 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.747ns = ( 378.882 - 379.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    379.630   379.630 r  
    H16                                               0.000   379.630 r  sysclk (IN)
                         net (fo=0)                   0.000   379.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   381.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   382.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   374.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   376.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   376.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969   378.882    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X101Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDRE (Prop_fdre_C_Q)         0.456   379.338 f  mmap_i/display/vidsel_0/inst/vsync_out_reg/Q
                         net (fo=2, routed)           2.736   382.074    mmap_i/line_0/inst/vsync
    SLICE_X100Y116       LUT4 (Prop_lut4_I2_O)        0.124   382.198 r  mmap_i/line_0/inst/ready_i_4/O
                         net (fo=1, routed)           1.837   384.035    mmap_i/line_0/inst/ready_i_4_n_0
    SLICE_X100Y116       LUT5 (Prop_lut5_I0_O)        0.150   384.185 r  mmap_i/line_0/inst/ready_i_3/O
                         net (fo=1, routed)           1.572   385.758    mmap_i/line_0/inst/ready_i_3_n_0
    SLICE_X100Y116       LUT4 (Prop_lut4_I3_O)        0.328   386.086 r  mmap_i/line_0/inst/ready_i_1/O
                         net (fo=1, routed)           0.000   386.086    mmap_i/line_0/inst/ready_i_1_n_0
    SLICE_X100Y116       FDRE                                         r  mmap_i/line_0/inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   381.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   381.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.775   382.954    mmap_i/line_0/inst/clk
    SLICE_X100Y116       FDRE                                         r  mmap_i/line_0/inst/ready_reg/C
                         clock pessimism              0.000   382.954    
                         clock uncertainty           -0.553   382.401    
    SLICE_X100Y116       FDRE (Setup_fdre_C_D)        0.081   382.482    mmap_i/line_0/inst/ready_reg
  -------------------------------------------------------------------
                         required time                        382.482    
                         arrival time                        -386.086    
  -------------------------------------------------------------------
                         slack                                 -3.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel_0/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/line_0/inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 0.852ns (13.971%)  route 5.246ns (86.029%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        4.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    -1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.775    -1.394    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X101Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDRE (Prop_fdre_C_Q)         0.367    -1.027 f  mmap_i/display/vidsel_0/inst/vsync_out_reg/Q
                         net (fo=2, routed)           2.351     1.324    mmap_i/line_0/inst/vsync
    SLICE_X100Y116       LUT4 (Prop_lut4_I2_O)        0.100     1.424 r  mmap_i/line_0/inst/ready_i_4/O
                         net (fo=1, routed)           1.586     3.010    mmap_i/line_0/inst/ready_i_4_n_0
    SLICE_X100Y116       LUT5 (Prop_lut5_I0_O)        0.121     3.131 r  mmap_i/line_0/inst/ready_i_3/O
                         net (fo=1, routed)           1.309     4.441    mmap_i/line_0/inst/ready_i_3_n_0
    SLICE_X100Y116       LUT4 (Prop_lut4_I3_O)        0.264     4.705 r  mmap_i/line_0/inst/ready_i_1/O
                         net (fo=1, routed)           0.000     4.705    mmap_i/line_0/inst/ready_i_1_n_0
    SLICE_X100Y116       FDRE                                         r  mmap_i/line_0/inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.969     3.263    mmap_i/line_0/inst/clk
    SLICE_X100Y116       FDRE                                         r  mmap_i/line_0/inst/ready_reg/C
                         clock pessimism              0.000     3.263    
                         clock uncertainty            0.553     3.816    
    SLICE_X100Y116       FDRE (Hold_fdre_C_D)         0.333     4.149    mmap_i/line_0/inst/ready_reg
  -------------------------------------------------------------------
                         required time                         -4.149    
                         arrival time                           4.705    
  -------------------------------------------------------------------
                         slack                                  0.555    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_fpga_1

Setup :            1  Failing Endpoint ,  Worst Slack       -3.604ns,  Total Violation       -3.604ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.604ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel_0/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/line_0/inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_1 rise@380.000ns - clk_out1_mmap_clk_wiz_0 rise@379.630ns)
  Data Path Delay:        7.203ns  (logic 1.058ns (14.687%)  route 6.145ns (85.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        3.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 382.954 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.747ns = ( 378.882 - 379.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    379.630   379.630 r  
    H16                                               0.000   379.630 r  sysclk (IN)
                         net (fo=0)                   0.000   379.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   381.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   382.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   374.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   376.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   376.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969   378.882    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X101Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDRE (Prop_fdre_C_Q)         0.456   379.338 f  mmap_i/display/vidsel_0/inst/vsync_out_reg/Q
                         net (fo=2, routed)           2.736   382.074    mmap_i/line_0/inst/vsync
    SLICE_X100Y116       LUT4 (Prop_lut4_I2_O)        0.124   382.198 r  mmap_i/line_0/inst/ready_i_4/O
                         net (fo=1, routed)           1.837   384.035    mmap_i/line_0/inst/ready_i_4_n_0
    SLICE_X100Y116       LUT5 (Prop_lut5_I0_O)        0.150   384.185 r  mmap_i/line_0/inst/ready_i_3/O
                         net (fo=1, routed)           1.572   385.758    mmap_i/line_0/inst/ready_i_3_n_0
    SLICE_X100Y116       LUT4 (Prop_lut4_I3_O)        0.328   386.086 r  mmap_i/line_0/inst/ready_i_1/O
                         net (fo=1, routed)           0.000   386.086    mmap_i/line_0/inst/ready_i_1_n_0
    SLICE_X100Y116       FDRE                                         r  mmap_i/line_0/inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   381.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   381.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.775   382.954    mmap_i/line_0/inst/clk
    SLICE_X100Y116       FDRE                                         r  mmap_i/line_0/inst/ready_reg/C
                         clock pessimism              0.000   382.954    
                         clock uncertainty           -0.554   382.400    
    SLICE_X100Y116       FDRE (Setup_fdre_C_D)        0.081   382.481    mmap_i/line_0/inst/ready_reg
  -------------------------------------------------------------------
                         required time                        382.481    
                         arrival time                        -386.086    
  -------------------------------------------------------------------
                         slack                                 -3.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel_0/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/line_0/inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 0.852ns (13.971%)  route 5.246ns (86.029%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        4.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    -1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.775    -1.394    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X101Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDRE (Prop_fdre_C_Q)         0.367    -1.027 f  mmap_i/display/vidsel_0/inst/vsync_out_reg/Q
                         net (fo=2, routed)           2.351     1.324    mmap_i/line_0/inst/vsync
    SLICE_X100Y116       LUT4 (Prop_lut4_I2_O)        0.100     1.424 r  mmap_i/line_0/inst/ready_i_4/O
                         net (fo=1, routed)           1.586     3.010    mmap_i/line_0/inst/ready_i_4_n_0
    SLICE_X100Y116       LUT5 (Prop_lut5_I0_O)        0.121     3.131 r  mmap_i/line_0/inst/ready_i_3/O
                         net (fo=1, routed)           1.309     4.441    mmap_i/line_0/inst/ready_i_3_n_0
    SLICE_X100Y116       LUT4 (Prop_lut4_I3_O)        0.264     4.705 r  mmap_i/line_0/inst/ready_i_1/O
                         net (fo=1, routed)           0.000     4.705    mmap_i/line_0/inst/ready_i_1_n_0
    SLICE_X100Y116       FDRE                                         r  mmap_i/line_0/inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=103, routed)         1.969     3.263    mmap_i/line_0/inst/clk
    SLICE_X100Y116       FDRE                                         r  mmap_i/line_0/inst/ready_reg/C
                         clock pessimism              0.000     3.263    
                         clock uncertainty            0.554     3.817    
    SLICE_X100Y116       FDRE (Hold_fdre_C_D)         0.333     4.150    mmap_i/line_0/inst/ready_reg
  -------------------------------------------------------------------
                         required time                         -4.150    
                         arrival time                           4.705    
  -------------------------------------------------------------------
                         slack                                  0.555    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.704ns (17.258%)  route 3.375ns (82.742%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 7.906 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  mmap_i/display/videogen_0/inst/hcount_reg[11]/Q
                         net (fo=4, routed)           0.840     0.549    mmap_i/display/vidsel_0/inst/hcount[1]
    SLICE_X103Y116       LUT3 (Prop_lut3_I1_O)        0.124     0.673 r  mmap_i/display/vidsel_0/inst/enable__0/O
                         net (fo=28, routed)          1.651     2.324    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/web[0]
    SLICE_X90Y111        LUT5 (Prop_lut5_I2_O)        0.124     2.448 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_35_LOPT_REMAP/O
                         net (fo=1, routed)           0.884     3.332    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_24
    RAMB36_X4Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.815     7.906    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.584     8.490    
                         clock uncertainty           -0.110     8.380    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.937    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.354ns (29.933%)  route 3.169ns (70.067%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 7.941 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.049    -0.667    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y133       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDRE (Prop_fdre_C_Q)         0.518    -0.149 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/Q
                         net (fo=9, routed)           1.335     1.186    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[2]
    SLICE_X110Y131       LUT4 (Prop_lut4_I3_O)        0.152     1.338 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_11__0/O
                         net (fo=5, routed)           0.862     2.200    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_11__0_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I4_O)        0.356     2.556 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_3__0/O
                         net (fo=1, routed)           0.972     3.528    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_3__0_n_0
    SLICE_X110Y131       LUT6 (Prop_lut6_I1_O)        0.328     3.856 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.856    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X110Y131       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.850     7.941    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y131       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.624     8.565    
                         clock uncertainty           -0.110     8.454    
    SLICE_X110Y131       FDRE (Setup_fdre_C_D)        0.031     8.485    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.021ns (26.192%)  route 2.877ns (73.808%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 7.867 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.970    -0.746    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_fdre_C_Q)         0.478    -0.268 f  mmap_i/display/videogen_0/inst/vcount_reg[7]/Q
                         net (fo=17, routed)          1.152     0.884    mmap_i/display/videogen_0/inst/vcount[7]
    SLICE_X104Y116       LUT6 (Prop_lut6_I2_O)        0.295     1.179 f  mmap_i/display/videogen_0/inst/vsync_i_3/O
                         net (fo=2, routed)           0.437     1.615    mmap_i/display/videogen_0/inst/vsync_i_3_n_0
    SLICE_X104Y116       LUT3 (Prop_lut3_I1_O)        0.124     1.739 f  mmap_i/display/videogen_0/inst/vcount[10]_i_3/O
                         net (fo=3, routed)           0.688     2.427    mmap_i/display/videogen_0/inst/vcount[10]_i_3_n_0
    SLICE_X104Y116       LUT5 (Prop_lut5_I0_O)        0.124     2.551 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.601     3.152    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.776     7.867    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[0]/C
                         clock pessimism              0.621     8.488    
                         clock uncertainty           -0.110     8.377    
    SLICE_X104Y116       FDRE (Setup_fdre_C_R)       -0.524     7.853    mmap_i/display/videogen_0/inst/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.021ns (26.192%)  route 2.877ns (73.808%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 7.867 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.970    -0.746    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_fdre_C_Q)         0.478    -0.268 f  mmap_i/display/videogen_0/inst/vcount_reg[7]/Q
                         net (fo=17, routed)          1.152     0.884    mmap_i/display/videogen_0/inst/vcount[7]
    SLICE_X104Y116       LUT6 (Prop_lut6_I2_O)        0.295     1.179 f  mmap_i/display/videogen_0/inst/vsync_i_3/O
                         net (fo=2, routed)           0.437     1.615    mmap_i/display/videogen_0/inst/vsync_i_3_n_0
    SLICE_X104Y116       LUT3 (Prop_lut3_I1_O)        0.124     1.739 f  mmap_i/display/videogen_0/inst/vcount[10]_i_3/O
                         net (fo=3, routed)           0.688     2.427    mmap_i/display/videogen_0/inst/vcount[10]_i_3_n_0
    SLICE_X104Y116       LUT5 (Prop_lut5_I0_O)        0.124     2.551 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.601     3.152    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.776     7.867    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[5]/C
                         clock pessimism              0.621     8.488    
                         clock uncertainty           -0.110     8.377    
    SLICE_X104Y116       FDRE (Setup_fdre_C_R)       -0.524     7.853    mmap_i/display/videogen_0/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/color_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.701ns (39.281%)  route 2.629ns (60.719%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 7.867 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.007    -0.709    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y23         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     0.319 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.384    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.809 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.611     2.420    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0][0]
    SLICE_X90Y111        LUT6 (Prop_lut6_I1_O)        0.124     2.544 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]/O
                         net (fo=2, routed)           0.953     3.497    mmap_i/display/vidsel_0/inst/memc
    SLICE_X103Y116       LUT4 (Prop_lut4_I0_O)        0.124     3.621 r  mmap_i/display/vidsel_0/inst/color[11]_i_1/O
                         net (fo=1, routed)           0.000     3.621    mmap_i/display/vidsel_0/inst/color[11]_i_1_n_0
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/color_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.776     7.867    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/color_reg[11]/C
                         clock pessimism              0.584     8.451    
                         clock uncertainty           -0.110     8.340    
    SLICE_X103Y116       FDRE (Setup_fdre_C_D)        0.029     8.369    mmap_i/display/vidsel_0/inst/color_reg[11]
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.704ns (17.985%)  route 3.210ns (82.015%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 7.904 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  mmap_i/display/videogen_0/inst/hcount_reg[11]/Q
                         net (fo=4, routed)           0.840     0.549    mmap_i/display/vidsel_0/inst/hcount[1]
    SLICE_X103Y116       LUT3 (Prop_lut3_I1_O)        0.124     0.673 r  mmap_i/display/vidsel_0/inst/enable__0/O
                         net (fo=28, routed)          1.869     2.542    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb
    SLICE_X90Y112        LUT3 (Prop_lut3_I2_O)        0.124     2.666 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__2/i_/O
                         net (fo=2, routed)           0.501     3.167    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.813     7.904    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.584     8.488    
                         clock uncertainty           -0.110     8.378    
    RAMB36_X4Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.935    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[10]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.110     8.378    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.854    mmap_i/display/videogen_0/inst/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[6]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.110     8.378    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.854    mmap_i/display/videogen_0/inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.110     8.378    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.854    mmap_i/display/videogen_0/inst/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[8]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.110     8.378    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.854    mmap_i/display/videogen_0/inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/hcountd1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.470%)  route 0.128ns (47.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.685    -0.546    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  mmap_i/display/videogen_0/inst/hcount_reg[10]/Q
                         net (fo=4, routed)           0.128    -0.277    mmap_i/display/vidsel_0/inst/hcount[0]
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/hcountd1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.957    -0.783    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/hcountd1_reg[10]/C
                         clock pessimism              0.271    -0.512    
                         clock uncertainty            0.110    -0.402    
    SLICE_X103Y116       FDRE (Hold_fdre_C_D)         0.071    -0.331    mmap_i/display/vidsel_0/inst/hcountd1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel_0/inst/vsyncd1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/vsyncd2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.684    -0.547    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X104Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsyncd1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  mmap_i/display/vidsel_0/inst/vsyncd1_reg/Q
                         net (fo=1, routed)           0.116    -0.267    mmap_i/display/vidsel_0/inst/vsyncd1
    SLICE_X103Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsyncd2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.956    -0.784    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X103Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsyncd2_reg/C
                         clock pessimism              0.271    -0.513    
                         clock uncertainty            0.110    -0.403    
    SLICE_X103Y117       FDRE (Hold_fdre_C_D)         0.075    -0.328    mmap_i/display/vidsel_0/inst/vsyncd2_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.438%)  route 0.117ns (38.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.704    -0.527    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.269    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X110Y126       LUT5 (Prop_lut5_I3_O)        0.045    -0.224 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.224    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X110Y126       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.979    -0.761    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y126       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.110    -0.380    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092    -0.288    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.922%)  route 0.119ns (39.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.704    -0.527    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.267    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X110Y125       LUT5 (Prop_lut5_I3_O)        0.045    -0.222 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.222    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.978    -0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.271    -0.491    
                         clock uncertainty            0.110    -0.381    
    SLICE_X110Y125       FDRE (Hold_fdre_C_D)         0.091    -0.290    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.190ns (58.431%)  route 0.135ns (41.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.135    -0.247    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X112Y122       LUT2 (Prop_lut2_I1_O)        0.049    -0.198 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0_n_0
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.981    -0.759    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.110    -0.400    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.131    -0.269    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel_0/inst/blankd1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/blankd2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.684    -0.547    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X105Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/blankd1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  mmap_i/display/vidsel_0/inst/blankd1_reg/Q
                         net (fo=1, routed)           0.116    -0.290    mmap_i/display/vidsel_0/inst/blankd1
    SLICE_X104Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/blankd2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.957    -0.783    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X104Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/blankd2_reg/C
                         clock pessimism              0.249    -0.534    
                         clock uncertainty            0.110    -0.424    
    SLICE_X104Y117       FDRE (Hold_fdre_C_D)         0.060    -0.364    mmap_i/display/vidsel_0/inst/blankd2_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen_0/inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/hsyncd1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/videogen_0/inst/vclock
    SLICE_X106Y120       FDRE                                         r  mmap_i/display/videogen_0/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/videogen_0/inst/hsync_reg/Q
                         net (fo=2, routed)           0.131    -0.251    mmap_i/display/vidsel_0/inst/hsync
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsyncd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.980    -0.760    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsyncd1_reg/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.110    -0.400    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.070    -0.330    mmap_i/display/vidsel_0/inst/hsyncd1_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel_0/inst/hsyncd2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsyncd2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/vidsel_0/inst/hsyncd2_reg/Q
                         net (fo=1, routed)           0.116    -0.266    mmap_i/display/vidsel_0/inst/hsyncd2
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.980    -0.760    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsync_out_reg/C
                         clock pessimism              0.237    -0.523    
                         clock uncertainty            0.110    -0.413    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.066    -0.347    mmap_i/display/vidsel_0/inst/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.392%)  route 0.128ns (47.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y121       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.128    -0.254    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.982    -0.758    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.110    -0.399    
    SLICE_X112Y121       FDSE (Hold_fdse_C_D)         0.059    -0.340    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.709    -0.522    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.148    -0.374 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.073    -0.301    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in0_in
    SLICE_X112Y129       LUT3 (Prop_lut3_I2_O)        0.098    -0.203 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.203    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.983    -0.757    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.235    -0.522    
                         clock uncertainty            0.110    -0.412    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.121    -0.291    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        3.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 0.419ns (5.363%)  route 7.393ns (94.637%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.393     7.142    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 0.419ns (5.462%)  route 7.253ns (94.538%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.253     7.001    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.419ns (5.566%)  route 7.109ns (94.434%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.109     6.858    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 0.419ns (5.779%)  route 6.832ns (94.221%))
  Logic Levels:           0  
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.832     6.580    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.419ns (5.826%)  route 6.773ns (94.174%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.773     6.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 0.419ns (5.891%)  route 6.693ns (94.109%))
  Logic Levels:           0  
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.693     6.442    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.419ns (5.967%)  route 6.603ns (94.033%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.603     6.352    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 0.419ns (6.245%)  route 6.290ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.290     6.039    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 0.518ns (7.496%)  route 6.392ns (92.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.040    -0.676    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           6.392     6.234    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 0.518ns (7.585%)  route 6.311ns (92.415%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.040    -0.676    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.311     6.153    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  4.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.164ns (7.119%)  route 2.140ns (92.881%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.140     1.783    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.616    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 0.385ns (8.753%)  route 4.013ns (91.247%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.846    -1.323    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.385    -0.938 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.013     3.076    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.806    -0.910    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.204     2.902    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.128ns (5.644%)  route 2.140ns (94.356%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.705    -0.526    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDSE (Prop_fdse_C_Q)         0.128    -0.398 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.140     1.742    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     1.561    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.164ns (7.062%)  route 2.158ns (92.938%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.158     1.801    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.616    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.337ns (7.642%)  route 4.073ns (92.358%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.849    -1.320    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.337    -0.983 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.073     3.090    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.806    -0.910    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.236    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.784    
                         clock uncertainty            0.324     3.108    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.204     2.904    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.141ns (6.046%)  route 2.191ns (93.954%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.705    -0.526    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDSE (Prop_fdse_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.191     1.806    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.614    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.148ns (6.492%)  route 2.132ns (93.508%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.132     1.759    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.563    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.141ns (6.027%)  route 2.199ns (93.973%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.705    -0.526    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.199     1.814    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.614    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.141ns (6.028%)  route 2.198ns (93.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.141    -0.380 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.198     1.818    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.616    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.164ns (7.006%)  route 2.177ns (92.994%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.164    -0.359 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.177     1.818    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.615    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        3.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 0.419ns (5.363%)  route 7.393ns (94.637%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.393     7.142    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 0.419ns (5.462%)  route 7.253ns (94.538%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.253     7.001    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.419ns (5.566%)  route 7.109ns (94.434%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.109     6.858    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 0.419ns (5.779%)  route 6.832ns (94.221%))
  Logic Levels:           0  
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.832     6.580    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.419ns (5.826%)  route 6.773ns (94.174%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.773     6.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 0.419ns (5.891%)  route 6.693ns (94.109%))
  Logic Levels:           0  
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.693     6.442    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.419ns (5.967%)  route 6.603ns (94.033%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.603     6.352    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 0.419ns (6.245%)  route 6.290ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.290     6.039    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 0.518ns (7.496%)  route 6.392ns (92.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.040    -0.676    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           6.392     6.234    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 0.518ns (7.585%)  route 6.311ns (92.415%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.040    -0.676    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.311     6.153    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  4.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.164ns (7.119%)  route 2.140ns (92.881%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.140     1.783    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.616    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 0.385ns (8.753%)  route 4.013ns (91.247%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.846    -1.323    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.385    -0.938 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.013     3.076    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.806    -0.910    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.204     2.902    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.128ns (5.644%)  route 2.140ns (94.356%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.705    -0.526    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDSE (Prop_fdse_C_Q)         0.128    -0.398 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.140     1.742    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     1.561    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.164ns (7.062%)  route 2.158ns (92.938%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.158     1.801    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.616    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.337ns (7.642%)  route 4.073ns (92.358%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.849    -1.320    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.337    -0.983 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.073     3.090    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.806    -0.910    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.236    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.784    
                         clock uncertainty            0.324     3.108    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.204     2.904    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.141ns (6.046%)  route 2.191ns (93.954%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.705    -0.526    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDSE (Prop_fdse_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.191     1.806    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.614    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.148ns (6.492%)  route 2.132ns (93.508%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.132     1.759    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.563    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.141ns (6.027%)  route 2.199ns (93.973%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.705    -0.526    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.199     1.814    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.614    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.141ns (6.028%)  route 2.198ns (93.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.141    -0.380 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.198     1.818    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.616    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.164ns (7.006%)  route 2.177ns (92.994%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.164    -0.359 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.177     1.818    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.615    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.704ns (17.258%)  route 3.375ns (82.742%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 7.906 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  mmap_i/display/videogen_0/inst/hcount_reg[11]/Q
                         net (fo=4, routed)           0.840     0.549    mmap_i/display/vidsel_0/inst/hcount[1]
    SLICE_X103Y116       LUT3 (Prop_lut3_I1_O)        0.124     0.673 r  mmap_i/display/vidsel_0/inst/enable__0/O
                         net (fo=28, routed)          1.651     2.324    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/web[0]
    SLICE_X90Y111        LUT5 (Prop_lut5_I2_O)        0.124     2.448 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_35_LOPT_REMAP/O
                         net (fo=1, routed)           0.884     3.332    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_24
    RAMB36_X4Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.815     7.906    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.584     8.490    
                         clock uncertainty           -0.110     8.380    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.937    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.354ns (29.933%)  route 3.169ns (70.067%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 7.941 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.049    -0.667    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y133       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDRE (Prop_fdre_C_Q)         0.518    -0.149 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/Q
                         net (fo=9, routed)           1.335     1.186    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[2]
    SLICE_X110Y131       LUT4 (Prop_lut4_I3_O)        0.152     1.338 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_11__0/O
                         net (fo=5, routed)           0.862     2.200    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_11__0_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I4_O)        0.356     2.556 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_3__0/O
                         net (fo=1, routed)           0.972     3.528    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_3__0_n_0
    SLICE_X110Y131       LUT6 (Prop_lut6_I1_O)        0.328     3.856 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.856    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X110Y131       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.850     7.941    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y131       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.624     8.565    
                         clock uncertainty           -0.110     8.454    
    SLICE_X110Y131       FDRE (Setup_fdre_C_D)        0.031     8.485    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.021ns (26.192%)  route 2.877ns (73.808%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 7.867 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.970    -0.746    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_fdre_C_Q)         0.478    -0.268 f  mmap_i/display/videogen_0/inst/vcount_reg[7]/Q
                         net (fo=17, routed)          1.152     0.884    mmap_i/display/videogen_0/inst/vcount[7]
    SLICE_X104Y116       LUT6 (Prop_lut6_I2_O)        0.295     1.179 f  mmap_i/display/videogen_0/inst/vsync_i_3/O
                         net (fo=2, routed)           0.437     1.615    mmap_i/display/videogen_0/inst/vsync_i_3_n_0
    SLICE_X104Y116       LUT3 (Prop_lut3_I1_O)        0.124     1.739 f  mmap_i/display/videogen_0/inst/vcount[10]_i_3/O
                         net (fo=3, routed)           0.688     2.427    mmap_i/display/videogen_0/inst/vcount[10]_i_3_n_0
    SLICE_X104Y116       LUT5 (Prop_lut5_I0_O)        0.124     2.551 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.601     3.152    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.776     7.867    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[0]/C
                         clock pessimism              0.621     8.488    
                         clock uncertainty           -0.110     8.377    
    SLICE_X104Y116       FDRE (Setup_fdre_C_R)       -0.524     7.853    mmap_i/display/videogen_0/inst/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.021ns (26.192%)  route 2.877ns (73.808%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 7.867 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.970    -0.746    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_fdre_C_Q)         0.478    -0.268 f  mmap_i/display/videogen_0/inst/vcount_reg[7]/Q
                         net (fo=17, routed)          1.152     0.884    mmap_i/display/videogen_0/inst/vcount[7]
    SLICE_X104Y116       LUT6 (Prop_lut6_I2_O)        0.295     1.179 f  mmap_i/display/videogen_0/inst/vsync_i_3/O
                         net (fo=2, routed)           0.437     1.615    mmap_i/display/videogen_0/inst/vsync_i_3_n_0
    SLICE_X104Y116       LUT3 (Prop_lut3_I1_O)        0.124     1.739 f  mmap_i/display/videogen_0/inst/vcount[10]_i_3/O
                         net (fo=3, routed)           0.688     2.427    mmap_i/display/videogen_0/inst/vcount[10]_i_3_n_0
    SLICE_X104Y116       LUT5 (Prop_lut5_I0_O)        0.124     2.551 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.601     3.152    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.776     7.867    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[5]/C
                         clock pessimism              0.621     8.488    
                         clock uncertainty           -0.110     8.377    
    SLICE_X104Y116       FDRE (Setup_fdre_C_R)       -0.524     7.853    mmap_i/display/videogen_0/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/color_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.701ns (39.281%)  route 2.629ns (60.719%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 7.867 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.007    -0.709    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y23         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     0.319 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.384    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.809 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.611     2.420    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0][0]
    SLICE_X90Y111        LUT6 (Prop_lut6_I1_O)        0.124     2.544 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]/O
                         net (fo=2, routed)           0.953     3.497    mmap_i/display/vidsel_0/inst/memc
    SLICE_X103Y116       LUT4 (Prop_lut4_I0_O)        0.124     3.621 r  mmap_i/display/vidsel_0/inst/color[11]_i_1/O
                         net (fo=1, routed)           0.000     3.621    mmap_i/display/vidsel_0/inst/color[11]_i_1_n_0
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/color_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.776     7.867    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/color_reg[11]/C
                         clock pessimism              0.584     8.451    
                         clock uncertainty           -0.110     8.340    
    SLICE_X103Y116       FDRE (Setup_fdre_C_D)        0.029     8.369    mmap_i/display/vidsel_0/inst/color_reg[11]
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.704ns (17.985%)  route 3.210ns (82.015%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 7.904 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  mmap_i/display/videogen_0/inst/hcount_reg[11]/Q
                         net (fo=4, routed)           0.840     0.549    mmap_i/display/vidsel_0/inst/hcount[1]
    SLICE_X103Y116       LUT3 (Prop_lut3_I1_O)        0.124     0.673 r  mmap_i/display/vidsel_0/inst/enable__0/O
                         net (fo=28, routed)          1.869     2.542    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb
    SLICE_X90Y112        LUT3 (Prop_lut3_I2_O)        0.124     2.666 r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__2/i_/O
                         net (fo=2, routed)           0.501     3.167    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.813     7.904    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.584     8.488    
                         clock uncertainty           -0.110     8.378    
    RAMB36_X4Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.935    mmap_i/display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[10]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.110     8.378    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.854    mmap_i/display/videogen_0/inst/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[6]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.110     8.378    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.854    mmap_i/display/videogen_0/inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[7]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.110     8.378    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.854    mmap_i/display/videogen_0/inst/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen_0/inst/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.058ns (27.603%)  route 2.775ns (72.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.969    -0.747    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mmap_i/display/videogen_0/inst/hcount_reg[9]/Q
                         net (fo=13, routed)          1.199     0.908    mmap_i/display/videogen_0/inst/hcount[9]
    SLICE_X106Y117       LUT4 (Prop_lut4_I2_O)        0.152     1.060 f  mmap_i/display/videogen_0/inst/hcount[11]_i_4/O
                         net (fo=1, routed)           0.434     1.493    mmap_i/display/videogen_0/inst/hcount[11]_i_4_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.326     1.819 r  mmap_i/display/videogen_0/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          0.591     2.410    mmap_i/display/videogen_0/inst/hreset
    SLICE_X104Y116       LUT5 (Prop_lut5_I1_O)        0.124     2.534 r  mmap_i/display/videogen_0/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.551     3.086    mmap_i/display/videogen_0/inst/vcount0
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.777     7.868    mmap_i/display/videogen_0/inst/vclock
    SLICE_X104Y115       FDRE                                         r  mmap_i/display/videogen_0/inst/vcount_reg[8]/C
                         clock pessimism              0.621     8.489    
                         clock uncertainty           -0.110     8.378    
    SLICE_X104Y115       FDRE (Setup_fdre_C_R)       -0.524     7.854    mmap_i/display/videogen_0/inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen_0/inst/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/hcountd1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.470%)  route 0.128ns (47.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.685    -0.546    mmap_i/display/videogen_0/inst/vclock
    SLICE_X105Y116       FDRE                                         r  mmap_i/display/videogen_0/inst/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  mmap_i/display/videogen_0/inst/hcount_reg[10]/Q
                         net (fo=4, routed)           0.128    -0.277    mmap_i/display/vidsel_0/inst/hcount[0]
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/hcountd1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.957    -0.783    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X103Y116       FDRE                                         r  mmap_i/display/vidsel_0/inst/hcountd1_reg[10]/C
                         clock pessimism              0.271    -0.512    
                         clock uncertainty            0.110    -0.402    
    SLICE_X103Y116       FDRE (Hold_fdre_C_D)         0.071    -0.331    mmap_i/display/vidsel_0/inst/hcountd1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel_0/inst/vsyncd1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/vsyncd2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.684    -0.547    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X104Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsyncd1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  mmap_i/display/vidsel_0/inst/vsyncd1_reg/Q
                         net (fo=1, routed)           0.116    -0.267    mmap_i/display/vidsel_0/inst/vsyncd1
    SLICE_X103Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsyncd2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.956    -0.784    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X103Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/vsyncd2_reg/C
                         clock pessimism              0.271    -0.513    
                         clock uncertainty            0.110    -0.403    
    SLICE_X103Y117       FDRE (Hold_fdre_C_D)         0.075    -0.328    mmap_i/display/vidsel_0/inst/vsyncd2_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.438%)  route 0.117ns (38.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.704    -0.527    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.269    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X110Y126       LUT5 (Prop_lut5_I3_O)        0.045    -0.224 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.224    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X110Y126       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.979    -0.761    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y126       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.110    -0.380    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092    -0.288    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.922%)  route 0.119ns (39.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.704    -0.527    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.267    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X110Y125       LUT5 (Prop_lut5_I3_O)        0.045    -0.222 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.222    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.978    -0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.271    -0.491    
                         clock uncertainty            0.110    -0.381    
    SLICE_X110Y125       FDRE (Hold_fdre_C_D)         0.091    -0.290    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.190ns (58.431%)  route 0.135ns (41.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.135    -0.247    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X112Y122       LUT2 (Prop_lut2_I1_O)        0.049    -0.198 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0_n_0
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.981    -0.759    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.110    -0.400    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.131    -0.269    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel_0/inst/blankd1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/blankd2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.684    -0.547    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X105Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/blankd1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  mmap_i/display/vidsel_0/inst/blankd1_reg/Q
                         net (fo=1, routed)           0.116    -0.290    mmap_i/display/vidsel_0/inst/blankd1
    SLICE_X104Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/blankd2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.957    -0.783    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X104Y117       FDRE                                         r  mmap_i/display/vidsel_0/inst/blankd2_reg/C
                         clock pessimism              0.249    -0.534    
                         clock uncertainty            0.110    -0.424    
    SLICE_X104Y117       FDRE (Hold_fdre_C_D)         0.060    -0.364    mmap_i/display/vidsel_0/inst/blankd2_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen_0/inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/hsyncd1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/videogen_0/inst/vclock
    SLICE_X106Y120       FDRE                                         r  mmap_i/display/videogen_0/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/videogen_0/inst/hsync_reg/Q
                         net (fo=2, routed)           0.131    -0.251    mmap_i/display/vidsel_0/inst/hsync
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsyncd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.980    -0.760    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsyncd1_reg/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.110    -0.400    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.070    -0.330    mmap_i/display/vidsel_0/inst/hsyncd1_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel_0/inst/hsyncd2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel_0/inst/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsyncd2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/vidsel_0/inst/hsyncd2_reg/Q
                         net (fo=1, routed)           0.116    -0.266    mmap_i/display/vidsel_0/inst/hsyncd2
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.980    -0.760    mmap_i/display/vidsel_0/inst/vclock
    SLICE_X107Y120       FDRE                                         r  mmap_i/display/vidsel_0/inst/hsync_out_reg/C
                         clock pessimism              0.237    -0.523    
                         clock uncertainty            0.110    -0.413    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.066    -0.347    mmap_i/display/vidsel_0/inst/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.392%)  route 0.128ns (47.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y121       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.128    -0.254    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.982    -0.758    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.110    -0.399    
    SLICE_X112Y121       FDSE (Hold_fdse_C_D)         0.059    -0.340    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.709    -0.522    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.148    -0.374 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.073    -0.301    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in0_in
    SLICE_X112Y129       LUT3 (Prop_lut3_I2_O)        0.098    -0.203 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.203    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.983    -0.757    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.235    -0.522    
                         clock uncertainty            0.110    -0.412    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.121    -0.291    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        3.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 0.419ns (5.363%)  route 7.393ns (94.637%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.393     7.142    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 0.419ns (5.462%)  route 7.253ns (94.538%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.253     7.001    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.419ns (5.566%)  route 7.109ns (94.434%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.109     6.858    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 0.419ns (5.779%)  route 6.832ns (94.221%))
  Logic Levels:           0  
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.832     6.580    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.419ns (5.826%)  route 6.773ns (94.174%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.773     6.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 0.419ns (5.891%)  route 6.693ns (94.109%))
  Logic Levels:           0  
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.693     6.442    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.419ns (5.967%)  route 6.603ns (94.033%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.603     6.352    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 0.419ns (6.245%)  route 6.290ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.290     6.039    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 0.518ns (7.496%)  route 6.392ns (92.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.040    -0.676    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           6.392     6.234    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 0.518ns (7.585%)  route 6.311ns (92.415%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.040    -0.676    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.311     6.153    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  4.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.164ns (7.119%)  route 2.140ns (92.881%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.140     1.783    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.616    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 0.385ns (8.753%)  route 4.013ns (91.247%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.846    -1.323    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.385    -0.938 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.013     3.076    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.806    -0.910    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.204     2.902    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.128ns (5.644%)  route 2.140ns (94.356%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.705    -0.526    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDSE (Prop_fdse_C_Q)         0.128    -0.398 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.140     1.742    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     1.561    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.164ns (7.062%)  route 2.158ns (92.938%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.158     1.801    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.616    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.337ns (7.642%)  route 4.073ns (92.358%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.849    -1.320    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.337    -0.983 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.073     3.090    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.806    -0.910    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.236    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.784    
                         clock uncertainty            0.324     3.108    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.204     2.904    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.141ns (6.046%)  route 2.191ns (93.954%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.705    -0.526    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDSE (Prop_fdse_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.191     1.806    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.614    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.148ns (6.492%)  route 2.132ns (93.508%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.132     1.759    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.563    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.141ns (6.027%)  route 2.199ns (93.973%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.705    -0.526    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.199     1.814    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.614    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.141ns (6.028%)  route 2.198ns (93.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.141    -0.380 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.198     1.818    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.616    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.164ns (7.006%)  route 2.177ns (92.994%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.164    -0.359 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.177     1.818    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.615    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        3.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 0.419ns (5.363%)  route 7.393ns (94.637%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.393     7.142    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 0.419ns (5.462%)  route 7.253ns (94.538%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.253     7.001    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.419ns (5.566%)  route 7.109ns (94.434%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.109     6.858    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 0.419ns (5.779%)  route 6.832ns (94.221%))
  Logic Levels:           0  
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.832     6.580    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.419ns (5.826%)  route 6.773ns (94.174%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.773     6.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 0.419ns (5.891%)  route 6.693ns (94.109%))
  Logic Levels:           0  
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.693     6.442    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.419ns (5.967%)  route 6.603ns (94.033%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.603     6.352    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 0.419ns (6.245%)  route 6.290ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.046    -0.670    mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419    -0.251 r  mmap_i/display/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.290     6.039    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 0.518ns (7.496%)  route 6.392ns (92.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.040    -0.676    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           6.392     6.234    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 0.518ns (7.585%)  route 6.311ns (92.415%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         2.040    -0.676    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.311     6.153    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.612     7.703    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  4.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.164ns (7.119%)  route 2.140ns (92.881%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.140     1.783    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.616    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 0.385ns (8.753%)  route 4.013ns (91.247%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.846    -1.323    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.385    -0.938 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.013     3.076    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.806    -0.910    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.204     2.902    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.128ns (5.644%)  route 2.140ns (94.356%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.705    -0.526    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDSE (Prop_fdse_C_Q)         0.128    -0.398 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.140     1.742    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     1.561    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.164ns (7.062%)  route 2.158ns (92.938%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.158     1.801    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.616    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.337ns (7.642%)  route 4.073ns (92.358%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.849    -1.320    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.337    -0.983 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.073     3.090    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.806    -0.910    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.236    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.784    
                         clock uncertainty            0.324     3.108    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.204     2.904    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.141ns (6.046%)  route 2.191ns (93.954%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.705    -0.526    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDSE (Prop_fdse_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.191     1.806    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.614    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.148ns (6.492%)  route 2.132ns (93.508%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.132     1.759    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.563    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.141ns (6.027%)  route 2.199ns (93.973%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.705    -0.526    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDRE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.199     1.814    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.614    mmap_i/display/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.141ns (6.028%)  route 2.198ns (93.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.710    -0.521    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.141    -0.380 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.198     1.818    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.616    mmap_i/display/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.164ns (7.006%)  route 2.177ns (92.994%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.708    -0.523    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.164    -0.359 r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.177     1.818    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.864    -0.876    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.615    mmap_i/display/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.110     8.287    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.532     7.755    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.110     8.287    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.532     7.755    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.110     8.287    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.532     7.755    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.110     8.287    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.490     7.797    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.253    -0.575    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.699    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.699    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.699    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.699    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.110     8.287    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.532     7.755    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.110     8.287    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.532     7.755    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.110     8.287    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.532     7.755    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.110     8.287    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.490     7.797    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.110    -0.464    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.588    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.110    -0.464    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.588    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.110    -0.464    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.588    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.110    -0.464    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.588    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.110     8.287    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.532     7.755    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.110     8.287    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.532     7.755    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.110     8.287    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.532     7.755    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.110     8.287    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.490     7.797    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.110    -0.464    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.588    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.110    -0.464    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.588    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.110    -0.464    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.588    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.110    -0.464    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.588    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.109     8.289    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.532     7.757    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.109     8.289    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.532     7.757    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.109     8.289    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.532     7.757    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.814ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 7.791 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.880    -0.836    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478    -0.358 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.015    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.700     7.791    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.607     8.398    
                         clock uncertainty           -0.109     8.289    
    SLICE_X112Y40        FDPE (Recov_fdpe_C_PRE)     -0.490     7.799    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  7.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.253    -0.575    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.699    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.699    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.699    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.640    -0.592    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y39        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.148    -0.444 f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.325    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y40        FDPE                                         f  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.912    -0.828    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y40        FDPE                                         r  mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X112Y40        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.699    mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.374    





