[
    {
        "name": "_Z28top_systolic_controller_flatbbhP8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PS_ILi32ELi12ELS0_5ELS1_3ELi0EEPb",
        "df_function": "%F1868",
        "df_type": "Function",
        "project": "SLX",
        "processes": {
            "1": {
                "id": "1",
                "name": "Artificial<Start>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                        "line": 3,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                        "line": 35,
                        "column": 1
                    }
                },
                "display_name": "<START>",
                "kind": "start"
            },
            "2": {
                "id": "2",
                "name": "Artificial<End>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                        "line": 3,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                        "line": 35,
                        "column": 1
                    }
                },
                "display_name": "<END>",
                "kind": "end"
            },
            "3": {
                "id": "3",
                "name": "Region<Loop(R2 top_systolic_controller_flat) Name 'for.cond'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                        "line": 22,
                        "column": 5
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                        "line": 34,
                        "column": 5
                    }
                },
                "display_name": "Process 1",
                "io_signatures": {
                    "has_unresolved_accesses": true,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                    "line": 4,
                                    "column": 0
                                },
                                "id": "VId_6441_!c?(?,?)",
                                "name": "rst",
                                "display_name": "bool rst"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                        "line": 24,
                                        "column": 9
                                    },
                                    "exec_count": 4
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                    "line": 5,
                                    "column": 0
                                },
                                "id": "VId_6442_!c?(?,?)",
                                "name": "start",
                                "display_name": "bool start"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                        "line": 24,
                                        "column": 9
                                    },
                                    "exec_count": 4
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 1
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                    "line": 6,
                                    "column": 0
                                },
                                "id": "VId_6443_!c?(?,?)",
                                "name": "opcode",
                                "display_name": "opcode_t opcode"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                        "line": 24,
                                        "column": 9
                                    },
                                    "exec_count": 4
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 2
                        }
                    ]
                },
                "subregions": [
                    {
                        "id": "%F1868_R2",
                        "description": "<loop 'for.cond'>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                "line": 22,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                "line": 34,
                                "column": 5
                            }
                        }
                    }
                ],
                "subdataflow": []
            }
        },
        "channels": {
            "rst_RAW_1_3_#0": {
                "name": "rst_RAW_1_3_#0",
                "variable_id": "VId_6441_!c?(?,?)",
                "variable_name": "rst",
                "declaration": "bool rst",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                    "line": 4,
                    "column": 0
                },
                "source": "1",
                "sink": "3"
            },
            "start_RAW_1_3_#1": {
                "name": "start_RAW_1_3_#1",
                "variable_id": "VId_6442_!c?(?,?)",
                "variable_name": "start",
                "declaration": "bool start",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                    "line": 5,
                    "column": 0
                },
                "source": "1",
                "sink": "3"
            },
            "opcode_RAW_1_3_#2": {
                "name": "opcode_RAW_1_3_#2",
                "variable_id": "VId_6443_!c?(?,?)",
                "variable_name": "opcode",
                "declaration": "opcode_t opcode",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                    "line": 6,
                    "column": 0
                },
                "source": "1",
                "sink": "3"
            }
        },
        "control": [
            {
                "source": "1",
                "sink": "3"
            },
            {
                "source": "3",
                "sink": "2"
            }
        ]
    }
]