Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 22 20:03:55 2025
| Host         : P1-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        1           
SYNTH-10   Warning           Wide multiplier                                                   4           
SYNTH-11   Warning           DSP output not registered                                         3           
TIMING-16  Warning           Large setup violation                                             340         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (9)
7. checking multiple_clock (1863)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1863)
---------------------------------
 There are 1863 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.134     -719.279                    514                 4021        0.021        0.000                      0                 4021        3.000        0.000                       0                  1867  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -3.134     -718.693                    509                 3963        0.105        0.000                      0                 3963        9.500        0.000                       0                  1863  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -3.132     -717.669                    508                 3963        0.105        0.000                      0                 3963        9.500        0.000                       0                  1863  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -3.134     -718.693                    509                 3963        0.021        0.000                      0                 3963  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -3.134     -718.693                    509                 3963        0.021        0.000                      0                 3963  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         -0.117       -0.585                      5                   58        0.748        0.000                      0                   58  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.117       -0.585                      5                   58        0.664        0.000                      0                   58  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.117       -0.585                      5                   58        0.664        0.000                      0                   58  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -0.115       -0.575                      5                   58        0.748        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          509  Failing Endpoints,  Worst Slack       -3.134ns,  Total Violation     -718.693ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[0])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[0]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_153
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[10])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[10]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_143
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[11])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[11]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_142
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[12])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[12]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_141
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[13])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[13]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_140
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[14])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[14]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_139
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[15])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[15]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_138
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[16])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[16]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_137
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[17])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[17]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_136
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[18])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[18]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_135
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.044 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.044    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_7
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[60]/C
                         clock pessimism              0.504    -0.254    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.149    CPU/md_ALU/div/dividend_copy_reg[60]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.463%)  route 0.169ns (29.537%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.033 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.033    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_5
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[62]/C
                         clock pessimism              0.504    -0.254    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.149    CPU/md_ALU/div/dividend_copy_reg[62]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CPU/dffe_setx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_setx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns = ( 10.350 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.558    10.350    CPU/dffe_setx/negClock
    SLICE_X41Y132        FDCE                                         r  CPU/dffe_setx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDCE (Prop_fdce_C_Q)         0.141    10.491 r  CPU/dffe_setx/q_reg/Q
                         net (fo=1, routed)           0.056    10.547    CPU/mem_setx/q_reg_0
    SLICE_X41Y132        FDCE                                         r  CPU/mem_setx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.827    10.438    CPU/mem_setx/negClock
    SLICE_X41Y132        FDCE                                         r  CPU/mem_setx/q_reg/C
                         clock pessimism             -0.088    10.350    
    SLICE_X41Y132        FDCE (Hold_fdce_C_D)         0.075    10.425    CPU/mem_setx/q_reg
  -------------------------------------------------------------------
                         required time                        -10.425    
                         arrival time                          10.547    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/divisor_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.256ns (50.777%)  route 0.248ns (49.223%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X51Y143        FDRE                                         r  CPU/md_ALU/div/divisor_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/divisor_copy_reg[56]/Q
                         net (fo=4, routed)           0.248    -0.216    CPU/md_ALU/div/Q[14]
    SLICE_X53Y149        LUT3 (Prop_lut3_I0_O)        0.045    -0.171 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.171    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.101 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.101    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_7
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.828    -0.844    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y149        FDRE (Hold_fdre_C_D)         0.105    -0.235    CPU/md_ALU/div/dividend_copy_reg[56]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[8]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[8]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.351ns = ( 10.351 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.559    10.351    CPU/id_pcplusone_reg/register[8]/negClock
    SLICE_X35Y131        FDCE                                         r  CPU/id_pcplusone_reg/register[8]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y131        FDCE (Prop_fdce_C_Q)         0.141    10.492 r  CPU/id_pcplusone_reg/register[8]/q_reg/Q
                         net (fo=1, routed)           0.087    10.579    CPU/id_pcplusone_reg/register[8]/q_reg_n_0
    SLICE_X34Y131        LUT2 (Prop_lut2_I0_O)        0.045    10.624 r  CPU/id_pcplusone_reg/register[8]/q_i_1__153/O
                         net (fo=1, routed)           0.000    10.624    CPU/ex_pcplusone/register[8]/q_reg_4
    SLICE_X34Y131        FDCE                                         r  CPU/ex_pcplusone/register[8]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.827    10.438    CPU/ex_pcplusone/register[8]/negClock
    SLICE_X34Y131        FDCE                                         r  CPU/ex_pcplusone/register[8]/q_reg/C
                         clock pessimism             -0.074    10.364    
    SLICE_X34Y131        FDCE (Hold_fdce_C_D)         0.120    10.484    CPU/ex_pcplusone/register[8]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.484    
                         arrival time                          10.624    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.008 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.008    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_6
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[61]/C
                         clock pessimism              0.504    -0.254    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.149    CPU/md_ALU/div/dividend_copy_reg[61]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.008 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.008    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_4
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[63]/C
                         clock pessimism              0.504    -0.254    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.149    CPU/md_ALU/div/dividend_copy_reg[63]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[18]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_jt/register[18]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns = ( 10.442 - 10.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 10.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.562    10.354    CPU/ex_jt/register[18]/negClock
    SLICE_X37Y136        FDCE                                         r  CPU/ex_jt/register[18]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDCE (Prop_fdce_C_Q)         0.141    10.495 r  CPU/ex_jt/register[18]/q_reg/Q
                         net (fo=3, routed)           0.082    10.578    CPU/mem_jt/register[18]/q_reg_1
    SLICE_X37Y136        FDCE                                         r  CPU/mem_jt/register[18]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.831    10.442    CPU/mem_jt/register[18]/negClock
    SLICE_X37Y136        FDCE                                         r  CPU/mem_jt/register[18]/q_reg/C
                         clock pessimism             -0.088    10.354    
    SLICE_X37Y136        FDCE (Hold_fdce_C_D)         0.075    10.429    CPU/mem_jt/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.429    
                         arrival time                          10.578    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CPU/aluResult_reg/register[25]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_aluResult_reg/register[25]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.445ns = ( 10.445 - 10.000 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 10.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.563    10.355    CPU/aluResult_reg/register[25]/negClock
    SLICE_X67Y141        FDCE                                         r  CPU/aluResult_reg/register[25]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y141        FDCE (Prop_fdce_C_Q)         0.141    10.496 r  CPU/aluResult_reg/register[25]/q_reg/Q
                         net (fo=5, routed)           0.082    10.579    CPU/wb_aluResult_reg/register[25]/q_reg_2
    SLICE_X67Y141        FDCE                                         r  CPU/wb_aluResult_reg/register[25]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.835    10.445    CPU/wb_aluResult_reg/register[25]/negClock
    SLICE_X67Y141        FDCE                                         r  CPU/wb_aluResult_reg/register[25]/q_reg/C
                         clock pessimism             -0.090    10.355    
    SLICE_X67Y141        FDCE (Hold_fdce_C_D)         0.075    10.430    CPU/wb_aluResult_reg/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.430    
                         arrival time                          10.579    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/divisor_copy_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.279ns (53.245%)  route 0.245ns (46.755%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.558    -0.606    CPU/md_ALU/div/clk_out1
    SLICE_X50Y142        FDRE                                         r  CPU/md_ALU/div/divisor_copy_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  CPU/md_ALU/div/divisor_copy_reg[52]/Q
                         net (fo=4, routed)           0.245    -0.197    CPU/md_ALU/div/Q[10]
    SLICE_X53Y148        LUT3 (Prop_lut3_I0_O)        0.045    -0.152 r  CPU/md_ALU/div/dividend_copy[55]_i_9/O
                         net (fo=1, routed)           0.000    -0.152    CPU/md_ALU/div/dividend_copy[55]_i_9_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.082 r  CPU/md_ALU/div/dividend_copy_reg[55]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.082    CPU/md_ALU/div/dividend_copy_reg[55]_i_1_n_7
    SLICE_X53Y148        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.828    -0.844    CPU/md_ALU/div/clk_out1
    SLICE_X53Y148        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[52]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y148        FDRE (Hold_fdre_C_D)         0.105    -0.235    CPU/md_ALU/div/dividend_copy_reg[52]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y27     InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y26     InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y25     InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y54     ProcMem/MemoryArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    q_reg_i_3__0/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y57      CPU/md_ALU/mult/real_prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y55      CPU/md_ALU/mult/real_prod_reg__0/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y129    LED_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y129    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y129    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y129     LED_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y129     LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y129    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y129    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y129     LED_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y129     LED_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          508  Failing Endpoints,  Worst Slack       -3.132ns,  Total Violation     -717.669ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[0])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[0]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_153
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.082    18.956    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    17.556    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[10])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[10]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_143
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.082    18.956    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    17.556    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[11])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[11]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_142
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.082    18.956    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    17.556    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[12])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[12]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_141
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.082    18.956    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    17.556    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[13])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[13]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_140
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.082    18.956    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    17.556    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[14])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[14]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_139
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.082    18.956    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    17.556    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[15])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[15]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_138
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.082    18.956    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    17.556    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[16])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[16]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_137
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.082    18.956    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    17.556    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[17])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[17]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_136
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.082    18.956    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    17.556    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[18])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[18]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_135
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.082    18.956    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    17.556    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.044 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.044    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_7
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[60]/C
                         clock pessimism              0.504    -0.254    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.149    CPU/md_ALU/div/dividend_copy_reg[60]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.463%)  route 0.169ns (29.537%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.033 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.033    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_5
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[62]/C
                         clock pessimism              0.504    -0.254    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.149    CPU/md_ALU/div/dividend_copy_reg[62]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CPU/dffe_setx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_setx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns = ( 10.350 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.558    10.350    CPU/dffe_setx/negClock
    SLICE_X41Y132        FDCE                                         r  CPU/dffe_setx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDCE (Prop_fdce_C_Q)         0.141    10.491 r  CPU/dffe_setx/q_reg/Q
                         net (fo=1, routed)           0.056    10.547    CPU/mem_setx/q_reg_0
    SLICE_X41Y132        FDCE                                         r  CPU/mem_setx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.827    10.438    CPU/mem_setx/negClock
    SLICE_X41Y132        FDCE                                         r  CPU/mem_setx/q_reg/C
                         clock pessimism             -0.088    10.350    
    SLICE_X41Y132        FDCE (Hold_fdce_C_D)         0.075    10.425    CPU/mem_setx/q_reg
  -------------------------------------------------------------------
                         required time                        -10.425    
                         arrival time                          10.547    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/divisor_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.256ns (50.777%)  route 0.248ns (49.223%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X51Y143        FDRE                                         r  CPU/md_ALU/div/divisor_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/divisor_copy_reg[56]/Q
                         net (fo=4, routed)           0.248    -0.216    CPU/md_ALU/div/Q[14]
    SLICE_X53Y149        LUT3 (Prop_lut3_I0_O)        0.045    -0.171 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.171    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.101 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.101    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_7
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.828    -0.844    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y149        FDRE (Hold_fdre_C_D)         0.105    -0.235    CPU/md_ALU/div/dividend_copy_reg[56]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[8]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[8]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.351ns = ( 10.351 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.559    10.351    CPU/id_pcplusone_reg/register[8]/negClock
    SLICE_X35Y131        FDCE                                         r  CPU/id_pcplusone_reg/register[8]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y131        FDCE (Prop_fdce_C_Q)         0.141    10.492 r  CPU/id_pcplusone_reg/register[8]/q_reg/Q
                         net (fo=1, routed)           0.087    10.579    CPU/id_pcplusone_reg/register[8]/q_reg_n_0
    SLICE_X34Y131        LUT2 (Prop_lut2_I0_O)        0.045    10.624 r  CPU/id_pcplusone_reg/register[8]/q_i_1__153/O
                         net (fo=1, routed)           0.000    10.624    CPU/ex_pcplusone/register[8]/q_reg_4
    SLICE_X34Y131        FDCE                                         r  CPU/ex_pcplusone/register[8]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.827    10.438    CPU/ex_pcplusone/register[8]/negClock
    SLICE_X34Y131        FDCE                                         r  CPU/ex_pcplusone/register[8]/q_reg/C
                         clock pessimism             -0.074    10.364    
    SLICE_X34Y131        FDCE (Hold_fdce_C_D)         0.120    10.484    CPU/ex_pcplusone/register[8]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.484    
                         arrival time                          10.624    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.008 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.008    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_6
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[61]/C
                         clock pessimism              0.504    -0.254    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.149    CPU/md_ALU/div/dividend_copy_reg[61]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.008 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.008    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_4
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[63]/C
                         clock pessimism              0.504    -0.254    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.149    CPU/md_ALU/div/dividend_copy_reg[63]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[18]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_jt/register[18]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns = ( 10.442 - 10.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 10.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.562    10.354    CPU/ex_jt/register[18]/negClock
    SLICE_X37Y136        FDCE                                         r  CPU/ex_jt/register[18]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDCE (Prop_fdce_C_Q)         0.141    10.495 r  CPU/ex_jt/register[18]/q_reg/Q
                         net (fo=3, routed)           0.082    10.578    CPU/mem_jt/register[18]/q_reg_1
    SLICE_X37Y136        FDCE                                         r  CPU/mem_jt/register[18]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.831    10.442    CPU/mem_jt/register[18]/negClock
    SLICE_X37Y136        FDCE                                         r  CPU/mem_jt/register[18]/q_reg/C
                         clock pessimism             -0.088    10.354    
    SLICE_X37Y136        FDCE (Hold_fdce_C_D)         0.075    10.429    CPU/mem_jt/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.429    
                         arrival time                          10.578    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CPU/aluResult_reg/register[25]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_aluResult_reg/register[25]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.445ns = ( 10.445 - 10.000 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 10.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.563    10.355    CPU/aluResult_reg/register[25]/negClock
    SLICE_X67Y141        FDCE                                         r  CPU/aluResult_reg/register[25]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y141        FDCE (Prop_fdce_C_Q)         0.141    10.496 r  CPU/aluResult_reg/register[25]/q_reg/Q
                         net (fo=5, routed)           0.082    10.579    CPU/wb_aluResult_reg/register[25]/q_reg_2
    SLICE_X67Y141        FDCE                                         r  CPU/wb_aluResult_reg/register[25]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.835    10.445    CPU/wb_aluResult_reg/register[25]/negClock
    SLICE_X67Y141        FDCE                                         r  CPU/wb_aluResult_reg/register[25]/q_reg/C
                         clock pessimism             -0.090    10.355    
    SLICE_X67Y141        FDCE (Hold_fdce_C_D)         0.075    10.430    CPU/wb_aluResult_reg/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.430    
                         arrival time                          10.579    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/divisor_copy_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.279ns (53.245%)  route 0.245ns (46.755%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.558    -0.606    CPU/md_ALU/div/clk_out1
    SLICE_X50Y142        FDRE                                         r  CPU/md_ALU/div/divisor_copy_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  CPU/md_ALU/div/divisor_copy_reg[52]/Q
                         net (fo=4, routed)           0.245    -0.197    CPU/md_ALU/div/Q[10]
    SLICE_X53Y148        LUT3 (Prop_lut3_I0_O)        0.045    -0.152 r  CPU/md_ALU/div/dividend_copy[55]_i_9/O
                         net (fo=1, routed)           0.000    -0.152    CPU/md_ALU/div/dividend_copy[55]_i_9_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.082 r  CPU/md_ALU/div/dividend_copy_reg[55]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.082    CPU/md_ALU/div/dividend_copy_reg[55]_i_1_n_7
    SLICE_X53Y148        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.828    -0.844    CPU/md_ALU/div/clk_out1
    SLICE_X53Y148        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[52]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y148        FDRE (Hold_fdre_C_D)         0.105    -0.235    CPU/md_ALU/div/dividend_copy_reg[52]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y27     InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y26     InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y25     InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y54     ProcMem/MemoryArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    q_reg_i_3__0/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y57      CPU/md_ALU/mult/real_prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y55      CPU/md_ALU/mult/real_prod_reg__0/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y129    LED_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y129    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y129    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y129     LED_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y129     LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y129    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y129    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y129     LED_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y129     LED_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y129    LED_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          509  Failing Endpoints,  Worst Slack       -3.134ns,  Total Violation     -718.693ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[0])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[0]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_153
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[10])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[10]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_143
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[11])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[11]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_142
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[12])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[12]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_141
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[13])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[13]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_140
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[14])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[14]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_139
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[15])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[15]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_138
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[16])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[16]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_137
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[17])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[17]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_136
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[18])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[18]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_135
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.044 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.044    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_7
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[60]/C
                         clock pessimism              0.504    -0.254    
                         clock uncertainty            0.084    -0.170    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.065    CPU/md_ALU/div/dividend_copy_reg[60]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.463%)  route 0.169ns (29.537%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.033 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.033    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_5
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[62]/C
                         clock pessimism              0.504    -0.254    
                         clock uncertainty            0.084    -0.170    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.065    CPU/md_ALU/div/dividend_copy_reg[62]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CPU/dffe_setx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_setx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns = ( 10.350 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.558    10.350    CPU/dffe_setx/negClock
    SLICE_X41Y132        FDCE                                         r  CPU/dffe_setx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDCE (Prop_fdce_C_Q)         0.141    10.491 r  CPU/dffe_setx/q_reg/Q
                         net (fo=1, routed)           0.056    10.547    CPU/mem_setx/q_reg_0
    SLICE_X41Y132        FDCE                                         r  CPU/mem_setx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.827    10.438    CPU/mem_setx/negClock
    SLICE_X41Y132        FDCE                                         r  CPU/mem_setx/q_reg/C
                         clock pessimism             -0.088    10.350    
                         clock uncertainty            0.084    10.434    
    SLICE_X41Y132        FDCE (Hold_fdce_C_D)         0.075    10.509    CPU/mem_setx/q_reg
  -------------------------------------------------------------------
                         required time                        -10.509    
                         arrival time                          10.547    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/divisor_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.256ns (50.777%)  route 0.248ns (49.223%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X51Y143        FDRE                                         r  CPU/md_ALU/div/divisor_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/divisor_copy_reg[56]/Q
                         net (fo=4, routed)           0.248    -0.216    CPU/md_ALU/div/Q[14]
    SLICE_X53Y149        LUT3 (Prop_lut3_I0_O)        0.045    -0.171 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.171    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.101 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.101    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_7
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.828    -0.844    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.084    -0.257    
    SLICE_X53Y149        FDRE (Hold_fdre_C_D)         0.105    -0.152    CPU/md_ALU/div/dividend_copy_reg[56]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[8]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[8]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.351ns = ( 10.351 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.559    10.351    CPU/id_pcplusone_reg/register[8]/negClock
    SLICE_X35Y131        FDCE                                         r  CPU/id_pcplusone_reg/register[8]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y131        FDCE (Prop_fdce_C_Q)         0.141    10.492 r  CPU/id_pcplusone_reg/register[8]/q_reg/Q
                         net (fo=1, routed)           0.087    10.579    CPU/id_pcplusone_reg/register[8]/q_reg_n_0
    SLICE_X34Y131        LUT2 (Prop_lut2_I0_O)        0.045    10.624 r  CPU/id_pcplusone_reg/register[8]/q_i_1__153/O
                         net (fo=1, routed)           0.000    10.624    CPU/ex_pcplusone/register[8]/q_reg_4
    SLICE_X34Y131        FDCE                                         r  CPU/ex_pcplusone/register[8]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.827    10.438    CPU/ex_pcplusone/register[8]/negClock
    SLICE_X34Y131        FDCE                                         r  CPU/ex_pcplusone/register[8]/q_reg/C
                         clock pessimism             -0.074    10.364    
                         clock uncertainty            0.084    10.448    
    SLICE_X34Y131        FDCE (Hold_fdce_C_D)         0.120    10.568    CPU/ex_pcplusone/register[8]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.568    
                         arrival time                          10.624    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.008 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.008    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_6
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[61]/C
                         clock pessimism              0.504    -0.254    
                         clock uncertainty            0.084    -0.170    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.065    CPU/md_ALU/div/dividend_copy_reg[61]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.008 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.008    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_4
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[63]/C
                         clock pessimism              0.504    -0.254    
                         clock uncertainty            0.084    -0.170    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.065    CPU/md_ALU/div/dividend_copy_reg[63]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[18]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_jt/register[18]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns = ( 10.442 - 10.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 10.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.562    10.354    CPU/ex_jt/register[18]/negClock
    SLICE_X37Y136        FDCE                                         r  CPU/ex_jt/register[18]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDCE (Prop_fdce_C_Q)         0.141    10.495 r  CPU/ex_jt/register[18]/q_reg/Q
                         net (fo=3, routed)           0.082    10.578    CPU/mem_jt/register[18]/q_reg_1
    SLICE_X37Y136        FDCE                                         r  CPU/mem_jt/register[18]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.831    10.442    CPU/mem_jt/register[18]/negClock
    SLICE_X37Y136        FDCE                                         r  CPU/mem_jt/register[18]/q_reg/C
                         clock pessimism             -0.088    10.354    
                         clock uncertainty            0.084    10.438    
    SLICE_X37Y136        FDCE (Hold_fdce_C_D)         0.075    10.513    CPU/mem_jt/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.513    
                         arrival time                          10.578    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 CPU/aluResult_reg/register[25]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_aluResult_reg/register[25]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.445ns = ( 10.445 - 10.000 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 10.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.563    10.355    CPU/aluResult_reg/register[25]/negClock
    SLICE_X67Y141        FDCE                                         r  CPU/aluResult_reg/register[25]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y141        FDCE (Prop_fdce_C_Q)         0.141    10.496 r  CPU/aluResult_reg/register[25]/q_reg/Q
                         net (fo=5, routed)           0.082    10.579    CPU/wb_aluResult_reg/register[25]/q_reg_2
    SLICE_X67Y141        FDCE                                         r  CPU/wb_aluResult_reg/register[25]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.835    10.445    CPU/wb_aluResult_reg/register[25]/negClock
    SLICE_X67Y141        FDCE                                         r  CPU/wb_aluResult_reg/register[25]/q_reg/C
                         clock pessimism             -0.090    10.355    
                         clock uncertainty            0.084    10.439    
    SLICE_X67Y141        FDCE (Hold_fdce_C_D)         0.075    10.514    CPU/wb_aluResult_reg/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.514    
                         arrival time                          10.579    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/divisor_copy_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.279ns (53.245%)  route 0.245ns (46.755%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.558    -0.606    CPU/md_ALU/div/clk_out1
    SLICE_X50Y142        FDRE                                         r  CPU/md_ALU/div/divisor_copy_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  CPU/md_ALU/div/divisor_copy_reg[52]/Q
                         net (fo=4, routed)           0.245    -0.197    CPU/md_ALU/div/Q[10]
    SLICE_X53Y148        LUT3 (Prop_lut3_I0_O)        0.045    -0.152 r  CPU/md_ALU/div/dividend_copy[55]_i_9/O
                         net (fo=1, routed)           0.000    -0.152    CPU/md_ALU/div/dividend_copy[55]_i_9_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.082 r  CPU/md_ALU/div/dividend_copy_reg[55]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.082    CPU/md_ALU/div/dividend_copy_reg[55]_i_1_n_7
    SLICE_X53Y148        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.828    -0.844    CPU/md_ALU/div/clk_out1
    SLICE_X53Y148        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[52]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.084    -0.257    
    SLICE_X53Y148        FDRE (Hold_fdre_C_D)         0.105    -0.152    CPU/md_ALU/div/dividend_copy_reg[52]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          509  Failing Endpoints,  Worst Slack       -3.134ns,  Total Violation     -718.693ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[0])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[0]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_153
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[10])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[10]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_143
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[11])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[11]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_142
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[12])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[12]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_141
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[13])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[13]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_140
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[14])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[14]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_139
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[15])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[15]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_138
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[16])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[16]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_137
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[17])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[17]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_136
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 CPU/mem_destReg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/real_prod_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.893ns  (logic 4.865ns (54.705%)  route 4.028ns (45.295%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 18.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 11.795 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.776     9.236    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  q_reg_i_5/O
                         net (fo=1, routed)           0.722    10.082    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.178 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.617    11.795    CPU/mem_destReg/register[2]/negClock
    SLICE_X66Y140        FDCE                                         r  CPU/mem_destReg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.518    12.313 f  CPU/mem_destReg/register[2]/q_reg/Q
                         net (fo=6, routed)           0.800    13.113    CPU/mem_destReg/register[3]/A_reg[41]_0[1]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    13.237 f  CPU/mem_destReg/register[3]/A[58]_i_9/O
                         net (fo=2, routed)           0.867    14.104    CPU/mem_destReg/register[3]/A[58]_i_9_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124    14.228 r  CPU/mem_destReg/register[3]/A[58]_i_4/O
                         net (fo=33, routed)          0.912    15.140    CPU/ex_rsVal/register[18]/A_reg[51]_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I4_O)        0.124    15.264 r  CPU/ex_rsVal/register[18]/A[51]_i_1/O
                         net (fo=4, routed)           0.464    15.728    CPU/ex_rsVal/register[18]/q_reg_1
    SLICE_X64Y138        LUT2 (Prop_lut2_I0_O)        0.124    15.852 r  CPU/ex_rsVal/register[18]/real_prod0_i_14/O
                         net (fo=14, routed)          0.983    16.835    CPU/md_ALU/mult/real_prod0_0[1]
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[18])
                                                      3.851    20.686 r  CPU/md_ALU/mult/real_prod0/PCOUT[18]
                         net (fo=1, routed)           0.002    20.688    CPU/md_ALU/mult/real_prod0_n_135
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.578    18.558    CPU/md_ALU/mult/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  CPU/md_ALU/mult/real_prod_reg/CLK
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.084    18.954    
    DSP48_X1Y57          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    17.554    CPU/md_ALU/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 -3.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.044 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.044    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_7
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[60]/C
                         clock pessimism              0.504    -0.254    
                         clock uncertainty            0.084    -0.170    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.065    CPU/md_ALU/div/dividend_copy_reg[60]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.463%)  route 0.169ns (29.537%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.033 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.033    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_5
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[62]/C
                         clock pessimism              0.504    -0.254    
                         clock uncertainty            0.084    -0.170    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.065    CPU/md_ALU/div/dividend_copy_reg[62]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CPU/dffe_setx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_setx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns = ( 10.350 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.558    10.350    CPU/dffe_setx/negClock
    SLICE_X41Y132        FDCE                                         r  CPU/dffe_setx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDCE (Prop_fdce_C_Q)         0.141    10.491 r  CPU/dffe_setx/q_reg/Q
                         net (fo=1, routed)           0.056    10.547    CPU/mem_setx/q_reg_0
    SLICE_X41Y132        FDCE                                         r  CPU/mem_setx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.827    10.438    CPU/mem_setx/negClock
    SLICE_X41Y132        FDCE                                         r  CPU/mem_setx/q_reg/C
                         clock pessimism             -0.088    10.350    
                         clock uncertainty            0.084    10.434    
    SLICE_X41Y132        FDCE (Hold_fdce_C_D)         0.075    10.509    CPU/mem_setx/q_reg
  -------------------------------------------------------------------
                         required time                        -10.509    
                         arrival time                          10.547    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/divisor_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.256ns (50.777%)  route 0.248ns (49.223%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X51Y143        FDRE                                         r  CPU/md_ALU/div/divisor_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/divisor_copy_reg[56]/Q
                         net (fo=4, routed)           0.248    -0.216    CPU/md_ALU/div/Q[14]
    SLICE_X53Y149        LUT3 (Prop_lut3_I0_O)        0.045    -0.171 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.171    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.101 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.101    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_7
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.828    -0.844    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.084    -0.257    
    SLICE_X53Y149        FDRE (Hold_fdre_C_D)         0.105    -0.152    CPU/md_ALU/div/dividend_copy_reg[56]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[8]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[8]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.351ns = ( 10.351 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.559    10.351    CPU/id_pcplusone_reg/register[8]/negClock
    SLICE_X35Y131        FDCE                                         r  CPU/id_pcplusone_reg/register[8]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y131        FDCE (Prop_fdce_C_Q)         0.141    10.492 r  CPU/id_pcplusone_reg/register[8]/q_reg/Q
                         net (fo=1, routed)           0.087    10.579    CPU/id_pcplusone_reg/register[8]/q_reg_n_0
    SLICE_X34Y131        LUT2 (Prop_lut2_I0_O)        0.045    10.624 r  CPU/id_pcplusone_reg/register[8]/q_i_1__153/O
                         net (fo=1, routed)           0.000    10.624    CPU/ex_pcplusone/register[8]/q_reg_4
    SLICE_X34Y131        FDCE                                         r  CPU/ex_pcplusone/register[8]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.827    10.438    CPU/ex_pcplusone/register[8]/negClock
    SLICE_X34Y131        FDCE                                         r  CPU/ex_pcplusone/register[8]/q_reg/C
                         clock pessimism             -0.074    10.364    
                         clock uncertainty            0.084    10.448    
    SLICE_X34Y131        FDCE (Hold_fdce_C_D)         0.120    10.568    CPU/ex_pcplusone/register[8]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.568    
                         arrival time                          10.624    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.008 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.008    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_6
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[61]/C
                         clock pessimism              0.504    -0.254    
                         clock uncertainty            0.084    -0.170    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.065    CPU/md_ALU/div/dividend_copy_reg[61]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/dividend_copy_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.559    -0.605    CPU/md_ALU/div/clk_out1
    SLICE_X53Y149        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CPU/md_ALU/div/dividend_copy_reg[56]/Q
                         net (fo=3, routed)           0.168    -0.296    CPU/md_ALU/div/dividend_copy_reg_n_0_[56]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  CPU/md_ALU/div/dividend_copy[59]_i_9/O
                         net (fo=1, routed)           0.000    -0.251    CPU/md_ALU/div/dividend_copy[59]_i_9_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.099 r  CPU/md_ALU/div/dividend_copy_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    CPU/md_ALU/div/dividend_copy_reg[59]_i_1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.008 r  CPU/md_ALU/div/dividend_copy_reg[63]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.008    CPU/md_ALU/div/dividend_copy_reg[63]_i_2_n_4
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.915    -0.758    CPU/md_ALU/div/clk_out1
    SLICE_X53Y150        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[63]/C
                         clock pessimism              0.504    -0.254    
                         clock uncertainty            0.084    -0.170    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105    -0.065    CPU/md_ALU/div/dividend_copy_reg[63]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[18]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_jt/register[18]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns = ( 10.442 - 10.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 10.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.562    10.354    CPU/ex_jt/register[18]/negClock
    SLICE_X37Y136        FDCE                                         r  CPU/ex_jt/register[18]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDCE (Prop_fdce_C_Q)         0.141    10.495 r  CPU/ex_jt/register[18]/q_reg/Q
                         net (fo=3, routed)           0.082    10.578    CPU/mem_jt/register[18]/q_reg_1
    SLICE_X37Y136        FDCE                                         r  CPU/mem_jt/register[18]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.831    10.442    CPU/mem_jt/register[18]/negClock
    SLICE_X37Y136        FDCE                                         r  CPU/mem_jt/register[18]/q_reg/C
                         clock pessimism             -0.088    10.354    
                         clock uncertainty            0.084    10.438    
    SLICE_X37Y136        FDCE (Hold_fdce_C_D)         0.075    10.513    CPU/mem_jt/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.513    
                         arrival time                          10.578    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 CPU/aluResult_reg/register[25]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_aluResult_reg/register[25]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.445ns = ( 10.445 - 10.000 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 10.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.563    10.355    CPU/aluResult_reg/register[25]/negClock
    SLICE_X67Y141        FDCE                                         r  CPU/aluResult_reg/register[25]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y141        FDCE (Prop_fdce_C_Q)         0.141    10.496 r  CPU/aluResult_reg/register[25]/q_reg/Q
                         net (fo=5, routed)           0.082    10.579    CPU/wb_aluResult_reg/register[25]/q_reg_2
    SLICE_X67Y141        FDCE                                         r  CPU/wb_aluResult_reg/register[25]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.835    10.445    CPU/wb_aluResult_reg/register[25]/negClock
    SLICE_X67Y141        FDCE                                         r  CPU/wb_aluResult_reg/register[25]/q_reg/C
                         clock pessimism             -0.090    10.355    
                         clock uncertainty            0.084    10.439    
    SLICE_X67Y141        FDCE (Hold_fdce_C_D)         0.075    10.514    CPU/wb_aluResult_reg/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.514    
                         arrival time                          10.579    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/divisor_copy_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/dividend_copy_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.279ns (53.245%)  route 0.245ns (46.755%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.558    -0.606    CPU/md_ALU/div/clk_out1
    SLICE_X50Y142        FDRE                                         r  CPU/md_ALU/div/divisor_copy_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  CPU/md_ALU/div/divisor_copy_reg[52]/Q
                         net (fo=4, routed)           0.245    -0.197    CPU/md_ALU/div/Q[10]
    SLICE_X53Y148        LUT3 (Prop_lut3_I0_O)        0.045    -0.152 r  CPU/md_ALU/div/dividend_copy[55]_i_9/O
                         net (fo=1, routed)           0.000    -0.152    CPU/md_ALU/div/dividend_copy[55]_i_9_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.082 r  CPU/md_ALU/div/dividend_copy_reg[55]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.082    CPU/md_ALU/div/dividend_copy_reg[55]_i_1_n_7
    SLICE_X53Y148        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.828    -0.844    CPU/md_ALU/div/clk_out1
    SLICE_X53Y148        FDRE                                         r  CPU/md_ALU/div/dividend_copy_reg[52]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.084    -0.257    
    SLICE_X53Y148        FDRE (Hold_fdre_C_D)         0.105    -0.152    CPU/md_ALU/div/dividend_copy_reg[52]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.117ns,  Total Violation       -0.585ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[27]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[27]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[27]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[27]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[27]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[28]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[28]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[28]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[28]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[29]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[29]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[29]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[29]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[30]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[30]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[30]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[30]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[30]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[31]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[31]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[31]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[31]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[31]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[31]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[16]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[16]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[16]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[16]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[16]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.084    11.333    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.928    CPU/id_pcplusone_reg/register[16]/q_reg
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[17]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[17]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[17]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[17]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.084    11.333    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.928    CPU/id_pcplusone_reg/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[18]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[18]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[18]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[18]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[18]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.084    11.333    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.928    CPU/id_pcplusone_reg/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[23]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[23]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[23]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[23]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[23]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.084    11.333    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.928    CPU/id_pcplusone_reg/register[23]/q_reg
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[20]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.743ns  (logic 4.757ns (40.510%)  route 6.986ns (59.490%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.933ns = ( 10.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.886    10.858    CPU/id_pcplusone_reg/register[20]/clr_pipe
    SLICE_X32Y133        FDCE                                         f  CPU/id_pcplusone_reg/register[20]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.500    10.933    CPU/id_pcplusone_reg/register[20]/negClock
    SLICE_X32Y133        FDCE                                         r  CPU/id_pcplusone_reg/register[20]/q_reg/C
                         clock pessimism              0.480    11.414    
                         clock uncertainty           -0.084    11.330    
    SLICE_X32Y133        FDCE (Recov_fdce_C_CLR)     -0.405    10.925    CPU/id_pcplusone_reg/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[17]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[17]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[17]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[17]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.321    CPU/IF_latch/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.321    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[27]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[27]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[27]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[27]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[27]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.321    CPU/IF_latch/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.321    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[29]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[29]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[29]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[29]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.321    CPU/IF_latch/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.321    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[31]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[31]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[31]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[31]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[31]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.321    CPU/IF_latch/register[31]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.321    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[5]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.199%)  route 0.524ns (73.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.273    11.063    CPU/id_pcplusone_reg/register[5]/clr_pipe
    SLICE_X37Y131        FDCE                                         f  CPU/id_pcplusone_reg/register[5]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.827    10.438    CPU/id_pcplusone_reg/register[5]/negClock
    SLICE_X37Y131        FDCE                                         r  CPU/id_pcplusone_reg/register[5]/q_reg/C
                         clock pessimism             -0.073    10.365    
    SLICE_X37Y131        FDCE (Remov_fdce_C_CLR)     -0.092    10.273    CPU/id_pcplusone_reg/register[5]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.273    
                         arrival time                          11.063    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[22]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.104%)  route 0.555ns (74.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.304    11.094    CPU/IF_latch/register[22]/clr_pipe
    SLICE_X33Y132        FDCE                                         f  CPU/IF_latch/register[22]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[22]/negClock
    SLICE_X33Y132        FDCE                                         r  CPU/IF_latch/register[22]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X33Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.296    CPU/IF_latch/register[22]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.296    
                         arrival time                          11.094    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[25]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.104%)  route 0.555ns (74.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.304    11.094    CPU/IF_latch/register[25]/clr_pipe
    SLICE_X33Y132        FDCE                                         f  CPU/IF_latch/register[25]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[25]/negClock
    SLICE_X33Y132        FDCE                                         r  CPU/IF_latch/register[25]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X33Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.296    CPU/IF_latch/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.296    
                         arrival time                          11.094    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[23]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.957%)  route 0.559ns (75.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.308    11.098    CPU/IF_latch/register[23]/clr_pipe
    SLICE_X32Y132        FDCE                                         f  CPU/IF_latch/register[23]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[23]/negClock
    SLICE_X32Y132        FDCE                                         r  CPU/IF_latch/register[23]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X32Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.296    CPU/IF_latch/register[23]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.296    
                         arrival time                          11.098    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[30]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.957%)  route 0.559ns (75.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.308    11.098    CPU/IF_latch/register[30]/clr_pipe
    SLICE_X32Y132        FDCE                                         f  CPU/IF_latch/register[30]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[30]/negClock
    SLICE_X32Y132        FDCE                                         r  CPU/IF_latch/register[30]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X32Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.296    CPU/IF_latch/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.296    
                         arrival time                          11.098    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[28]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.977%)  route 0.590ns (76.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 10.439 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.339    11.129    CPU/IF_latch/register[28]/clr_pipe
    SLICE_X30Y131        FDCE                                         f  CPU/IF_latch/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.828    10.439    CPU/IF_latch/register[28]/negClock
    SLICE_X30Y131        FDCE                                         r  CPU/IF_latch/register[28]/q_reg/C
                         clock pessimism             -0.052    10.387    
    SLICE_X30Y131        FDCE (Remov_fdce_C_CLR)     -0.067    10.320    CPU/IF_latch/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.320    
                         arrival time                          11.129    
  -------------------------------------------------------------------
                         slack                                  0.809    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.117ns,  Total Violation       -0.585ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[27]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[27]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[27]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[27]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[27]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[28]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[28]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[28]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[28]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[29]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[29]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[29]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[29]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[30]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[30]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[30]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[30]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[30]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[31]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[31]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[31]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[31]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[31]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[31]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[16]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[16]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[16]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[16]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[16]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.084    11.333    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.928    CPU/id_pcplusone_reg/register[16]/q_reg
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[17]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[17]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[17]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[17]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.084    11.333    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.928    CPU/id_pcplusone_reg/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[18]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[18]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[18]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[18]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[18]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.084    11.333    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.928    CPU/id_pcplusone_reg/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[23]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[23]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[23]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[23]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[23]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.084    11.333    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.928    CPU/id_pcplusone_reg/register[23]/q_reg
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[20]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.743ns  (logic 4.757ns (40.510%)  route 6.986ns (59.490%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.933ns = ( 10.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.886    10.858    CPU/id_pcplusone_reg/register[20]/clr_pipe
    SLICE_X32Y133        FDCE                                         f  CPU/id_pcplusone_reg/register[20]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.500    10.933    CPU/id_pcplusone_reg/register[20]/negClock
    SLICE_X32Y133        FDCE                                         r  CPU/id_pcplusone_reg/register[20]/q_reg/C
                         clock pessimism              0.480    11.414    
                         clock uncertainty           -0.084    11.330    
    SLICE_X32Y133        FDCE (Recov_fdce_C_CLR)     -0.405    10.925    CPU/id_pcplusone_reg/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[17]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[17]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[17]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[17]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.405    CPU/IF_latch/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.405    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[27]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[27]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[27]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[27]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[27]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.405    CPU/IF_latch/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.405    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[29]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[29]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[29]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[29]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.405    CPU/IF_latch/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.405    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[31]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[31]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[31]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[31]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[31]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.405    CPU/IF_latch/register[31]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.405    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[5]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.199%)  route 0.524ns (73.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.273    11.063    CPU/id_pcplusone_reg/register[5]/clr_pipe
    SLICE_X37Y131        FDCE                                         f  CPU/id_pcplusone_reg/register[5]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.827    10.438    CPU/id_pcplusone_reg/register[5]/negClock
    SLICE_X37Y131        FDCE                                         r  CPU/id_pcplusone_reg/register[5]/q_reg/C
                         clock pessimism             -0.073    10.365    
                         clock uncertainty            0.084    10.449    
    SLICE_X37Y131        FDCE (Remov_fdce_C_CLR)     -0.092    10.357    CPU/id_pcplusone_reg/register[5]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.357    
                         arrival time                          11.063    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[22]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.104%)  route 0.555ns (74.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.304    11.094    CPU/IF_latch/register[22]/clr_pipe
    SLICE_X33Y132        FDCE                                         f  CPU/IF_latch/register[22]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[22]/negClock
    SLICE_X33Y132        FDCE                                         r  CPU/IF_latch/register[22]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X33Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.380    CPU/IF_latch/register[22]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.380    
                         arrival time                          11.094    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[25]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.104%)  route 0.555ns (74.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.304    11.094    CPU/IF_latch/register[25]/clr_pipe
    SLICE_X33Y132        FDCE                                         f  CPU/IF_latch/register[25]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[25]/negClock
    SLICE_X33Y132        FDCE                                         r  CPU/IF_latch/register[25]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X33Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.380    CPU/IF_latch/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.380    
                         arrival time                          11.094    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[23]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.957%)  route 0.559ns (75.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.308    11.098    CPU/IF_latch/register[23]/clr_pipe
    SLICE_X32Y132        FDCE                                         f  CPU/IF_latch/register[23]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[23]/negClock
    SLICE_X32Y132        FDCE                                         r  CPU/IF_latch/register[23]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X32Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.380    CPU/IF_latch/register[23]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.380    
                         arrival time                          11.098    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[30]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.957%)  route 0.559ns (75.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.308    11.098    CPU/IF_latch/register[30]/clr_pipe
    SLICE_X32Y132        FDCE                                         f  CPU/IF_latch/register[30]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[30]/negClock
    SLICE_X32Y132        FDCE                                         r  CPU/IF_latch/register[30]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X32Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.380    CPU/IF_latch/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.380    
                         arrival time                          11.098    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[28]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.977%)  route 0.590ns (76.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 10.439 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.339    11.129    CPU/IF_latch/register[28]/clr_pipe
    SLICE_X30Y131        FDCE                                         f  CPU/IF_latch/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.828    10.439    CPU/IF_latch/register[28]/negClock
    SLICE_X30Y131        FDCE                                         r  CPU/IF_latch/register[28]/q_reg/C
                         clock pessimism             -0.052    10.387    
                         clock uncertainty            0.084    10.471    
    SLICE_X30Y131        FDCE (Remov_fdce_C_CLR)     -0.067    10.404    CPU/IF_latch/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.404    
                         arrival time                          11.129    
  -------------------------------------------------------------------
                         slack                                  0.725    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            5  Failing Endpoints,  Worst Slack       -0.117ns,  Total Violation       -0.585ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[27]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[27]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[27]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[27]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[27]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[28]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[28]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[28]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[28]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[29]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[29]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[29]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[29]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[30]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[30]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[30]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[30]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[30]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[31]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[31]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[31]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[31]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[31]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.084    11.334    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.929    CPU/id_pcplusone_reg/register[31]/q_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[16]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[16]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[16]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[16]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[16]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.084    11.333    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.928    CPU/id_pcplusone_reg/register[16]/q_reg
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[17]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[17]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[17]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[17]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.084    11.333    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.928    CPU/id_pcplusone_reg/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[18]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[18]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[18]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[18]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[18]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.084    11.333    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.928    CPU/id_pcplusone_reg/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[23]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[23]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[23]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[23]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[23]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.084    11.333    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.928    CPU/id_pcplusone_reg/register[23]/q_reg
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[20]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.743ns  (logic 4.757ns (40.510%)  route 6.986ns (59.490%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.933ns = ( 10.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.886    10.858    CPU/id_pcplusone_reg/register[20]/clr_pipe
    SLICE_X32Y133        FDCE                                         f  CPU/id_pcplusone_reg/register[20]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.500    10.933    CPU/id_pcplusone_reg/register[20]/negClock
    SLICE_X32Y133        FDCE                                         r  CPU/id_pcplusone_reg/register[20]/q_reg/C
                         clock pessimism              0.480    11.414    
                         clock uncertainty           -0.084    11.330    
    SLICE_X32Y133        FDCE (Recov_fdce_C_CLR)     -0.405    10.925    CPU/id_pcplusone_reg/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[17]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[17]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[17]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[17]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.405    CPU/IF_latch/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.405    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[27]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[27]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[27]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[27]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[27]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.405    CPU/IF_latch/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.405    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[29]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[29]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[29]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[29]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.405    CPU/IF_latch/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.405    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[31]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[31]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[31]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[31]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[31]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.405    CPU/IF_latch/register[31]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.405    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[5]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.199%)  route 0.524ns (73.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.273    11.063    CPU/id_pcplusone_reg/register[5]/clr_pipe
    SLICE_X37Y131        FDCE                                         f  CPU/id_pcplusone_reg/register[5]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.827    10.438    CPU/id_pcplusone_reg/register[5]/negClock
    SLICE_X37Y131        FDCE                                         r  CPU/id_pcplusone_reg/register[5]/q_reg/C
                         clock pessimism             -0.073    10.365    
                         clock uncertainty            0.084    10.449    
    SLICE_X37Y131        FDCE (Remov_fdce_C_CLR)     -0.092    10.357    CPU/id_pcplusone_reg/register[5]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.357    
                         arrival time                          11.063    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[22]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.104%)  route 0.555ns (74.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.304    11.094    CPU/IF_latch/register[22]/clr_pipe
    SLICE_X33Y132        FDCE                                         f  CPU/IF_latch/register[22]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[22]/negClock
    SLICE_X33Y132        FDCE                                         r  CPU/IF_latch/register[22]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X33Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.380    CPU/IF_latch/register[22]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.380    
                         arrival time                          11.094    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[25]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.104%)  route 0.555ns (74.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.304    11.094    CPU/IF_latch/register[25]/clr_pipe
    SLICE_X33Y132        FDCE                                         f  CPU/IF_latch/register[25]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[25]/negClock
    SLICE_X33Y132        FDCE                                         r  CPU/IF_latch/register[25]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X33Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.380    CPU/IF_latch/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.380    
                         arrival time                          11.094    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[23]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.957%)  route 0.559ns (75.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.308    11.098    CPU/IF_latch/register[23]/clr_pipe
    SLICE_X32Y132        FDCE                                         f  CPU/IF_latch/register[23]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[23]/negClock
    SLICE_X32Y132        FDCE                                         r  CPU/IF_latch/register[23]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X32Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.380    CPU/IF_latch/register[23]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.380    
                         arrival time                          11.098    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[30]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.957%)  route 0.559ns (75.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.308    11.098    CPU/IF_latch/register[30]/clr_pipe
    SLICE_X32Y132        FDCE                                         f  CPU/IF_latch/register[30]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[30]/negClock
    SLICE_X32Y132        FDCE                                         r  CPU/IF_latch/register[30]/q_reg/C
                         clock pessimism             -0.052    10.388    
                         clock uncertainty            0.084    10.472    
    SLICE_X32Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.380    CPU/IF_latch/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.380    
                         arrival time                          11.098    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[28]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.977%)  route 0.590ns (76.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 10.439 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.339    11.129    CPU/IF_latch/register[28]/clr_pipe
    SLICE_X30Y131        FDCE                                         f  CPU/IF_latch/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.828    10.439    CPU/IF_latch/register[28]/negClock
    SLICE_X30Y131        FDCE                                         r  CPU/IF_latch/register[28]/q_reg/C
                         clock pessimism             -0.052    10.387    
                         clock uncertainty            0.084    10.471    
    SLICE_X30Y131        FDCE (Remov_fdce_C_CLR)     -0.067    10.404    CPU/IF_latch/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.404    
                         arrival time                          11.129    
  -------------------------------------------------------------------
                         slack                                  0.725    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            5  Failing Endpoints,  Worst Slack       -0.115ns,  Total Violation       -0.575ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[27]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[27]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[27]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[27]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[27]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.082    11.336    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/id_pcplusone_reg/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[28]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[28]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[28]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[28]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.082    11.336    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/id_pcplusone_reg/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[29]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[29]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[29]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[29]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.082    11.336    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/id_pcplusone_reg/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[30]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[30]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[30]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[30]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[30]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.082    11.336    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/id_pcplusone_reg/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[31]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.757ns (39.872%)  route 7.174ns (60.128%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 10.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          1.074    11.046    CPU/id_pcplusone_reg/register[31]/clr_pipe
    SLICE_X37Y140        FDCE                                         f  CPU/id_pcplusone_reg/register[31]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.504    10.937    CPU/id_pcplusone_reg/register[31]/negClock
    SLICE_X37Y140        FDCE                                         r  CPU/id_pcplusone_reg/register[31]/q_reg/C
                         clock pessimism              0.480    11.418    
                         clock uncertainty           -0.082    11.336    
    SLICE_X37Y140        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/id_pcplusone_reg/register[31]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[16]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[16]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[16]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[16]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[16]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.082    11.335    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.930    CPU/id_pcplusone_reg/register[16]/q_reg
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[17]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[17]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[17]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[17]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.082    11.335    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.930    CPU/id_pcplusone_reg/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[18]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[18]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[18]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[18]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[18]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.082    11.335    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.930    CPU/id_pcplusone_reg/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[23]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 4.757ns (40.473%)  route 6.997ns (59.527%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.897    10.869    CPU/id_pcplusone_reg/register[23]/clr_pipe
    SLICE_X33Y137        FDCE                                         f  CPU/id_pcplusone_reg/register[23]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.503    10.936    CPU/id_pcplusone_reg/register[23]/negClock
    SLICE_X33Y137        FDCE                                         r  CPU/id_pcplusone_reg/register[23]/q_reg/C
                         clock pessimism              0.480    11.417    
                         clock uncertainty           -0.082    11.335    
    SLICE_X33Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.930    CPU/id_pcplusone_reg/register[23]/q_reg
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[20]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.743ns  (logic 4.757ns (40.510%)  route 6.986ns (59.490%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.933ns = ( 10.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.655    -0.885    ProcMem/clk_out1
    RAMB18_X1Y54         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.569 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.178     2.747    CPU/aluResult_reg/register[0]/DOADO[0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.124     2.871 r  CPU/aluResult_reg/register[0]/q_i_5__47/O
                         net (fo=1, routed)           0.656     3.528    CPU/aluResult_reg/register[6]/q_reg_25
    SLICE_X65Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  CPU/aluResult_reg/register[6]/q_i_1__247/O
                         net (fo=6, routed)           0.652     4.303    CPU/aluResult_reg/register[6]/q_reg_6
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  CPU/aluResult_reg/register[6]/real_prod0__0_i_32/O
                         net (fo=5, routed)           0.904     5.332    CPU/ex_readRegA_reg/register[3]/q_i_188_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  CPU/ex_readRegA_reg/register[3]/q_i_35/O
                         net (fo=3, routed)           0.315     5.771    CPU/aluResult_reg/register[6]/q_i_185
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CPU/aluResult_reg/register[6]/q_i_188/O
                         net (fo=1, routed)           0.622     6.517    CPU/aluResult_reg/register[1]/s_rsVal[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.641 r  CPU/aluResult_reg/register[1]/q_i_185/O
                         net (fo=1, routed)           0.000     6.641    CPU/aluResult_reg/register[9]/S[0]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  CPU/aluResult_reg/register[9]/q_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.173    CPU/aluResult_reg/register[9]/q_reg_i_146_n_0
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  CPU/aluResult_reg/register[9]/q_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.287    CPU/aluResult_reg/register[9]/q_reg_i_83_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.515 f  CPU/aluResult_reg/register[9]/q_reg_i_29/CO[2]
                         net (fo=1, routed)           0.400     7.914    CPU/dffe_bne/CO[0]
    SLICE_X43Y133        LUT2 (Prop_lut2_I1_O)        0.313     8.227 f  CPU/dffe_bne/q_i_11__15/O
                         net (fo=1, routed)           0.556     8.783    CPU/mem_lw/q_reg_33
    SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.907 r  CPU/mem_lw/q_i_4__43/O
                         net (fo=38, routed)          0.410     9.318    CPU/ex_readRegA_reg/register[3]/q_reg_24
    SLICE_X35Y133        LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  CPU/ex_readRegA_reg/register[3]/q_i_6__38/O
                         net (fo=22, routed)          0.406     9.848    CPU/dffe_jr/q_reg_3
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.124     9.972 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.886    10.858    CPU/id_pcplusone_reg/register[20]/clr_pipe
    SLICE_X32Y133        FDCE                                         f  CPU/id_pcplusone_reg/register[20]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        1.623     8.603    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     8.703 r  q_reg_i_5/O
                         net (fo=1, routed)           0.640     9.343    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.434 r  q_reg_i_3__0/O
                         net (fo=428, routed)         1.500    10.933    CPU/id_pcplusone_reg/register[20]/negClock
    SLICE_X32Y133        FDCE                                         r  CPU/id_pcplusone_reg/register[20]/q_reg/C
                         clock pessimism              0.480    11.414    
                         clock uncertainty           -0.082    11.332    
    SLICE_X32Y133        FDCE (Recov_fdce_C_CLR)     -0.405    10.927    CPU/id_pcplusone_reg/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                         10.927    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  0.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[17]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[17]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[17]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[17]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.321    CPU/IF_latch/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.321    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[27]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[27]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[27]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[27]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[27]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.321    CPU/IF_latch/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.321    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[29]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[29]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[29]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[29]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.321    CPU/IF_latch/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.321    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[31]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.996%)  route 0.530ns (74.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.279    11.069    CPU/IF_latch/register[31]/clr_pipe
    SLICE_X30Y132        FDCE                                         f  CPU/IF_latch/register[31]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[31]/negClock
    SLICE_X30Y132        FDCE                                         r  CPU/IF_latch/register[31]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X30Y132        FDCE (Remov_fdce_C_CLR)     -0.067    10.321    CPU/IF_latch/register[31]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.321    
                         arrival time                          11.069    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[5]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.199%)  route 0.524ns (73.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.273    11.063    CPU/id_pcplusone_reg/register[5]/clr_pipe
    SLICE_X37Y131        FDCE                                         f  CPU/id_pcplusone_reg/register[5]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.827    10.438    CPU/id_pcplusone_reg/register[5]/negClock
    SLICE_X37Y131        FDCE                                         r  CPU/id_pcplusone_reg/register[5]/q_reg/C
                         clock pessimism             -0.073    10.365    
    SLICE_X37Y131        FDCE (Remov_fdce_C_CLR)     -0.092    10.273    CPU/id_pcplusone_reg/register[5]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.273    
                         arrival time                          11.063    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[22]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.104%)  route 0.555ns (74.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.304    11.094    CPU/IF_latch/register[22]/clr_pipe
    SLICE_X33Y132        FDCE                                         f  CPU/IF_latch/register[22]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[22]/negClock
    SLICE_X33Y132        FDCE                                         r  CPU/IF_latch/register[22]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X33Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.296    CPU/IF_latch/register[22]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.296    
                         arrival time                          11.094    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[25]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.104%)  route 0.555ns (74.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.304    11.094    CPU/IF_latch/register[25]/clr_pipe
    SLICE_X33Y132        FDCE                                         f  CPU/IF_latch/register[25]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[25]/negClock
    SLICE_X33Y132        FDCE                                         r  CPU/IF_latch/register[25]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X33Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.296    CPU/IF_latch/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.296    
                         arrival time                          11.094    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[23]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.957%)  route 0.559ns (75.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.308    11.098    CPU/IF_latch/register[23]/clr_pipe
    SLICE_X32Y132        FDCE                                         f  CPU/IF_latch/register[23]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[23]/negClock
    SLICE_X32Y132        FDCE                                         r  CPU/IF_latch/register[23]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X32Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.296    CPU/IF_latch/register[23]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.296    
                         arrival time                          11.098    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[30]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.957%)  route 0.559ns (75.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.308    11.098    CPU/IF_latch/register[30]/clr_pipe
    SLICE_X32Y132        FDCE                                         f  CPU/IF_latch/register[30]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.829    10.440    CPU/IF_latch/register[30]/negClock
    SLICE_X32Y132        FDCE                                         r  CPU/IF_latch/register[30]/q_reg/C
                         clock pessimism             -0.052    10.388    
    SLICE_X32Y132        FDCE (Remov_fdce_C_CLR)     -0.092    10.296    CPU/IF_latch/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.296    
                         arrival time                          11.098    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 CPU/dffe_jump/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[28]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.977%)  route 0.590ns (76.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 10.439 - 10.000 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 10.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.617     9.454    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.499 r  q_reg_i_5/O
                         net (fo=1, routed)           0.268     9.766    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.792 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.561    10.353    CPU/dffe_jump/negClock
    SLICE_X37Y133        FDCE                                         r  CPU/dffe_jump/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDCE (Prop_fdce_C_Q)         0.141    10.494 f  CPU/dffe_jump/q_reg/Q
                         net (fo=54, routed)          0.251    10.745    CPU/dffe_jr/EX_isJump
    SLICE_X34Y132        LUT5 (Prop_lut5_I3_O)        0.045    10.790 f  CPU/dffe_jr/q_i_3__34/O
                         net (fo=58, routed)          0.339    11.129    CPU/IF_latch/register[28]/clr_pipe
    SLICE_X30Y131        FDCE                                         f  CPU/IF_latch/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1436, routed)        0.896     9.223    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.279 r  q_reg_i_5/O
                         net (fo=1, routed)           0.302     9.581    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.610 r  q_reg_i_3__0/O
                         net (fo=428, routed)         0.828    10.439    CPU/IF_latch/register[28]/negClock
    SLICE_X30Y131        FDCE                                         r  CPU/IF_latch/register[28]/q_reg/C
                         clock pessimism             -0.052    10.387    
    SLICE_X30Y131        FDCE (Remov_fdce_C_CLR)     -0.067    10.320    CPU/IF_latch/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.320    
                         arrival time                          11.129    
  -------------------------------------------------------------------
                         slack                                  0.809    





