<module name="PRU_ICSSG0_PR1_MII_RT_PR1_MII_RT_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ICSSG_RXCFG0" acronym="ICSSG_RXCFG0" offset="0x0" page="2" width="32" description="MIIRXCFG0Register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_EOF_SCLR_DIS0" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ERR_RAW0" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_SFD_RAW0" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_AUTO_FWD_PRE0" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_BYTE_SWAP0" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_L2_EN0" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MUX_SEL0" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_CUT_PREAMBLE0" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_DATA_RDY_MODE_DIS0" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ENABLE0" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RXCFG1" acronym="ICSSG_RXCFG1" offset="0x4" page="2" width="32" description="MIIRXCFG1Register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_EOF_SCLR_DIS1" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ERR_RAW1" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_SFD_RAW1" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_AUTO_FWD_PRE1" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_BYTE_SWAP1" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_L2_EN1" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MUX_SEL1" width="1" begin="3" end="3" resetval="0x1" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_CUT_PREAMBLE1" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_DATA_RDY_MODE_DIS1" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ENABLE1" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TXCFG0" acronym="ICSSG_TXCFG0" offset="0x10" page="2" width="32" description="MIITXCFG0Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_CLK_DELAY0" width="3" begin="30" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_START_DELAY0" width="10" begin="25" end="16" resetval="0x40" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_32_MODE_EN0" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PRE_TX_AUTO_ESC_ERR0" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PRE_TX_AUTO_SEQUENCE0" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MUX_SEL0" width="1" begin="8" end="8" resetval="0x1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_BYTE_SWAP0" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_EN_MODE0" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_AUTO_PREAMBLE0" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_ENABLE0" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TXCFG1" acronym="ICSSG_TXCFG1" offset="0x14" page="2" width="32" description="MIITXCFG1Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_CLK_DELAY1" width="3" begin="30" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_START_DELAY1" width="10" begin="25" end="16" resetval="0x40" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_32_MODE_EN1" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PRE_TX_AUTO_ESC_ERR1" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PRE_TX_AUTO_SEQUENCE1" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MUX_SEL1" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_BYTE_SWAP1" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_EN_MODE1" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_AUTO_PREAMBLE1" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_ENABLE1" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_CRC0" acronym="ICSSG_TX_CRC0" offset="0x20" page="2" width="32" description="MIITXCRC0Register">
    <bitfield id="TX_CRC0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_TX_CRC1" acronym="ICSSG_TX_CRC1" offset="0x24" page="2" width="32" description="MIITXCRC1Register">
    <bitfield id="TX_CRC1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_TX_IPG0" acronym="ICSSG_TX_IPG0" offset="0x30" page="2" width="32" description="MIITXIPG0Register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_IPG0" width="10" begin="9" end="0" resetval="0x28" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_IPG1" acronym="ICSSG_TX_IPG1" offset="0x34" page="2" width="32" description="MIITXIPG1Register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_IPG1" width="10" begin="9" end="0" resetval="0x28" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PRS0" acronym="ICSSG_PRS0" offset="0x38" page="2" width="32" description="MIIPortStatus0Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC_MII0_CRS" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC_MII0_COL" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRS1" acronym="ICSSG_PRS1" offset="0x3C" page="2" width="32" description="MIIPortStatus1Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC_MII1_CRS" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC_MII1_COL" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_RX_FRMS0" acronym="ICSSG_RX_FRMS0" offset="0x40" page="2" width="32" description="MIIRXFRMS0Register">
    <bitfield id="RX_MAX_FRM0" width="16" begin="31" end="16" resetval="0x5F1" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_FRM0" width="16" begin="15" end="0" resetval="0x3F" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_FRMS1" acronym="ICSSG_RX_FRMS1" offset="0x44" page="2" width="32" description="MIIRXFRMS1Register">
    <bitfield id="RX_MAX_FRM1" width="16" begin="31" end="16" resetval="0x5F1" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_FRM1" width="16" begin="15" end="0" resetval="0x3F" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_PCNT0" acronym="ICSSG_RX_PCNT0" offset="0x48" page="2" width="32" description="MIIRXPCNT0Register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_PCNT0" width="5" begin="8" end="4" resetval="0xE" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_PCNT0" width="4" begin="3" end="0" resetval="0x1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_PCNT1" acronym="ICSSG_RX_PCNT1" offset="0x4C" page="2" width="32" description="MIIRXPCNT1Register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_PCNT1" width="5" begin="8" end="4" resetval="0xE" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_PCNT1" width="4" begin="3" end="0" resetval="0x1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_ERR0" acronym="ICSSG_RX_ERR0" offset="0x50" page="2" width="32" description="MIIRXERR0Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_FRM_ERR0" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_FRM_ERR0" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_PCNT_ERR0" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_PCNT_ERR0" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_ERR1" acronym="ICSSG_RX_ERR1" offset="0x54" page="2" width="32" description="MIIRXERR1Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_FRM_ERR1" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_FRM_ERR1" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_PCNT_ERR1" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_PCNT_ERR1" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_FIFO_LEVEL0" acronym="ICSSG_RX_FIFO_LEVEL0" offset="0x60" page="2" width="32" description="MIIRXFIFOLEVEL0Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FIFO_LEVEL0" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_RX_FIFO_LEVEL1" acronym="ICSSG_RX_FIFO_LEVEL1" offset="0x64" page="2" width="32" description="MIIRXFIFOLEVEL1Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FIFO_LEVEL1" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_TX_FIFO_LEVEL0" acronym="ICSSG_TX_FIFO_LEVEL0" offset="0x68" page="2" width="32" description="MIIRXFIFOLEVEL0Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_LEVEL0" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_TX_FIFO_LEVEL1" acronym="ICSSG_TX_FIFO_LEVEL1" offset="0x6C" page="2" width="32" description="MIIRXFIFOLEVEL1Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_LEVEL1" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
</module>
