// Seed: 1657061745
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout tri id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  assign id_2 = id_5 != -1;
endmodule
module module_0 #(
    parameter id_6 = 32'd71
) (
    input wand id_0,
    output uwire id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri id_4,
    output wire id_5,
    input wire _id_6,
    output wand id_7,
    input wor id_8,
    input wire id_9
    , id_13, id_14,
    input wor id_10,
    output tri module_1
);
  assign {id_6, 1 != 1'b0, 1'h0, (id_6 == id_10) == id_4} = id_10 == -1'b0;
  logic id_15;
  logic [7:0] id_16;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_15,
      id_13
  );
  wire id_17;
  assign id_16[-1'b0*1+id_6] = 1;
  wire [id_6 : 1 'h0] id_18;
endmodule
