// Seed: 1430481540
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd44,
    parameter id_3 = 32'd96
) (
    _id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  output wire _id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  input wire _id_1;
  localparam id_5 = 1;
  logic [id_3  +  id_1 : 1] id_6;
  wire [-1 : -1 'h0] id_7;
  wor id_8;
  assign id_8 = id_6 ? id_8 : 1'b0 ? -1 : id_5;
  initial assume (id_5);
endmodule
