mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Scalability': File exists
> Benchmarks for BWA 0.7.15: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2592593.MEM-Scalability.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3039.816 CPU sec, 60.670 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3769.488 CPU sec, 59.797 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3811.870 CPU sec, 61.878 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1548.060 CPU sec, 24.597 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 241.901 sec; CPU: 12211.397 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2592593.MEM-Scalability.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.915 CPU sec, 22.755 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.483 CPU sec, 22.440 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.790 CPU sec, 22.377 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.761 CPU sec, 22.573 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.404 CPU sec, 22.912 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.794 CPU sec, 22.919 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.780 CPU sec, 23.084 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.495 CPU sec, 22.389 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.439 CPU sec, 22.549 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.136 CPU sec, 22.471 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.075 CPU sec, 22.756 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.713 CPU sec, 22.886 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 189.505 CPU sec, 23.420 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.248 CPU sec, 22.335 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.766 CPU sec, 22.479 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.655 CPU sec, 22.368 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.247 CPU sec, 22.564 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.098 CPU sec, 22.663 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.966 CPU sec, 22.889 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.550 CPU sec, 23.108 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.951 CPU sec, 22.869 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.119 CPU sec, 22.281 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.246 CPU sec, 22.786 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.327 CPU sec, 22.692 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.827 CPU sec, 23.107 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.391 CPU sec, 22.817 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.665 CPU sec, 23.177 real sec
[M::mem_process_seqs] Processed 148902 reads in 39.219 CPU sec, 4.677 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 623.632 sec; CPU: 5013.816 sec

 Performance counter stats for './bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,864,267,992 cache-misses                                                  (21.82%)
S0       16  3,449,425,632,955 cycles                    #    0.000 GHz                      (22.04%)
S0       16  2,950,952,506,873 instructions              #   14.14  insns per cycle        
                                             #    0.08  stalled cycles per insn  (27.50%)
S0       16          2,006,390 cs                                                            (100.00%)
S0       16              2,584 migrations                                                    (100.00%)
S0       16            138,019 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,429,455,803,657 idle-cycles-frontend      #  1643.55% frontend cycles idle     (16.55%)
S0       16  2,062,110,662,177 idle-cycles-backend       #  988.26% backend  cycles idle     (16.46%)
S0       16    908,958,667,876 L1-dcache-loads                                               (22.04%)
S0       16     11,915,867,983 L1-dcache-load-misses     #   19.59% of all L1-dcache hits    (27.90%)
S0       16     12,266,730,484 L1-dcache-stores                                              (28.18%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.35%)
S0       16      2,770,107,582 L1-icache-load-misses                                         (28.27%)
S0       16     15,735,909,678 LLC-loads                                                     (11.03%)
S0       16      8,613,919,123 LLC-stores                                                    (10.92%)
S0       16    <not supported> LLC-prefetches          
S0       16    908,179,938,204 dTLB-loads                                                    (16.74%)
S0       16        968,486,089 dTLB-load-misses          #    1.60% of all dTLB cache hits   (16.77%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    620,670,136,880 iTLB-loads                                                    (16.90%)
S0       16          8,618,417 iTLB-load-misses          #    0.02% of all iTLB cache hits   (10.91%)
S0       16    237,285,955,125 branch-loads                                                  (16.43%)
S0       16     16,156,535,044 branch-load-misses                                            (21.87%)
S1       16      2,744,547,033 cache-misses                                                  (22.13%)
S1       16  3,214,878,467,448 cycles                    #    0.000 GHz                      (22.49%)
S1       16  2,982,476,067,390 instructions              #    0.00  insns per cycle          (28.14%)
S1       16          2,175,531 cs                                                            (100.00%)
S1       16              1,398 migrations                                                    (100.00%)
S1       16            117,552 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,880,357,925,640 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.37%)
S1       16  1,931,259,373,772 idle-cycles-backend       #    0.00% backend  cycles idle     (16.67%)
S1       16    989,633,902,565 L1-dcache-loads                                               (22.10%)
S1       16     13,159,184,772 L1-dcache-load-misses                                         (27.74%)
S1       16     13,784,632,115 L1-dcache-stores                                              (27.75%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.89%)
S1       16      2,875,155,696 L1-icache-load-misses                                         (28.02%)
S1       16     16,585,592,591 LLC-loads                                                     (11.22%)
S1       16      9,735,356,128 LLC-stores                                                    (11.09%)
S1       16    <not supported> LLC-prefetches          
S1       16    999,404,907,251 dTLB-loads                                                    (16.32%)
S1       16      1,082,498,359 dTLB-load-misses                                              (16.25%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    711,766,582,598 iTLB-loads                                                    (15.89%)
S1       16          8,353,412 iTLB-load-misses                                              (10.99%)
S1       16    258,824,141,079 branch-loads                                                  (16.48%)
S1       16     16,567,087,473 branch-load-misses                                            (22.30%)
S2       16      2,854,357,935 cache-misses                                                  (20.46%)
S2       16  3,371,649,277,539 cycles                    #    0.000 GHz                      (20.32%)
S2       16  3,373,908,130,253 instructions              #    0.00  insns per cycle          (27.69%)
S2       16          1,978,014 cs                                                            (100.00%)
S2       16              2,849 migrations                                                    (100.00%)
S2       16            109,145 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,711,112,012,733 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.25%)
S2       16  1,815,082,008,898 idle-cycles-backend       #    0.00% backend  cycles idle     (16.84%)
S2       16  1,047,072,083,091 L1-dcache-loads                                               (22.97%)
S2       16     13,424,848,528 L1-dcache-load-misses                                         (26.80%)
S2       16     14,040,149,738 L1-dcache-stores                                              (28.42%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.95%)
S2       16      2,709,433,954 L1-icache-load-misses                                         (26.39%)
S2       16     17,297,105,617 LLC-loads                                                     (13.92%)
S2       16     10,394,038,131 LLC-stores                                                    (12.06%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,047,865,344,752 dTLB-loads                                                    (18.52%)
S2       16      1,134,935,737 dTLB-load-misses                                              (17.77%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    753,317,443,051 iTLB-loads                                                    (16.32%)
S2       16          8,696,499 iTLB-load-misses                                              (10.71%)
S2       16    284,850,108,141 branch-loads                                                  (16.01%)
S2       16     19,320,160,201 branch-load-misses                                            (21.75%)
S3       16      2,528,793,360 cache-misses                                                  (22.10%)
S3       16  3,318,343,337,809 cycles                    #    0.000 GHz                      (21.47%)
S3       16  2,935,958,326,694 instructions              #    0.00  insns per cycle          (27.67%)
S3       16          2,018,370 cs                                                            (100.00%)
S3       16                962 migrations                                                    (100.00%)
S3       16            181,926 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,448,485,484,495 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.21%)
S3       16  1,995,077,972,272 idle-cycles-backend       #    0.00% backend  cycles idle     (16.49%)
S3       16    947,734,588,570 L1-dcache-loads                                               (22.29%)
S3       16     12,479,044,906 L1-dcache-load-misses                                         (26.65%)
S3       16     12,733,532,508 L1-dcache-stores                                              (27.56%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.79%)
S3       16      2,541,121,139 L1-icache-load-misses                                         (27.15%)
S3       16     15,023,093,381 LLC-loads                                                     (12.27%)
S3       16      9,156,485,759 LLC-stores                                                    (11.33%)
S3       16    <not supported> LLC-prefetches          
S3       16    929,000,248,001 dTLB-loads                                                    (17.27%)
S3       16        991,460,813 dTLB-load-misses                                              (17.10%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    632,268,074,970 iTLB-loads                                                    (16.63%)
S3       16         10,357,443 iTLB-load-misses                                              (11.13%)
S3       16    246,345,144,390 branch-loads                                                  (16.65%)
S3       16     16,548,135,111 branch-load-misses                                            (22.07%)

     623.691008839 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2592593.MEM-Scalability.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 389.936 CPU sec, 24.324 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.702 CPU sec, 23.736 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.150 CPU sec, 24.103 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 391.975 CPU sec, 24.218 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 382.642 CPU sec, 23.701 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 394.673 CPU sec, 24.385 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.074 CPU sec, 24.164 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.559 CPU sec, 23.822 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.405 CPU sec, 23.815 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 394.214 CPU sec, 24.376 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.594 CPU sec, 23.562 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.001 CPU sec, 23.933 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 389.049 CPU sec, 24.145 real sec
[M::mem_process_seqs] Processed 940982 reads in 241.221 CPU sec, 14.935 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 335.201 sec; CPU: 5293.146 sec

 Performance counter stats for './bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,922,132,853 cache-misses                                                  (19.58%)
S0       16  3,734,013,771,826 cycles                    #    0.000 GHz                      (21.57%)
S0       16  2,973,066,707,219 instructions              #   13.14  insns per cycle        
                                             #    0.08  stalled cycles per insn  (27.48%)
S0       16          2,208,600 cs                                                            (100.00%)
S0       16              1,410 migrations                                                    (100.00%)
S0       16            206,590 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,675,400,832,590 idle-cycles-frontend      #  1624.87% frontend cycles idle     (20.46%)
S0       16  2,230,465,870,158 idle-cycles-backend       #  986.07% backend  cycles idle     (16.74%)
S0       16    913,075,453,124 L1-dcache-loads                                               (22.32%)
S0       16     11,980,310,557 L1-dcache-load-misses     #   20.05% of all L1-dcache hits    (27.91%)
S0       16     12,587,511,454 L1-dcache-stores                                              (27.75%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.13%)
S0       16      2,868,641,170 L1-icache-load-misses                                         (26.19%)
S0       16     15,512,713,265 LLC-loads                                                     (11.10%)
S0       16      8,308,222,926 LLC-stores                                                    (11.52%)
S0       16    <not supported> LLC-prefetches          
S0       16    883,860,549,094 dTLB-loads                                                    (17.07%)
S0       16      1,091,040,216 dTLB-load-misses          #    1.82% of all dTLB cache hits   (16.90%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    634,159,125,932 iTLB-loads                                                    (16.64%)
S0       16         27,122,009 iTLB-load-misses          #    0.06% of all iTLB cache hits   (11.18%)
S0       16    245,796,000,106 branch-loads                                                  (16.38%)
S0       16     16,969,489,155 branch-load-misses                                            (21.63%)
S1       16      2,573,927,512 cache-misses                                                  (21.57%)
S1       16  3,461,662,209,173 cycles                    #    0.000 GHz                      (21.89%)
S1       16  3,122,835,597,715 instructions              #    0.00  insns per cycle          (27.54%)
S1       16          1,827,800 cs                                                            (100.00%)
S1       16                510 migrations                                                    (100.00%)
S1       16            111,501 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,507,863,776,483 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.77%)
S1       16  2,008,190,798,057 idle-cycles-backend       #    0.00% backend  cycles idle     (16.89%)
S1       16    963,132,424,458 L1-dcache-loads                                               (22.58%)
S1       16     12,249,583,654 L1-dcache-load-misses                                         (28.20%)
S1       16     12,666,135,319 L1-dcache-stores                                              (28.13%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.51%)
S1       16      2,488,162,215 L1-icache-load-misses                                         (28.40%)
S1       16     14,901,593,640 LLC-loads                                                     (11.09%)
S1       16      9,390,599,636 LLC-stores                                                    (10.99%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,007,447,218,867 dTLB-loads                                                    (16.61%)
S1       16      1,255,551,592 dTLB-load-misses                                              (16.53%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    704,950,220,315 iTLB-loads                                                    (16.56%)
S1       16         26,584,333 iTLB-load-misses                                              (10.81%)
S1       16    261,238,744,558 branch-loads                                                  (16.02%)
S1       16     17,836,485,652 branch-load-misses                                            (21.45%)
S2       16      3,052,686,868 cache-misses                                                  (21.21%)
S2       16  3,566,598,922,749 cycles                    #    0.000 GHz                      (19.37%)
S2       16  3,391,911,538,203 instructions              #    0.00  insns per cycle          (26.21%)
S2       16          2,136,484 cs                                                            (100.00%)
S2       16              2,722 migrations                                                    (100.00%)
S2       16            144,291 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,757,803,093,856 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.45%)
S2       16  1,950,410,856,812 idle-cycles-backend       #    0.00% backend  cycles idle     (17.24%)
S2       16  1,049,973,939,798 L1-dcache-loads                                               (23.26%)
S2       16     13,722,753,612 L1-dcache-load-misses                                         (27.38%)
S2       16     14,331,717,716 L1-dcache-stores                                              (28.38%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.55%)
S2       16      2,867,532,836 L1-icache-load-misses                                         (26.36%)
S2       16     17,069,440,372 LLC-loads                                                     (13.44%)
S2       16      9,954,629,018 LLC-stores                                                    (12.16%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,018,014,603,293 dTLB-loads                                                    (18.40%)
S2       16      1,285,903,135 dTLB-load-misses                                              (17.34%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    726,426,898,420 iTLB-loads                                                    (16.67%)
S2       16         26,478,281 iTLB-load-misses                                              (10.84%)
S2       16    280,346,112,302 branch-loads                                                  (15.93%)
S2       16     18,853,062,333 branch-load-misses                                            (21.39%)
S3       16      3,005,838,130 cache-misses                                                  (20.80%)
S3       16  3,714,305,491,889 cycles                    #    0.000 GHz                      (20.93%)
S3       16  3,034,791,827,279 instructions              #    0.00  insns per cycle          (26.38%)
S3       16          2,314,000 cs                                                            (100.00%)
S3       16              1,059 migrations                                                    (100.00%)
S3       16            264,437 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,585,718,402,290 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.45%)
S3       16  2,154,068,285,778 idle-cycles-backend       #    0.00% backend  cycles idle     (17.00%)
S3       16    897,282,561,948 L1-dcache-loads                                               (22.78%)
S3       16     11,966,204,118 L1-dcache-load-misses                                         (28.73%)
S3       16     12,344,857,338 L1-dcache-stores                                              (29.00%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (29.63%)
S3       16      2,549,746,197 L1-icache-load-misses                                         (29.70%)
S3       16     14,982,697,841 LLC-loads                                                     (11.66%)
S3       16      8,911,981,507 LLC-stores                                                    (11.35%)
S3       16    <not supported> LLC-prefetches          
S3       16    937,342,974,932 dTLB-loads                                                    (16.56%)
S3       16      1,209,544,601 dTLB-load-misses                                              (15.93%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    683,943,759,262 iTLB-loads                                                    (15.92%)
S3       16         30,730,871 iTLB-load-misses                                              (10.63%)
S3       16    261,191,013,551 branch-loads                                                  (15.65%)
S3       16     17,242,530,121 branch-load-misses                                            (20.87%)

     335.331793916 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2592593.MEM-Scalability.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1015.905 CPU sec, 32.228 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1053.805 CPU sec, 32.722 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1039.417 CPU sec, 32.404 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1037.616 CPU sec, 32.196 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1040.207 CPU sec, 32.434 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1046.793 CPU sec, 32.460 real sec
[M::mem_process_seqs] Processed 2525154 reads in 845.530 CPU sec, 26.415 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 233.706 sec; CPU: 7092.063 sec

 Performance counter stats for './bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,616,383,755 cache-misses                                                  (22.09%)
S0       16  4,668,435,507,265 cycles                    #    0.000 GHz                      (22.80%)
S0       16  2,835,491,824,835 instructions              #    9.79  insns per cycle        
                                             #    0.10  stalled cycles per insn  (28.67%)
S0       16          2,877,448 cs                                                            (100.00%)
S0       16              3,104 migrations                                                    (100.00%)
S0       16            400,574 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  4,424,481,233,290 idle-cycles-frontend      #  1526.89% frontend cycles idle     (18.36%)
S0       16  3,076,423,128,746 idle-cycles-backend       #  1061.68% backend  cycles idle     (16.78%)
S0       16    909,718,608,701 L1-dcache-loads                                               (22.01%)
S0       16     13,146,621,159 L1-dcache-load-misses     #   22.57% of all L1-dcache hits    (27.14%)
S0       16     14,337,947,062 L1-dcache-stores                                              (26.98%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (26.55%)
S0       16      3,717,567,622 L1-icache-load-misses                                         (26.33%)
S0       16     17,923,194,463 LLC-loads                                                     (11.00%)
S0       16      9,497,229,232 LLC-stores                                                    (11.14%)
S0       16    <not supported> LLC-prefetches          
S0       16    920,907,733,878 dTLB-loads                                                    (16.73%)
S0       16      1,489,884,855 dTLB-load-misses          #    2.44% of all dTLB cache hits   (16.64%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    656,481,709,325 iTLB-loads                                                    (16.91%)
S0       16         82,693,032 iTLB-load-misses          #    0.19% of all iTLB cache hits   (11.41%)
S0       16    257,943,445,266 branch-loads                                                  (17.01%)
S0       16     16,489,654,787 branch-load-misses                                            (22.52%)
S1       16      2,731,742,681 cache-misses                                                  (21.66%)
S1       16  4,829,301,719,204 cycles                    #    0.000 GHz                      (21.62%)
S1       16  2,911,129,472,539 instructions              #    0.00  insns per cycle          (27.52%)
S1       16          1,913,982 cs                                                            (100.00%)
S1       16              1,314 migrations                                                    (100.00%)
S1       16            159,747 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  4,496,825,301,594 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.27%)
S1       16  3,069,273,667,959 idle-cycles-backend       #    0.00% backend  cycles idle     (17.76%)
S1       16    871,338,389,640 L1-dcache-loads                                               (23.36%)
S1       16     11,317,651,521 L1-dcache-load-misses                                         (29.18%)
S1       16     11,753,791,253 L1-dcache-stores                                              (28.86%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.44%)
S1       16      2,599,720,433 L1-icache-load-misses                                         (27.68%)
S1       16     15,072,967,855 LLC-loads                                                     (10.72%)
S1       16      8,615,467,681 LLC-stores                                                    (11.07%)
S1       16    <not supported> LLC-prefetches          
S1       16    914,787,085,173 dTLB-loads                                                    (16.40%)
S1       16      1,485,270,397 dTLB-load-misses                                              (16.28%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    655,676,249,295 iTLB-loads                                                    (16.31%)
S1       16         77,615,173 iTLB-load-misses                                              (11.19%)
S1       16    242,882,920,778 branch-loads                                                  (16.27%)
S1       16     16,956,717,795 branch-load-misses                                            (21.63%)
S2       16      2,846,287,726 cache-misses                                                  (21.87%)
S2       16  4,601,535,884,620 cycles                    #    0.000 GHz                      (21.02%)
S2       16  2,990,026,554,526 instructions              #    0.00  insns per cycle          (27.78%)
S2       16          2,157,909 cs                                                            (100.00%)
S2       16              2,829 migrations                                                    (100.00%)
S2       16            161,917 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  4,733,410,186,262 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.32%)
S2       16  3,085,123,541,604 idle-cycles-backend       #    0.00% backend  cycles idle     (17.19%)
S2       16    913,435,028,895 L1-dcache-loads                                               (24.36%)
S2       16     11,899,662,832 L1-dcache-load-misses                                         (28.93%)
S2       16     12,298,709,899 L1-dcache-stores                                              (27.66%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.09%)
S2       16      2,838,635,196 L1-icache-load-misses                                         (26.69%)
S2       16     16,206,495,383 LLC-loads                                                     (12.85%)
S2       16      9,158,831,454 LLC-stores                                                    (12.89%)
S2       16    <not supported> LLC-prefetches          
S2       16    976,482,205,854 dTLB-loads                                                    (18.43%)
S2       16      1,503,279,890 dTLB-load-misses                                              (16.43%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    682,992,802,065 iTLB-loads                                                    (15.83%)
S2       16         81,721,664 iTLB-load-misses                                              (10.82%)
S2       16    247,646,307,585 branch-loads                                                  (16.33%)
S2       16     17,211,170,028 branch-load-misses                                            (21.85%)
S3       16      2,992,041,130 cache-misses                                                  (21.56%)
S3       16  4,446,023,305,535 cycles                    #    0.000 GHz                      (21.74%)
S3       16  3,253,830,562,118 instructions              #    0.00  insns per cycle          (27.95%)
S3       16          2,358,923 cs                                                            (100.00%)
S3       16              1,853 migrations                                                    (100.00%)
S3       16            451,605 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  4,606,870,263,545 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.46%)
S3       16  2,932,811,534,377 idle-cycles-backend       #    0.00% backend  cycles idle     (18.03%)
S3       16  1,032,693,680,637 L1-dcache-loads                                               (22.85%)
S3       16     13,572,497,386 L1-dcache-load-misses                                         (28.71%)
S3       16     14,613,023,768 L1-dcache-stores                                              (28.39%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.22%)
S3       16      2,995,033,511 L1-icache-load-misses                                         (27.23%)
S3       16     17,526,972,919 LLC-loads                                                     (11.50%)
S3       16     10,504,801,418 LLC-stores                                                    (11.20%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,095,917,548,997 dTLB-loads                                                    (16.29%)
S3       16      1,727,158,589 dTLB-load-misses                                              (15.60%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    772,535,470,901 iTLB-loads                                                    (15.58%)
S3       16         90,238,426 iTLB-load-misses                                              (10.56%)
S3       16    280,718,341,371 branch-loads                                                  (15.79%)
S3       16     19,272,880,629 branch-load-misses                                            (21.17%)

     233.889584999 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2592593.MEM-Scalability.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2175.445 CPU sec, 54.991 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2281.187 CPU sec, 47.656 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2301.992 CPU sec, 47.777 real sec
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2274.373 CPU sec, 47.359 real sec
[M::mem_process_seqs] Processed 2525158 reads in 1295.113 CPU sec, 26.804 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 256.305 sec; CPU: 10361.158 sec

 Performance counter stats for './bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,877,470,631 cache-misses                                                  (21.24%)
S0       16  7,077,307,358,606 cycles                    #    0.000 GHz                      (21.16%)
S0       16  3,669,098,928,349 instructions              #    8.62  insns per cycle        
                                             #    0.05  stalled cycles per insn  (27.85%)
S0       16          3,194,134 cs                                                            (100.00%)
S0       16              2,741 migrations                                                    (100.00%)
S0       16            911,068 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  2,591,952,619,961 idle-cycles-frontend      #  608.83% frontend cycles idle     (18.10%)
S0       16  2,713,762,928,485 idle-cycles-backend       #  637.44% backend  cycles idle     (17.29%)
S0       16  1,124,328,197,906 L1-dcache-loads                                               (23.77%)
S0       16     15,721,235,663 L1-dcache-load-misses     #   26.62% of all L1-dcache hits    (28.47%)
S0       16     16,693,423,983 L1-dcache-stores                                              (28.82%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.77%)
S0       16      3,627,836,097 L1-icache-load-misses                                         (27.84%)
S0       16     20,972,861,278 LLC-loads                                                     (12.13%)
S0       16     11,950,044,721 LLC-stores                                                    (11.03%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,214,415,546,309 dTLB-loads                                                    (16.81%)
S0       16      2,783,944,119 dTLB-load-misses          #    4.47% of all dTLB cache hits   (16.54%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    849,987,399,346 iTLB-loads                                                    (16.27%)
S0       16        184,093,615 iTLB-load-misses          #    0.42% of all iTLB cache hits   (10.64%)
S0       16    322,731,724,757 branch-loads                                                  (16.11%)
S0       16     21,848,522,928 branch-load-misses                                            (21.44%)
S1       16      3,114,290,825 cache-misses                                                  (21.65%)
S1       16  6,818,403,263,852 cycles                    #    0.000 GHz                      (22.01%)
S1       16  2,942,062,357,641 instructions              #    0.00  insns per cycle          (27.88%)
S1       16          2,573,731 cs                                                            (100.00%)
S1       16              1,707 migrations                                                    (100.00%)
S1       16            299,326 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  2,551,149,290,075 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.44%)
S1       16  2,980,242,043,473 idle-cycles-backend       #    0.00% backend  cycles idle     (17.20%)
S1       16    918,976,534,875 L1-dcache-loads                                               (22.75%)
S1       16     12,403,261,215 L1-dcache-load-misses                                         (28.20%)
S1       16     12,897,855,006 L1-dcache-stores                                              (28.16%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.07%)
S1       16      3,031,886,964 L1-icache-load-misses                                         (27.84%)
S1       16     16,856,752,236 LLC-loads                                                     (10.73%)
S1       16      9,369,395,420 LLC-stores                                                    (10.86%)
S1       16    <not supported> LLC-prefetches          
S1       16    970,225,217,991 dTLB-loads                                                    (16.34%)
S1       16      2,329,282,417 dTLB-load-misses                                              (16.57%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    670,446,309,273 iTLB-loads                                                    (16.64%)
S1       16        162,692,467 iTLB-load-misses                                              (11.00%)
S1       16    247,706,879,998 branch-loads                                                  (16.52%)
S1       16     17,591,067,837 branch-load-misses                                            (21.78%)
S2       16      3,524,731,119 cache-misses                                                  (21.62%)
S2       16  6,631,106,613,165 cycles                    #    0.000 GHz                      (21.83%)
S2       16  2,630,001,531,154 instructions              #    0.00  insns per cycle          (27.44%)
S2       16          2,775,811 cs                                                            (100.00%)
S2       16              5,186 migrations                                                    (100.00%)
S2       16            227,983 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  2,687,606,959,591 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.10%)
S2       16  3,132,900,245,002 idle-cycles-backend       #    0.00% backend  cycles idle     (16.48%)
S2       16    837,565,601,004 L1-dcache-loads                                               (22.87%)
S2       16     11,895,468,882 L1-dcache-load-misses                                         (27.62%)
S2       16     12,769,755,289 L1-dcache-stores                                              (28.32%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.21%)
S2       16      3,351,284,113 L1-icache-load-misses                                         (28.64%)
S2       16     16,384,400,247 LLC-loads                                                     (12.23%)
S2       16      9,124,147,967 LLC-stores                                                    (10.98%)
S2       16    <not supported> LLC-prefetches          
S2       16    863,547,286,439 dTLB-loads                                                    (16.75%)
S2       16      2,132,409,936 dTLB-load-misses                                              (16.75%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    626,081,836,316 iTLB-loads                                                    (16.04%)
S2       16        153,853,344 iTLB-load-misses                                              (10.73%)
S2       16    237,380,701,269 branch-loads                                                  (16.16%)
S2       16     15,668,314,320 branch-load-misses                                            (21.78%)
S3       16      2,837,016,780 cache-misses                                                  (21.67%)
S3       16  6,719,722,653,181 cycles                    #    0.000 GHz                      (21.45%)
S3       16  2,893,618,697,729 instructions              #    0.00  insns per cycle          (27.61%)
S3       16          2,425,089 cs                                                            (100.00%)
S3       16              2,120 migrations                                                    (100.00%)
S3       16            263,712 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  2,746,828,142,210 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.84%)
S3       16  3,090,441,022,373 idle-cycles-backend       #    0.00% backend  cycles idle     (16.52%)
S3       16    899,201,485,726 L1-dcache-loads                                               (22.84%)
S3       16     11,844,470,729 L1-dcache-load-misses                                         (28.12%)
S3       16     12,440,345,101 L1-dcache-stores                                              (27.86%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.79%)
S3       16      2,761,820,348 L1-icache-load-misses                                         (27.63%)
S3       16     15,926,140,462 LLC-loads                                                     (11.43%)
S3       16      9,029,089,108 LLC-stores                                                    (11.48%)
S3       16    <not supported> LLC-prefetches          
S3       16    934,137,848,335 dTLB-loads                                                    (17.14%)
S3       16      2,199,651,713 dTLB-load-misses                                              (17.49%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    645,499,692,423 iTLB-loads                                                    (16.39%)
S3       16        148,960,157 iTLB-load-misses                                              (11.33%)
S3       16    239,533,804,177 branch-loads                                                  (16.73%)
S3       16     17,057,711,487 branch-load-misses                                            (22.13%)

     256.622982061 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3245.024 CPU sec, 64.118 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3786.350 CPU sec, 60.924 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3843.677 CPU sec, 61.421 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1560.475 CPU sec, 24.766 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 248.877 sec; CPU: 12482.842 sec

 Performance counter stats for './bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,337,652,603 cache-misses                                                  (21.15%)
S0       16  8,199,972,785,659 cycles                    #    0.000 GHz                      (21.86%)
S0       16  2,839,360,668,141 instructions              #    5.63  insns per cycle        
                                             #    0.06  stalled cycles per insn  (27.62%)
S0       16          2,830,093 cs                                                            (100.00%)
S0       16             24,654 migrations                                                    (100.00%)
S0       16            482,910 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    927,317,814,404 idle-cycles-frontend      #  183.88% frontend cycles idle     (18.52%)
S0       16  2,907,246,189,083 idle-cycles-backend       #  576.48% backend  cycles idle     (16.59%)
S0       16    884,861,710,625 L1-dcache-loads                                               (22.37%)
S0       16     12,128,981,692 L1-dcache-load-misses     #   20.50% of all L1-dcache hits    (28.23%)
S0       16     12,791,775,635 L1-dcache-stores                                              (28.69%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.77%)
S0       16      3,142,573,859 L1-icache-load-misses                                         (28.07%)
S0       16     17,013,420,514 LLC-loads                                                     (10.97%)
S0       16      9,311,097,961 LLC-stores                                                    (10.82%)
S0       16    <not supported> LLC-prefetches          
S0       16    946,084,521,128 dTLB-loads                                                    (16.34%)
S0       16      2,485,214,479 dTLB-load-misses          #    4.01% of all dTLB cache hits   (16.27%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    671,113,573,433 iTLB-loads                                                    (16.24%)
S0       16        189,420,535 iTLB-load-misses          #    0.43% of all iTLB cache hits   (10.74%)
S0       16    250,975,066,183 branch-loads                                                  (16.02%)
S0       16     17,242,329,652 branch-load-misses                                            (21.28%)
S1       16      2,948,665,749 cache-misses                                                  (21.30%)
S1       16  8,071,823,659,218 cycles                    #    0.000 GHz                      (22.09%)
S1       16  2,453,539,205,563 instructions              #    0.00  insns per cycle          (28.36%)
S1       16          2,547,613 cs                                                            (100.00%)
S1       16             21,537 migrations                                                    (100.00%)
S1       16            371,289 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    827,622,085,405 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.43%)
S1       16  2,959,101,189,129 idle-cycles-backend       #    0.00% backend  cycles idle     (18.18%)
S1       16    774,911,673,555 L1-dcache-loads                                               (23.42%)
S1       16     10,722,922,776 L1-dcache-load-misses                                         (28.59%)
S1       16     11,401,447,130 L1-dcache-stores                                              (28.17%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.77%)
S1       16      2,943,278,186 L1-icache-load-misses                                         (27.55%)
S1       16     14,957,430,795 LLC-loads                                                     (10.76%)
S1       16      8,147,136,994 LLC-stores                                                    (10.73%)
S1       16    <not supported> LLC-prefetches          
S1       16    832,705,236,058 dTLB-loads                                                    (16.14%)
S1       16      2,271,533,235 dTLB-load-misses                                              (16.33%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    580,237,513,932 iTLB-loads                                                    (15.96%)
S1       16        182,074,052 iTLB-load-misses                                              (10.90%)
S1       16    214,316,338,038 branch-loads                                                  (16.28%)
S1       16     14,956,662,618 branch-load-misses                                            (21.70%)
S2       16      3,307,741,299 cache-misses                                                  (20.72%)
S2       16  8,047,950,737,476 cycles                    #    0.000 GHz                      (21.28%)
S2       16  2,837,029,026,703 instructions              #    0.00  insns per cycle          (27.63%)
S2       16          2,872,446 cs                                                            (100.00%)
S2       16             27,071 migrations                                                    (100.00%)
S2       16            569,488 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    918,531,335,407 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.07%)
S2       16  2,901,726,926,133 idle-cycles-backend       #    0.00% backend  cycles idle     (15.92%)
S2       16    896,681,213,454 L1-dcache-loads                                               (23.29%)
S2       16     12,404,241,646 L1-dcache-load-misses                                         (27.36%)
S2       16     12,970,826,440 L1-dcache-stores                                              (28.55%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.32%)
S2       16      3,258,676,142 L1-icache-load-misses                                         (27.39%)
S2       16     17,021,104,206 LLC-loads                                                     (13.34%)
S2       16      9,350,222,740 LLC-stores                                                    (12.18%)
S2       16    <not supported> LLC-prefetches          
S2       16    941,121,914,792 dTLB-loads                                                    (17.95%)
S2       16      2,485,616,247 dTLB-load-misses                                              (18.37%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    652,951,427,401 iTLB-loads                                                    (15.30%)
S2       16        189,143,670 iTLB-load-misses                                              (10.78%)
S2       16    244,266,844,287 branch-loads                                                  (16.35%)
S2       16     17,055,238,621 branch-load-misses                                            (22.01%)
S3       16      3,774,482,271 cache-misses                                                  (21.72%)
S3       16  7,956,349,503,000 cycles                    #    0.000 GHz                      (20.76%)
S3       16  3,937,699,992,985 instructions              #    0.00  insns per cycle          (27.75%)
S3       16          3,344,516 cs                                                            (100.00%)
S3       16             30,735 migrations                                                    (100.00%)
S3       16          1,003,589 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  1,045,459,641,908 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.84%)
S3       16  2,416,330,031,923 idle-cycles-backend       #    0.00% backend  cycles idle     (17.10%)
S3       16  1,230,304,702,272 L1-dcache-loads                                               (21.52%)
S3       16     16,633,226,797 L1-dcache-load-misses                                         (27.46%)
S3       16     17,636,919,859 L1-dcache-stores                                              (28.39%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.63%)
S3       16      3,759,141,697 L1-icache-load-misses                                         (25.36%)
S3       16     21,881,305,373 LLC-loads                                                     (11.66%)
S3       16     12,510,523,462 LLC-stores                                                    (11.77%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,246,810,766,698 dTLB-loads                                                    (17.40%)
S3       16      3,139,279,437 dTLB-load-misses                                              (16.72%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    897,746,274,318 iTLB-loads                                                    (16.35%)
S3       16        215,008,864 iTLB-load-misses                                              (10.71%)
S3       16    339,838,046,411 branch-loads                                                  (16.16%)
S3       16     23,753,516,069 branch-load-misses                                            (21.49%)

     249.148265385 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
