library work;
use work.all;

library IEEE;
use IEEE.std_logic_1164.all;

entity GProp is
	port
		(
			G1, P1, G2 : in std_logic;
			G : out std_logic
		);
end entity;

architecture behv of GProp is
	
	component AndGate
		port
			(
				i : in std_logic_vector(1 downto 0);
				o : out std_logic
			);
	end component;
	
	component OrGate
		port
			(
				i : in std_logic_vector(1 downto 0);
				o : out std_logic
			);
	end component;
	
	signal p : std_logic;

begin
	
	prop : AndGate
		port map (i(0) => P1, i(1) => G2, o => p);
		
	gen : OrGate
		port map (i(0) => p, i(1) => G1, o => G);
	
end architecture;