21:05
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Sep 18 21:05:06 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(300): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(311): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: coms.v(333): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(358): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(388): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: coms.v(394): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: coms.v(485): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(95): actual bit length 32 differs from formal bit length 16 for port current. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: coms.v(370): Register \c0/data_out[4][7]_2217 is stuck at Zero. VDB-5013
WARNING - synthesis: coms.v(370): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(543): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: coms.v(543): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 550 of 7680 (7 % )
SB_CARRY => 168
SB_DFF => 387
SB_DFFE => 67
SB_DFFESR => 17
SB_DFFESS => 7
SB_DFFSR => 3
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1334
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 550
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n10725, loads : 127
  Net : c0/n13146, loads : 70
  Net : c0/byte_transmit_counter2_1, loads : 69
  Net : c0/rx/n18008, loads : 62
  Net : c0/byte_transmit_counter2_0, loads : 53
  Net : c0/byte_transmit_counter_0, loads : 48
  Net : c0/UART_TRANSMITTER.state_1, loads : 46
  Net : c0/n10596, loads : 38
  Net : c0/UART_TRANSMITTER.state_0, loads : 37
  Net : c0/n1034, loads : 36
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.903 MHz|    35  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 180.887  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.598  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.tx.r_Tx_Data_i7:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1334
    Number of DFFs      	:	550
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	168
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1337
    Number of DFFs      	:	549
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	168

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	434
        LUT, DFF and CARRY	:	115
    Combinational LogicCells
        Only LUT         	:	735
        CARRY Only       	:	0
        LUT with CARRY   	:	53
    LogicCells                  :	1337/7680
    PLBs                        :	219/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 2.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.0 (sec)

Phase 6
21:05
