#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x60a74b7cb220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x60a74b7cb3b0 .scope module, "uart_rx_tb" "uart_rx_tb" 3 3;
 .timescale -9 -12;
P_0x60a74b795ca0 .param/l "BAUD_RATE" 0 3 6, +C4<00000000000000011100001000000000>;
P_0x60a74b795ce0 .param/l "BIT_PERIOD" 0 3 8, +C4<00000000000000000000000110110010>;
P_0x60a74b795d20 .param/l "CLK_FREQ" 0 3 7, +C4<00000010111110101111000010000000>;
v0x60a74b800200_0 .var "bit_period_i", 15 0;
v0x60a74b8002e0_0 .var "clk", 0 0;
v0x60a74b800380_0 .var "rst_n", 0 0;
v0x60a74b800480_0 .net "uart_rx_data", 7 0, v0x60a74b7ff830_0;  1 drivers
v0x60a74b800550_0 .var "uart_rx_en", 0 0;
v0x60a74b800640_0 .net "uart_rx_parity_error", 0 0, v0x60a74b7ff9d0_0;  1 drivers
v0x60a74b800710_0 .net "uart_rx_valid", 0 0, v0x60a74b7ffa90_0;  1 drivers
v0x60a74b8007e0_0 .var "uart_rxd", 0 0;
v0x60a74b8008b0_0 .var "wr_bit_period_i", 0 0;
E_0x60a74b7c0230 .event anyedge, v0x60a74b7ffa90_0;
S_0x60a74b784540 .scope module, "dut" "UART_RX" 3 25, 4 1 0, S_0x60a74b7cb3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_bit_period_i";
    .port_info 3 /INPUT 16 "bit_period_i";
    .port_info 4 /INPUT 1 "uart_rxd";
    .port_info 5 /INPUT 1 "uart_rx_en";
    .port_info 6 /OUTPUT 1 "uart_rx_parity_error";
    .port_info 7 /OUTPUT 1 "uart_rx_valid";
    .port_info 8 /OUTPUT 8 "uart_rx_data";
P_0x60a74b784720 .param/l "BAUD_RATE" 0 4 2, +C4<00000000000000011100001000000000>;
P_0x60a74b784760 .param/l "CLK_FREQ" 0 4 3, +C4<00000010111110101111000010000000>;
P_0x60a74b7847a0 .param/l "DEFAULT_BIT_PERIOD" 1 4 19, +C4<0000000110110001>;
enum0x60a74b7a95a0 .enum4 (3)
   "IDLE" 3'b000,
   "START" 3'b001,
   "RECEIVE" 3'b010,
   "PARITY" 3'b011,
   "STOP" 3'b100
 ;
v0x60a74b7dc9f0_0 .var "bit_index", 3 0;
v0x60a74b7da850_0 .var "bit_period", 15 0;
v0x60a74b7ff240_0 .net "bit_period_i", 15 0, v0x60a74b800200_0;  1 drivers
v0x60a74b7ff300_0 .var "buffer", 7 0;
v0x60a74b7ff3e0_0 .net "clk", 0 0, v0x60a74b8002e0_0;  1 drivers
v0x60a74b7ff4f0_0 .var "counter", 15 0;
v0x60a74b7ff5d0_0 .var "parity_bit", 0 0;
v0x60a74b7ff690_0 .net "rst_n", 0 0, v0x60a74b800380_0;  1 drivers
v0x60a74b7ff750_0 .var "state", 2 0;
v0x60a74b7ff830_0 .var "uart_rx_data", 7 0;
v0x60a74b7ff910_0 .net "uart_rx_en", 0 0, v0x60a74b800550_0;  1 drivers
v0x60a74b7ff9d0_0 .var "uart_rx_parity_error", 0 0;
v0x60a74b7ffa90_0 .var "uart_rx_valid", 0 0;
v0x60a74b7ffb50_0 .net "uart_rxd", 0 0, v0x60a74b8007e0_0;  1 drivers
v0x60a74b7ffc10_0 .net "wr_bit_period_i", 0 0, v0x60a74b8008b0_0;  1 drivers
E_0x60a74b7a96e0 .event posedge, v0x60a74b7ff3e0_0;
S_0x60a74b7e0390 .scope begin, "UART_RX_FSM" "UART_RX_FSM" 4 38, 4 38 0, S_0x60a74b784540;
 .timescale 0 0;
S_0x60a74b7ffdf0 .scope task, "uart_send_byte" "uart_send_byte" 3 42, 3 42 0, S_0x60a74b7cb3b0;
 .timescale -9 -12;
v0x60a74b7fffa0_0 .var "data", 7 0;
v0x60a74b800080_0 .var/i "i", 31 0;
v0x60a74b800160_0 .var "parity", 0 0;
TD_uart_rx_tb.uart_send_byte ;
    %load/vec4 v0x60a74b7fffa0_0;
    %xor/r;
    %store/vec4 v0x60a74b800160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a74b8007e0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60a74b800080_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x60a74b800080_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x60a74b7fffa0_0;
    %load/vec4 v0x60a74b800080_0;
    %part/s 1;
    %store/vec4 v0x60a74b8007e0_0, 0, 1;
    %delay 8680000, 0;
    %load/vec4 v0x60a74b800080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60a74b800080_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x60a74b800160_0;
    %store/vec4 v0x60a74b8007e0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a74b8007e0_0, 0, 1;
    %delay 8680000, 0;
    %end;
    .scope S_0x60a74b784540;
T_1 ;
    %wait E_0x60a74b7a96e0;
    %fork t_1, S_0x60a74b7e0390;
    %jmp t_0;
    .scope S_0x60a74b7e0390;
t_1 ;
    %load/vec4 v0x60a74b7ff690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v0x60a74b7ffc10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.2;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60a74b7ffa90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60a74b7ff4f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60a74b7dc9f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60a74b7ff750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60a74b7ff9d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60a74b7ff910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %load/vec4 v0x60a74b7ff750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60a74b7ff750_0, 0;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60a74b7ffa90_0, 0;
    %load/vec4 v0x60a74b7ffb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60a74b7ff9d0_0, 0;
    %load/vec4 v0x60a74b7da850_0;
    %assign/vec4 v0x60a74b7ff4f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60a74b7dc9f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60a74b7ff750_0, 0;
T_1.12 ;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0x60a74b7ff4f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.14, 5;
    %load/vec4 v0x60a74b7ff4f0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x60a74b7ff4f0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x60a74b7da850_0;
    %subi 5, 0, 16;
    %assign/vec4 v0x60a74b7ff4f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60a74b7ff750_0, 0;
T_1.15 ;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x60a74b7ff4f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.16, 5;
    %load/vec4 v0x60a74b7ff4f0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x60a74b7ff4f0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0x60a74b7da850_0;
    %assign/vec4 v0x60a74b7ff4f0_0, 0;
    %load/vec4 v0x60a74b7ffb50_0;
    %load/vec4 v0x60a74b7ff300_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60a74b7ff300_0, 0;
    %load/vec4 v0x60a74b7dc9f0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.18, 5;
    %load/vec4 v0x60a74b7dc9f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60a74b7dc9f0_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x60a74b7ffb50_0;
    %load/vec4 v0x60a74b7ff300_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60a74b7ff830_0, 0;
    %load/vec4 v0x60a74b7ffb50_0;
    %load/vec4 v0x60a74b7ff300_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %xor/r;
    %assign/vec4 v0x60a74b7ff5d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60a74b7ff750_0, 0;
T_1.19 ;
T_1.17 ;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x60a74b7ff4f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.20, 5;
    %load/vec4 v0x60a74b7ff4f0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x60a74b7ff4f0_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v0x60a74b7da850_0;
    %assign/vec4 v0x60a74b7ff4f0_0, 0;
    %load/vec4 v0x60a74b7ffb50_0;
    %load/vec4 v0x60a74b7ff5d0_0;
    %cmp/ne;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60a74b7ff9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60a74b7ffa90_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60a74b7ffa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60a74b7ff9d0_0, 0;
T_1.23 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60a74b7ff750_0, 0;
T_1.21 ;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60a74b7ffa90_0, 0;
    %load/vec4 v0x60a74b7ff4f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.24, 5;
    %load/vec4 v0x60a74b7ff4f0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x60a74b7ff4f0_0, 0;
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60a74b7ff750_0, 0;
T_1.25 ;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60a74b7ff750_0, 0;
T_1.4 ;
T_1.1 ;
    %end;
    .scope S_0x60a74b784540;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x60a74b784540;
T_2 ;
    %wait E_0x60a74b7a96e0;
    %load/vec4 v0x60a74b7ff690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 433, 0, 16;
    %assign/vec4 v0x60a74b7da850_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60a74b7ffc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60a74b7ff240_0;
    %assign/vec4 v0x60a74b7da850_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x60a74b7cb3b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a74b8002e0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x60a74b7cb3b0;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v0x60a74b8002e0_0;
    %inv;
    %store/vec4 v0x60a74b8002e0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x60a74b7cb3b0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a74b8007e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a74b8008b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60a74b800200_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a74b800550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a74b800380_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a74b800380_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a74b800550_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 92 "$display", "Sending 0xA5..." {0 0 0};
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x60a74b7fffa0_0, 0, 8;
    %fork TD_uart_rx_tb.uart_send_byte, S_0x60a74b7ffdf0;
    %join;
T_5.0 ;
    %load/vec4 v0x60a74b800710_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x60a74b7c0230;
    %jmp T_5.0;
T_5.1 ;
    %delay 20000, 0;
    %load/vec4 v0x60a74b800480_0;
    %cmpi/e 165, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_5.4, 4;
    %load/vec4 v0x60a74b800640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call/w 3 100 "$display", "PASS: Received 0x%0h correctly!", v0x60a74b800480_0 {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 102 "$display", "FAIL: Received 0x%0h (expected 0xA5), parity error = %b", v0x60a74b800480_0, v0x60a74b800640_0 {0 0 0};
T_5.3 ;
    %vpi_call/w 3 105 "$display", "Sending 0x3C..." {0 0 0};
    %pushi/vec4 60, 0, 8;
    %store/vec4 v0x60a74b7fffa0_0, 0, 8;
    %fork TD_uart_rx_tb.uart_send_byte, S_0x60a74b7ffdf0;
    %join;
T_5.5 ;
    %load/vec4 v0x60a74b800710_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.6, 6;
    %wait E_0x60a74b7c0230;
    %jmp T_5.5;
T_5.6 ;
    %delay 20000, 0;
    %load/vec4 v0x60a74b800480_0;
    %cmpi/e 60, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_5.9, 4;
    %load/vec4 v0x60a74b800640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %vpi_call/w 3 112 "$display", "PASS: Received 0x%0h correctly!", v0x60a74b800480_0 {0 0 0};
    %jmp T_5.8;
T_5.7 ;
    %vpi_call/w 3 114 "$display", "FAIL: Received 0x%0h (expected 0x3C), parity error = %b", v0x60a74b800480_0, v0x60a74b800640_0 {0 0 0};
T_5.8 ;
    %delay 500000, 0;
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "uart_rx_tb.sv";
    "uart_rx.sv";
