{
    "CurCompileUdps": {},
    "MlibObjs": {},
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "mod": "std",
                "bytes": 41566,
                "checksum": 0,
                "out": "reYIK_d.o",
                "mode": 4,
                "archive": "archive.1/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 7560,
                "checksum": 0,
                "out": "objs/amcQw_d.o",
                "mode": 4
            }
        },
        "test": {
            "x9Hvb_d": {
                "mod": "test",
                "bytes": 15375,
                "checksum": 0,
                "out": "x9Hvb_d.o",
                "mode": 4,
                "archive": "archive.1/_12822_archive_1.a"
            }
        }
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "test": [
            "test",
            "x9Hvb",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "Misc": {
        "default_output_dir": "csrc",
        "cwd": "/home/hyx/verilog/add",
        "daidir_abs": "/home/hyx/verilog/add/simv.daidir",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "csrc_abs": "/home/hyx/verilog/add/csrc",
        "archive_dir": "archive.1"
    },
    "PEModules": [],
    "CompileStrategy": "fullobj",
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "test",
        "test"
    ],
    "stat": {
        "outputSizePerQuad": 303.0,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.017899999999999999,
            "ru_stime_sec": 0.015467,
            "ru_nvcsw": 28,
            "ru_maxrss_kb": 84860,
            "ru_nivcsw": 2,
            "ru_majflt": 1,
            "ru_minflt": 5074
        },
        "ru_self_end": {
            "ru_utime_sec": 0.026509000000000001,
            "ru_stime_sec": 0.015467,
            "ru_nvcsw": 30,
            "ru_maxrss_kb": 90812,
            "ru_nivcsw": 2,
            "ru_majflt": 1,
            "ru_minflt": 5967
        },
        "nMops": 1032,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0035999999999999999,
            "ru_stime_sec": 0.0,
            "ru_nvcsw": 3,
            "ru_maxrss_kb": 72824,
            "ru_nivcsw": 0,
            "ru_majflt": 0,
            "ru_minflt": 760
        },
        "nQuads": 395,
        "totalObjSize": 119761,
        "Frontend(%)": 67.524237051567397,
        "ru_childs_end": {
            "ru_utime_sec": 0.0035999999999999999,
            "ru_stime_sec": 0.0011850000000000001,
            "ru_nvcsw": 4,
            "ru_maxrss_kb": 84860,
            "ru_nivcsw": 0,
            "ru_majflt": 0,
            "ru_minflt": 992
        },
        "CodeGen(%)": 32.475762948432617
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 103990
    },
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.12822.json"
    ],
    "CompileStatus": "Successful"
}