#Code for Step One

module top_module( output one );

    assign one = 1'b1;

endmodule


#Code for zero

module top_module(
    output zero
);
  
    assign zero = 1'b0;
endmodule

#Code for Simple wire

module top_module( input in, output out );

    assign out = in;
    
endmodule

#Code for four wires

module top_module( 
    input a,b,c,
    output w,x,y,z );

    assign w=a;
    assign x=b;
    assign y=b;
    assign z=c;
endmodule

#Code for Inverter

module top_module( input in, output out );

    assign out = ~in;
endmodule

#Code for AND Gate

module top_module( 
    input a, 
    input b, 
    output out );

    assign out = a&b;
endmodule

#Code for NOR Gate

module top_module( 
    input a, 
    input b, 
    output out );

    assign out = ~(a|b);
endmodule

#Code for XNOR Gate

module top_module( 
    input a, 
    input b, 
    output out );

    assign out = ~(a^b);
endmodule

#Code for declaring wires

`default_nettype none
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out,
    output out_n   ); 

    wire ab,cd;
    assign ab=a&b;
    assign cd=c&d;
    assign out=ab|cd;
    assign out_n = ~out;
endmodule

#Code for 7458 chip

module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign p1y=(p1a & p1b & p1c) | (p1d & p1e & p1f);
        assign p2y=(p2a & p2b) | (p2c & p2d);
endmodule

