{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557411448609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557411448626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 16:17:28 2019 " "Processing started: Thu May 09 16:17:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557411448626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411448626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411448626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557411450442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557411450442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/score-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/score-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-rtl " "Found design unit 1: score-rtl" {  } { { "../vhdl/score-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/score-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/score-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/score-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../vhdl/score-entity.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/score-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/pong-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/pong-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong-rtl " "Found design unit 1: pong-rtl" {  } { { "../vhdl/pong-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/pong-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/pong-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/pong-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "../vhdl/pong-entity.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/pong-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/pong2-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/pong2-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong2-rtl " "Found design unit 1: pong2-rtl" {  } { { "../vhdl/pong2-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/pong2-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/pong2-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/pong2-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 pong2 " "Found entity 1: pong2" {  } { { "../vhdl/pong2-entity.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/pong2-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/movement-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/movement-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement-rtl " "Found design unit 1: movement-rtl" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/movement-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/movement-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/movement-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "../vhdl/movement-entity.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/movement-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/movement_full-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/movement_full-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement_full-rtl " "Found design unit 1: movement_full-rtl" {  } { { "../vhdl/movement_full-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/movement_full-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/movement_full-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/movement_full-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement_full " "Found entity 1: movement_full" {  } { { "../vhdl/movement_full-entity.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/movement_full-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/divider-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/divider-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../vhdl/divider-entity.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/divider-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/divider-behavior.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/divider-behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-no_target_specific " "Found design unit 1: clock_divider-no_target_specific" {  } { { "../vhdl/divider-behavior.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/divider-behavior.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/direction-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/direction-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 direction-rtl " "Found design unit 1: direction-rtl" {  } { { "../vhdl/direction-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/direction-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/direction-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/direction-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 direction " "Found entity 1: direction" {  } { { "../vhdl/direction-entity.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/direction-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/debouncer-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/debouncer-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-rtl " "Found design unit 1: debouncer-rtl" {  } { { "../vhdl/debouncer-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/debouncer-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/debouncer-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/debouncer-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../vhdl/debouncer-entity.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/debouncer-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/collision-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/collision-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision-rtl " "Found design unit 1: collision-rtl" {  } { { "../vhdl/collision-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/collision-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/collision-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/collision-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "../vhdl/collision-entity.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/collision-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/collision2-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/collision2-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision2-rtl " "Found design unit 1: collision2-rtl" {  } { { "../vhdl/collision2-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/collision2-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/collision2-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/collision2-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 collision2 " "Found entity 1: collision2" {  } { { "../vhdl/collision2-entity.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/collision2-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411468991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411468991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/bat-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/bat-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bat-rtl " "Found design unit 1: bat-rtl" {  } { { "../vhdl/bat-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/bat-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411469001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411469001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/bat-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/amanb.desktop-odli3iu/desktop/tp78/tp78/vhdl/bat-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bat " "Found entity 1: bat" {  } { { "../vhdl/bat-entity.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/bat-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557411469011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411469011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557411469217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_over pong-rtl.vhd(37) " "Verilog HDL or VHDL warning at pong-rtl.vhd(37): object \"s_over\" assigned a value but never read" {  } { { "../vhdl/pong-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/pong-rtl.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557411469223 "|pong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divider\"" {  } { { "../vhdl/pong-rtl.vhd" "divider" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/pong-rtl.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557411469225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:scor " "Elaborating entity \"score\" for hierarchy \"score:scor\"" {  } { { "../vhdl/pong-rtl.vhd" "scor" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/pong-rtl.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557411469243 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_overNext score-rtl.vhd(20) " "VHDL Process Statement warning at score-rtl.vhd(20): inferring latch(es) for signal or variable \"s_overNext\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/score-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557411469248 "|pong|score:scor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_overNext score-rtl.vhd(20) " "Inferred latch for \"s_overNext\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411469248 "|pong|score:scor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:up " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:up\"" {  } { { "../vhdl/pong-rtl.vhd" "up" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/pong-rtl.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557411469258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bat bat:b " "Elaborating entity \"bat\" for hierarchy \"bat:b\"" {  } { { "../vhdl/pong-rtl.vhd" "b" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/pong-rtl.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557411469276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movement_full movement_full:x_axis A:rtl " "Elaborating entity \"movement_full\" using architecture \"A:rtl\" for hierarchy \"movement_full:x_axis\"" {  } { { "../vhdl/pong-rtl.vhd" "x_axis" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/pong-rtl.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557411469288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movement movement_full:x_axis\|movement:m A:rtl " "Elaborating entity \"movement\" using architecture \"A:rtl\" for hierarchy \"movement_full:x_axis\|movement:m\"" {  } { { "../vhdl/movement_full-rtl.vhd" "m" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/movement_full-rtl.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557411469297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direction movement_full:x_axis\|direction:d " "Elaborating entity \"direction\" for hierarchy \"movement_full:x_axis\|direction:d\"" {  } { { "../vhdl/movement_full-rtl.vhd" "d" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/movement_full-rtl.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557411469308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movement_full movement_full:y_axis A:rtl " "Elaborating entity \"movement_full\" using architecture \"A:rtl\" for hierarchy \"movement_full:y_axis\"" {  } { { "../vhdl/pong-rtl.vhd" "y_axis" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/pong-rtl.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557411469318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movement movement_full:y_axis\|movement:m A:rtl " "Elaborating entity \"movement\" using architecture \"A:rtl\" for hierarchy \"movement_full:y_axis\|movement:m\"" {  } { { "../vhdl/movement_full-rtl.vhd" "m" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/movement_full-rtl.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557411469329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:c " "Elaborating entity \"collision\" for hierarchy \"collision:c\"" {  } { { "../vhdl/pong-rtl.vhd" "c" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/pong-rtl.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557411469338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:scor\|s_overNext " "Latch score:scor\|s_overNext has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:scor\|s_overCurrent " "Ports D and ENA on the latch are fed by the same signal score:scor\|s_overCurrent" {  } { { "../vhdl/score-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/score-rtl.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557411470374 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/score-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557411470374 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/movement-rtl.vhd" 15 -1 0 } } { "../vhdl/bat-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/bat-rtl.vhd" 16 -1 0 } } { "../vhdl/score-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/score-rtl.vhd" 69 -1 0 } } { "../vhdl/direction-rtl.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/direction-rtl.vhd" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1557411470376 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1557411470376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "user\[0\] GND " "Pin \"user\[0\]\" is stuck at GND" {  } { { "../vhdl/pong-entity.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/pong-entity.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557411470505 "|pong|user[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sys\[0\] GND " "Pin \"sys\[0\]\" is stuck at GND" {  } { { "../vhdl/pong-entity.vhd" "" { Text "C:/Users/amanb.DESKTOP-ODLI3IU/Desktop/tp78/tp78/vhdl/pong-entity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557411470505 "|pong|sys[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557411470505 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557411470622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557411471818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557411471818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "412 " "Implemented 412 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557411471989 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557411471989 ""} { "Info" "ICUT_CUT_TM_LCELLS" "284 " "Implemented 284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557411471989 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557411471989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557411472025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 16:17:52 2019 " "Processing ended: Thu May 09 16:17:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557411472025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557411472025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557411472025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557411472025 ""}
