# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RX_V1.0.srcs/sources_1/new/RX_Demodulator.v" \
"../../../../RX_V1.0.srcs/sources_1/new/UART_TX.v" \
"../../../../RX_V1.0.srcs/sources_1/new/main.v" \
"../../../../RX_V1.0.srcs/sim_1/new/uart_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
