// Seed: 227156318
module module_0 (
    id_1
);
  input wire id_1;
  genvar id_2;
  wire id_3;
  localparam id_4 = 1 + 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd79
) (
    output supply0 id_0,
    input uwire id_1[id_4  -  -1 : -1],
    output tri id_2
    , id_18,
    input supply1 id_3,
    output supply1 _id_4,
    input uwire id_5,
    output wand id_6,
    output supply0 id_7,
    input wor id_8,
    input wand id_9,
    input supply1 id_10,
    input uwire id_11,
    output wor id_12,
    input wire id_13,
    input tri id_14,
    output uwire id_15,
    input supply0 id_16
);
  logic id_19;
  module_0 modCall_1 (id_18);
endmodule
