Config,ATS1T-480-1.6,,,,
BaseArch,gen,,,,
TargetPower(W),150,,,,
TargetFreq(MHz),1600,,,,
Tiles,1,,,,
SliceCount,1,,,,
DssCount,30,,,,
EUPerDSS,16,,,,
EUCountTotal,480,,,,
DPAS-Depth,8,,,,
SystolicBroadcast,TRUE,,,,
SIMD_MODE,8,,,,
DPAS-int4/2 TOPS,786,,,,
DPAS-int8 TOPS,393,,,,
DPAS-BF/FP16 TOPS,197,,,,
FMAD-Fp32 TOPS,12,,,,
FMAD-Fp64 TOPS,6,,,,
ThreadsPerEU,8,,,,
256-RegMode,yes,,,,
GTIsPerTile,8,,,,
L3CacheSizePerTile(MB),10,,,,
SLMSizePerDSS,128,,,,
L1CahceSizePerDSS,64,,,,
GTIBWRd(B/Clk/Tile),512,,,,
GTIBWWr(B/Clk/Tile),512,,,,
L3BWRd(B/Clk/DSS),64,,,,
L3BWWr(B/Clk/DSS),32,,,,
L1BWRd(B/Clk/DSS),64,,,,
L1BWWr(B/Clk/DSS),32,,,,
SLMBWRd(B/Clk/DSS),256,,,,
SLMBWWr(B/Clk/DSS),128,,,,
LLC(MB),none,,,,
Memory,2xHBM2e 2.8GHZ,,,,
MemoryBW(GBps),716.8,,,,
MemBWEffForMLWorkloads,0.4,,,,
ThreadRampPenalty,5000,,,,
EU-Efficiency,0.5,,,,
Use-SLM,TRUE,,,,
Enable-Tiling,TRUE,,,,
L3Banks,64,,,,
L3BWPerBank,64,,,,
L3FabricEfficiency,1,,,,
