<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>brgphyreg.h source code [netbsd/sys/dev/mii/brgphyreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/brgphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='brgphyreg.h.html'>brgphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: brgphyreg.h,v 1.11 2019/04/11 09:14:07 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2000</i></td></tr>
<tr><th id="5">5</th><td><i> *	Bill Paul &lt;wpaul@ee.columbia.edu&gt;.  All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="16">16</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="17">17</th><td><i> *	This product includes software developed by Bill Paul.</i></td></tr>
<tr><th id="18">18</th><td><i> * 4. Neither the name of the author nor the names of any co-contributors</i></td></tr>
<tr><th id="19">19</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="20">20</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="23">23</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="24">24</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="25">25</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD</i></td></tr>
<tr><th id="26">26</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="27">27</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="28">28</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="29">29</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="30">30</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="31">31</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="32">32</th><td><i> * THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> * FreeBSD: src/sys/dev/mii/brgphyreg.h,v 1.1 2000/04/22 01:58:17 wpaul Exp</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#<span data-ppcond="37">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_BRGPHYREG_H_">_DEV_MII_BRGPHYREG_H_</span></u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_BRGPHYREG_H_" data-ref="_M/_DEV_MII_BRGPHYREG_H_">_DEV_MII_BRGPHYREG_H_</dfn></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/*</i></td></tr>
<tr><th id="41">41</th><td><i> * Broadcom BCM5400 registers</i></td></tr>
<tr><th id="42">42</th><td><i> */</i></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MII_PHY_EXTCTL" data-ref="_M/BRGPHY_MII_PHY_EXTCTL">BRGPHY_MII_PHY_EXTCTL</dfn>	0x10	/* PHY extended control */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_MAC_PHY" data-ref="_M/BRGPHY_PHY_EXTCTL_MAC_PHY">BRGPHY_PHY_EXTCTL_MAC_PHY</dfn>	0x8000	/* 10BIT/GMI-interface */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_DIS_CROSS" data-ref="_M/BRGPHY_PHY_EXTCTL_DIS_CROSS">BRGPHY_PHY_EXTCTL_DIS_CROSS</dfn>	0x4000	/* Disable MDI crossover */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_TX_DIS" data-ref="_M/BRGPHY_PHY_EXTCTL_TX_DIS">BRGPHY_PHY_EXTCTL_TX_DIS</dfn>	0x2000	/* Tx output disabled */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_INT_DIS" data-ref="_M/BRGPHY_PHY_EXTCTL_INT_DIS">BRGPHY_PHY_EXTCTL_INT_DIS</dfn>	0x1000	/* Interrupts disabled */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_F_INT" data-ref="_M/BRGPHY_PHY_EXTCTL_F_INT">BRGPHY_PHY_EXTCTL_F_INT</dfn>		0x0800	/* Force interrupt */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_BY_45" data-ref="_M/BRGPHY_PHY_EXTCTL_BY_45">BRGPHY_PHY_EXTCTL_BY_45</dfn>		0x0400	/* Bypass 4B5B-Decoder */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_BY_SCR" data-ref="_M/BRGPHY_PHY_EXTCTL_BY_SCR">BRGPHY_PHY_EXTCTL_BY_SCR</dfn>	0x0200	/* Bypass scrambler */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_BY_MLT3" data-ref="_M/BRGPHY_PHY_EXTCTL_BY_MLT3">BRGPHY_PHY_EXTCTL_BY_MLT3</dfn>	0x0100	/* Bypass MLT3 encoder */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_BY_RXA" data-ref="_M/BRGPHY_PHY_EXTCTL_BY_RXA">BRGPHY_PHY_EXTCTL_BY_RXA</dfn>	0x0080	/* Bypass RX alignment */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_RES_SCR" data-ref="_M/BRGPHY_PHY_EXTCTL_RES_SCR">BRGPHY_PHY_EXTCTL_RES_SCR</dfn>	0x0040	/* Reset scrambler */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_EN_LTR" data-ref="_M/BRGPHY_PHY_EXTCTL_EN_LTR">BRGPHY_PHY_EXTCTL_EN_LTR</dfn>	0x0020	/* Enable LED traffic mode */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_LED_ON" data-ref="_M/BRGPHY_PHY_EXTCTL_LED_ON">BRGPHY_PHY_EXTCTL_LED_ON</dfn>	0x0010	/* Force LEDs on */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_LED_OFF" data-ref="_M/BRGPHY_PHY_EXTCTL_LED_OFF">BRGPHY_PHY_EXTCTL_LED_OFF</dfn>	0x0008	/* Force LEDs off */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_EX_IPG" data-ref="_M/BRGPHY_PHY_EXTCTL_EX_IPG">BRGPHY_PHY_EXTCTL_EX_IPG</dfn>	0x0004	/* Extended TX IPG mode */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_3_LED" data-ref="_M/BRGPHY_PHY_EXTCTL_3_LED">BRGPHY_PHY_EXTCTL_3_LED</dfn>		0x0002	/* Three link LED mode */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTCTL_HIGH_LA" data-ref="_M/BRGPHY_PHY_EXTCTL_HIGH_LA">BRGPHY_PHY_EXTCTL_HIGH_LA</dfn>	0x0001	/* GMII Fifo Elasticy (?) */</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MII_PHY_EXTSTS" data-ref="_M/BRGPHY_MII_PHY_EXTSTS">BRGPHY_MII_PHY_EXTSTS</dfn>	0x11	/* PHY extended status */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTSTS_CROSS_STAT" data-ref="_M/BRGPHY_PHY_EXTSTS_CROSS_STAT">BRGPHY_PHY_EXTSTS_CROSS_STAT</dfn>	0x2000	/* MDI crossover status */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTSTS_INT_STAT" data-ref="_M/BRGPHY_PHY_EXTSTS_INT_STAT">BRGPHY_PHY_EXTSTS_INT_STAT</dfn>	0x1000	/* Interrupt status */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTSTS_RRS" data-ref="_M/BRGPHY_PHY_EXTSTS_RRS">BRGPHY_PHY_EXTSTS_RRS</dfn>		0x0800	/* Remote receiver status */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTSTS_LRS" data-ref="_M/BRGPHY_PHY_EXTSTS_LRS">BRGPHY_PHY_EXTSTS_LRS</dfn>		0x0400	/* Local receiver status */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTSTS_LOCKED" data-ref="_M/BRGPHY_PHY_EXTSTS_LOCKED">BRGPHY_PHY_EXTSTS_LOCKED</dfn>	0x0200	/* Locked */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTSTS_LS" data-ref="_M/BRGPHY_PHY_EXTSTS_LS">BRGPHY_PHY_EXTSTS_LS</dfn>		0x0100	/* Link status */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTSTS_RF" data-ref="_M/BRGPHY_PHY_EXTSTS_RF">BRGPHY_PHY_EXTSTS_RF</dfn>		0x0080	/* Remove fault */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTSTS_CE_ER" data-ref="_M/BRGPHY_PHY_EXTSTS_CE_ER">BRGPHY_PHY_EXTSTS_CE_ER</dfn>		0x0040	/* Carrier ext error */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTSTS_BAD_SSD" data-ref="_M/BRGPHY_PHY_EXTSTS_BAD_SSD">BRGPHY_PHY_EXTSTS_BAD_SSD</dfn>	0x0020	/* Bad SSD */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTSTS_BAD_ESD" data-ref="_M/BRGPHY_PHY_EXTSTS_BAD_ESD">BRGPHY_PHY_EXTSTS_BAD_ESD</dfn>	0x0010	/* Bad ESS */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTSTS_RX_ER" data-ref="_M/BRGPHY_PHY_EXTSTS_RX_ER">BRGPHY_PHY_EXTSTS_RX_ER</dfn>		0x0008	/* RX error */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTSTS_TX_ER" data-ref="_M/BRGPHY_PHY_EXTSTS_TX_ER">BRGPHY_PHY_EXTSTS_TX_ER</dfn>		0x0004	/* TX error */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTSTS_LOCK_ER" data-ref="_M/BRGPHY_PHY_EXTSTS_LOCK_ER">BRGPHY_PHY_EXTSTS_LOCK_ER</dfn>	0x0002	/* Lock error */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_PHY_EXTSTS_MLT3_ER" data-ref="_M/BRGPHY_PHY_EXTSTS_MLT3_ER">BRGPHY_PHY_EXTSTS_MLT3_ER</dfn>	0x0001	/* MLT3 code error */</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MII_RXERRCNT" data-ref="_M/BRGPHY_MII_RXERRCNT">BRGPHY_MII_RXERRCNT</dfn>	0x12	/* RX error counter */</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MII_FCERRCNT" data-ref="_M/BRGPHY_MII_FCERRCNT">BRGPHY_MII_FCERRCNT</dfn>	0x13	/* False carrier sense counter */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/BGRPHY_FCERRCNT" data-ref="_M/BGRPHY_FCERRCNT">BGRPHY_FCERRCNT</dfn>		0x00FF	/* False carrier counter */</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MII_RXNOCNT" data-ref="_M/BRGPHY_MII_RXNOCNT">BRGPHY_MII_RXNOCNT</dfn>	0x14	/* RX not OK counter */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_RXNOCNT_LOCAL" data-ref="_M/BRGPHY_RXNOCNT_LOCAL">BRGPHY_RXNOCNT_LOCAL</dfn>	0xFF00	/* Local RX not OK counter */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_RXNOCNT_REMOTE" data-ref="_M/BRGPHY_RXNOCNT_REMOTE">BRGPHY_RXNOCNT_REMOTE</dfn>	0x00FF	/* Local RX not OK counter */</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MII_DSP_RW_PORT" data-ref="_M/BRGPHY_MII_DSP_RW_PORT">BRGPHY_MII_DSP_RW_PORT</dfn>	0x15	/* DSP coefficient r/w port */</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MII_EPHY_PTEST" data-ref="_M/BRGPHY_MII_EPHY_PTEST">BRGPHY_MII_EPHY_PTEST</dfn>	0x17	/* 5906 PHY register */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MII_DSP_ADDR_REG" data-ref="_M/BRGPHY_MII_DSP_ADDR_REG">BRGPHY_MII_DSP_ADDR_REG</dfn>	0x17	/* DSP coefficient addr register */</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_TAP_NUMBER_MASK" data-ref="_M/BRGPHY_DSP_TAP_NUMBER_MASK">BRGPHY_DSP_TAP_NUMBER_MASK</dfn>		0x00</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_AGC_A" data-ref="_M/BRGPHY_DSP_AGC_A">BRGPHY_DSP_AGC_A</dfn>			0x00</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_AGC_B" data-ref="_M/BRGPHY_DSP_AGC_B">BRGPHY_DSP_AGC_B</dfn>			0x01</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_MSE_PAIR_STATUS" data-ref="_M/BRGPHY_DSP_MSE_PAIR_STATUS">BRGPHY_DSP_MSE_PAIR_STATUS</dfn>		0x02</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_SOFT_DECISION" data-ref="_M/BRGPHY_DSP_SOFT_DECISION">BRGPHY_DSP_SOFT_DECISION</dfn>		0x03</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_PHASE_REG" data-ref="_M/BRGPHY_DSP_PHASE_REG">BRGPHY_DSP_PHASE_REG</dfn>			0x04</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_SKEW" data-ref="_M/BRGPHY_DSP_SKEW">BRGPHY_DSP_SKEW</dfn>				0x05</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_POWER_SAVER_UPPER_BOUND" data-ref="_M/BRGPHY_DSP_POWER_SAVER_UPPER_BOUND">BRGPHY_DSP_POWER_SAVER_UPPER_BOUND</dfn>	0x06</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_POWER_SAVER_LOWER_BOUND" data-ref="_M/BRGPHY_DSP_POWER_SAVER_LOWER_BOUND">BRGPHY_DSP_POWER_SAVER_LOWER_BOUND</dfn>	0x07</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_LAST_ECHO" data-ref="_M/BRGPHY_DSP_LAST_ECHO">BRGPHY_DSP_LAST_ECHO</dfn>			0x08</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_FREQUENCY" data-ref="_M/BRGPHY_DSP_FREQUENCY">BRGPHY_DSP_FREQUENCY</dfn>			0x09</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_PLL_BANDWIDTH" data-ref="_M/BRGPHY_DSP_PLL_BANDWIDTH">BRGPHY_DSP_PLL_BANDWIDTH</dfn>		0x0A</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_PLL_PHASE_OFFSET" data-ref="_M/BRGPHY_DSP_PLL_PHASE_OFFSET">BRGPHY_DSP_PLL_PHASE_OFFSET</dfn>		0x0B</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/BRGPHYDSP_FILTER_DCOFFSET" data-ref="_M/BRGPHYDSP_FILTER_DCOFFSET">BRGPHYDSP_FILTER_DCOFFSET</dfn>		0x0C00</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_FILTER_FEXT3" data-ref="_M/BRGPHY_DSP_FILTER_FEXT3">BRGPHY_DSP_FILTER_FEXT3</dfn>			0x0B00</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_FILTER_FEXT2" data-ref="_M/BRGPHY_DSP_FILTER_FEXT2">BRGPHY_DSP_FILTER_FEXT2</dfn>			0x0A00</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_FILTER_FEXT1" data-ref="_M/BRGPHY_DSP_FILTER_FEXT1">BRGPHY_DSP_FILTER_FEXT1</dfn>			0x0900</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_FILTER_FEXT0" data-ref="_M/BRGPHY_DSP_FILTER_FEXT0">BRGPHY_DSP_FILTER_FEXT0</dfn>			0x0800</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_FILTER_NEXT3" data-ref="_M/BRGPHY_DSP_FILTER_NEXT3">BRGPHY_DSP_FILTER_NEXT3</dfn>			0x0700</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_FILTER_NEXT2" data-ref="_M/BRGPHY_DSP_FILTER_NEXT2">BRGPHY_DSP_FILTER_NEXT2</dfn>			0x0600</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_FILTER_NEXT1" data-ref="_M/BRGPHY_DSP_FILTER_NEXT1">BRGPHY_DSP_FILTER_NEXT1</dfn>			0x0500</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_FILTER_NEXT0" data-ref="_M/BRGPHY_DSP_FILTER_NEXT0">BRGPHY_DSP_FILTER_NEXT0</dfn>			0x0400</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_FILTER_ECHO" data-ref="_M/BRGPHY_DSP_FILTER_ECHO">BRGPHY_DSP_FILTER_ECHO</dfn>			0x0300</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_FILTER_DFE" data-ref="_M/BRGPHY_DSP_FILTER_DFE">BRGPHY_DSP_FILTER_DFE</dfn>			0x0200</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_FILTER_FFE" data-ref="_M/BRGPHY_DSP_FILTER_FFE">BRGPHY_DSP_FILTER_FFE</dfn>			0x0100</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_CONTROL_ALL_FILTERS" data-ref="_M/BRGPHY_DSP_CONTROL_ALL_FILTERS">BRGPHY_DSP_CONTROL_ALL_FILTERS</dfn>		0x1000</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_SEL_CH_0" data-ref="_M/BRGPHY_DSP_SEL_CH_0">BRGPHY_DSP_SEL_CH_0</dfn>			0x0000</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_SEL_CH_1" data-ref="_M/BRGPHY_DSP_SEL_CH_1">BRGPHY_DSP_SEL_CH_1</dfn>			0x2000</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_SEL_CH_2" data-ref="_M/BRGPHY_DSP_SEL_CH_2">BRGPHY_DSP_SEL_CH_2</dfn>			0x4000</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_DSP_SEL_CH_3" data-ref="_M/BRGPHY_DSP_SEL_CH_3">BRGPHY_DSP_SEL_CH_3</dfn>			0x6000</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MII_AUXCTL" data-ref="_M/BRGPHY_MII_AUXCTL">BRGPHY_MII_AUXCTL</dfn>	0x18	/* AUX control */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXCTL_LOW_SQ" data-ref="_M/BRGPHY_AUXCTL_LOW_SQ">BRGPHY_AUXCTL_LOW_SQ</dfn>	0x8000	/* Low squelch */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXCTL_LONG_PKT" data-ref="_M/BRGPHY_AUXCTL_LONG_PKT">BRGPHY_AUXCTL_LONG_PKT</dfn>	0x4000	/* RX long packets */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXCTL_ER_CTL" data-ref="_M/BRGPHY_AUXCTL_ER_CTL">BRGPHY_AUXCTL_ER_CTL</dfn>	0x3000	/* Edgerate control */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXCTL_TX_TST" data-ref="_M/BRGPHY_AUXCTL_TX_TST">BRGPHY_AUXCTL_TX_TST</dfn>	0x0400	/* TX test, always 1 */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXCTL_DIS_PRF" data-ref="_M/BRGPHY_AUXCTL_DIS_PRF">BRGPHY_AUXCTL_DIS_PRF</dfn>	0x0080	/* dis part resp filter */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXCTL_DIAG_MODE" data-ref="_M/BRGPHY_AUXCTL_DIAG_MODE">BRGPHY_AUXCTL_DIAG_MODE</dfn>	0x0004	/* Diagnostic mode */</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MII_AUXSTS" data-ref="_M/BRGPHY_MII_AUXSTS">BRGPHY_MII_AUXSTS</dfn>	0x19	/* AUX status */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXSTS_ACOMP" data-ref="_M/BRGPHY_AUXSTS_ACOMP">BRGPHY_AUXSTS_ACOMP</dfn>	0x8000	/* Autoneg complete */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXSTS_AN_ACK" data-ref="_M/BRGPHY_AUXSTS_AN_ACK">BRGPHY_AUXSTS_AN_ACK</dfn>	0x4000	/* Autoneg complete ack */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXSTS_AN_ACK_D" data-ref="_M/BRGPHY_AUXSTS_AN_ACK_D">BRGPHY_AUXSTS_AN_ACK_D</dfn>	0x2000	/* Autoneg complete ack detect */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXSTS_AN_NPW" data-ref="_M/BRGPHY_AUXSTS_AN_NPW">BRGPHY_AUXSTS_AN_NPW</dfn>	0x1000	/* Autoneg next page wait */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXSTS_AN_RES" data-ref="_M/BRGPHY_AUXSTS_AN_RES">BRGPHY_AUXSTS_AN_RES</dfn>	0x0700	/* Autoneg HCD */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXSTS_PDF" data-ref="_M/BRGPHY_AUXSTS_PDF">BRGPHY_AUXSTS_PDF</dfn>	0x0080	/* Parallel detect. fault */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXSTS_RF" data-ref="_M/BRGPHY_AUXSTS_RF">BRGPHY_AUXSTS_RF</dfn>	0x0040	/* Remote fault */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXSTS_ANP_R" data-ref="_M/BRGPHY_AUXSTS_ANP_R">BRGPHY_AUXSTS_ANP_R</dfn>	0x0020	/* Autoneg page received */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXSTS_LP_ANAB" data-ref="_M/BRGPHY_AUXSTS_LP_ANAB">BRGPHY_AUXSTS_LP_ANAB</dfn>	0x0010	/* LP AN ability */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXSTS_LP_NPAB" data-ref="_M/BRGPHY_AUXSTS_LP_NPAB">BRGPHY_AUXSTS_LP_NPAB</dfn>	0x0008	/* LP Next page ability */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXSTS_LINK" data-ref="_M/BRGPHY_AUXSTS_LINK">BRGPHY_AUXSTS_LINK</dfn>	0x0004	/* Link status */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXSTS_PRR" data-ref="_M/BRGPHY_AUXSTS_PRR">BRGPHY_AUXSTS_PRR</dfn>	0x0002	/* Pause resolution-RX */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_AUXSTS_PRT" data-ref="_M/BRGPHY_AUXSTS_PRT">BRGPHY_AUXSTS_PRT</dfn>	0x0001	/* Pause resolution-TX */</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_RES_1000FD" data-ref="_M/BRGPHY_RES_1000FD">BRGPHY_RES_1000FD</dfn>	0x0700	/* 1000baseT full duplex */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_RES_1000HD" data-ref="_M/BRGPHY_RES_1000HD">BRGPHY_RES_1000HD</dfn>	0x0600	/* 1000baseT half duplex */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_RES_100FD" data-ref="_M/BRGPHY_RES_100FD">BRGPHY_RES_100FD</dfn>	0x0500	/* 100baseT full duplex */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_RES_100T4" data-ref="_M/BRGPHY_RES_100T4">BRGPHY_RES_100T4</dfn>	0x0400	/* 100baseT4 */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_RES_100HD" data-ref="_M/BRGPHY_RES_100HD">BRGPHY_RES_100HD</dfn>	0x0300	/* 100baseT half duplex */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_RES_10FD" data-ref="_M/BRGPHY_RES_10FD">BRGPHY_RES_10FD</dfn>		0x0200	/* 10baseT full duplex */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_RES_10HD" data-ref="_M/BRGPHY_RES_10HD">BRGPHY_RES_10HD</dfn>		0x0100	/* 10baseT half duplex */</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MII_ISR" data-ref="_M/BRGPHY_MII_ISR">BRGPHY_MII_ISR</dfn>		0x1A	/* Interrupt status */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_PSERR" data-ref="_M/BRGPHY_ISR_PSERR">BRGPHY_ISR_PSERR</dfn>	0x4000	/* Pair swap error */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_MDXI_SC" data-ref="_M/BRGPHY_ISR_MDXI_SC">BRGPHY_ISR_MDXI_SC</dfn>	0x2000	/* MDIX Status Change */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_HCT" data-ref="_M/BRGPHY_ISR_HCT">BRGPHY_ISR_HCT</dfn>		0x1000	/* Counter above 32K */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_LCT" data-ref="_M/BRGPHY_ISR_LCT">BRGPHY_ISR_LCT</dfn>		0x0800	/* All counter below 128 */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_AN_PR" data-ref="_M/BRGPHY_ISR_AN_PR">BRGPHY_ISR_AN_PR</dfn>	0x0400	/* Autoneg page received */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_NO_HDCL" data-ref="_M/BRGPHY_ISR_NO_HDCL">BRGPHY_ISR_NO_HDCL</dfn>	0x0200	/* No HCD Link */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_NO_HDC" data-ref="_M/BRGPHY_ISR_NO_HDC">BRGPHY_ISR_NO_HDC</dfn>	0x0100	/* No HCD */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_USHDC" data-ref="_M/BRGPHY_ISR_USHDC">BRGPHY_ISR_USHDC</dfn>	0x0080	/* Negotiated Unsupported HCD */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_SCR_S_ERR" data-ref="_M/BRGPHY_ISR_SCR_S_ERR">BRGPHY_ISR_SCR_S_ERR</dfn>	0x0040	/* Scrambler sync error */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_RRS_CHG" data-ref="_M/BRGPHY_ISR_RRS_CHG">BRGPHY_ISR_RRS_CHG</dfn>	0x0020	/* Remote RX status change */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_LRS_CHG" data-ref="_M/BRGPHY_ISR_LRS_CHG">BRGPHY_ISR_LRS_CHG</dfn>	0x0010	/* Local RX status change */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_DUP_CHG" data-ref="_M/BRGPHY_ISR_DUP_CHG">BRGPHY_ISR_DUP_CHG</dfn>	0x0008	/* Duplex mode change */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_LSP_CHG" data-ref="_M/BRGPHY_ISR_LSP_CHG">BRGPHY_ISR_LSP_CHG</dfn>	0x0004	/* Link speed changed */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_LNK_CHG" data-ref="_M/BRGPHY_ISR_LNK_CHG">BRGPHY_ISR_LNK_CHG</dfn>	0x0002	/* Link status change */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ISR_CRCERR" data-ref="_M/BRGPHY_ISR_CRCERR">BRGPHY_ISR_CRCERR</dfn>	0x0001	/* CRC error */</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MII_IMR" data-ref="_M/BRGPHY_MII_IMR">BRGPHY_MII_IMR</dfn>		0x1B	/* Interrupt mask */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_PSERR" data-ref="_M/BRGPHY_IMR_PSERR">BRGPHY_IMR_PSERR</dfn>	0x4000	/* Pair swap error */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_MDXI_SC" data-ref="_M/BRGPHY_IMR_MDXI_SC">BRGPHY_IMR_MDXI_SC</dfn>	0x2000	/* MDIX Status Change */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_HCT" data-ref="_M/BRGPHY_IMR_HCT">BRGPHY_IMR_HCT</dfn>		0x1000	/* Counter above 32K */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_LCT" data-ref="_M/BRGPHY_IMR_LCT">BRGPHY_IMR_LCT</dfn>		0x0800	/* All counter below 128 */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_AN_PR" data-ref="_M/BRGPHY_IMR_AN_PR">BRGPHY_IMR_AN_PR</dfn>	0x0400	/* Autoneg page received */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_NO_HDCL" data-ref="_M/BRGPHY_IMR_NO_HDCL">BRGPHY_IMR_NO_HDCL</dfn>	0x0200	/* No HCD Link */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_NO_HDC" data-ref="_M/BRGPHY_IMR_NO_HDC">BRGPHY_IMR_NO_HDC</dfn>	0x0100	/* No HCD */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_USHDC" data-ref="_M/BRGPHY_IMR_USHDC">BRGPHY_IMR_USHDC</dfn>	0x0080	/* Negotiated Unsupported HCD */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_SCR_S_ERR" data-ref="_M/BRGPHY_IMR_SCR_S_ERR">BRGPHY_IMR_SCR_S_ERR</dfn>	0x0040	/* Scrambler sync error */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_RRS_CHG" data-ref="_M/BRGPHY_IMR_RRS_CHG">BRGPHY_IMR_RRS_CHG</dfn>	0x0020	/* Remote RX status change */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_LRS_CHG" data-ref="_M/BRGPHY_IMR_LRS_CHG">BRGPHY_IMR_LRS_CHG</dfn>	0x0010	/* Local RX status change */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_DUP_CHG" data-ref="_M/BRGPHY_IMR_DUP_CHG">BRGPHY_IMR_DUP_CHG</dfn>	0x0008	/* Duplex mode change */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_LSP_CHG" data-ref="_M/BRGPHY_IMR_LSP_CHG">BRGPHY_IMR_LSP_CHG</dfn>	0x0004	/* Link speed changed */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_LNK_CHG" data-ref="_M/BRGPHY_IMR_LNK_CHG">BRGPHY_IMR_LNK_CHG</dfn>	0x0002	/* Link status change */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_IMR_CRCERR" data-ref="_M/BRGPHY_IMR_CRCERR">BRGPHY_IMR_CRCERR</dfn>	0x0001	/* CRC error */</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i>/*******************************************************/</i></td></tr>
<tr><th id="192">192</th><td><i>/* Begin: PHY register values for the 5706 PHY         */</i></td></tr>
<tr><th id="193">193</th><td><i>/*******************************************************/</i></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i>/* </i></td></tr>
<tr><th id="196">196</th><td><i> * Shadow register 0x1C, bit 15 is write enable,</i></td></tr>
<tr><th id="197">197</th><td><i> * bits 14-10 select function (0x00 to 0x1F).</i></td></tr>
<tr><th id="198">198</th><td><i> */</i></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MII_SHADOW_1C" data-ref="_M/BRGPHY_MII_SHADOW_1C">BRGPHY_MII_SHADOW_1C</dfn>		0x1C</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_SHADOW_1C_WRITE_EN" data-ref="_M/BRGPHY_SHADOW_1C_WRITE_EN">BRGPHY_SHADOW_1C_WRITE_EN</dfn>	0x8000</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_SHADOW_1C_SELECT_MASK" data-ref="_M/BRGPHY_SHADOW_1C_SELECT_MASK">BRGPHY_SHADOW_1C_SELECT_MASK</dfn>	0x7C00</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i>/* Shadow 0x1C Mode Control Register (select value 0x1F) */</i></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_SHADOW_1C_MODE_CTRL" data-ref="_M/BRGPHY_SHADOW_1C_MODE_CTRL">BRGPHY_SHADOW_1C_MODE_CTRL</dfn>	(0x1F &lt;&lt; 10)</u></td></tr>
<tr><th id="205">205</th><td><i>/* When set, Regs 0-0x0F are 1000X, else 1000T */</i></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_SHADOW_1C_ENA_1000X" data-ref="_M/BRGPHY_SHADOW_1C_ENA_1000X">BRGPHY_SHADOW_1C_ENA_1000X</dfn>	0x0001</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_TEST1" data-ref="_M/BRGPHY_TEST1">BRGPHY_TEST1</dfn>		0x1E</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_TEST1_TRIM_EN" data-ref="_M/BRGPHY_TEST1_TRIM_EN">BRGPHY_TEST1_TRIM_EN</dfn>	0x0010</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_TEST1_CRC_EN" data-ref="_M/BRGPHY_TEST1_CRC_EN">BRGPHY_TEST1_CRC_EN</dfn>	0x8000</u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MII_TEST2" data-ref="_M/BRGPHY_MII_TEST2">BRGPHY_MII_TEST2</dfn>	0x1F</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>/*******************************************************/</i></td></tr>
<tr><th id="215">215</th><td><i>/* End: PHY register values for the 5706 PHY           */</i></td></tr>
<tr><th id="216">216</th><td><i>/*******************************************************/</i></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><i>/*******************************************************/</i></td></tr>
<tr><th id="219">219</th><td><i>/* Begin: PHY register values for the 5708S SerDes PHY */</i></td></tr>
<tr><th id="220">220</th><td><i>/*******************************************************/</i></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_BMCR_2500" data-ref="_M/BRGPHY_5708S_BMCR_2500">BRGPHY_5708S_BMCR_2500</dfn>			0x20</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><i>/* Autoneg Next Page Transmit 1 Regiser */</i></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_ANEG_NXT_PG_XMIT1" data-ref="_M/BRGPHY_5708S_ANEG_NXT_PG_XMIT1">BRGPHY_5708S_ANEG_NXT_PG_XMIT1</dfn>		0x0B</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_ANEG_NXT_PG_XMIT1_25G" data-ref="_M/BRGPHY_5708S_ANEG_NXT_PG_XMIT1_25G">BRGPHY_5708S_ANEG_NXT_PG_XMIT1_25G</dfn>	0x0001</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i>/* Use the BLOCK_ADDR register to select the page for registers 0x10 to 0x1E */</i></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_BLOCK_ADDR" data-ref="_M/BRGPHY_5708S_BLOCK_ADDR">BRGPHY_5708S_BLOCK_ADDR</dfn>			0x1f</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_DIG_PG0" data-ref="_M/BRGPHY_5708S_DIG_PG0">BRGPHY_5708S_DIG_PG0</dfn> 			0x0000</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_DIG3_PG2" data-ref="_M/BRGPHY_5708S_DIG3_PG2">BRGPHY_5708S_DIG3_PG2</dfn>			0x0002</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_TX_MISC_PG5" data-ref="_M/BRGPHY_5708S_TX_MISC_PG5">BRGPHY_5708S_TX_MISC_PG5</dfn>		0x0005</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><i>/* 5708S SerDes "Digital" Registers (page 0) */</i></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_CTL1" data-ref="_M/BRGPHY_5708S_PG0_1000X_CTL1">BRGPHY_5708S_PG0_1000X_CTL1</dfn>		0x10</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_CTL1_FIBER_MODE" data-ref="_M/BRGPHY_5708S_PG0_1000X_CTL1_FIBER_MODE">BRGPHY_5708S_PG0_1000X_CTL1_FIBER_MODE</dfn>	0x0001</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_CTL1_AUTODET_EN" data-ref="_M/BRGPHY_5708S_PG0_1000X_CTL1_AUTODET_EN">BRGPHY_5708S_PG0_1000X_CTL1_AUTODET_EN</dfn>	0x0010</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_CTL2" data-ref="_M/BRGPHY_5708S_PG0_1000X_CTL2">BRGPHY_5708S_PG0_1000X_CTL2</dfn>		0x11</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_CTL2_PAR_DET_EN" data-ref="_M/BRGPHY_5708S_PG0_1000X_CTL2_PAR_DET_EN">BRGPHY_5708S_PG0_1000X_CTL2_PAR_DET_EN</dfn>	0x0001</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_STAT1" data-ref="_M/BRGPHY_5708S_PG0_1000X_STAT1">BRGPHY_5708S_PG0_1000X_STAT1</dfn>		0x14</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_STAT1_SGMII" data-ref="_M/BRGPHY_5708S_PG0_1000X_STAT1_SGMII">BRGPHY_5708S_PG0_1000X_STAT1_SGMII</dfn>	0x0001</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_STAT1_LINK" data-ref="_M/BRGPHY_5708S_PG0_1000X_STAT1_LINK">BRGPHY_5708S_PG0_1000X_STAT1_LINK</dfn>	0x0002</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_STAT1_FDX" data-ref="_M/BRGPHY_5708S_PG0_1000X_STAT1_FDX">BRGPHY_5708S_PG0_1000X_STAT1_FDX</dfn>	0x0004</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_STAT1_SPEED_MASK" data-ref="_M/BRGPHY_5708S_PG0_1000X_STAT1_SPEED_MASK">BRGPHY_5708S_PG0_1000X_STAT1_SPEED_MASK</dfn>	0x0018</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_STAT1_SPEED_10" data-ref="_M/BRGPHY_5708S_PG0_1000X_STAT1_SPEED_10">BRGPHY_5708S_PG0_1000X_STAT1_SPEED_10</dfn>	(0x0 &lt;&lt; 3)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_STAT1_SPEED_100" data-ref="_M/BRGPHY_5708S_PG0_1000X_STAT1_SPEED_100">BRGPHY_5708S_PG0_1000X_STAT1_SPEED_100</dfn>	(0x1 &lt;&lt; 3)</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_STAT1_SPEED_1G" data-ref="_M/BRGPHY_5708S_PG0_1000X_STAT1_SPEED_1G">BRGPHY_5708S_PG0_1000X_STAT1_SPEED_1G</dfn>	(0x2 &lt;&lt; 3)</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_STAT1_SPEED_25G" data-ref="_M/BRGPHY_5708S_PG0_1000X_STAT1_SPEED_25G">BRGPHY_5708S_PG0_1000X_STAT1_SPEED_25G</dfn>	(0x3 &lt;&lt; 3)</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_STAT1_TX_PAUSE" data-ref="_M/BRGPHY_5708S_PG0_1000X_STAT1_TX_PAUSE">BRGPHY_5708S_PG0_1000X_STAT1_TX_PAUSE</dfn>	0x0020</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG0_1000X_STAT1_RX_PAUSE" data-ref="_M/BRGPHY_5708S_PG0_1000X_STAT1_RX_PAUSE">BRGPHY_5708S_PG0_1000X_STAT1_RX_PAUSE</dfn>	0x0040</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><i>/* 5708S SerDes "Digital 3" Registers (page 2) */</i></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG2_DIGCTL_3_0" data-ref="_M/BRGPHY_5708S_PG2_DIGCTL_3_0">BRGPHY_5708S_PG2_DIGCTL_3_0</dfn>		0x10</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG2_DIGCTL_3_0_USE_IEEE" data-ref="_M/BRGPHY_5708S_PG2_DIGCTL_3_0_USE_IEEE">BRGPHY_5708S_PG2_DIGCTL_3_0_USE_IEEE</dfn>	0x0001</u></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><i>/* 5708S SerDes "TX Misc" Registers (page 5) */</i></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG5_2500STATUS1" data-ref="_M/BRGPHY_5708S_PG5_2500STATUS1">BRGPHY_5708S_PG5_2500STATUS1</dfn>		0x10</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG5_TXACTL1" data-ref="_M/BRGPHY_5708S_PG5_TXACTL1">BRGPHY_5708S_PG5_TXACTL1</dfn>		0x15</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG5_TXACTL1_VCM" data-ref="_M/BRGPHY_5708S_PG5_TXACTL1_VCM">BRGPHY_5708S_PG5_TXACTL1_VCM</dfn>		0x30</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_5708S_PG5_TXACTL3" data-ref="_M/BRGPHY_5708S_PG5_TXACTL3">BRGPHY_5708S_PG5_TXACTL3</dfn>		0x17</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/*******************************************************/</i></td></tr>
<tr><th id="267">267</th><td><i>/* End: PHY register values for the 5708S SerDes PHY   */</i></td></tr>
<tr><th id="268">268</th><td><i>/*******************************************************/</i></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i>/*******************************************************/</i></td></tr>
<tr><th id="271">271</th><td><i>/* Begin: PHY register values for the 5709S SerDes PHY */</i></td></tr>
<tr><th id="272">272</th><td><i>/*******************************************************/</i></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><i>/* 5709S SerDes "General Purpose Status" Registers */</i></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_BLOCK_ADDR_GP_STATUS" data-ref="_M/BRGPHY_BLOCK_ADDR_GP_STATUS">BRGPHY_BLOCK_ADDR_GP_STATUS</dfn>		0x8120</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_GP_STATUS_TOP_ANEG_STATUS" data-ref="_M/BRGPHY_GP_STATUS_TOP_ANEG_STATUS">BRGPHY_GP_STATUS_TOP_ANEG_STATUS</dfn>	0x1B</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_GP_STATUS_TOP_ANEG_SPEED_MASK" data-ref="_M/BRGPHY_GP_STATUS_TOP_ANEG_SPEED_MASK">BRGPHY_GP_STATUS_TOP_ANEG_SPEED_MASK</dfn>	0x3F00</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_GP_STATUS_TOP_ANEG_SPEED_10" data-ref="_M/BRGPHY_GP_STATUS_TOP_ANEG_SPEED_10">BRGPHY_GP_STATUS_TOP_ANEG_SPEED_10</dfn>	0x0000</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_GP_STATUS_TOP_ANEG_SPEED_100" data-ref="_M/BRGPHY_GP_STATUS_TOP_ANEG_SPEED_100">BRGPHY_GP_STATUS_TOP_ANEG_SPEED_100</dfn>	0x0100</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_GP_STATUS_TOP_ANEG_SPEED_1G" data-ref="_M/BRGPHY_GP_STATUS_TOP_ANEG_SPEED_1G">BRGPHY_GP_STATUS_TOP_ANEG_SPEED_1G</dfn>	0x0200</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_GP_STATUS_TOP_ANEG_SPEED_25G" data-ref="_M/BRGPHY_GP_STATUS_TOP_ANEG_SPEED_25G">BRGPHY_GP_STATUS_TOP_ANEG_SPEED_25G</dfn>	0x0300</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_GP_STATUS_TOP_ANEG_SPEED_1GKX" data-ref="_M/BRGPHY_GP_STATUS_TOP_ANEG_SPEED_1GKX">BRGPHY_GP_STATUS_TOP_ANEG_SPEED_1GKX</dfn>	0x0D00</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_GP_STATUS_TOP_ANEG_FDX" data-ref="_M/BRGPHY_GP_STATUS_TOP_ANEG_FDX">BRGPHY_GP_STATUS_TOP_ANEG_FDX</dfn>		0x0008</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_GP_STATUS_TOP_ANEG_LINK_UP" data-ref="_M/BRGPHY_GP_STATUS_TOP_ANEG_LINK_UP">BRGPHY_GP_STATUS_TOP_ANEG_LINK_UP</dfn>	0x0004</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_GP_STATUS_TOP_ANEG_CL73_COMP" data-ref="_M/BRGPHY_GP_STATUS_TOP_ANEG_CL73_COMP">BRGPHY_GP_STATUS_TOP_ANEG_CL73_COMP</dfn>	0x0001</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><i>/* 5709S SerDes "SerDes Digital" Registers */</i></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_BLOCK_ADDR_SERDES_DIG" data-ref="_M/BRGPHY_BLOCK_ADDR_SERDES_DIG">BRGPHY_BLOCK_ADDR_SERDES_DIG</dfn>		0x8300</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_SERDES_DIG_1000X_CTL1" data-ref="_M/BRGPHY_SERDES_DIG_1000X_CTL1">BRGPHY_SERDES_DIG_1000X_CTL1</dfn>		0x0010</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_SD_DIG_1000X_CTL1_AUTODET" data-ref="_M/BRGPHY_SD_DIG_1000X_CTL1_AUTODET">BRGPHY_SD_DIG_1000X_CTL1_AUTODET</dfn>	0x0010</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_SD_DIG_1000X_CTL1_FIBER" data-ref="_M/BRGPHY_SD_DIG_1000X_CTL1_FIBER">BRGPHY_SD_DIG_1000X_CTL1_FIBER</dfn>		0x0001</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><i>/* 5709S SerDes "Over 1G" Registers */</i></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_BLOCK_ADDR_OVER_1G" data-ref="_M/BRGPHY_BLOCK_ADDR_OVER_1G">BRGPHY_BLOCK_ADDR_OVER_1G</dfn>		0x8320</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_OVER_1G_UNFORMAT_PG1" data-ref="_M/BRGPHY_OVER_1G_UNFORMAT_PG1">BRGPHY_OVER_1G_UNFORMAT_PG1</dfn>		0x19</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>/* 5709S SerDes "Multi-Rate Backplane Ethernet" Registers */</i></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_BLOCK_ADDR_MRBE" data-ref="_M/BRGPHY_BLOCK_ADDR_MRBE">BRGPHY_BLOCK_ADDR_MRBE</dfn>			0x8350</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MRBE_MSG_PG5_NP" data-ref="_M/BRGPHY_MRBE_MSG_PG5_NP">BRGPHY_MRBE_MSG_PG5_NP</dfn>			0x10</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MRBE_MSG_PG5_NP_MBRE" data-ref="_M/BRGPHY_MRBE_MSG_PG5_NP_MBRE">BRGPHY_MRBE_MSG_PG5_NP_MBRE</dfn>		0x0001</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_MRBE_MSG_PG5_NP_T2" data-ref="_M/BRGPHY_MRBE_MSG_PG5_NP_T2">BRGPHY_MRBE_MSG_PG5_NP_T2</dfn>		0x0002</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i>/* 5709S SerDes "IEEE Clause 73 User B0" Registers */</i></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_BLOCK_ADDR_CL73_USER_B0" data-ref="_M/BRGPHY_BLOCK_ADDR_CL73_USER_B0">BRGPHY_BLOCK_ADDR_CL73_USER_B0</dfn>		0x8370</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_CL73_USER_B0_MBRE_CTL1" data-ref="_M/BRGPHY_CL73_USER_B0_MBRE_CTL1">BRGPHY_CL73_USER_B0_MBRE_CTL1</dfn>		0x12</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_CL73_USER_B0_MBRE_CTL1_NP_AFT_BP" data-ref="_M/BRGPHY_CL73_USER_B0_MBRE_CTL1_NP_AFT_BP">BRGPHY_CL73_USER_B0_MBRE_CTL1_NP_AFT_BP</dfn>	0x2000</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_CL73_USER_B0_MBRE_CTL1_STA_MGR" data-ref="_M/BRGPHY_CL73_USER_B0_MBRE_CTL1_STA_MGR">BRGPHY_CL73_USER_B0_MBRE_CTL1_STA_MGR</dfn>	0x4000</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_CL73_USER_B0_MBRE_CTL1_ANEG" data-ref="_M/BRGPHY_CL73_USER_B0_MBRE_CTL1_ANEG">BRGPHY_CL73_USER_B0_MBRE_CTL1_ANEG</dfn>	0x8000</u></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><i>/* 5709S SerDes "IEEE Clause 73 User B0" Registers */</i></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_BLOCK_ADDR_ADDR_EXT" data-ref="_M/BRGPHY_BLOCK_ADDR_ADDR_EXT">BRGPHY_BLOCK_ADDR_ADDR_EXT</dfn>		0xFFD0</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i>/* 5709S SerDes "Combo IEEE 0" Registers */</i></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_BLOCK_ADDR_COMBO_IEEE0" data-ref="_M/BRGPHY_BLOCK_ADDR_COMBO_IEEE0">BRGPHY_BLOCK_ADDR_COMBO_IEEE0</dfn>		0xFFE0</u></td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ADDR_EXT" data-ref="_M/BRGPHY_ADDR_EXT">BRGPHY_ADDR_EXT</dfn>				0x1E</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_BLOCK_ADDR" data-ref="_M/BRGPHY_BLOCK_ADDR">BRGPHY_BLOCK_ADDR</dfn>			0x1F</u></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_ADDR_EXT_AN_MMD" data-ref="_M/BRGPHY_ADDR_EXT_AN_MMD">BRGPHY_ADDR_EXT_AN_MMD</dfn>			0x3800</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/*******************************************************/</i></td></tr>
<tr><th id="322">322</th><td><i>/* End: PHY register values for the 5709S SerDes PHY   */</i></td></tr>
<tr><th id="323">323</th><td><i>/*******************************************************/</i></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/BRGPHY_INTRS" data-ref="_M/BRGPHY_INTRS">BRGPHY_INTRS</dfn>	\</u></td></tr>
<tr><th id="326">326</th><td><u>	~(BRGPHY_IMR_LNK_CHG | BRGPHY_IMR_LSP_CHG | BRGPHY_IMR_DUP_CHG)</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#<span data-ppcond="37">endif</span> /* _DEV_BRGPHY_MIIREG_H_ */</u></td></tr>
<tr><th id="329">329</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='brgphy.c.html'>netbsd/sys/dev/mii/brgphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
