Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: timer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "timer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "timer"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : timer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/nikola/ZAD8_Timer/freqDivGen.vhd" into library work
Parsing entity <freqDivGen>.
INFO:HDLCompiler:1676 - "/home/nikola/ZAD8_Timer/freqDivGen.vhd" Line 12. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <freqdivgen>.
WARNING:HDLCompiler:1369 - "/home/nikola/ZAD8_Timer/freqDivGen.vhd" Line 19: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "/home/nikola/ZAD8_Timer/timer.vhd" into library work
Parsing entity <timer>.
INFO:HDLCompiler:1676 - "/home/nikola/ZAD8_Timer/timer.vhd" Line 11. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <timer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <timer> (architecture <Behavioral>) from library <work>.

Elaborating entity <freqDivGen> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <freqDivGen> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/nikola/ZAD8_Timer/timer.vhd" Line 28: start should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD8_Timer/timer.vhd" Line 79: treperi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD8_Timer/timer.vhd" Line 81: treperi should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <timer>.
    Related source file is "/home/nikola/ZAD8_Timer/timer.vhd".
    Found 4-bit register for signal <cur>.
    Found 8-bit register for signal <led>.
    Found finite state machine <FSM_0> for signal <cur>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 21                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | clk1Hz (rising_edge)                           |
    | Reset              | pocetak (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | s9                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <timer> synthesized.

Synthesizing Unit <freqDivGen_1>.
    Related source file is "/home/nikola/ZAD8_Timer/freqDivGen.vhd".
        nfCLK = 50000000
    Found 1-bit register for signal <clk_o>.
    Found 25-bit register for signal <temp>.
    Found 25-bit adder for signal <temp[24]_GND_6_o_add_0_OUT> created at line 23.
    Found 25-bit comparator greater for signal <n0001> created at line 24
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <freqDivGen_1> synthesized.

Synthesizing Unit <freqDivGen_2>.
    Related source file is "/home/nikola/ZAD8_Timer/freqDivGen.vhd".
        nfCLK = 2
    Found 1-bit register for signal <clk_o>.
    Found 1-bit register for signal <temp>.
    Found 1-bit adder for signal <temp[0]_PWR_7_o_add_0_OUT<0>> created at line 23.
    Found 1-bit comparator greater for signal <n0001> created at line 24
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <freqDivGen_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 1-bit adder                                           : 1
 25-bit adder                                          : 1
# Registers                                            : 5
 1-bit register                                        : 3
 25-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 1-bit comparator greater                              : 1
 25-bit comparator greater                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <freqDivGen_1>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <freqDivGen_1> synthesized (advanced).

Synthesizing (advanced) Unit <freqDivGen_2>.
The following registers are absorbed into counter <temp_0>: 1 register on signal <temp_0>.
Unit <freqDivGen_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 1-bit adder                                           : 1
 25-bit adder                                          : 1
# Counters                                             : 2
 1-bit up counter                                      : 1
 25-bit up counter                                     : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Comparators                                          : 2
 1-bit comparator greater                              : 1
 25-bit comparator greater                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <cur[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0001
 s1    | 0010
 s2    | 0011
 s3    | 0100
 s4    | 0101
 s5    | 0110
 s6    | 0111
 s7    | 1000
 s8    | 1001
 s9    | 0000
-------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    cur_FSM_FFd4 in unit <timer>


Optimizing unit <timer> ...
WARNING:Xst:1293 - FF/Latch <a2/temp_0> has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block timer, actual ratio is 0.
WARNING:Xst:1426 - The value init of the FF/Latch cur_FSM_FFd4_LD hinder the constant cleaning in the block timer.
   You should achieve better results by setting this init to 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : timer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 201
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 48
#      LUT2                        : 26
#      LUT3                        : 2
#      LUT5                        : 9
#      LUT6                        : 10
#      MUXCY                       : 48
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 41
#      FD                          : 26
#      FDC                         : 4
#      FDE                         : 10
#      LD                          : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 2
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              41  out of  18224     0%  
 Number of Slice LUTs:                  106  out of   9112     1%  
    Number used as Logic:               106  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    108
   Number with an unused Flip Flop:      67  out of    108    62%  
   Number with an unused LUT:             2  out of    108     1%  
   Number of fully used LUT-FF pairs:    39  out of    108    36%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
a2/clk_o                           | NONE(led_0)            | 8     |
clk                                | BUFGP                  | 26    |
a1/clk_o                           | NONE(a2/clk_o)         | 6     |
pocetak                            | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.281ns (Maximum Frequency: 189.351MHz)
   Minimum input arrival time before clock: 2.555ns
   Maximum output required time after clock: 5.053ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'a2/clk_o'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            led_0 (FF)
  Destination:       led_0 (FF)
  Source Clock:      a2/clk_o rising
  Destination Clock: a2/clk_o rising

  Data Path: led_0 to led_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  led_0 (led_0)
     INV:I->O              1   0.206   0.579  led[7]_inv_7_OUT<0>1_INV_0 (led[7]_inv_7_OUT<0>)
     FDE:D                     0.102          led_0
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.281ns (frequency: 189.351MHz)
  Total number of paths / destination ports: 9505 / 27
-------------------------------------------------------------------------
Delay:               5.281ns (Levels of Logic = 21)
  Source:            a1/temp_0 (FF)
  Destination:       a1/temp_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: a1/temp_0 to a1/temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  a1/temp_0 (a1/temp_0)
     INV:I->O              1   0.206   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_lut<0>_INV_0 (a1/Madd_temp[24]_GND_6_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<0> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<1> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<2> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<3> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<4> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<5> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<6> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<7> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<8> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<9> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<10> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<11> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<12> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<13> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<14> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<15> (a1/Madd_temp[24]_GND_6_o_add_0_OUT_cy<15>)
     XORCY:CI->O           3   0.180   0.879  a1/Madd_temp[24]_GND_6_o_add_0_OUT_xor<16> (a1/temp[24]_GND_6_o_add_0_OUT<16>)
     LUT3:I0->O            2   0.205   0.845  a1/n0001_inv3_SW0 (N6)
     LUT6:I3->O           13   0.205   0.933  a1/n0001_inv4 (a1/n0001_inv)
     LUT2:I1->O            1   0.205   0.000  a1/temp_0_rstpot (a1/temp_0_rstpot)
     FD:D                      0.102          a1/temp_0
    ----------------------------------------
    Total                      5.281ns (2.007ns logic, 3.274ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'a1/clk_o'
  Clock period: 2.909ns (frequency: 343.749MHz)
  Total number of paths / destination ports: 26 / 6
-------------------------------------------------------------------------
Delay:               2.909ns (Levels of Logic = 2)
  Source:            cur_FSM_FFd4_P (FF)
  Destination:       cur_FSM_FFd4_C (FF)
  Source Clock:      a1/clk_o rising
  Destination Clock: a1/clk_o rising

  Data Path: cur_FSM_FFd4_P to cur_FSM_FFd4_C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   0.907  cur_FSM_FFd4_P (cur_FSM_FFd4_P)
     LUT3:I1->O            4   0.203   1.048  cur_FSM_FFd41 (cur_FSM_FFd4)
     LUT6:I0->O            2   0.203   0.000  cur_FSM_FFd4-In1 (cur_FSM_FFd4-In)
     FDC:D                     0.102          cur_FSM_FFd4_C
    ----------------------------------------
    Total                      2.909ns (0.955ns logic, 1.954ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a1/clk_o'
  Total number of paths / destination ports: 11 / 9
-------------------------------------------------------------------------
Offset:              2.555ns (Levels of Logic = 2)
  Source:            start (PAD)
  Destination:       cur_FSM_FFd4_C (FF)
  Destination Clock: a1/clk_o rising

  Data Path: start to cur_FSM_FFd4_C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.028  start_IBUF (start_IBUF)
     LUT6:I1->O            2   0.203   0.000  cur_FSM_FFd4-In1 (cur_FSM_FFd4-In)
     FDC:D                     0.102          cur_FSM_FFd4_C
    ----------------------------------------
    Total                      2.555ns (1.527ns logic, 1.028ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a1/clk_o'
  Total number of paths / destination ports: 29 / 7
-------------------------------------------------------------------------
Offset:              5.053ns (Levels of Logic = 2)
  Source:            cur_FSM_FFd2 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      a1/clk_o rising

  Data Path: cur_FSM_FFd2 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.253  cur_FSM_FFd2 (cur_FSM_FFd2)
     LUT5:I0->O            1   0.203   0.579  cur__n0040<6>1 (seg_6_OBUF)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      5.053ns (3.221ns logic, 1.832ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pocetak'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.017ns (Levels of Logic = 2)
  Source:            cur_FSM_FFd4_LD (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      pocetak falling

  Data Path: cur_FSM_FFd4_LD to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.498   1.167  cur_FSM_FFd4_LD (cur_FSM_FFd4_LD)
     LUT6:I0->O            1   0.203   0.579  cur__n0040<1>1 (seg_1_OBUF)
     OBUF:I->O                 2.571          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      5.017ns (3.272ns logic, 1.745ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a2/clk_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            led_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      a2/clk_o rising

  Data Path: led_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  led_7 (led_7)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock a1/clk_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
a1/clk_o       |    2.909|         |         |         |
pocetak        |         |    3.086|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock a2/clk_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
a1/clk_o       |    3.046|         |         |         |
a2/clk_o       |    1.950|         |         |         |
pocetak        |         |    2.857|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.281|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.66 secs
 
--> 


Total memory usage is 374828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

