<stg><name>conv_7x7</name>


<trans_list>

<trans id="378" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %kernel = alloca i32 1

]]></Node>
<StgValue><ssdm name="kernel"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32">
<![CDATA[
entry:1 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32">
<![CDATA[
entry:2 %ow = alloca i32 1

]]></Node>
<StgValue><ssdm name="ow"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32">
<![CDATA[
entry:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32">
<![CDATA[
entry:4 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="32">
<![CDATA[
entry:5 %oh = alloca i32 1

]]></Node>
<StgValue><ssdm name="oh"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="32">
<![CDATA[
entry:6 %indvar_flatten71 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten71"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:8 %p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:9 %p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:11 %store_ln41 = store i11 0, i11 %indvar_flatten71

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:12 %store_ln41 = store i5 0, i5 %oh

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:13 %store_ln41 = store i6 0, i6 %h

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %store_ln41 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:15 %store_ln41 = store i5 0, i5 %ow

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:16 %store_ln41 = store i6 0, i6 %w

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:17 %store_ln41 = store i3 0, i3 %kernel

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
entry:18 %br_ln41 = br void %for.body8

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body8:0 %indvar_flatten71_load = load i11 %indvar_flatten71

]]></Node>
<StgValue><ssdm name="indvar_flatten71_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body8:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body8:2 %icmp_ln41 = icmp_eq  i11 %indvar_flatten71_load, i11 1840

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body8:3 %add_ln41_1 = add i11 %indvar_flatten71_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8:4 %br_ln41 = br i1 %icmp_ln41, void %for.inc88, void %for.end91

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc88:0 %kernel_load = load i3 %kernel

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc88:3 %indvar_flatten_load_3 = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc88:10 %icmp_ln44 = icmp_eq  i8 %indvar_flatten_load_3, i8 80

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc88:114 %xor_ln41 = xor i1 %icmp_ln44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln41"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc88:115 %icmp_ln47 = icmp_eq  i3 %kernel_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc88:116 %and_ln41 = and i1 %icmp_ln47, i1 %xor_ln41

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc88:121 %or_ln44 = or i1 %and_ln41, i1 %icmp_ln44

]]></Node>
<StgValue><ssdm name="or_ln44"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc88:122 %select_ln44 = select i1 %or_ln44, i3 0, i3 %kernel_load

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="3">
<![CDATA[
for.inc88:133 %zext_ln1319 = zext i3 %select_ln44

]]></Node>
<StgValue><ssdm name="zext_ln1319"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc88:134 %mul_ln1319 = mul i7 %zext_ln1319, i7 21

]]></Node>
<StgValue><ssdm name="mul_ln1319"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="3">
<![CDATA[
for.inc88:157 %trunc_ln51 = trunc i3 %select_ln44

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc88:207 %switch_ln51 = switch i2 %trunc_ln51, void %arrayidx122.0.0.014.case.3, i2 0, void %arrayidx122.0.0.014.case.0, i2 1, void %arrayidx122.0.0.014.case.1, i2 2, void %arrayidx122.0.0.014.case.2

]]></Node>
<StgValue><ssdm name="switch_ln51"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="3">
<![CDATA[
arrayidx122.0.0.014.exit1097:1 %rhs = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i16 %p_read_4, i3 %select_ln44

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc88:1 %w_load = load i6 %w

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc88:4 %h_load = load i6 %h

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc88:12 %select_ln41_1 = select i1 %icmp_ln44, i6 0, i6 %w_load

]]></Node>
<StgValue><ssdm name="select_ln41_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc88:18 %select_ln41_4 = select i1 %icmp_ln44, i6 8, i6 6

]]></Node>
<StgValue><ssdm name="select_ln41_4"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc88:19 %add_ln41_2 = add i6 %h_load, i6 %select_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="6">
<![CDATA[
for.inc88:20 %zext_ln41 = zext i6 %add_ln41_2

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc88:21 %add_ln41_3 = add i8 %zext_ln41, i8 104

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
for.inc88:22 %zext_ln1317 = zext i8 %add_ln41_3

]]></Node>
<StgValue><ssdm name="zext_ln1317"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:23 %X_buf_0_addr = getelementptr i16 %X_buf_0, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_0_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:24 %X_buf_0_load = load i8 %X_buf_0_addr

]]></Node>
<StgValue><ssdm name="X_buf_0_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:25 %X_buf_2_addr = getelementptr i16 %X_buf_2, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_2_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:26 %X_buf_2_load = load i8 %X_buf_2_addr

]]></Node>
<StgValue><ssdm name="X_buf_2_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:27 %X_buf_4_addr = getelementptr i16 %X_buf_4, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_4_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:28 %X_buf_4_load = load i8 %X_buf_4_addr

]]></Node>
<StgValue><ssdm name="X_buf_4_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:29 %X_buf_6_addr = getelementptr i16 %X_buf_6, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_6_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:30 %X_buf_6_load = load i8 %X_buf_6_addr

]]></Node>
<StgValue><ssdm name="X_buf_6_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:31 %X_buf_8_addr = getelementptr i16 %X_buf_8, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_8_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:32 %X_buf_8_load = load i8 %X_buf_8_addr

]]></Node>
<StgValue><ssdm name="X_buf_8_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:33 %X_buf_10_addr = getelementptr i16 %X_buf_10, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_10_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:34 %X_buf_10_load = load i8 %X_buf_10_addr

]]></Node>
<StgValue><ssdm name="X_buf_10_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:35 %X_buf_12_addr = getelementptr i16 %X_buf_12, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_12_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:36 %X_buf_12_load = load i8 %X_buf_12_addr

]]></Node>
<StgValue><ssdm name="X_buf_12_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:37 %X_buf_14_addr = getelementptr i16 %X_buf_14, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_14_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:38 %X_buf_14_load = load i8 %X_buf_14_addr

]]></Node>
<StgValue><ssdm name="X_buf_14_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:39 %X_buf_16_addr = getelementptr i16 %X_buf_16, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_16_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:40 %X_buf_16_load = load i8 %X_buf_16_addr

]]></Node>
<StgValue><ssdm name="X_buf_16_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:41 %X_buf_18_addr = getelementptr i16 %X_buf_18, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_18_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:42 %X_buf_18_load = load i8 %X_buf_18_addr

]]></Node>
<StgValue><ssdm name="X_buf_18_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:43 %X_buf_20_addr = getelementptr i16 %X_buf_20, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_20_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:44 %X_buf_20_load = load i8 %X_buf_20_addr

]]></Node>
<StgValue><ssdm name="X_buf_20_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:45 %X_buf_22_addr = getelementptr i16 %X_buf_22, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_22_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:46 %X_buf_22_load = load i8 %X_buf_22_addr

]]></Node>
<StgValue><ssdm name="X_buf_22_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:47 %X_buf_24_addr = getelementptr i16 %X_buf_24, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_24_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:48 %X_buf_24_load = load i8 %X_buf_24_addr

]]></Node>
<StgValue><ssdm name="X_buf_24_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:49 %X_buf_26_addr = getelementptr i16 %X_buf_26, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_26_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:50 %X_buf_26_load = load i8 %X_buf_26_addr

]]></Node>
<StgValue><ssdm name="X_buf_26_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:51 %X_buf_28_addr = getelementptr i16 %X_buf_28, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_28_addr"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:52 %X_buf_28_load = load i8 %X_buf_28_addr

]]></Node>
<StgValue><ssdm name="X_buf_28_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:53 %X_buf_30_addr = getelementptr i16 %X_buf_30, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_30_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:54 %X_buf_30_load = load i8 %X_buf_30_addr

]]></Node>
<StgValue><ssdm name="X_buf_30_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:55 %X_buf_32_addr = getelementptr i16 %X_buf_32, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_32_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:56 %X_buf_32_load = load i8 %X_buf_32_addr

]]></Node>
<StgValue><ssdm name="X_buf_32_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:57 %X_buf_34_addr = getelementptr i16 %X_buf_34, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_34_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:58 %X_buf_34_load = load i8 %X_buf_34_addr

]]></Node>
<StgValue><ssdm name="X_buf_34_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:59 %X_buf_36_addr = getelementptr i16 %X_buf_36, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_36_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:60 %X_buf_36_load = load i8 %X_buf_36_addr

]]></Node>
<StgValue><ssdm name="X_buf_36_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:61 %X_buf_38_addr = getelementptr i16 %X_buf_38, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_38_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:62 %X_buf_38_load = load i8 %X_buf_38_addr

]]></Node>
<StgValue><ssdm name="X_buf_38_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:63 %X_buf_1_addr = getelementptr i16 %X_buf_1, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_1_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:64 %X_buf_1_load = load i8 %X_buf_1_addr

]]></Node>
<StgValue><ssdm name="X_buf_1_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:65 %X_buf_3_addr = getelementptr i16 %X_buf_3, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_3_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:66 %X_buf_3_load = load i8 %X_buf_3_addr

]]></Node>
<StgValue><ssdm name="X_buf_3_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:67 %X_buf_5_addr = getelementptr i16 %X_buf_5, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_5_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:68 %X_buf_5_load = load i8 %X_buf_5_addr

]]></Node>
<StgValue><ssdm name="X_buf_5_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:69 %X_buf_7_addr = getelementptr i16 %X_buf_7, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_7_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:70 %X_buf_7_load = load i8 %X_buf_7_addr

]]></Node>
<StgValue><ssdm name="X_buf_7_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:71 %X_buf_9_addr = getelementptr i16 %X_buf_9, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_9_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:72 %X_buf_9_load = load i8 %X_buf_9_addr

]]></Node>
<StgValue><ssdm name="X_buf_9_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:73 %X_buf_11_addr = getelementptr i16 %X_buf_11, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_11_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:74 %X_buf_11_load = load i8 %X_buf_11_addr

]]></Node>
<StgValue><ssdm name="X_buf_11_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:75 %X_buf_13_addr = getelementptr i16 %X_buf_13, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_13_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:76 %X_buf_13_load = load i8 %X_buf_13_addr

]]></Node>
<StgValue><ssdm name="X_buf_13_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:77 %X_buf_15_addr = getelementptr i16 %X_buf_15, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_15_addr"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:78 %X_buf_15_load = load i8 %X_buf_15_addr

]]></Node>
<StgValue><ssdm name="X_buf_15_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:79 %X_buf_17_addr = getelementptr i16 %X_buf_17, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_17_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:80 %X_buf_17_load = load i8 %X_buf_17_addr

]]></Node>
<StgValue><ssdm name="X_buf_17_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:81 %X_buf_19_addr = getelementptr i16 %X_buf_19, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_19_addr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:82 %X_buf_19_load = load i8 %X_buf_19_addr

]]></Node>
<StgValue><ssdm name="X_buf_19_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:83 %X_buf_21_addr = getelementptr i16 %X_buf_21, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_21_addr"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:84 %X_buf_21_load = load i8 %X_buf_21_addr

]]></Node>
<StgValue><ssdm name="X_buf_21_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:85 %X_buf_23_addr = getelementptr i16 %X_buf_23, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_23_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:86 %X_buf_23_load = load i8 %X_buf_23_addr

]]></Node>
<StgValue><ssdm name="X_buf_23_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:87 %X_buf_25_addr = getelementptr i16 %X_buf_25, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_25_addr"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:88 %X_buf_25_load = load i8 %X_buf_25_addr

]]></Node>
<StgValue><ssdm name="X_buf_25_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:89 %X_buf_27_addr = getelementptr i16 %X_buf_27, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_27_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:90 %X_buf_27_load = load i8 %X_buf_27_addr

]]></Node>
<StgValue><ssdm name="X_buf_27_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:91 %X_buf_29_addr = getelementptr i16 %X_buf_29, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_29_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:92 %X_buf_29_load = load i8 %X_buf_29_addr

]]></Node>
<StgValue><ssdm name="X_buf_29_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:93 %X_buf_31_addr = getelementptr i16 %X_buf_31, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_31_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:94 %X_buf_31_load = load i8 %X_buf_31_addr

]]></Node>
<StgValue><ssdm name="X_buf_31_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:95 %X_buf_33_addr = getelementptr i16 %X_buf_33, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_33_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:96 %X_buf_33_load = load i8 %X_buf_33_addr

]]></Node>
<StgValue><ssdm name="X_buf_33_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:97 %X_buf_35_addr = getelementptr i16 %X_buf_35, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_35_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:98 %X_buf_35_load = load i8 %X_buf_35_addr

]]></Node>
<StgValue><ssdm name="X_buf_35_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:99 %X_buf_37_addr = getelementptr i16 %X_buf_37, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_37_addr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:100 %X_buf_37_load = load i8 %X_buf_37_addr

]]></Node>
<StgValue><ssdm name="X_buf_37_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:101 %X_buf_39_addr = getelementptr i16 %X_buf_39, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_39_addr"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:102 %X_buf_39_load = load i8 %X_buf_39_addr

]]></Node>
<StgValue><ssdm name="X_buf_39_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:103 %X_buf_40_addr = getelementptr i16 %X_buf_40, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_40_addr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:104 %X_buf_40_load = load i8 %X_buf_40_addr

]]></Node>
<StgValue><ssdm name="X_buf_40_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:105 %X_buf_41_addr = getelementptr i16 %X_buf_41, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_41_addr"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:106 %X_buf_41_load = load i8 %X_buf_41_addr

]]></Node>
<StgValue><ssdm name="X_buf_41_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:107 %X_buf_42_addr = getelementptr i16 %X_buf_42, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_42_addr"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:108 %X_buf_42_load = load i8 %X_buf_42_addr

]]></Node>
<StgValue><ssdm name="X_buf_42_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:109 %X_buf_43_addr = getelementptr i16 %X_buf_43, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_43_addr"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:110 %X_buf_43_load = load i8 %X_buf_43_addr

]]></Node>
<StgValue><ssdm name="X_buf_43_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:111 %X_buf_44_addr = getelementptr i16 %X_buf_44, i64 0, i64 %zext_ln1317

]]></Node>
<StgValue><ssdm name="X_buf_44_addr"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:112 %X_buf_44_load = load i8 %X_buf_44_addr

]]></Node>
<StgValue><ssdm name="X_buf_44_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc88:135 %add_ln1319 = add i7 %mul_ln1319, i7 14

]]></Node>
<StgValue><ssdm name="add_ln1319"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="7">
<![CDATA[
for.inc88:136 %zext_ln1319_1 = zext i7 %add_ln1319

]]></Node>
<StgValue><ssdm name="zext_ln1319_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:137 %W_buf_6_addr = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_1

]]></Node>
<StgValue><ssdm name="W_buf_6_addr"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc88:138 %add_ln1319_1 = add i7 %mul_ln1319, i7 15

]]></Node>
<StgValue><ssdm name="add_ln1319_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="7">
<![CDATA[
for.inc88:139 %zext_ln1319_2 = zext i7 %add_ln1319_1

]]></Node>
<StgValue><ssdm name="zext_ln1319_2"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:140 %W_buf_6_addr_1 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_2

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc88:141 %add_ln1319_2 = add i7 %mul_ln1319, i7 16

]]></Node>
<StgValue><ssdm name="add_ln1319_2"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="7">
<![CDATA[
for.inc88:142 %zext_ln1319_3 = zext i7 %add_ln1319_2

]]></Node>
<StgValue><ssdm name="zext_ln1319_3"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:143 %W_buf_6_addr_2 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_3

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="7">
<![CDATA[
for.inc88:160 %W_buf_6_load = load i7 %W_buf_6_addr

]]></Node>
<StgValue><ssdm name="W_buf_6_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="7">
<![CDATA[
for.inc88:166 %W_buf_6_load_1 = load i7 %W_buf_6_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_6_load_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="7">
<![CDATA[
for.inc88:172 %W_buf_6_load_2 = load i7 %W_buf_6_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_6_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="159" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:24 %X_buf_0_load = load i8 %X_buf_0_addr

]]></Node>
<StgValue><ssdm name="X_buf_0_load"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:26 %X_buf_2_load = load i8 %X_buf_2_addr

]]></Node>
<StgValue><ssdm name="X_buf_2_load"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:28 %X_buf_4_load = load i8 %X_buf_4_addr

]]></Node>
<StgValue><ssdm name="X_buf_4_load"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:30 %X_buf_6_load = load i8 %X_buf_6_addr

]]></Node>
<StgValue><ssdm name="X_buf_6_load"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:32 %X_buf_8_load = load i8 %X_buf_8_addr

]]></Node>
<StgValue><ssdm name="X_buf_8_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:34 %X_buf_10_load = load i8 %X_buf_10_addr

]]></Node>
<StgValue><ssdm name="X_buf_10_load"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:36 %X_buf_12_load = load i8 %X_buf_12_addr

]]></Node>
<StgValue><ssdm name="X_buf_12_load"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:38 %X_buf_14_load = load i8 %X_buf_14_addr

]]></Node>
<StgValue><ssdm name="X_buf_14_load"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:40 %X_buf_16_load = load i8 %X_buf_16_addr

]]></Node>
<StgValue><ssdm name="X_buf_16_load"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:42 %X_buf_18_load = load i8 %X_buf_18_addr

]]></Node>
<StgValue><ssdm name="X_buf_18_load"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:44 %X_buf_20_load = load i8 %X_buf_20_addr

]]></Node>
<StgValue><ssdm name="X_buf_20_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:46 %X_buf_22_load = load i8 %X_buf_22_addr

]]></Node>
<StgValue><ssdm name="X_buf_22_load"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:48 %X_buf_24_load = load i8 %X_buf_24_addr

]]></Node>
<StgValue><ssdm name="X_buf_24_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:50 %X_buf_26_load = load i8 %X_buf_26_addr

]]></Node>
<StgValue><ssdm name="X_buf_26_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:52 %X_buf_28_load = load i8 %X_buf_28_addr

]]></Node>
<StgValue><ssdm name="X_buf_28_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:54 %X_buf_30_load = load i8 %X_buf_30_addr

]]></Node>
<StgValue><ssdm name="X_buf_30_load"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:56 %X_buf_32_load = load i8 %X_buf_32_addr

]]></Node>
<StgValue><ssdm name="X_buf_32_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:58 %X_buf_34_load = load i8 %X_buf_34_addr

]]></Node>
<StgValue><ssdm name="X_buf_34_load"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:60 %X_buf_36_load = load i8 %X_buf_36_addr

]]></Node>
<StgValue><ssdm name="X_buf_36_load"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:62 %X_buf_38_load = load i8 %X_buf_38_addr

]]></Node>
<StgValue><ssdm name="X_buf_38_load"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:64 %X_buf_1_load = load i8 %X_buf_1_addr

]]></Node>
<StgValue><ssdm name="X_buf_1_load"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:66 %X_buf_3_load = load i8 %X_buf_3_addr

]]></Node>
<StgValue><ssdm name="X_buf_3_load"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:68 %X_buf_5_load = load i8 %X_buf_5_addr

]]></Node>
<StgValue><ssdm name="X_buf_5_load"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:70 %X_buf_7_load = load i8 %X_buf_7_addr

]]></Node>
<StgValue><ssdm name="X_buf_7_load"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:72 %X_buf_9_load = load i8 %X_buf_9_addr

]]></Node>
<StgValue><ssdm name="X_buf_9_load"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:74 %X_buf_11_load = load i8 %X_buf_11_addr

]]></Node>
<StgValue><ssdm name="X_buf_11_load"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:76 %X_buf_13_load = load i8 %X_buf_13_addr

]]></Node>
<StgValue><ssdm name="X_buf_13_load"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:78 %X_buf_15_load = load i8 %X_buf_15_addr

]]></Node>
<StgValue><ssdm name="X_buf_15_load"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:80 %X_buf_17_load = load i8 %X_buf_17_addr

]]></Node>
<StgValue><ssdm name="X_buf_17_load"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:82 %X_buf_19_load = load i8 %X_buf_19_addr

]]></Node>
<StgValue><ssdm name="X_buf_19_load"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:84 %X_buf_21_load = load i8 %X_buf_21_addr

]]></Node>
<StgValue><ssdm name="X_buf_21_load"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:86 %X_buf_23_load = load i8 %X_buf_23_addr

]]></Node>
<StgValue><ssdm name="X_buf_23_load"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:88 %X_buf_25_load = load i8 %X_buf_25_addr

]]></Node>
<StgValue><ssdm name="X_buf_25_load"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:90 %X_buf_27_load = load i8 %X_buf_27_addr

]]></Node>
<StgValue><ssdm name="X_buf_27_load"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:92 %X_buf_29_load = load i8 %X_buf_29_addr

]]></Node>
<StgValue><ssdm name="X_buf_29_load"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:94 %X_buf_31_load = load i8 %X_buf_31_addr

]]></Node>
<StgValue><ssdm name="X_buf_31_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:96 %X_buf_33_load = load i8 %X_buf_33_addr

]]></Node>
<StgValue><ssdm name="X_buf_33_load"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:98 %X_buf_35_load = load i8 %X_buf_35_addr

]]></Node>
<StgValue><ssdm name="X_buf_35_load"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:100 %X_buf_37_load = load i8 %X_buf_37_addr

]]></Node>
<StgValue><ssdm name="X_buf_37_load"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:102 %X_buf_39_load = load i8 %X_buf_39_addr

]]></Node>
<StgValue><ssdm name="X_buf_39_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:104 %X_buf_40_load = load i8 %X_buf_40_addr

]]></Node>
<StgValue><ssdm name="X_buf_40_load"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:106 %X_buf_41_load = load i8 %X_buf_41_addr

]]></Node>
<StgValue><ssdm name="X_buf_41_load"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:108 %X_buf_42_load = load i8 %X_buf_42_addr

]]></Node>
<StgValue><ssdm name="X_buf_42_load"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:110 %X_buf_43_load = load i8 %X_buf_43_addr

]]></Node>
<StgValue><ssdm name="X_buf_43_load"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="8">
<![CDATA[
for.inc88:112 %X_buf_44_load = load i8 %X_buf_44_addr

]]></Node>
<StgValue><ssdm name="X_buf_44_load"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc88:118 %indvars_iv_next295 = add i6 %select_ln41_1, i6 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next295"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc88:132 %select_ln44_2 = select i1 %and_ln41, i6 %indvars_iv_next295, i6 %select_ln41_1

]]></Node>
<StgValue><ssdm name="select_ln44_2"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc88:144 %add_ln1319_3 = add i7 %mul_ln1319, i7 17

]]></Node>
<StgValue><ssdm name="add_ln1319_3"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="7">
<![CDATA[
for.inc88:145 %zext_ln1319_4 = zext i7 %add_ln1319_3

]]></Node>
<StgValue><ssdm name="zext_ln1319_4"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:146 %W_buf_6_addr_3 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_4

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_3"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc88:150 %add_ln1319_5 = add i7 %mul_ln1319, i7 19

]]></Node>
<StgValue><ssdm name="add_ln1319_5"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="7">
<![CDATA[
for.inc88:151 %zext_ln1319_6 = zext i7 %add_ln1319_5

]]></Node>
<StgValue><ssdm name="zext_ln1319_6"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:152 %W_buf_6_addr_5 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_6

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_5"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc88:153 %add_ln1319_6 = add i7 %mul_ln1319, i7 20

]]></Node>
<StgValue><ssdm name="add_ln1319_6"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="7">
<![CDATA[
for.inc88:154 %zext_ln1319_7 = zext i7 %add_ln1319_6

]]></Node>
<StgValue><ssdm name="zext_ln1319_7"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:155 %W_buf_6_addr_6 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_7

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_6"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="6">
<![CDATA[
for.inc88:158 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_0_load, i16 0, i16 %X_buf_2_load, i16 0, i16 %X_buf_4_load, i16 0, i16 %X_buf_6_load, i16 0, i16 %X_buf_8_load, i16 0, i16 %X_buf_10_load, i16 0, i16 %X_buf_12_load, i16 0, i16 %X_buf_14_load, i16 0, i16 %X_buf_16_load, i16 0, i16 %X_buf_18_load, i16 0, i16 %X_buf_20_load, i16 0, i16 %X_buf_22_load, i16 0, i16 %X_buf_24_load, i16 0, i16 %X_buf_26_load, i16 0, i16 %X_buf_28_load, i16 0, i16 %X_buf_30_load, i16 0, i16 %X_buf_32_load, i16 0, i16 %X_buf_34_load, i16 0, i16 %X_buf_36_load, i16 0, i16 %X_buf_38_load, i6 %select_ln44_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="7">
<![CDATA[
for.inc88:160 %W_buf_6_load = load i7 %W_buf_6_addr

]]></Node>
<StgValue><ssdm name="W_buf_6_load"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="6">
<![CDATA[
for.inc88:164 %tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_1_load, i16 0, i16 %X_buf_3_load, i16 0, i16 %X_buf_5_load, i16 0, i16 %X_buf_7_load, i16 0, i16 %X_buf_9_load, i16 0, i16 %X_buf_11_load, i16 0, i16 %X_buf_13_load, i16 0, i16 %X_buf_15_load, i16 0, i16 %X_buf_17_load, i16 0, i16 %X_buf_19_load, i16 0, i16 %X_buf_21_load, i16 0, i16 %X_buf_23_load, i16 0, i16 %X_buf_25_load, i16 0, i16 %X_buf_27_load, i16 0, i16 %X_buf_29_load, i16 0, i16 %X_buf_31_load, i16 0, i16 %X_buf_33_load, i16 0, i16 %X_buf_35_load, i16 0, i16 %X_buf_37_load, i16 0, i16 %X_buf_39_load, i6 %select_ln44_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="7">
<![CDATA[
for.inc88:166 %W_buf_6_load_1 = load i7 %W_buf_6_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_6_load_1"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="6">
<![CDATA[
for.inc88:170 %tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_2_load, i16 0, i16 %X_buf_4_load, i16 0, i16 %X_buf_6_load, i16 0, i16 %X_buf_8_load, i16 0, i16 %X_buf_10_load, i16 0, i16 %X_buf_12_load, i16 0, i16 %X_buf_14_load, i16 0, i16 %X_buf_16_load, i16 0, i16 %X_buf_18_load, i16 0, i16 %X_buf_20_load, i16 0, i16 %X_buf_22_load, i16 0, i16 %X_buf_24_load, i16 0, i16 %X_buf_26_load, i16 0, i16 %X_buf_28_load, i16 0, i16 %X_buf_30_load, i16 0, i16 %X_buf_32_load, i16 0, i16 %X_buf_34_load, i16 0, i16 %X_buf_36_load, i16 0, i16 %X_buf_38_load, i16 0, i16 %X_buf_40_load, i6 %select_ln44_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="7">
<![CDATA[
for.inc88:172 %W_buf_6_load_2 = load i7 %W_buf_6_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_6_load_2"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="6">
<![CDATA[
for.inc88:176 %tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_3_load, i16 0, i16 %X_buf_5_load, i16 0, i16 %X_buf_7_load, i16 0, i16 %X_buf_9_load, i16 0, i16 %X_buf_11_load, i16 0, i16 %X_buf_13_load, i16 0, i16 %X_buf_15_load, i16 0, i16 %X_buf_17_load, i16 0, i16 %X_buf_19_load, i16 0, i16 %X_buf_21_load, i16 0, i16 %X_buf_23_load, i16 0, i16 %X_buf_25_load, i16 0, i16 %X_buf_27_load, i16 0, i16 %X_buf_29_load, i16 0, i16 %X_buf_31_load, i16 0, i16 %X_buf_33_load, i16 0, i16 %X_buf_35_load, i16 0, i16 %X_buf_37_load, i16 0, i16 %X_buf_39_load, i16 0, i16 %X_buf_41_load, i6 %select_ln44_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="7">
<![CDATA[
for.inc88:178 %W_buf_6_load_3 = load i7 %W_buf_6_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_6_load_3"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="6">
<![CDATA[
for.inc88:181 %tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_4_load, i16 0, i16 %X_buf_6_load, i16 0, i16 %X_buf_8_load, i16 0, i16 %X_buf_10_load, i16 0, i16 %X_buf_12_load, i16 0, i16 %X_buf_14_load, i16 0, i16 %X_buf_16_load, i16 0, i16 %X_buf_18_load, i16 0, i16 %X_buf_20_load, i16 0, i16 %X_buf_22_load, i16 0, i16 %X_buf_24_load, i16 0, i16 %X_buf_26_load, i16 0, i16 %X_buf_28_load, i16 0, i16 %X_buf_30_load, i16 0, i16 %X_buf_32_load, i16 0, i16 %X_buf_34_load, i16 0, i16 %X_buf_36_load, i16 0, i16 %X_buf_38_load, i16 0, i16 %X_buf_40_load, i16 0, i16 %X_buf_42_load, i6 %select_ln44_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="6">
<![CDATA[
for.inc88:187 %tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_5_load, i16 0, i16 %X_buf_7_load, i16 0, i16 %X_buf_9_load, i16 0, i16 %X_buf_11_load, i16 0, i16 %X_buf_13_load, i16 0, i16 %X_buf_15_load, i16 0, i16 %X_buf_17_load, i16 0, i16 %X_buf_19_load, i16 0, i16 %X_buf_21_load, i16 0, i16 %X_buf_23_load, i16 0, i16 %X_buf_25_load, i16 0, i16 %X_buf_27_load, i16 0, i16 %X_buf_29_load, i16 0, i16 %X_buf_31_load, i16 0, i16 %X_buf_33_load, i16 0, i16 %X_buf_35_load, i16 0, i16 %X_buf_37_load, i16 0, i16 %X_buf_39_load, i16 0, i16 %X_buf_41_load, i16 0, i16 %X_buf_43_load, i6 %select_ln44_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="7">
<![CDATA[
for.inc88:189 %W_buf_6_load_5 = load i7 %W_buf_6_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_6_load_5"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="6">
<![CDATA[
for.inc88:193 %tmp_6 = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_6_load, i16 0, i16 %X_buf_8_load, i16 0, i16 %X_buf_10_load, i16 0, i16 %X_buf_12_load, i16 0, i16 %X_buf_14_load, i16 0, i16 %X_buf_16_load, i16 0, i16 %X_buf_18_load, i16 0, i16 %X_buf_20_load, i16 0, i16 %X_buf_22_load, i16 0, i16 %X_buf_24_load, i16 0, i16 %X_buf_26_load, i16 0, i16 %X_buf_28_load, i16 0, i16 %X_buf_30_load, i16 0, i16 %X_buf_32_load, i16 0, i16 %X_buf_34_load, i16 0, i16 %X_buf_36_load, i16 0, i16 %X_buf_38_load, i16 0, i16 %X_buf_40_load, i16 0, i16 %X_buf_42_load, i16 0, i16 %X_buf_44_load, i6 %select_ln44_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="7">
<![CDATA[
for.inc88:195 %W_buf_6_load_6 = load i7 %W_buf_6_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_6_load_6"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx122.0.0.014.exit1110:0 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx122.0.0.014.exit1110:1 %add_ln47 = add i3 %select_ln44, i3 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx122.0.0.014.exit1110:2 %add_ln44_1 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx122.0.0.014.exit1110:3 %select_ln44_3 = select i1 %icmp_ln44, i8 1, i8 %add_ln44_1

]]></Node>
<StgValue><ssdm name="select_ln44_3"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx122.0.0.014.exit1110:4 %store_ln47 = store i11 %add_ln41_1, i11 %indvar_flatten71

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx122.0.0.014.exit1110:7 %store_ln47 = store i8 %select_ln44_3, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx122.0.0.014.exit1110:9 %store_ln47 = store i6 %select_ln44_2, i6 %w

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx122.0.0.014.exit1110:10 %store_ln47 = store i3 %add_ln47, i3 %kernel

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="236" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc88:6 %indvars_iv_next305 = add i6 %h_load, i6 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next305"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc88:117 %select_ln41_5 = select i1 %icmp_ln44, i6 %indvars_iv_next305, i6 %h_load

]]></Node>
<StgValue><ssdm name="select_ln41_5"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc88:147 %add_ln1319_4 = add i7 %mul_ln1319, i7 18

]]></Node>
<StgValue><ssdm name="add_ln1319_4"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="7">
<![CDATA[
for.inc88:148 %zext_ln1319_5 = zext i7 %add_ln1319_4

]]></Node>
<StgValue><ssdm name="zext_ln1319_5"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:149 %W_buf_6_addr_4 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_5

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_4"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="29" op_0_bw="16">
<![CDATA[
for.inc88:159 %sext_ln864 = sext i16 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln864"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="29" op_0_bw="16">
<![CDATA[
for.inc88:161 %sext_ln864_1 = sext i16 %W_buf_6_load

]]></Node>
<StgValue><ssdm name="sext_ln864_1"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc88:162 %mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864

]]></Node>
<StgValue><ssdm name="mul_ln864"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="29" op_0_bw="16">
<![CDATA[
for.inc88:165 %sext_ln864_2 = sext i16 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln864_2"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="29" op_0_bw="16">
<![CDATA[
for.inc88:167 %sext_ln864_3 = sext i16 %W_buf_6_load_1

]]></Node>
<StgValue><ssdm name="sext_ln864_3"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc88:168 %mul_ln864_1 = mul i29 %sext_ln864_3, i29 %sext_ln864_2

]]></Node>
<StgValue><ssdm name="mul_ln864_1"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="29" op_0_bw="16">
<![CDATA[
for.inc88:171 %sext_ln864_4 = sext i16 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln864_4"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="29" op_0_bw="16">
<![CDATA[
for.inc88:173 %sext_ln864_5 = sext i16 %W_buf_6_load_2

]]></Node>
<StgValue><ssdm name="sext_ln864_5"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc88:174 %mul_ln864_2 = mul i29 %sext_ln864_5, i29 %sext_ln864_4

]]></Node>
<StgValue><ssdm name="mul_ln864_2"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="7">
<![CDATA[
for.inc88:178 %W_buf_6_load_3 = load i7 %W_buf_6_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_6_load_3"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="7">
<![CDATA[
for.inc88:183 %W_buf_6_load_4 = load i7 %W_buf_6_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_6_load_4"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="7">
<![CDATA[
for.inc88:189 %W_buf_6_load_5 = load i7 %W_buf_6_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_6_load_5"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="7">
<![CDATA[
for.inc88:195 %W_buf_6_load_6 = load i7 %W_buf_6_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_6_load_6"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx122.0.0.014.exit1110:6 %store_ln47 = store i6 %select_ln41_5, i6 %h

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc88:163 %trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc88:169 %trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_1, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_1"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc88:175 %trunc_ln864_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_2, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_2"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="28" op_0_bw="16">
<![CDATA[
for.inc88:177 %sext_ln1317 = sext i16 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln1317"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="28" op_0_bw="16">
<![CDATA[
for.inc88:179 %sext_ln1317_1 = sext i16 %W_buf_6_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1317_1"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc88:180 %mul_ln1317 = mul i28 %sext_ln1317_1, i28 %sext_ln1317

]]></Node>
<StgValue><ssdm name="mul_ln1317"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="7">
<![CDATA[
for.inc88:183 %W_buf_6_load_4 = load i7 %W_buf_6_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_6_load_4"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="29" op_0_bw="16">
<![CDATA[
for.inc88:188 %sext_ln864_8 = sext i16 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln864_8"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="29" op_0_bw="16">
<![CDATA[
for.inc88:190 %sext_ln864_9 = sext i16 %W_buf_6_load_5

]]></Node>
<StgValue><ssdm name="sext_ln864_9"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc88:191 %mul_ln864_4 = mul i29 %sext_ln864_9, i29 %sext_ln864_8

]]></Node>
<StgValue><ssdm name="mul_ln864_4"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="29" op_0_bw="16">
<![CDATA[
for.inc88:194 %sext_ln864_10 = sext i16 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln864_10"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="29" op_0_bw="16">
<![CDATA[
for.inc88:196 %sext_ln864_11 = sext i16 %W_buf_6_load_6

]]></Node>
<StgValue><ssdm name="sext_ln864_11"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc88:197 %mul_ln864_5 = mul i29 %sext_ln864_11, i29 %sext_ln864_10

]]></Node>
<StgValue><ssdm name="mul_ln864_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc88:2 %ow_load = load i5 %ow

]]></Node>
<StgValue><ssdm name="ow_load"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc88:5 %oh_load = load i5 %oh

]]></Node>
<StgValue><ssdm name="oh_load"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc88:7 %add_ln41 = add i5 %oh_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc88:11 %select_ln41 = select i1 %icmp_ln44, i5 0, i5 %ow_load

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc88:13 %select_ln41_2 = select i1 %icmp_ln44, i5 %add_ln41, i5 %oh_load

]]></Node>
<StgValue><ssdm name="select_ln41_2"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc88:119 %add_ln44 = add i5 %select_ln41, i5 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc88:123 %select_ln44_1 = select i1 %and_ln41, i5 %add_ln44, i5 %select_ln41

]]></Node>
<StgValue><ssdm name="select_ln44_1"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="29" op_0_bw="16">
<![CDATA[
for.inc88:182 %sext_ln864_6 = sext i16 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln864_6"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="29" op_0_bw="16">
<![CDATA[
for.inc88:184 %sext_ln864_7 = sext i16 %W_buf_6_load_4

]]></Node>
<StgValue><ssdm name="sext_ln864_7"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc88:185 %mul_ln864_3 = mul i29 %sext_ln864_7, i29 %sext_ln864_6

]]></Node>
<StgValue><ssdm name="mul_ln864_3"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc88:192 %trunc_ln864_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_4, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_4"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc88:198 %trunc_ln864_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_5, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_5"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="15" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc88:199 %tmp_8 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln1317, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
for.inc88:200 %factor = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_8, i1 0

]]></Node>
<StgValue><ssdm name="factor"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc88:201 %add_ln859 = add i16 %trunc_ln864_4, i16 %factor

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc88:203 %add_ln859_2 = add i16 %trunc_ln864_1, i16 %trunc_ln864_2

]]></Node>
<StgValue><ssdm name="add_ln859_2"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc88:204 %add_ln859_3 = add i16 %trunc_ln3, i16 %trunc_ln864_5

]]></Node>
<StgValue><ssdm name="add_ln859_3"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc88:205 %add_ln859_4 = add i16 %add_ln859_3, i16 %add_ln859_2

]]></Node>
<StgValue><ssdm name="add_ln859_4"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx122.0.0.014.exit1110:5 %store_ln47 = store i5 %select_ln41_2, i5 %oh

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx122.0.0.014.exit1110:8 %store_ln47 = store i5 %select_ln44_1, i5 %ow

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.0.0.014.exit1110:11 %br_ln47 = br void %for.body8

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0">
<![CDATA[
for.end91:0 %ret_ln107 = ret

]]></Node>
<StgValue><ssdm name="ret_ln107"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc88:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @HEIGHT_WIDTH_KERNEL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc88:9 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc88:14 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln41_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc88:15 %tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln41_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="7">
<![CDATA[
for.inc88:16 %tmp_11_cast = zext i7 %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc88:17 %empty_66 = add i9 %tmp_s, i9 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc88:113 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc88:120 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WIDTH_KERNEL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="5">
<![CDATA[
for.inc88:124 %select_ln44_1_cast = zext i5 %select_ln44_1

]]></Node>
<StgValue><ssdm name="select_ln44_1_cast"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc88:125 %empty_67 = add i9 %empty_66, i9 %select_ln44_1_cast

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="9">
<![CDATA[
for.inc88:126 %p_cast = zext i9 %empty_67

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:127 %Y_buf_0_addr = getelementptr i16 %Y_buf_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="Y_buf_0_addr"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:128 %Y_buf_1_addr = getelementptr i16 %Y_buf_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="Y_buf_1_addr"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:129 %Y_buf_2_addr = getelementptr i16 %Y_buf_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="Y_buf_2_addr"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88:130 %Y_buf_3_addr = getelementptr i16 %Y_buf_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="Y_buf_3_addr"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc88:131 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc88:156 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc88:186 %trunc_ln864_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_3, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_3"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc88:202 %add_ln859_1 = add i16 %add_ln859, i16 %trunc_ln864_3

]]></Node>
<StgValue><ssdm name="add_ln859_1"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc88:206 %lhs = add i16 %add_ln859_4, i16 %add_ln859_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
arrayidx122.0.0.014.case.2:0 %store_ln77 = store i16 %lhs, i9 %Y_buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.2:1 %br_ln0 = br void %arrayidx122.0.0.014.exit1097

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
arrayidx122.0.0.014.case.1:0 %store_ln77 = store i16 %lhs, i9 %Y_buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.1:1 %br_ln0 = br void %arrayidx122.0.0.014.exit1097

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
arrayidx122.0.0.014.case.0:0 %store_ln77 = store i16 %lhs, i9 %Y_buf_0_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.0:1 %br_ln0 = br void %arrayidx122.0.0.014.exit1097

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
arrayidx122.0.0.014.case.3:0 %store_ln77 = store i16 %lhs, i9 %Y_buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.3:1 %br_ln0 = br void %arrayidx122.0.0.014.exit1097

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="17" op_0_bw="16">
<![CDATA[
arrayidx122.0.0.014.exit1097:0 %sext_ln859 = sext i16 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln859"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx122.0.0.014.exit1097:3 %sub_ln1466 = sub i17 0, i17 %sext_ln859

]]></Node>
<StgValue><ssdm name="sub_ln1466"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i:0 %add_ln859_6 = add i16 %rhs, i16 %lhs

]]></Node>
<StgValue><ssdm name="add_ln859_6"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i:1 %switch_ln859 = switch i2 %trunc_ln51, void %arrayidx122.0.0.014.case.31114, i2 0, void %arrayidx122.0.0.014.case.01111, i2 1, void %arrayidx122.0.0.014.case.11112, i2 2, void %arrayidx122.0.0.014.case.21113

]]></Node>
<StgValue><ssdm name="switch_ln859"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="17" op_0_bw="16">
<![CDATA[
arrayidx122.0.0.014.exit1097:2 %sext_ln859_1 = sext i16 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln859_1"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx122.0.0.014.exit1097:4 %icmp_ln1466 = icmp_eq  i17 %sext_ln859_1, i17 %sub_ln1466

]]></Node>
<StgValue><ssdm name="icmp_ln1466"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx122.0.0.014.exit1097:5 %br_ln854 = br i1 %icmp_ln1466, void %if.end.i.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i:0 %switch_ln854 = switch i2 %trunc_ln51, void %arrayidx122.0.0.014.case.31119, i2 0, void %arrayidx122.0.0.014.case.01116, i2 1, void %arrayidx122.0.0.014.case.11117, i2 2, void %arrayidx122.0.0.014.case.21118

]]></Node>
<StgValue><ssdm name="switch_ln854"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="-2"/>
<literal name="icmp_ln1466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.21118:0 %store_ln854 = store i16 0, i9 %Y_buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln854"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="-2"/>
<literal name="icmp_ln1466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.21118:1 %br_ln854 = br void %arrayidx122.0.0.014.exit1115

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="1"/>
<literal name="icmp_ln1466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.11117:0 %store_ln854 = store i16 0, i9 %Y_buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln854"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="1"/>
<literal name="icmp_ln1466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.11117:1 %br_ln854 = br void %arrayidx122.0.0.014.exit1115

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="0"/>
<literal name="icmp_ln1466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.01116:0 %store_ln854 = store i16 0, i9 %Y_buf_0_addr

]]></Node>
<StgValue><ssdm name="store_ln854"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="0"/>
<literal name="icmp_ln1466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.01116:1 %br_ln854 = br void %arrayidx122.0.0.014.exit1115

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="-1"/>
<literal name="icmp_ln1466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.31119:0 %store_ln854 = store i16 0, i9 %Y_buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln854"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="-1"/>
<literal name="icmp_ln1466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.31119:1 %br_ln854 = br void %arrayidx122.0.0.014.exit1115

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.0.0.014.exit1115:0 %br_ln854 = br void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="334" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.21113:0 %store_ln859 = store i16 %add_ln859_6, i9 %Y_buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.21113:1 %br_ln859 = br void %arrayidx122.0.0.014.exit1110

]]></Node>
<StgValue><ssdm name="br_ln859"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.11112:0 %store_ln859 = store i16 %add_ln859_6, i9 %Y_buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.11112:1 %br_ln859 = br void %arrayidx122.0.0.014.exit1110

]]></Node>
<StgValue><ssdm name="br_ln859"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.01111:0 %store_ln859 = store i16 %add_ln859_6, i9 %Y_buf_0_addr

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.01111:1 %br_ln859 = br void %arrayidx122.0.0.014.exit1110

]]></Node>
<StgValue><ssdm name="br_ln859"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.31114:0 %store_ln859 = store i16 %add_ln859_6, i9 %Y_buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.0.0.014.case.31114:1 %br_ln859 = br void %arrayidx122.0.0.014.exit1110

]]></Node>
<StgValue><ssdm name="br_ln859"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
