Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Nov 26 21:58:52 2023
| Host         : LAPTOP-QNUJ030I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_control_sets_placed.rpt
| Design       : snake
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             101 |           42 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              41 |           14 |
| Yes          | No                    | Yes                    |             219 |           62 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------+------------------+------------------+----------------+
|  inst/clk_out1 | hsync_i_1_n_0        | rst_IBUF         |                1 |              1 |
|  inst/clk_out1 | vsync_i_1_n_0        | rst_IBUF         |                1 |              1 |
|  inst/clk_out1 |                      |                  |                2 |              2 |
|  inst/clk_out1 | body_num[3]_i_1_n_0  | rst_IBUF         |                1 |              4 |
|  inst/clk_out1 | body_y[0][4]_i_1_n_0 | rst_IBUF         |                2 |              5 |
|  inst/clk_out1 | body_x[0][5]_i_1_n_0 | rst_IBUF         |                2 |              6 |
|  inst/clk_out1 | data_act_speed       |                  |                2 |             10 |
|  inst/clk_out1 | line_cnt[9]_i_1_n_0  | rst_IBUF         |                4 |             10 |
|  inst/clk_out1 | apple_x0             | rst_IBUF         |                3 |             11 |
|  inst/clk_out1 | data_act_end         |                  |                5 |             12 |
|  inst/clk_out1 | end_cnt2             | rst_IBUF         |                4 |             16 |
|  inst/clk_out1 | clear                |                  |                7 |             19 |
|  inst/clk_out1 |                      | rst_IBUF         |               42 |            101 |
|  inst/clk_out1 | body_y[1][4]_i_1_n_0 | rst_IBUF         |               44 |            165 |
+----------------+----------------------+------------------+------------------+----------------+


