Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 20:07:40 2024
| Host         : ECE-PHO115-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     131         
TIMING-18  Warning           Missing input or output delay   12          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (193)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (239)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (193)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gameClkStart (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: clkDiv/tempClk_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: clkDiv2/divided_clk_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: gameClockActive_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: puck/score_left_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: puck/score_right_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (239)
--------------------------------------------------
 There are 239 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.299        0.000                      0                   22        0.094        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.299        0.000                      0                   22        0.094        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 clkDiv/tempClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.676ns (18.295%)  route 3.019ns (81.705%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clkDiv/tempClk_reg/Q
                         net (fo=1, routed)           0.725     6.408    clkDiv/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.504 r  clkDiv/CLK_BUFG_inst/O
                         net (fo=39, routed)          2.294     8.799    clkDiv/CLK_BUFG
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.923 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     8.923    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    14.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.221    clkDiv/tempClk_reg
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.806ns (77.300%)  route 0.530ns (22.700%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.641     5.244    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.229    s1/refresh_counter_reg_n_0_[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.904    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  s1/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    s1/refresh_counter_reg[12]_i_1_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.580 r  s1/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.580    s1/refresh_counter_reg[16]_i_1_n_6
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    14.925    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[17]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)        0.062    15.132    s1/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.573ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.785ns (77.094%)  route 0.530ns (22.906%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.641     5.244    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.229    s1/refresh_counter_reg_n_0_[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.904    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  s1/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    s1/refresh_counter_reg[12]_i_1_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.559 r  s1/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.559    s1/refresh_counter_reg[16]_i_1_n_4
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    14.925    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)        0.062    15.132    s1/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  7.573    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 1.711ns (76.338%)  route 0.530ns (23.662%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.641     5.244    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.229    s1/refresh_counter_reg_n_0_[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.904    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  s1/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    s1/refresh_counter_reg[12]_i_1_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.485 r  s1/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.485    s1/refresh_counter_reg[16]_i_1_n_5
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    14.925    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[18]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)        0.062    15.132    s1/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 1.695ns (76.168%)  route 0.530ns (23.832%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.641     5.244    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.229    s1/refresh_counter_reg_n_0_[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.904    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  s1/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    s1/refresh_counter_reg[12]_i_1_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.469 r  s1/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.469    s1/refresh_counter_reg[16]_i_1_n_7
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    14.925    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[16]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)        0.062    15.132    s1/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 1.692ns (76.136%)  route 0.530ns (23.864%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.641     5.244    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.229    s1/refresh_counter_reg_n_0_[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.904    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  s1/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.466    s1/refresh_counter_reg[12]_i_1_n_6
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    14.926    s1/clk_IBUF_BUFG
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[13]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)        0.062    15.133    s1/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 1.671ns (75.908%)  route 0.530ns (24.092%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.641     5.244    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.229    s1/refresh_counter_reg_n_0_[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.904    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.445 r  s1/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.445    s1/refresh_counter_reg[12]_i_1_n_4
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    14.926    s1/clk_IBUF_BUFG
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[15]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)        0.062    15.133    s1/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 1.597ns (75.070%)  route 0.530ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.641     5.244    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.229    s1/refresh_counter_reg_n_0_[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.904    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.371 r  s1/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.371    s1/refresh_counter_reg[12]_i_1_n_5
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    14.926    s1/clk_IBUF_BUFG
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[14]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)        0.062    15.133    s1/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 1.581ns (74.881%)  route 0.530ns (25.119%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.641     5.244    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.229    s1/refresh_counter_reg_n_0_[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.904    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.355 r  s1/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.355    s1/refresh_counter_reg[12]_i_1_n_7
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    14.926    s1/clk_IBUF_BUFG
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[12]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)        0.062    15.133    s1/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.781ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.578ns (74.846%)  route 0.530ns (25.154%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.641     5.244    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.229    s1/refresh_counter_reg_n_0_[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.904    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.352 r  s1/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.352    s1/refresh_counter_reg[8]_i_1_n_6
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    14.926    s1/clk_IBUF_BUFG
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[9]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)        0.062    15.133    s1/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  7.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.571     1.490    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  s1/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    s1/refresh_counter_reg_n_0_[3]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.954 r  s1/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    s1/refresh_counter_reg[4]_i_1_n_7
    SLICE_X35Y100        FDRE                                         r  s1/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  s1/refresh_counter_reg[4]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    s1/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.571     1.490    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  s1/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    s1/refresh_counter_reg_n_0_[3]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.965 r  s1/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.965    s1/refresh_counter_reg[4]_i_1_n_5
    SLICE_X35Y100        FDRE                                         r  s1/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  s1/refresh_counter_reg[6]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    s1/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.571     1.490    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  s1/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    s1/refresh_counter_reg_n_0_[3]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.990 r  s1/refresh_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.990    s1/refresh_counter_reg[4]_i_1_n_6
    SLICE_X35Y100        FDRE                                         r  s1/refresh_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  s1/refresh_counter_reg[5]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    s1/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.571     1.490    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  s1/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    s1/refresh_counter_reg_n_0_[3]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.990 r  s1/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.990    s1/refresh_counter_reg[4]_i_1_n_4
    SLICE_X35Y100        FDRE                                         r  s1/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  s1/refresh_counter_reg[7]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    s1/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.571     1.490    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  s1/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    s1/refresh_counter_reg_n_0_[3]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.993 r  s1/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.993    s1/refresh_counter_reg[8]_i_1_n_7
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[8]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.105     1.860    s1/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.571     1.490    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  s1/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    s1/refresh_counter_reg_n_0_[3]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.004 r  s1/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.004    s1/refresh_counter_reg[8]_i_1_n_5
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[10]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.105     1.860    s1/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.571     1.490    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  s1/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    s1/refresh_counter_reg_n_0_[3]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.029 r  s1/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.029    s1/refresh_counter_reg[8]_i_1_n_4
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[11]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.105     1.860    s1/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.571     1.490    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  s1/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    s1/refresh_counter_reg_n_0_[3]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.029 r  s1/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.029    s1/refresh_counter_reg[8]_i_1_n_6
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[9]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.105     1.860    s1/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.571     1.490    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  s1/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    s1/refresh_counter_reg_n_0_[3]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.978 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.032 r  s1/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.032    s1/refresh_counter_reg[12]_i_1_n_7
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[12]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y102        FDRE (Hold_fdre_C_D)         0.105     1.860    s1/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.444ns (80.309%)  route 0.109ns (19.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.571     1.490    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  s1/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    s1/refresh_counter_reg_n_0_[3]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.978 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.043 r  s1/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.043    s1/refresh_counter_reg[12]_i_1_n_5
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[14]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y102        FDRE (Hold_fdre_C_D)         0.105     1.860    s1/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clkDiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/tempClk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y99    s1/refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y101   s1/refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y101   s1/refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y102   s1/refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y102   s1/refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y102   s1/refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y102   s1/refresh_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkDiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkDiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y99    s1/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y99    s1/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y101   s1/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y101   s1/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y101   s1/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y101   s1/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkDiv/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkDiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y99    s1/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y99    s1/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y101   s1/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y101   s1/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y101   s1/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y101   s1/refresh_counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           260 Endpoints
Min Delay           260 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puck/score_left_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.286ns  (logic 8.833ns (36.371%)  route 15.453ns (63.629%))
  Logic Levels:           19  (CARRY4=5 FDRE=1 LUT2=1 LUT3=4 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  puck/score_left_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.726     0.726 r  puck/score_left_reg[0]/Q
                         net (fo=53, routed)          1.751     2.477    puck/score_left_reg[1]_0[0]
    SLICE_X43Y103        LUT3 (Prop_lut3_I1_O)        0.124     2.601 r  puck/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.601    s1/i___8_carry__0_i_5[0]
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.848 r  s1/LED_BCD1_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.658     3.506    puck/LED_BCD1_inferred__0/i___8_carry__1_0[0]
    SLICE_X42Y103        LUT4 (Prop_lut4_I3_O)        0.299     3.805 r  puck/i___8_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.805    s1/i___14_carry_i_5_0[2]
    SLICE_X42Y103        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.157 f  s1/LED_BCD1_inferred__0/i___8_carry__0/O[3]
                         net (fo=7, routed)           1.157     5.315    s1/score_left_reg[1]_1[2]
    SLICE_X42Y105        LUT6 (Prop_lut6_I3_O)        0.307     5.622 f  s1/i__carry_i_7__1/O
                         net (fo=2, routed)           0.173     5.795    puck/i__carry_i_3__5
    SLICE_X42Y105        LUT3 (Prop_lut3_I1_O)        0.124     5.919 r  puck/i__carry_i_5__2/O
                         net (fo=19, routed)          1.400     7.318    s1/LED_BCD0_inferred__1/i__carry_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I1_O)        0.124     7.442 r  s1/i__carry_i_6/O
                         net (fo=7, routed)           0.976     8.419    s1/score_left_reg[1]_9
    SLICE_X41Y103        LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  s1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.543    s1/i__carry__0_i_4__0_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.093 r  s1/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.093    s1/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.427 r  s1/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=13, routed)          1.277    10.703    puck/O[1]
    SLICE_X41Y105        LUT4 (Prop_lut4_I2_O)        0.331    11.034 r  puck/i___14_carry__0_i_3/O
                         net (fo=2, routed)           0.822    11.856    puck/DI[1]
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.332    12.188 r  puck/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.188    s1/LED_out_OBUF[6]_inst_i_11_0[1]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.738 r  s1/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=2, routed)           1.130    13.868    puck/LED_out_OBUF[6]_inst_i_4[0]
    SLICE_X40Y105        LUT6 (Prop_lut6_I0_O)        0.124    13.992 r  puck/LED_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           1.004    14.996    puck/i__carry__1_i_5_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.120 f  puck/LED_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.149    15.269    s1/LED_out_OBUF[0]_inst_i_1_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I2_O)        0.124    15.393 r  s1/LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.819    16.212    s1/LED_out_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I0_O)        0.153    16.365 r  s1/LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.138    20.502    LED_out_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.784    24.286 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.286    LED_out[6]
    T10                                                               r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/score_left_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.278ns  (logic 8.825ns (36.352%)  route 15.452ns (63.648%))
  Logic Levels:           19  (CARRY4=5 FDRE=1 LUT2=1 LUT3=4 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  puck/score_left_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.726     0.726 r  puck/score_left_reg[0]/Q
                         net (fo=53, routed)          1.751     2.477    puck/score_left_reg[1]_0[0]
    SLICE_X43Y103        LUT3 (Prop_lut3_I1_O)        0.124     2.601 r  puck/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.601    s1/i___8_carry__0_i_5[0]
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.848 r  s1/LED_BCD1_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.658     3.506    puck/LED_BCD1_inferred__0/i___8_carry__1_0[0]
    SLICE_X42Y103        LUT4 (Prop_lut4_I3_O)        0.299     3.805 r  puck/i___8_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.805    s1/i___14_carry_i_5_0[2]
    SLICE_X42Y103        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.157 f  s1/LED_BCD1_inferred__0/i___8_carry__0/O[3]
                         net (fo=7, routed)           1.157     5.315    s1/score_left_reg[1]_1[2]
    SLICE_X42Y105        LUT6 (Prop_lut6_I3_O)        0.307     5.622 f  s1/i__carry_i_7__1/O
                         net (fo=2, routed)           0.173     5.795    puck/i__carry_i_3__5
    SLICE_X42Y105        LUT3 (Prop_lut3_I1_O)        0.124     5.919 r  puck/i__carry_i_5__2/O
                         net (fo=19, routed)          1.400     7.318    s1/LED_BCD0_inferred__1/i__carry_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I1_O)        0.124     7.442 r  s1/i__carry_i_6/O
                         net (fo=7, routed)           0.976     8.419    s1/score_left_reg[1]_9
    SLICE_X41Y103        LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  s1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.543    s1/i__carry__0_i_4__0_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.093 r  s1/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.093    s1/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.427 r  s1/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=13, routed)          1.277    10.703    puck/O[1]
    SLICE_X41Y105        LUT4 (Prop_lut4_I2_O)        0.331    11.034 r  puck/i___14_carry__0_i_3/O
                         net (fo=2, routed)           0.822    11.856    puck/DI[1]
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.332    12.188 r  puck/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.188    s1/LED_out_OBUF[6]_inst_i_11_0[1]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.738 f  s1/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=2, routed)           1.131    13.869    puck/LED_out_OBUF[6]_inst_i_4[0]
    SLICE_X40Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.993 r  puck/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.574    14.568    puck/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I1_O)        0.124    14.692 r  puck/LED_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.585    15.276    s1/LED_out_OBUF[0]_inst_i_1_2
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124    15.400 f  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.665    16.065    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.150    16.215 r  s1/LED_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.283    20.498    LED_out_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.779    24.278 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.278    LED_out[5]
    R10                                                               r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/score_left_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.975ns  (logic 8.831ns (36.833%)  route 15.144ns (63.167%))
  Logic Levels:           19  (CARRY4=5 FDRE=1 LUT2=1 LUT3=4 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  puck/score_left_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.726     0.726 r  puck/score_left_reg[0]/Q
                         net (fo=53, routed)          1.751     2.477    puck/score_left_reg[1]_0[0]
    SLICE_X43Y103        LUT3 (Prop_lut3_I1_O)        0.124     2.601 r  puck/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.601    s1/i___8_carry__0_i_5[0]
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.848 r  s1/LED_BCD1_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.658     3.506    puck/LED_BCD1_inferred__0/i___8_carry__1_0[0]
    SLICE_X42Y103        LUT4 (Prop_lut4_I3_O)        0.299     3.805 r  puck/i___8_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.805    s1/i___14_carry_i_5_0[2]
    SLICE_X42Y103        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.157 f  s1/LED_BCD1_inferred__0/i___8_carry__0/O[3]
                         net (fo=7, routed)           1.157     5.315    s1/score_left_reg[1]_1[2]
    SLICE_X42Y105        LUT6 (Prop_lut6_I3_O)        0.307     5.622 f  s1/i__carry_i_7__1/O
                         net (fo=2, routed)           0.173     5.795    puck/i__carry_i_3__5
    SLICE_X42Y105        LUT3 (Prop_lut3_I1_O)        0.124     5.919 r  puck/i__carry_i_5__2/O
                         net (fo=19, routed)          1.400     7.318    s1/LED_BCD0_inferred__1/i__carry_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I1_O)        0.124     7.442 r  s1/i__carry_i_6/O
                         net (fo=7, routed)           0.976     8.419    s1/score_left_reg[1]_9
    SLICE_X41Y103        LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  s1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.543    s1/i__carry__0_i_4__0_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.093 r  s1/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.093    s1/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.427 r  s1/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=13, routed)          1.277    10.703    puck/O[1]
    SLICE_X41Y105        LUT4 (Prop_lut4_I2_O)        0.331    11.034 r  puck/i___14_carry__0_i_3/O
                         net (fo=2, routed)           0.822    11.856    puck/DI[1]
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.332    12.188 r  puck/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.188    s1/LED_out_OBUF[6]_inst_i_11_0[1]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.738 f  s1/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=2, routed)           1.131    13.869    puck/LED_out_OBUF[6]_inst_i_4[0]
    SLICE_X40Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.993 r  puck/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.574    14.568    puck/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I1_O)        0.124    14.692 f  puck/LED_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.585    15.276    s1/LED_out_OBUF[0]_inst_i_1_2
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124    15.400 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.872    16.273    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I2_O)        0.150    16.423 r  s1/LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.767    20.190    LED_out_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.785    23.975 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.975    LED_out[1]
    T11                                                               r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/score_left_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.188ns  (logic 8.554ns (36.888%)  route 14.634ns (63.112%))
  Logic Levels:           19  (CARRY4=5 FDRE=1 LUT2=1 LUT3=4 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  puck/score_left_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.726     0.726 r  puck/score_left_reg[0]/Q
                         net (fo=53, routed)          1.751     2.477    puck/score_left_reg[1]_0[0]
    SLICE_X43Y103        LUT3 (Prop_lut3_I1_O)        0.124     2.601 r  puck/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.601    s1/i___8_carry__0_i_5[0]
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.848 r  s1/LED_BCD1_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.658     3.506    puck/LED_BCD1_inferred__0/i___8_carry__1_0[0]
    SLICE_X42Y103        LUT4 (Prop_lut4_I3_O)        0.299     3.805 r  puck/i___8_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.805    s1/i___14_carry_i_5_0[2]
    SLICE_X42Y103        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.157 f  s1/LED_BCD1_inferred__0/i___8_carry__0/O[3]
                         net (fo=7, routed)           1.157     5.315    s1/score_left_reg[1]_1[2]
    SLICE_X42Y105        LUT6 (Prop_lut6_I3_O)        0.307     5.622 f  s1/i__carry_i_7__1/O
                         net (fo=2, routed)           0.173     5.795    puck/i__carry_i_3__5
    SLICE_X42Y105        LUT3 (Prop_lut3_I1_O)        0.124     5.919 r  puck/i__carry_i_5__2/O
                         net (fo=19, routed)          1.400     7.318    s1/LED_BCD0_inferred__1/i__carry_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I1_O)        0.124     7.442 r  s1/i__carry_i_6/O
                         net (fo=7, routed)           0.976     8.419    s1/score_left_reg[1]_9
    SLICE_X41Y103        LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  s1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.543    s1/i__carry__0_i_4__0_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.093 r  s1/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.093    s1/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.427 r  s1/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=13, routed)          1.277    10.703    puck/O[1]
    SLICE_X41Y105        LUT4 (Prop_lut4_I2_O)        0.331    11.034 r  puck/i___14_carry__0_i_3/O
                         net (fo=2, routed)           0.822    11.856    puck/DI[1]
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.332    12.188 r  puck/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.188    s1/LED_out_OBUF[6]_inst_i_11_0[1]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.738 r  s1/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=2, routed)           1.130    13.868    puck/LED_out_OBUF[6]_inst_i_4[0]
    SLICE_X40Y105        LUT6 (Prop_lut6_I0_O)        0.124    13.992 r  puck/LED_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           1.004    14.996    puck/i__carry__1_i_5_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.120 f  puck/LED_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.149    15.269    s1/LED_out_OBUF[0]_inst_i_1_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I2_O)        0.124    15.393 r  s1/LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.819    16.212    s1/LED_out_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I1_O)        0.124    16.336 r  s1/LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.319    19.654    LED_out_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    23.188 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.188    LED_out[2]
    P15                                                               r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/score_left_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.861ns  (logic 8.557ns (37.432%)  route 14.304ns (62.568%))
  Logic Levels:           19  (CARRY4=5 FDRE=1 LUT2=1 LUT3=4 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  puck/score_left_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.726     0.726 r  puck/score_left_reg[0]/Q
                         net (fo=53, routed)          1.751     2.477    puck/score_left_reg[1]_0[0]
    SLICE_X43Y103        LUT3 (Prop_lut3_I1_O)        0.124     2.601 r  puck/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.601    s1/i___8_carry__0_i_5[0]
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.848 r  s1/LED_BCD1_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.658     3.506    puck/LED_BCD1_inferred__0/i___8_carry__1_0[0]
    SLICE_X42Y103        LUT4 (Prop_lut4_I3_O)        0.299     3.805 r  puck/i___8_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.805    s1/i___14_carry_i_5_0[2]
    SLICE_X42Y103        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.157 f  s1/LED_BCD1_inferred__0/i___8_carry__0/O[3]
                         net (fo=7, routed)           1.157     5.315    s1/score_left_reg[1]_1[2]
    SLICE_X42Y105        LUT6 (Prop_lut6_I3_O)        0.307     5.622 f  s1/i__carry_i_7__1/O
                         net (fo=2, routed)           0.173     5.795    puck/i__carry_i_3__5
    SLICE_X42Y105        LUT3 (Prop_lut3_I1_O)        0.124     5.919 r  puck/i__carry_i_5__2/O
                         net (fo=19, routed)          1.400     7.318    s1/LED_BCD0_inferred__1/i__carry_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I1_O)        0.124     7.442 r  s1/i__carry_i_6/O
                         net (fo=7, routed)           0.976     8.419    s1/score_left_reg[1]_9
    SLICE_X41Y103        LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  s1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.543    s1/i__carry__0_i_4__0_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.093 r  s1/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.093    s1/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.427 r  s1/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=13, routed)          1.277    10.703    puck/O[1]
    SLICE_X41Y105        LUT4 (Prop_lut4_I2_O)        0.331    11.034 r  puck/i___14_carry__0_i_3/O
                         net (fo=2, routed)           0.822    11.856    puck/DI[1]
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.332    12.188 r  puck/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.188    s1/LED_out_OBUF[6]_inst_i_11_0[1]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.738 f  s1/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=2, routed)           1.131    13.869    puck/LED_out_OBUF[6]_inst_i_4[0]
    SLICE_X40Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.993 r  puck/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.574    14.568    puck/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I1_O)        0.124    14.692 f  puck/LED_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.585    15.276    s1/LED_out_OBUF[0]_inst_i_1_2
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124    15.400 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.872    16.273    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I0_O)        0.124    16.397 r  s1/LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.927    19.324    LED_out_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    22.861 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.861    LED_out[0]
    L18                                                               r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/score_left_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.463ns  (logic 8.570ns (38.153%)  route 13.893ns (61.847%))
  Logic Levels:           19  (CARRY4=5 FDRE=1 LUT2=1 LUT3=4 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  puck/score_left_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.726     0.726 r  puck/score_left_reg[0]/Q
                         net (fo=53, routed)          1.751     2.477    puck/score_left_reg[1]_0[0]
    SLICE_X43Y103        LUT3 (Prop_lut3_I1_O)        0.124     2.601 r  puck/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.601    s1/i___8_carry__0_i_5[0]
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.848 r  s1/LED_BCD1_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.658     3.506    puck/LED_BCD1_inferred__0/i___8_carry__1_0[0]
    SLICE_X42Y103        LUT4 (Prop_lut4_I3_O)        0.299     3.805 r  puck/i___8_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.805    s1/i___14_carry_i_5_0[2]
    SLICE_X42Y103        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.157 f  s1/LED_BCD1_inferred__0/i___8_carry__0/O[3]
                         net (fo=7, routed)           1.157     5.315    s1/score_left_reg[1]_1[2]
    SLICE_X42Y105        LUT6 (Prop_lut6_I3_O)        0.307     5.622 f  s1/i__carry_i_7__1/O
                         net (fo=2, routed)           0.173     5.795    puck/i__carry_i_3__5
    SLICE_X42Y105        LUT3 (Prop_lut3_I1_O)        0.124     5.919 r  puck/i__carry_i_5__2/O
                         net (fo=19, routed)          1.400     7.318    s1/LED_BCD0_inferred__1/i__carry_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I1_O)        0.124     7.442 r  s1/i__carry_i_6/O
                         net (fo=7, routed)           0.976     8.419    s1/score_left_reg[1]_9
    SLICE_X41Y103        LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  s1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.543    s1/i__carry__0_i_4__0_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.093 r  s1/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.093    s1/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.427 r  s1/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=13, routed)          1.277    10.703    puck/O[1]
    SLICE_X41Y105        LUT4 (Prop_lut4_I2_O)        0.331    11.034 r  puck/i___14_carry__0_i_3/O
                         net (fo=2, routed)           0.822    11.856    puck/DI[1]
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.332    12.188 r  puck/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.188    s1/LED_out_OBUF[6]_inst_i_11_0[1]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.738 f  s1/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=2, routed)           1.131    13.869    puck/LED_out_OBUF[6]_inst_i_4[0]
    SLICE_X40Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.993 r  puck/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.574    14.568    puck/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I1_O)        0.124    14.692 f  puck/LED_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.585    15.276    s1/LED_out_OBUF[0]_inst_i_1_2
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124    15.400 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.665    16.065    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124    16.189 r  s1/LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.724    18.913    LED_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    22.463 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.463    LED_out[3]
    K13                                                               r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/score_left_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.318ns  (logic 8.513ns (38.144%)  route 13.805ns (61.856%))
  Logic Levels:           19  (CARRY4=5 FDRE=1 LUT2=1 LUT3=4 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  puck/score_left_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.726     0.726 r  puck/score_left_reg[0]/Q
                         net (fo=53, routed)          1.751     2.477    puck/score_left_reg[1]_0[0]
    SLICE_X43Y103        LUT3 (Prop_lut3_I1_O)        0.124     2.601 r  puck/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.601    s1/i___8_carry__0_i_5[0]
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.848 r  s1/LED_BCD1_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.658     3.506    puck/LED_BCD1_inferred__0/i___8_carry__1_0[0]
    SLICE_X42Y103        LUT4 (Prop_lut4_I3_O)        0.299     3.805 r  puck/i___8_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.805    s1/i___14_carry_i_5_0[2]
    SLICE_X42Y103        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.157 f  s1/LED_BCD1_inferred__0/i___8_carry__0/O[3]
                         net (fo=7, routed)           1.157     5.315    s1/score_left_reg[1]_1[2]
    SLICE_X42Y105        LUT6 (Prop_lut6_I3_O)        0.307     5.622 f  s1/i__carry_i_7__1/O
                         net (fo=2, routed)           0.173     5.795    puck/i__carry_i_3__5
    SLICE_X42Y105        LUT3 (Prop_lut3_I1_O)        0.124     5.919 r  puck/i__carry_i_5__2/O
                         net (fo=19, routed)          1.400     7.318    s1/LED_BCD0_inferred__1/i__carry_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I1_O)        0.124     7.442 r  s1/i__carry_i_6/O
                         net (fo=7, routed)           0.976     8.419    s1/score_left_reg[1]_9
    SLICE_X41Y103        LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  s1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.543    s1/i__carry__0_i_4__0_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.093 r  s1/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.093    s1/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.427 r  s1/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=13, routed)          1.277    10.703    puck/O[1]
    SLICE_X41Y105        LUT4 (Prop_lut4_I2_O)        0.331    11.034 r  puck/i___14_carry__0_i_3/O
                         net (fo=2, routed)           0.822    11.856    puck/DI[1]
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.332    12.188 r  puck/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.188    s1/LED_out_OBUF[6]_inst_i_11_0[1]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.738 f  s1/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=2, routed)           1.131    13.869    puck/LED_out_OBUF[6]_inst_i_4[0]
    SLICE_X40Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.993 r  puck/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.574    14.568    puck/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I1_O)        0.124    14.692 f  puck/LED_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.585    15.276    s1/LED_out_OBUF[0]_inst_i_1_2
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124    15.400 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833    16.233    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I1_O)        0.124    16.357 r  s1/LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.468    18.825    LED_out_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    22.318 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.318    LED_out[4]
    K16                                                               r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics/velocity_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.570ns  (logic 3.683ns (31.832%)  route 7.887ns (68.168%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE                         0.000     0.000 r  puck/ball_y_reg[0]/C
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  puck/ball_y_reg[0]/Q
                         net (fo=8, routed)           1.432     2.096    padR/distBallPaddle2_y1_carry__1[0]
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.124     2.220 r  padR/distBallPaddle2_y1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.220    physics/velocity_y[4]_i_38_0[0]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.752 r  physics/distBallPaddle2_y1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.752    physics/distBallPaddle2_y1_carry_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.086 r  physics/distBallPaddle2_y1_carry__0/O[1]
                         net (fo=5, routed)           0.725     3.810    physics/distBallPaddle2_y1_carry__0_n_6
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.303     4.113 r  physics/i__carry_i_4__0/O
                         net (fo=4, routed)           0.668     4.781    physics/i__carry_i_4__0_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I1_O)        0.124     4.905 r  physics/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.905    physics/i__carry_i_3__0_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.362 f  physics/is_collidingR1_inferred__0/i__carry/CO[1]
                         net (fo=2, routed)           0.627     5.989    physics/is_collidingR1_inferred__0/i__carry_n_2
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.329     6.318 f  physics/velocity_x[4]_i_3/O
                         net (fo=11, routed)          1.387     7.705    physics/velocity_x[4]_i_3_n_0
    SLICE_X42Y97         LUT2 (Prop_lut2_I1_O)        0.116     7.821 f  physics/velocity_x[0]_i_2/O
                         net (fo=6, routed)           0.982     8.803    physics/velocity_x[4]_i_3_0
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.328     9.131 r  physics/velocity_y[4]_i_12/O
                         net (fo=1, routed)           0.665     9.796    physics/velocity_y[4]_i_12_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I1_O)        0.124     9.920 f  physics/velocity_y[4]_i_3/O
                         net (fo=5, routed)           0.974    10.894    physics/velocity_y[4]_i_3_n_0
    SLICE_X35Y95         LUT5 (Prop_lut5_I3_O)        0.124    11.018 r  physics/velocity_y[5]_i_3/O
                         net (fo=1, routed)           0.428    11.446    puck/velocity_y_reg[5]_0
    SLICE_X38Y95         LUT4 (Prop_lut4_I2_O)        0.124    11.570 r  puck/velocity_y[5]_i_1/O
                         net (fo=1, routed)           0.000    11.570    physics/D[0]
    SLICE_X38Y95         FDRE                                         r  physics/velocity_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics/velocity_y_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.426ns  (logic 3.817ns (33.405%)  route 7.609ns (66.595%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE                         0.000     0.000 r  puck/ball_y_reg[0]/C
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  puck/ball_y_reg[0]/Q
                         net (fo=8, routed)           1.432     2.096    padR/distBallPaddle2_y1_carry__1[0]
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.124     2.220 r  padR/distBallPaddle2_y1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.220    physics/velocity_y[4]_i_38_0[0]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.752 r  physics/distBallPaddle2_y1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.752    physics/distBallPaddle2_y1_carry_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.086 r  physics/distBallPaddle2_y1_carry__0/O[1]
                         net (fo=5, routed)           0.725     3.810    physics/distBallPaddle2_y1_carry__0_n_6
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.303     4.113 r  physics/i__carry_i_4__0/O
                         net (fo=4, routed)           0.668     4.781    physics/i__carry_i_4__0_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I1_O)        0.124     4.905 r  physics/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.905    physics/i__carry_i_3__0_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.362 f  physics/is_collidingR1_inferred__0/i__carry/CO[1]
                         net (fo=2, routed)           0.627     5.989    physics/is_collidingR1_inferred__0/i__carry_n_2
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.329     6.318 f  physics/velocity_x[4]_i_3/O
                         net (fo=11, routed)          1.387     7.705    physics/velocity_x[4]_i_3_n_0
    SLICE_X42Y97         LUT2 (Prop_lut2_I1_O)        0.116     7.821 f  physics/velocity_x[0]_i_2/O
                         net (fo=6, routed)           0.982     8.803    physics/velocity_x[4]_i_3_0
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.356     9.159 r  physics/velocity_y[4]_i_18/O
                         net (fo=1, routed)           0.957    10.115    physics/velocity_y[4]_i_18_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I5_O)        0.326    10.441 r  physics/velocity_y[4]_i_4/O
                         net (fo=4, routed)           0.833    11.274    physics/velocity_y[4]_i_4_n_0
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.152    11.426 r  physics/velocity_y[3]_i_1/O
                         net (fo=1, routed)           0.000    11.426    physics/velocity_y[3]_i_1_n_0
    SLICE_X35Y95         FDRE                                         r  physics/velocity_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics/velocity_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.400ns  (logic 3.789ns (33.236%)  route 7.611ns (66.764%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE                         0.000     0.000 r  puck/ball_y_reg[0]/C
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  puck/ball_y_reg[0]/Q
                         net (fo=8, routed)           1.432     2.096    padR/distBallPaddle2_y1_carry__1[0]
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.124     2.220 r  padR/distBallPaddle2_y1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.220    physics/velocity_y[4]_i_38_0[0]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.752 r  physics/distBallPaddle2_y1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.752    physics/distBallPaddle2_y1_carry_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.086 r  physics/distBallPaddle2_y1_carry__0/O[1]
                         net (fo=5, routed)           0.725     3.810    physics/distBallPaddle2_y1_carry__0_n_6
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.303     4.113 r  physics/i__carry_i_4__0/O
                         net (fo=4, routed)           0.668     4.781    physics/i__carry_i_4__0_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I1_O)        0.124     4.905 r  physics/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.905    physics/i__carry_i_3__0_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.362 f  physics/is_collidingR1_inferred__0/i__carry/CO[1]
                         net (fo=2, routed)           0.627     5.989    physics/is_collidingR1_inferred__0/i__carry_n_2
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.329     6.318 f  physics/velocity_x[4]_i_3/O
                         net (fo=11, routed)          1.387     7.705    physics/velocity_x[4]_i_3_n_0
    SLICE_X42Y97         LUT2 (Prop_lut2_I1_O)        0.116     7.821 f  physics/velocity_x[0]_i_2/O
                         net (fo=6, routed)           0.982     8.803    physics/velocity_x[4]_i_3_0
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.356     9.159 r  physics/velocity_y[4]_i_18/O
                         net (fo=1, routed)           0.957    10.115    physics/velocity_y[4]_i_18_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I5_O)        0.326    10.441 r  physics/velocity_y[4]_i_4/O
                         net (fo=4, routed)           0.835    11.276    physics/velocity_y[4]_i_4_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.400 r  physics/velocity_y[4]_i_1/O
                         net (fo=1, routed)           0.000    11.400    physics/velocity_y[4]_i_1_n_0
    SLICE_X35Y95         FDRE                                         r  physics/velocity_y_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/heightPos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/v_sync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.877%)  route 0.147ns (44.123%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[1]/C
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga_con/heightPos_reg[1]/Q
                         net (fo=22, routed)          0.147     0.288    vga_con/heightPos_reg[1]
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.333 r  vga_con/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.333    vga_con/v_sync_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  vga_con/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.246ns (73.453%)  route 0.089ns (26.547%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[4]/C
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga_con/heightPos_reg[4]/Q
                         net (fo=20, routed)          0.089     0.237    vga_con/heightPos_reg[4]
    SLICE_X46Y94         LUT6 (Prop_lut6_I1_O)        0.098     0.335 r  vga_con/heightPos[6]_i_1/O
                         net (fo=1, routed)           0.000     0.335    vga_con/p_0_in__2[6]
    SLICE_X46Y94         FDRE                                         r  vga_con/heightPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/led_on_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/led_on_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE                         0.000     0.000 r  vga_con/led_on_reg[1]/C
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/led_on_reg[1]/Q
                         net (fo=2, routed)           0.155     0.296    vga_con/padA/ledOn[0]
    SLICE_X49Y102        LUT6 (Prop_lut6_I5_O)        0.045     0.341 r  vga_con/padA/led_on[1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    vga_con/padA_n_0
    SLICE_X49Y102        FDRE                                         r  vga_con/led_on_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padR/paddle_y_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            padR/paddle_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.265ns (76.760%)  route 0.080ns (23.240%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDSE                         0.000     0.000 r  padR/paddle_y_reg[4]/C
    SLICE_X43Y93         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  padR/paddle_y_reg[4]/Q
                         net (fo=8, routed)           0.080     0.221    padR/Q[4]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.345 r  padR/paddle_y0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.345    padR/p_0_in__0[5]
    SLICE_X43Y93         FDSE                                         r  padR/paddle_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_y_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            padL/paddle_y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDSE                         0.000     0.000 r  padL/paddle_y_reg[6]/C
    SLICE_X40Y92         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  padL/paddle_y_reg[6]/Q
                         net (fo=8, routed)           0.082     0.223    padL/Q[6]
    SLICE_X40Y92         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.350 r  padL/paddle_y0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.350    padL/p_0_in[7]
    SLICE_X40Y92         FDSE                                         r  padL/paddle_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_y_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            padL/paddle_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDSE                         0.000     0.000 r  padL/paddle_y_reg[4]/C
    SLICE_X40Y92         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  padL/paddle_y_reg[4]/Q
                         net (fo=8, routed)           0.089     0.230    padL/Q[4]
    SLICE_X40Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.354 r  padL/paddle_y0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.354    padL/p_0_in[5]
    SLICE_X40Y92         FDSE                                         r  padL/paddle_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padR/paddle_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            padR/paddle_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE                         0.000     0.000 r  padR/paddle_y_reg[0]/C
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  padR/paddle_y_reg[0]/Q
                         net (fo=7, routed)           0.091     0.232    padR/Q[0]
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.356 r  padR/paddle_y0_carry/O[1]
                         net (fo=1, routed)           0.000     0.356    padR/p_0_in__0[1]
    SLICE_X43Y92         FDRE                                         r  padR/paddle_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padR/paddle_y_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            padR/paddle_y_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.265ns (74.355%)  route 0.091ns (25.645%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE                         0.000     0.000 r  padR/paddle_y_reg[8]/C
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  padR/paddle_y_reg[8]/Q
                         net (fo=8, routed)           0.091     0.232    padR/Q[8]
    SLICE_X43Y94         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.356 r  padR/paddle_y0_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.356    padR/p_0_in__0[9]
    SLICE_X43Y94         FDRE                                         r  padR/paddle_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padR/paddle_y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            padR/paddle_y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE                         0.000     0.000 r  padR/paddle_y_reg[2]/C
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  padR/paddle_y_reg[2]/Q
                         net (fo=7, routed)           0.091     0.232    padR/Q[2]
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.359 r  padR/paddle_y0_carry/O[3]
                         net (fo=1, routed)           0.000     0.359    padR/p_0_in__0[3]
    SLICE_X43Y92         FDRE                                         r  padR/paddle_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            padL/paddle_y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.268ns (73.995%)  route 0.094ns (26.005%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE                         0.000     0.000 r  padL/paddle_y_reg[2]/C
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  padL/paddle_y_reg[2]/Q
                         net (fo=7, routed)           0.094     0.235    padL/Q[2]
    SLICE_X40Y91         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.362 r  padL/paddle_y0_carry/O[3]
                         net (fo=1, routed)           0.000     0.362    padL/p_0_in[3]
    SLICE_X40Y91         FDRE                                         r  padL/paddle_y_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.565ns  (logic 5.109ns (40.663%)  route 7.456ns (59.337%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.226    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  s1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.858     6.541    s1/LED_activating_counter[1]
    SLICE_X34Y102        LUT2 (Prop_lut2_I1_O)        0.148     6.689 r  s1/LED_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     7.288    puck/LED_out_OBUF[6]_inst_i_9_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I4_O)        0.328     7.616 r  puck/LED_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.466     8.082    puck/LED_out_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.206 r  puck/LED_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.585     8.790    s1/LED_out_OBUF[0]_inst_i_1_2
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.914 f  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.665     9.579    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.150     9.729 r  s1/LED_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.283    14.012    LED_out_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.779    17.792 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.792    LED_out[5]
    R10                                                               r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.375ns  (logic 5.117ns (41.348%)  route 7.258ns (58.652%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.226    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  s1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.858     6.541    s1/LED_activating_counter[1]
    SLICE_X34Y102        LUT2 (Prop_lut2_I1_O)        0.148     6.689 f  s1/LED_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     7.288    puck/LED_out_OBUF[6]_inst_i_9_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I4_O)        0.328     7.616 f  puck/LED_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.466     8.082    puck/LED_out_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.206 f  puck/LED_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.585     8.790    s1/LED_out_OBUF[0]_inst_i_1_2
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.914 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.613     9.527    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I1_O)        0.153     9.680 r  s1/LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.138    13.818    LED_out_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.784    17.602 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.602    LED_out[6]
    T10                                                               r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.262ns  (logic 5.115ns (41.711%)  route 7.148ns (58.289%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.226    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  s1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.858     6.541    s1/LED_activating_counter[1]
    SLICE_X34Y102        LUT2 (Prop_lut2_I1_O)        0.148     6.689 f  s1/LED_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     7.288    puck/LED_out_OBUF[6]_inst_i_9_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I4_O)        0.328     7.616 f  puck/LED_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.466     8.082    puck/LED_out_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.206 f  puck/LED_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.585     8.790    s1/LED_out_OBUF[0]_inst_i_1_2
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.914 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.872     9.787    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I2_O)        0.150     9.937 r  s1/LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.767    13.704    LED_out_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.785    17.489 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.489    LED_out[1]
    T11                                                               r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.277ns  (logic 4.838ns (42.896%)  route 6.440ns (57.104%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.226    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  s1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.858     6.541    s1/LED_activating_counter[1]
    SLICE_X34Y102        LUT2 (Prop_lut2_I1_O)        0.148     6.689 r  s1/LED_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     7.288    puck/LED_out_OBUF[6]_inst_i_9_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I4_O)        0.328     7.616 r  puck/LED_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.466     8.082    puck/LED_out_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.206 r  puck/LED_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.585     8.790    s1/LED_out_OBUF[0]_inst_i_1_2
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.914 f  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.613     9.527    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I0_O)        0.124     9.651 r  s1/LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.319    12.970    LED_out_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.504 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.504    LED_out[2]
    P15                                                               r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.149ns  (logic 4.841ns (43.425%)  route 6.307ns (56.575%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.226    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  s1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.858     6.541    s1/LED_activating_counter[1]
    SLICE_X34Y102        LUT2 (Prop_lut2_I1_O)        0.148     6.689 f  s1/LED_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     7.288    puck/LED_out_OBUF[6]_inst_i_9_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I4_O)        0.328     7.616 f  puck/LED_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.466     8.082    puck/LED_out_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.206 f  puck/LED_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.585     8.790    s1/LED_out_OBUF[0]_inst_i_1_2
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.914 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.872     9.787    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I0_O)        0.124     9.911 r  s1/LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.927    12.838    LED_out_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.375 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.375    LED_out[0]
    L18                                                               r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.751ns  (logic 4.854ns (45.153%)  route 5.896ns (54.847%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.226    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  s1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.858     6.541    s1/LED_activating_counter[1]
    SLICE_X34Y102        LUT2 (Prop_lut2_I1_O)        0.148     6.689 f  s1/LED_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     7.288    puck/LED_out_OBUF[6]_inst_i_9_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I4_O)        0.328     7.616 f  puck/LED_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.466     8.082    puck/LED_out_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.206 f  puck/LED_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.585     8.790    s1/LED_out_OBUF[0]_inst_i_1_2
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.914 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.665     9.579    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  s1/LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.724    12.427    LED_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.977 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.977    LED_out[3]
    K13                                                               r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.606ns  (logic 4.797ns (45.230%)  route 5.809ns (54.770%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.226    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  s1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.858     6.541    s1/LED_activating_counter[1]
    SLICE_X34Y102        LUT2 (Prop_lut2_I1_O)        0.148     6.689 f  s1/LED_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     7.288    puck/LED_out_OBUF[6]_inst_i_9_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I4_O)        0.328     7.616 f  puck/LED_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.466     8.082    puck/LED_out_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.206 f  puck/LED_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.585     8.790    s1/LED_out_OBUF[0]_inst_i_1_2
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.914 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833     9.747    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I1_O)        0.124     9.871 r  s1/LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.468    12.339    LED_out_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.832 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.832    LED_out[4]
    K16                                                               r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.747ns  (logic 4.154ns (47.494%)  route 4.593ns (52.506%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.226    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  s1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.858     6.541    s1/LED_activating_counter[1]
    SLICE_X34Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.665 r  s1/Anode_Activate_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.734    10.399    Anode_Activate_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.973 r  Anode_Activate_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.973    Anode_Activate[2]
    T9                                                                r  Anode_Activate[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.967ns  (logic 4.360ns (54.725%)  route 3.607ns (45.275%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.226    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.903     6.585    s1/LED_activating_counter[0]
    SLICE_X37Y102        LUT2 (Prop_lut2_I1_O)        0.150     6.735 r  s1/Anode_Activate_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.704     9.439    Anode_Activate_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    13.193 r  Anode_Activate_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.193    Anode_Activate[3]
    J14                                                               r  Anode_Activate[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.676ns  (logic 4.342ns (56.559%)  route 3.335ns (43.441%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.226    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.874     6.556    s1/LED_activating_counter[0]
    SLICE_X34Y103        LUT2 (Prop_lut2_I0_O)        0.146     6.702 r  s1/Anode_Activate_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.461     9.163    Anode_Activate_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.740    12.903 r  Anode_Activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.903    Anode_Activate[1]
    J18                                                               r  Anode_Activate[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.422ns (59.437%)  route 0.971ns (40.563%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  s1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.266     1.890    s1/LED_activating_counter[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.045     1.935 r  s1/Anode_Activate_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.705     2.640    Anode_Activate_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.876 r  Anode_Activate_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.876    Anode_Activate[0]
    J17                                                               r  Anode_Activate[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.487ns (60.327%)  route 0.978ns (39.673%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  s1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.266     1.890    s1/LED_activating_counter[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.044     1.934 r  s1/Anode_Activate_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.713     2.647    Anode_Activate_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.302     3.949 r  Anode_Activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.949    Anode_Activate[1]
    J18                                                               r  Anode_Activate[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.504ns (58.894%)  route 1.050ns (41.106%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.236     1.860    s1/LED_activating_counter[1]
    SLICE_X37Y102        LUT2 (Prop_lut2_I0_O)        0.048     1.908 r  s1/Anode_Activate_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.814     2.722    Anode_Activate_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     4.037 r  Anode_Activate_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.037    Anode_Activate[3]
    J14                                                               r  Anode_Activate[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.470ns (56.879%)  route 1.115ns (43.121%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.144     1.768    puck/LED_activating_counter[0]
    SLICE_X37Y102        LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  puck/LED_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.049     1.862    s1/LED_out_OBUF[0]_inst_i_1_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.907 f  s1/LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.213     2.120    s1/LED_out_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I0_O)        0.045     2.165 r  s1/LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.709     2.874    LED_out_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.068 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.068    LED_out[4]
    K16                                                               r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.732ns  (logic 1.527ns (55.890%)  route 1.205ns (44.110%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.144     1.768    puck/LED_activating_counter[0]
    SLICE_X37Y102        LUT6 (Prop_lut6_I4_O)        0.045     1.813 f  puck/LED_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.049     1.862    s1/LED_out_OBUF[0]_inst_i_1_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  s1/LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.197     2.104    s1/LED_out_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I1_O)        0.045     2.149 r  s1/LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.816     2.965    LED_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.216 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.216    LED_out[3]
    K13                                                               r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.936ns  (logic 1.469ns (50.044%)  route 1.467ns (49.956%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.274     1.898    s1/LED_activating_counter[0]
    SLICE_X36Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.943 f  s1/LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.228     2.172    s1/LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I2_O)        0.045     2.217 r  s1/LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.964     3.181    LED_out_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.419 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.419    LED_out[0]
    L18                                                               r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.079ns  (logic 1.461ns (47.446%)  route 1.618ns (52.554%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.277     1.901    s1/LED_activating_counter[0]
    SLICE_X34Y102        LUT2 (Prop_lut2_I1_O)        0.045     1.946 r  s1/Anode_Activate_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.341     3.288    Anode_Activate_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.562 r  Anode_Activate_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.562    Anode_Activate[2]
    T9                                                                r  Anode_Activate[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.085ns  (logic 1.465ns (47.494%)  route 1.620ns (52.506%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.229     1.854    s1/LED_activating_counter[0]
    SLICE_X37Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.899 f  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.212     2.110    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I0_O)        0.045     2.155 r  s1/LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.179     3.334    LED_out_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.569 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.569    LED_out[2]
    P15                                                               r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.465ns  (logic 1.568ns (45.261%)  route 1.897ns (54.739%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.274     1.898    s1/LED_activating_counter[0]
    SLICE_X36Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.943 f  s1/LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.228     2.172    s1/LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I0_O)        0.048     2.220 r  s1/LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.394     3.614    LED_out_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.334     4.948 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.948    LED_out[1]
    T11                                                               r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.541ns  (logic 1.580ns (44.632%)  route 1.961ns (55.368%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.229     1.854    s1/LED_activating_counter[0]
    SLICE_X37Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.899 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.212     2.110    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y102        LUT3 (Prop_lut3_I1_O)        0.049     2.159 r  s1/LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.520     3.679    LED_out_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.345     5.025 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.025    LED_out[6]
    T10                                                               r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.965ns  (logic 1.477ns (29.738%)  route 3.489ns (70.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          3.489     4.965    s1/clk_rst_IBUF
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503     4.925    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.965ns  (logic 1.477ns (29.738%)  route 3.489ns (70.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          3.489     4.965    s1/clk_rst_IBUF
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503     4.925    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[17]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.965ns  (logic 1.477ns (29.738%)  route 3.489ns (70.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          3.489     4.965    s1/clk_rst_IBUF
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503     4.925    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[18]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.965ns  (logic 1.477ns (29.738%)  route 3.489ns (70.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          3.489     4.965    s1/clk_rst_IBUF
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503     4.925    s1/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  s1/refresh_counter_reg[19]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.827ns  (logic 1.477ns (30.590%)  route 3.350ns (69.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          3.350     4.827    s1/clk_rst_IBUF
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504     4.926    s1/clk_IBUF_BUFG
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[12]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.827ns  (logic 1.477ns (30.590%)  route 3.350ns (69.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          3.350     4.827    s1/clk_rst_IBUF
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504     4.926    s1/clk_IBUF_BUFG
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[13]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.827ns  (logic 1.477ns (30.590%)  route 3.350ns (69.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          3.350     4.827    s1/clk_rst_IBUF
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504     4.926    s1/clk_IBUF_BUFG
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[14]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.827ns  (logic 1.477ns (30.590%)  route 3.350ns (69.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          3.350     4.827    s1/clk_rst_IBUF
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504     4.926    s1/clk_IBUF_BUFG
    SLICE_X35Y102        FDRE                                         r  s1/refresh_counter_reg[15]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.816ns  (logic 1.477ns (30.659%)  route 3.340ns (69.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          3.340     4.816    s1/clk_rst_IBUF
    SLICE_X35Y100        FDRE                                         r  s1/refresh_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504     4.926    s1/clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  s1/refresh_counter_reg[4]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.816ns  (logic 1.477ns (30.659%)  route 3.340ns (69.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          3.340     4.816    s1/clk_rst_IBUF
    SLICE_X35Y100        FDRE                                         r  s1/refresh_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504     4.926    s1/clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  s1/refresh_counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            clkDiv/tempClk_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.244ns (19.110%)  route 1.035ns (80.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          1.035     1.279    clkDiv/clk_rst_IBUF
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.244ns (16.027%)  route 1.281ns (83.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          1.281     1.525    s1/clk_rst_IBUF
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.007    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[0]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.244ns (16.027%)  route 1.281ns (83.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          1.281     1.525    s1/clk_rst_IBUF
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.007    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[1]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.244ns (16.027%)  route 1.281ns (83.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          1.281     1.525    s1/clk_rst_IBUF
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.007    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[2]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.244ns (16.027%)  route 1.281ns (83.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          1.281     1.525    s1/clk_rst_IBUF
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.007    s1/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  s1/refresh_counter_reg[3]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.531ns  (logic 0.289ns (18.908%)  route 1.241ns (81.092%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          1.241     1.486    clkDiv/clk_rst_IBUF
    SLICE_X52Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.531 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.531    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkDiv/cnt_reg[0]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.577ns  (logic 0.244ns (15.505%)  route 1.332ns (84.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          1.332     1.577    s1/clk_rst_IBUF
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[10]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.577ns  (logic 0.244ns (15.505%)  route 1.332ns (84.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          1.332     1.577    s1/clk_rst_IBUF
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[11]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.577ns  (logic 0.244ns (15.505%)  route 1.332ns (84.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          1.332     1.577    s1/clk_rst_IBUF
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[8]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.577ns  (logic 0.244ns (15.505%)  route 1.332ns (84.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          1.332     1.577    s1/clk_rst_IBUF
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X35Y101        FDRE                                         r  s1/refresh_counter_reg[9]/C





