INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.gen/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU_Flag_Handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Flag_Handler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU_input_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_input_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Datamemory_addr_translater.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datamemory_addr_translater
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/EXCEPTION_Handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXCEPTION_Handler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/EXE_MEM_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/EXE_MEM_var_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_var_convert
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ID_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_Controller
INFO: [VRFC 10-2458] undeclared symbol Sel_pipeline_out, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ID_Controller.v:261]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ID_EXE_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ID_EXE_var_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_var_convert
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/IF_ID_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/IO_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Immediate_dealing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_dealing
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Instruction_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MEM_WB_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MEM_WB_var_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_var_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU_TOP
INFO: [VRFC 10-2458] undeclared symbol ID_rf_write, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:99]
INFO: [VRFC 10-2458] undeclared symbol EXE_immediate, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:106]
INFO: [VRFC 10-2458] undeclared symbol EXE_Exception_event_control, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:111]
INFO: [VRFC 10-2458] undeclared symbol EXE_immediate_MEM, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:113]
INFO: [VRFC 10-2458] undeclared symbol EXE_ALU_Result_MEM, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:113]
INFO: [VRFC 10-2458] undeclared symbol EXE_REGrs_MEM, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:113]
INFO: [VRFC 10-2458] undeclared symbol EXE_REGrt_MEM, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:113]
INFO: [VRFC 10-2458] undeclared symbol EXE_alu_flag_MEM, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:113]
INFO: [VRFC 10-2458] undeclared symbol EXE_Exception_event_control_MEM, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:113]
INFO: [VRFC 10-2458] undeclared symbol EXE_PC_next_4_MEM, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:113]
INFO: [VRFC 10-2458] undeclared symbol MEM_PC_next_4, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:116]
INFO: [VRFC 10-2458] undeclared symbol MEM_alu_flag_WB, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:124]
INFO: [VRFC 10-2458] undeclared symbol MEM_PC_next_4_WB, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:124]
INFO: [VRFC 10-2458] undeclared symbol WB_PC_next_4, assumed default net type wire [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/PC_next_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_next_add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Register_wirte_address_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_wirte_address_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datamemory_writecontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamemory_writecontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/writeback_data_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_data_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/TOP test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPtest
