{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 14:30:18 2011 " "Info: Processing started: Tue Nov 22 14:30:18 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Inclinometer -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Inclinometer -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file FSM.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-RTL " "Info: Found design unit 1: FSM-RTL" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_cnt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file baud_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_cnt-RTL " "Info: Found design unit 1: baud_cnt-RTL" {  } { { "baud_cnt.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/baud_cnt.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 baud_cnt " "Info: Found entity 1: baud_cnt" {  } { { "baud_cnt.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/baud_cnt.vhd" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmu_uart_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mmu_uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mmu_uart_top-RTL " "Info: Found design unit 1: mmu_uart_top-RTL" {  } { { "mmu_uart_top.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/mmu_uart_top.vhd" 104 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mmu_uart_top " "Info: Found entity 1: mmu_uart_top" {  } { { "mmu_uart_top.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/mmu_uart_top.vhd" 77 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX-RTL " "Info: Found design unit 1: RX-RTL" {  } { { "rx.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/rx.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RX " "Info: Found entity 1: RX" {  } { { "rx.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/rx.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx-RTL " "Info: Found design unit 1: tx-RTL" {  } { { "tx.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/tx.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tx " "Info: Found entity 1: tx" {  } { { "tx.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/tx.vhd" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Encoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder-quad_enc " "Info: Found design unit 1: Encoder-quad_enc" {  } { { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Info: Found entity 1: Encoder" {  } { { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SPI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI-RTL " "Info: Found design unit 1: SPI-RTL" {  } { { "SPI.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/SPI.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Info: Found entity 1: SPI" {  } { { "SPI.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/SPI.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UartController.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file UartController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UartController-TransmittEncoder " "Info: Found design unit 1: UartController-TransmittEncoder" {  } { { "UartController.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/UartController.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UartController " "Info: Found entity 1: UartController" {  } { { "UartController.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/UartController.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Info: Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:inst " "Info: Elaborating entity \"SPI\" for hierarchy \"SPI:inst\"" {  } { { "test.bdf" "inst" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 288 528 720 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Dout SPI.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at SPI.vhd(13): used implicit default value for signal \"Dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SPI.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/SPI.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Warning: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/lpm_counter0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 256 192 336 320 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_amh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_amh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_amh " "Info: Found entity 1: cntr_amh" {  } { { "db/cntr_amh.tdf" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/db/cntr_amh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_amh lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated " "Info: Elaborating entity \"cntr_amh\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu_uart_top mmu_uart_top:inst9 " "Info: Elaborating entity \"mmu_uart_top\" for hierarchy \"mmu_uart_top:inst9\"" {  } { { "test.bdf" "inst9" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 944 288 504 1136 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_cnt mmu_uart_top:inst9\|baud_cnt:baud_cnt_u0 " "Info: Elaborating entity \"baud_cnt\" for hierarchy \"mmu_uart_top:inst9\|baud_cnt:baud_cnt_u0\"" {  } { { "mmu_uart_top.vhd" "baud_cnt_u0" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/mmu_uart_top.vhd" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx mmu_uart_top:inst9\|tx:tx_u0 " "Info: Elaborating entity \"tx\" for hierarchy \"mmu_uart_top:inst9\|tx:tx_u0\"" {  } { { "mmu_uart_top.vhd" "tx_u0" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/mmu_uart_top.vhd" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX mmu_uart_top:inst9\|RX:rx_u0 " "Info: Elaborating entity \"RX\" for hierarchy \"mmu_uart_top:inst9\|RX:rx_u0\"" {  } { { "mmu_uart_top.vhd" "rx_u0" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/mmu_uart_top.vhd" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartController UartController:inst3 " "Info: Elaborating entity \"UartController\" for hierarchy \"UartController:inst3\"" {  } { { "test.bdf" "inst3" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 640 -8 344 832 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder Encoder:inst5 " "Info: Elaborating entity \"Encoder\" for hierarchy \"Encoder:inst5\"" {  } { { "test.bdf" "inst5" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 1256 384 616 1448 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT_1 Encoder.vhd(49) " "Warning (10492): VHDL Process Statement warning at Encoder.vhd(49): signal \"COUNT_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT_2 Encoder.vhd(51) " "Warning (10492): VHDL Process Statement warning at Encoder.vhd(51): signal \"COUNT_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst14 " "Info: Elaborating entity \"FSM\" for hierarchy \"FSM:inst14\"" {  } { { "test.bdf" "inst14" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { -48 520 656 80 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeroes FSM.vhdl(19) " "Warning (10540): VHDL Signal Declaration warning at FSM.vhdl(19): used explicit default value for signal \"zeroes\" because signal was never assigned a value" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "countout FSM.vhdl(22) " "Warning (10036): Verilog HDL or VHDL warning at FSM.vhdl(22): object \"countout\" assigned a value but never read" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "SPI.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/SPI.vhd" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[38\] FSM:inst14\|shiftregister\[38\]~_emulated FSM:inst14\|shiftregister\[38\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[38\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[38\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[38\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[39\] FSM:inst14\|shiftregister\[39\]~_emulated FSM:inst14\|shiftregister\[39\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[39\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[39\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[39\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[37\] FSM:inst14\|shiftregister\[37\]~_emulated FSM:inst14\|shiftregister\[37\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[37\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[37\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[37\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[40\] FSM:inst14\|shiftregister\[40\]~_emulated FSM:inst14\|shiftregister\[40\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[40\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[40\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[40\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[22\] FSM:inst14\|shiftregister\[22\]~_emulated FSM:inst14\|shiftregister\[22\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[22\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[22\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[22\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[23\] FSM:inst14\|shiftregister\[23\]~_emulated FSM:inst14\|shiftregister\[23\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[23\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[23\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[23\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[21\] FSM:inst14\|shiftregister\[21\]~_emulated FSM:inst14\|shiftregister\[21\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[21\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[21\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[21\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[24\] FSM:inst14\|shiftregister\[24\]~_emulated FSM:inst14\|shiftregister\[24\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[24\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[24\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[24\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[6\] FSM:inst14\|shiftregister\[6\]~_emulated FSM:inst14\|shiftregister\[6\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[6\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[6\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[6\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[7\] FSM:inst14\|shiftregister\[7\]~_emulated FSM:inst14\|shiftregister\[7\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[7\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[7\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[7\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[5\] FSM:inst14\|shiftregister\[5\]~_emulated FSM:inst14\|shiftregister\[5\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[5\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[5\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[5\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[8\] FSM:inst14\|shiftregister\[8\]~_emulated FSM:inst14\|shiftregister\[8\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[8\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[8\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[8\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[54\] FSM:inst14\|shiftregister\[54\]~_emulated FSM:inst14\|shiftregister\[54\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[54\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[54\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[54\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[55\] FSM:inst14\|shiftregister\[55\]~_emulated FSM:inst14\|shiftregister\[55\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[55\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[55\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[55\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[53\] FSM:inst14\|shiftregister\[53\]~_emulated FSM:inst14\|shiftregister\[53\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[53\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[53\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[53\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[56\] FSM:inst14\|shiftregister\[56\]~_emulated FSM:inst14\|shiftregister\[56\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[56\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[56\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[56\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[19\] FSM:inst14\|shiftregister\[19\]~_emulated FSM:inst14\|shiftregister\[19\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[19\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[19\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[19\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[18\] FSM:inst14\|shiftregister\[18\]~_emulated FSM:inst14\|shiftregister\[18\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[18\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[18\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[18\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[17\] FSM:inst14\|shiftregister\[17\]~_emulated FSM:inst14\|shiftregister\[17\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[17\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[17\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[17\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[20\] FSM:inst14\|shiftregister\[20\]~_emulated FSM:inst14\|shiftregister\[20\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[20\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[20\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[20\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[35\] FSM:inst14\|shiftregister\[35\]~_emulated FSM:inst14\|shiftregister\[35\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[35\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[35\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[35\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[34\] FSM:inst14\|shiftregister\[34\]~_emulated FSM:inst14\|shiftregister\[34\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[34\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[34\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[34\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[33\] FSM:inst14\|shiftregister\[33\]~_emulated FSM:inst14\|shiftregister\[33\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[33\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[33\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[33\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[36\] FSM:inst14\|shiftregister\[36\]~_emulated FSM:inst14\|shiftregister\[36\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[36\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[36\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[36\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[3\] FSM:inst14\|shiftregister\[3\]~_emulated FSM:inst14\|shiftregister\[3\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[3\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[3\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[3\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[2\] FSM:inst14\|shiftregister\[2\]~_emulated FSM:inst14\|shiftregister\[2\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[2\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[2\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[2\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[1\] FSM:inst14\|shiftregister\[1\]~_emulated FSM:inst14\|shiftregister\[1\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[1\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[1\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[1\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[4\] FSM:inst14\|shiftregister\[4\]~_emulated FSM:inst14\|shiftregister\[4\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[4\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[4\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[4\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[51\] FSM:inst14\|shiftregister\[51\]~_emulated FSM:inst14\|shiftregister\[51\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[51\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[51\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[51\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[50\] FSM:inst14\|shiftregister\[50\]~_emulated FSM:inst14\|shiftregister\[50\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[50\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[50\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[50\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[49\] FSM:inst14\|shiftregister\[49\]~_emulated FSM:inst14\|shiftregister\[49\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[49\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[49\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[49\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[52\] FSM:inst14\|shiftregister\[52\]~_emulated FSM:inst14\|shiftregister\[52\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[52\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[52\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[52\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[30\] FSM:inst14\|shiftregister\[30\]~_emulated FSM:inst14\|shiftregister\[30\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[30\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[30\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[30\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[31\] FSM:inst14\|shiftregister\[31\]~_emulated FSM:inst14\|shiftregister\[31\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[31\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[31\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[31\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[29\] FSM:inst14\|shiftregister\[29\]~_emulated FSM:inst14\|shiftregister\[29\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[29\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[29\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[29\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[32\] FSM:inst14\|shiftregister\[32\]~_emulated FSM:inst14\|shiftregister\[32\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[32\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[32\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[32\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[14\] FSM:inst14\|shiftregister\[14\]~_emulated FSM:inst14\|shiftregister\[14\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[14\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[14\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[14\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[15\] FSM:inst14\|shiftregister\[15\]~_emulated FSM:inst14\|shiftregister\[15\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[15\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[15\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[15\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[13\] FSM:inst14\|shiftregister\[13\]~_emulated FSM:inst14\|shiftregister\[13\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[13\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[13\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[13\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[16\] FSM:inst14\|shiftregister\[16\]~_emulated FSM:inst14\|shiftregister\[16\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[16\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[16\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[16\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[0\] FSM:inst14\|shiftregister\[0\]~_emulated FSM:inst14\|shiftregister\[0\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[0\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[0\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[0\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[46\] FSM:inst14\|shiftregister\[46\]~_emulated FSM:inst14\|shiftregister\[46\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[46\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[46\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[46\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[47\] FSM:inst14\|shiftregister\[47\]~_emulated FSM:inst14\|shiftregister\[47\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[47\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[47\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[47\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[45\] FSM:inst14\|shiftregister\[45\]~_emulated FSM:inst14\|shiftregister\[45\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[45\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[45\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[45\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[48\] FSM:inst14\|shiftregister\[48\]~_emulated FSM:inst14\|shiftregister\[48\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[48\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[48\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[48\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[27\] FSM:inst14\|shiftregister\[27\]~_emulated FSM:inst14\|shiftregister\[27\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[27\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[27\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[27\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[26\] FSM:inst14\|shiftregister\[26\]~_emulated FSM:inst14\|shiftregister\[26\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[26\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[26\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[26\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[25\] FSM:inst14\|shiftregister\[25\]~_emulated FSM:inst14\|shiftregister\[25\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[25\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[25\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[25\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[28\] FSM:inst14\|shiftregister\[28\]~_emulated FSM:inst14\|shiftregister\[28\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[28\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[28\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[28\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[43\] FSM:inst14\|shiftregister\[43\]~_emulated FSM:inst14\|shiftregister\[43\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[43\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[43\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[43\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[42\] FSM:inst14\|shiftregister\[42\]~_emulated FSM:inst14\|shiftregister\[42\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[42\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[42\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[42\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[41\] FSM:inst14\|shiftregister\[41\]~_emulated FSM:inst14\|shiftregister\[41\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[41\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[41\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[41\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[44\] FSM:inst14\|shiftregister\[44\]~_emulated FSM:inst14\|shiftregister\[44\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[44\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[44\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[44\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[11\] FSM:inst14\|shiftregister\[11\]~_emulated FSM:inst14\|shiftregister\[11\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[11\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[11\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[11\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[10\] FSM:inst14\|shiftregister\[10\]~_emulated FSM:inst14\|shiftregister\[10\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[10\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[10\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[10\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[9\] FSM:inst14\|shiftregister\[9\]~_emulated FSM:inst14\|shiftregister\[9\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[9\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[9\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[9\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[12\] FSM:inst14\|shiftregister\[12\]~_emulated FSM:inst14\|shiftregister\[12\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[12\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[12\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[12\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[59\] FSM:inst14\|shiftregister\[59\]~_emulated FSM:inst14\|shiftregister\[59\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[59\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[59\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[59\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[58\] FSM:inst14\|shiftregister\[58\]~_emulated FSM:inst14\|shiftregister\[58\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[58\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[58\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[58\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[57\] FSM:inst14\|shiftregister\[57\]~_emulated FSM:inst14\|shiftregister\[57\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[57\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[57\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[57\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[60\] FSM:inst14\|shiftregister\[60\]~_emulated FSM:inst14\|shiftregister\[60\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[60\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[60\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[60\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[102\] FSM:inst14\|shiftregister\[102\]~_emulated FSM:inst14\|shiftregister\[102\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[102\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[102\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[102\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[86\] FSM:inst14\|shiftregister\[86\]~_emulated FSM:inst14\|shiftregister\[86\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[86\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[86\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[86\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[70\] FSM:inst14\|shiftregister\[70\]~_emulated FSM:inst14\|shiftregister\[70\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[70\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[70\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[70\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[118\] FSM:inst14\|shiftregister\[118\]~_emulated FSM:inst14\|shiftregister\[118\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[118\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[118\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[118\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[82\] FSM:inst14\|shiftregister\[82\]~_emulated FSM:inst14\|shiftregister\[82\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[82\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[82\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[82\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[98\] FSM:inst14\|shiftregister\[98\]~_emulated FSM:inst14\|shiftregister\[98\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[98\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[98\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[98\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[66\] FSM:inst14\|shiftregister\[66\]~_emulated FSM:inst14\|shiftregister\[66\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[66\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[66\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[66\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[114\] FSM:inst14\|shiftregister\[114\]~_emulated FSM:inst14\|shiftregister\[114\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[114\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[114\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[114\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[94\] FSM:inst14\|shiftregister\[94\]~_emulated FSM:inst14\|shiftregister\[94\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[94\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[94\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[94\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[78\] FSM:inst14\|shiftregister\[78\]~_emulated FSM:inst14\|shiftregister\[78\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[78\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[78\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[78\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[62\] FSM:inst14\|shiftregister\[62\]~_emulated FSM:inst14\|shiftregister\[62\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[62\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[62\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[62\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[110\] FSM:inst14\|shiftregister\[110\]~_emulated FSM:inst14\|shiftregister\[110\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[110\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[110\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[110\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[90\] FSM:inst14\|shiftregister\[90\]~_emulated FSM:inst14\|shiftregister\[90\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[90\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[90\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[90\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[106\] FSM:inst14\|shiftregister\[106\]~_emulated FSM:inst14\|shiftregister\[106\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[106\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[106\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[106\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[74\] FSM:inst14\|shiftregister\[74\]~_emulated FSM:inst14\|shiftregister\[74\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[74\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[74\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[74\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[122\] FSM:inst14\|shiftregister\[122\]~_emulated FSM:inst14\|shiftregister\[122\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[122\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[122\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[122\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[83\] FSM:inst14\|shiftregister\[83\]~_emulated FSM:inst14\|shiftregister\[83\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[83\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[83\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[83\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[99\] FSM:inst14\|shiftregister\[99\]~_emulated FSM:inst14\|shiftregister\[99\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[99\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[99\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[99\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[67\] FSM:inst14\|shiftregister\[67\]~_emulated FSM:inst14\|shiftregister\[67\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[67\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[67\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[67\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[115\] FSM:inst14\|shiftregister\[115\]~_emulated FSM:inst14\|shiftregister\[115\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[115\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[115\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[115\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[103\] FSM:inst14\|shiftregister\[103\]~_emulated FSM:inst14\|shiftregister\[103\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[103\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[103\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[103\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[87\] FSM:inst14\|shiftregister\[87\]~_emulated FSM:inst14\|shiftregister\[87\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[87\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[87\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[87\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[71\] FSM:inst14\|shiftregister\[71\]~_emulated FSM:inst14\|shiftregister\[71\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[71\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[71\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[71\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[119\] FSM:inst14\|shiftregister\[119\]~_emulated FSM:inst14\|shiftregister\[119\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[119\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[119\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[119\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[95\] FSM:inst14\|shiftregister\[95\]~_emulated FSM:inst14\|shiftregister\[95\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[95\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[95\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[95\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[79\] FSM:inst14\|shiftregister\[79\]~_emulated FSM:inst14\|shiftregister\[79\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[79\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[79\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[79\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[63\] FSM:inst14\|shiftregister\[63\]~_emulated FSM:inst14\|shiftregister\[63\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[63\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[63\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[63\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[111\] FSM:inst14\|shiftregister\[111\]~_emulated FSM:inst14\|shiftregister\[111\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[111\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[111\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[111\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[91\] FSM:inst14\|shiftregister\[91\]~_emulated FSM:inst14\|shiftregister\[91\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[91\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[91\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[91\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[107\] FSM:inst14\|shiftregister\[107\]~_emulated FSM:inst14\|shiftregister\[107\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[107\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[107\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[107\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[75\] FSM:inst14\|shiftregister\[75\]~_emulated FSM:inst14\|shiftregister\[75\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[75\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[75\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[75\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[123\] FSM:inst14\|shiftregister\[123\]~_emulated FSM:inst14\|shiftregister\[123\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[123\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[123\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[123\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[81\] FSM:inst14\|shiftregister\[81\]~_emulated FSM:inst14\|shiftregister\[81\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[81\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[81\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[81\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[97\] FSM:inst14\|shiftregister\[97\]~_emulated FSM:inst14\|shiftregister\[97\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[97\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[97\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[97\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[65\] FSM:inst14\|shiftregister\[65\]~_emulated FSM:inst14\|shiftregister\[65\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[65\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[65\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[65\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[113\] FSM:inst14\|shiftregister\[113\]~_emulated FSM:inst14\|shiftregister\[113\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[113\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[113\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[113\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[101\] FSM:inst14\|shiftregister\[101\]~_emulated FSM:inst14\|shiftregister\[101\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[101\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[101\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[101\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[85\] FSM:inst14\|shiftregister\[85\]~_emulated FSM:inst14\|shiftregister\[85\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[85\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[85\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[85\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[69\] FSM:inst14\|shiftregister\[69\]~_emulated FSM:inst14\|shiftregister\[69\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[69\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[69\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[69\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[117\] FSM:inst14\|shiftregister\[117\]~_emulated FSM:inst14\|shiftregister\[117\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[117\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[117\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[117\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[93\] FSM:inst14\|shiftregister\[93\]~_emulated FSM:inst14\|shiftregister\[93\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[93\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[93\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[93\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[77\] FSM:inst14\|shiftregister\[77\]~_emulated FSM:inst14\|shiftregister\[77\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[77\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[77\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[77\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[61\] FSM:inst14\|shiftregister\[61\]~_emulated FSM:inst14\|shiftregister\[61\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[61\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[61\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[61\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[109\] FSM:inst14\|shiftregister\[109\]~_emulated FSM:inst14\|shiftregister\[109\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[109\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[109\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[109\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[89\] FSM:inst14\|shiftregister\[89\]~_emulated FSM:inst14\|shiftregister\[89\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[89\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[89\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[89\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[105\] FSM:inst14\|shiftregister\[105\]~_emulated FSM:inst14\|shiftregister\[105\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[105\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[105\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[105\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[73\] FSM:inst14\|shiftregister\[73\]~_emulated FSM:inst14\|shiftregister\[73\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[73\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[73\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[73\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[121\] FSM:inst14\|shiftregister\[121\]~_emulated FSM:inst14\|shiftregister\[121\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[121\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[121\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[121\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[104\] FSM:inst14\|shiftregister\[104\]~_emulated FSM:inst14\|shiftregister\[104\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[104\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[104\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[104\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[100\] FSM:inst14\|shiftregister\[100\]~_emulated FSM:inst14\|shiftregister\[100\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[100\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[100\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[100\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[96\] FSM:inst14\|shiftregister\[96\]~_emulated FSM:inst14\|shiftregister\[96\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[96\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[96\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[96\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[108\] FSM:inst14\|shiftregister\[108\]~_emulated FSM:inst14\|shiftregister\[108\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[108\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[108\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[108\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[84\] FSM:inst14\|shiftregister\[84\]~_emulated FSM:inst14\|shiftregister\[84\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[84\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[84\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[84\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[88\] FSM:inst14\|shiftregister\[88\]~_emulated FSM:inst14\|shiftregister\[88\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[88\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[88\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[88\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[80\] FSM:inst14\|shiftregister\[80\]~_emulated FSM:inst14\|shiftregister\[80\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[80\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[80\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[80\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[92\] FSM:inst14\|shiftregister\[92\]~_emulated FSM:inst14\|shiftregister\[92\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[92\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[92\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[92\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[72\] FSM:inst14\|shiftregister\[72\]~_emulated FSM:inst14\|shiftregister\[72\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[72\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[72\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[72\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[68\] FSM:inst14\|shiftregister\[68\]~_emulated FSM:inst14\|shiftregister\[68\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[68\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[68\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[68\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[64\] FSM:inst14\|shiftregister\[64\]~_emulated FSM:inst14\|shiftregister\[64\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[64\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[64\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[64\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[76\] FSM:inst14\|shiftregister\[76\]~_emulated FSM:inst14\|shiftregister\[76\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[76\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[76\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[76\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[116\] FSM:inst14\|shiftregister\[116\]~_emulated FSM:inst14\|shiftregister\[116\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[116\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[116\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[116\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[120\] FSM:inst14\|shiftregister\[120\]~_emulated FSM:inst14\|shiftregister\[120\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[120\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[120\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[120\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[112\] FSM:inst14\|shiftregister\[112\]~_emulated FSM:inst14\|shiftregister\[112\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[112\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[112\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[112\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[124\] FSM:inst14\|shiftregister\[124\]~_emulated FSM:inst14\|shiftregister\[124\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[124\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[124\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[124\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[134\] FSM:inst14\|shiftregister\[134\]~_emulated FSM:inst14\|shiftregister\[134\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[134\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[134\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[134\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[130\] FSM:inst14\|shiftregister\[130\]~_emulated FSM:inst14\|shiftregister\[130\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[130\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[130\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[130\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[126\] FSM:inst14\|shiftregister\[126\]~_emulated FSM:inst14\|shiftregister\[126\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[126\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[126\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[126\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[138\] FSM:inst14\|shiftregister\[138\]~_emulated FSM:inst14\|shiftregister\[138\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[138\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[138\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[138\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[131\] FSM:inst14\|shiftregister\[131\]~_emulated FSM:inst14\|shiftregister\[131\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[131\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[131\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[131\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[135\] FSM:inst14\|shiftregister\[135\]~_emulated FSM:inst14\|shiftregister\[135\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[135\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[135\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[135\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[127\] FSM:inst14\|shiftregister\[127\]~_emulated FSM:inst14\|shiftregister\[127\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[127\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[127\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[127\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[139\] FSM:inst14\|shiftregister\[139\]~_emulated FSM:inst14\|shiftregister\[139\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[139\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[139\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[139\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[129\] FSM:inst14\|shiftregister\[129\]~_emulated FSM:inst14\|shiftregister\[129\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[129\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[129\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[129\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[133\] FSM:inst14\|shiftregister\[133\]~_emulated FSM:inst14\|shiftregister\[133\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[133\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[133\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[133\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[125\] FSM:inst14\|shiftregister\[125\]~_emulated FSM:inst14\|shiftregister\[125\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[125\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[125\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[125\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[137\] FSM:inst14\|shiftregister\[137\]~_emulated FSM:inst14\|shiftregister\[137\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[137\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[137\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[137\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[136\] FSM:inst14\|shiftregister\[136\]~_emulated FSM:inst14\|shiftregister\[136\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[136\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[136\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[136\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[132\] FSM:inst14\|shiftregister\[132\]~_emulated FSM:inst14\|shiftregister\[132\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[132\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[132\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[132\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[128\] FSM:inst14\|shiftregister\[128\]~_emulated FSM:inst14\|shiftregister\[128\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[128\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[128\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[128\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[140\] FSM:inst14\|shiftregister\[140\]~_emulated FSM:inst14\|shiftregister\[140\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[140\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[140\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[140\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[147\] FSM:inst14\|shiftregister\[147\]~_emulated FSM:inst14\|shiftregister\[147\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[147\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[147\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[147\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[151\] FSM:inst14\|shiftregister\[151\]~_emulated FSM:inst14\|shiftregister\[151\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[151\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[151\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[151\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[143\] FSM:inst14\|shiftregister\[143\]~_emulated FSM:inst14\|shiftregister\[143\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[143\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[143\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[143\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[155\] FSM:inst14\|shiftregister\[155\]~_emulated FSM:inst14\|shiftregister\[155\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[155\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[155\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[155\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[150\] FSM:inst14\|shiftregister\[150\]~_emulated FSM:inst14\|shiftregister\[150\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[150\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[150\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[150\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[146\] FSM:inst14\|shiftregister\[146\]~_emulated FSM:inst14\|shiftregister\[146\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[146\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[146\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[146\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[142\] FSM:inst14\|shiftregister\[142\]~_emulated FSM:inst14\|shiftregister\[142\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[142\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[142\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[142\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[154\] FSM:inst14\|shiftregister\[154\]~_emulated FSM:inst14\|shiftregister\[154\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[154\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[154\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[154\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[145\] FSM:inst14\|shiftregister\[145\]~_emulated FSM:inst14\|shiftregister\[145\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[145\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[145\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[145\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[149\] FSM:inst14\|shiftregister\[149\]~_emulated FSM:inst14\|shiftregister\[149\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[149\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[149\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[149\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[141\] FSM:inst14\|shiftregister\[141\]~_emulated FSM:inst14\|shiftregister\[141\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[141\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[141\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[141\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[153\] FSM:inst14\|shiftregister\[153\]~_emulated FSM:inst14\|shiftregister\[153\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[153\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[153\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[153\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[152\] FSM:inst14\|shiftregister\[152\]~_emulated FSM:inst14\|shiftregister\[152\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[152\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[152\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[152\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[148\] FSM:inst14\|shiftregister\[148\]~_emulated FSM:inst14\|shiftregister\[148\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[148\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[148\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[148\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[144\] FSM:inst14\|shiftregister\[144\]~_emulated FSM:inst14\|shiftregister\[144\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[144\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[144\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[144\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[156\] FSM:inst14\|shiftregister\[156\]~_emulated FSM:inst14\|shiftregister\[156\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[156\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[156\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[156\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[157\] FSM:inst14\|shiftregister\[157\]~_emulated FSM:inst14\|shiftregister\[157\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[157\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[157\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[157\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[158\] FSM:inst14\|shiftregister\[158\]~_emulated FSM:inst14\|shiftregister\[158\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[158\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[158\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[158\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FSM:inst14\|shiftregister\[159\] FSM:inst14\|shiftregister\[159\]~_emulated FSM:inst14\|shiftregister\[159\]~latch " "Warning (13310): Register \"FSM:inst14\|shiftregister\[159\]\" is converted into an equivalent circuit using register \"FSM:inst14\|shiftregister\[159\]~_emulated\" and latch \"FSM:inst14\|shiftregister\[159\]~latch\"" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SPI_OUT GND " "Warning (13410): Pin \"SPI_OUT\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 376 888 1064 392 "SPI_OUT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI:inst\|csout Low " "Critical Warning: Register SPI:inst\|csout will power up to Low" {  } { { "SPI.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/SPI.vhd" 27 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI:inst\|Counter\[31\] Low " "Critical Warning: Register SPI:inst\|Counter\[31\] will power up to Low" {  } { { "SPI.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/SPI.vhd" 27 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI:inst\|Counter\[3\] High " "Critical Warning: Register SPI:inst\|Counter\[3\] will power up to High" {  } { { "SPI.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/SPI.vhd" 27 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI:inst\|Counter\[2\] High " "Critical Warning: Register SPI:inst\|Counter\[2\] will power up to High" {  } { { "SPI.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/SPI.vhd" 27 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI:inst\|Counter\[1\] High " "Critical Warning: Register SPI:inst\|Counter\[1\] will power up to High" {  } { { "SPI.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/SPI.vhd" 27 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "FSM:inst14\|incounter\[31\] Low " "Critical Warning: Register FSM:inst14\|incounter\[31\] will power up to Low" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 33 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "FSM:inst14\|incounter\[0\] Low " "Critical Warning: Register FSM:inst14\|incounter\[0\] will power up to Low" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 33 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2036 " "Info: Implemented 2036 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2016 " "Info: Implemented 2016 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 177 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 14:30:29 2011 " "Info: Processing ended: Tue Nov 22 14:30:29 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
