5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd always12.vcd -o always12.cdd -v always12.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always12.v 1 38 1
2 1 5 90009 2 1 4 0 0 a
2 2 5 90009 0 2a 1000 0 0 1 34 2
2 3 5 90009 4 29 100a 1 2 1 34 2
2 4 6 20006 1 3d 5002 0 0 1 34 2 $u0
1 a 3 30006 1 0 0 0 1 33 2
1 b 3 30009 1 0 0 0 1 33 2
4 4 6 3 0
4 3 1 4 0
3 1 main.$u0 "main.$u0" always12.v 0 16 1
2 5 7 b000e 1 0 1004 0 0 1 36 0
2 6 7 b000e 1 47 4 5 0 foobar.b
2 7 7 30011 1 3b 5002 0 6 1 34 2 foobar
2 8 8 70007 1 1 4 0 0 a
2 9 8 30009 1 39 6 8 0
2 10 9 50009 0 3d 5002 0 0 1 34 2 $u1
4 10 0 0 0
4 9 0 10 0
4 7 11 9 0
3 1 main.$u0.$u1 "main.$u0.$u1" always12.v 0 15 1
2 11 10 a000a 0 1 10 0 0 b
2 12 10 6000c 0 39 22 11 0
2 13 14 c000f 0 0 1010 0 0 1 36 0
2 14 14 80008 0 1 400 0 0 b
2 15 14 8000f 0 37 22 13 14
2 16 11 8000c 0 3d 5002 0 0 1 34 2 $u2
4 15 0 0 0
4 16 6 15 0
4 12 11 16 15
3 1 main.$u0.$u1.$u2 "main.$u0.$u1.$u2" always12.v 0 13 1
2 17 12 d0010 0 0 1010 0 0 1 36 0
2 18 12 90009 0 1 400 0 0 a
2 19 12 90010 0 37 22 17 18
4 19 11 0 0
3 1 main.$u3 "main.$u3" always12.v 0 28 1
3 3 main.foobar "main.foobar" always12.v 30 36 1
2 20 33 4 1 3d 5002 0 0 1 34 2 $u4
1 b 31 800006 1 0 0 0 1 33 2
1 a 32 830004 1 0 0 0 1 33 2
4 20 11 0 0
3 1 main.foobar.$u4 "main.foobar.$u4" always12.v 0 35 1
2 21 34 50005 1 1 4 0 0 b
2 22 34 10001 0 1 400 0 0 a
2 23 34 10005 1 37 6 21 22
4 23 11 0 0
