#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bc24b26c80 .scope module, "tb_CSP_RISCV_main" "tb_CSP_RISCV_main" 2 5;
 .timescale -9 -12;
v000001bc24b85140_0 .var "address", 31 0;
v000001bc24b864a0_0 .var "clock", 0 0;
v000001bc24b85780_0 .var "reset", 0 0;
v000001bc24b86400_0 .var "wEn", 0 0;
S_000001bc24b26e10 .scope module, "csp" "CSP_RISCV_main" 2 12, 3 11 0, S_000001bc24b26c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "wEn";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "address";
v000001bc24b82c00_0 .net "ALUop1", 1 0, v000001bc24b81760_0;  1 drivers
v000001bc24b81c60_0 .net "ALUscr", 0 0, v000001bc24b81f80_0;  1 drivers
v000001bc24b813a0_0 .net "PC", 31 0, v000001bc24b1f9e0_0;  1 drivers
v000001bc24b820c0_0 .net "address", 31 0, v000001bc24b85140_0;  1 drivers
v000001bc24b81440_0 .net "alu_opcode1", 3 0, v000001bc24b203e0_0;  1 drivers
v000001bc24b81800_0 .net "alu_out1", 31 0, v000001bc24b82b60_0;  1 drivers
v000001bc24b82160_0 .net "branch", 0 0, v000001bc24b81d00_0;  1 drivers
v000001bc24b82de0_0 .net "clock", 0 0, v000001bc24b864a0_0;  1 drivers
v000001bc24b81940_0 .net "dataRead1", 31 0, L_000001bc24b85460;  1 drivers
v000001bc24b82660_0 .net "immGen_out", 31 0, v000001bc24b81300_0;  1 drivers
v000001bc24b82700_0 .net "instruction1", 31 0, L_000001bc24b85500;  1 drivers
v000001bc24b81a80_0 .net "memRead", 0 0, v000001bc24b81da0_0;  1 drivers
v000001bc24b81b20_0 .net "memToReg", 0 0, v000001bc24b82e80_0;  1 drivers
v000001bc24b81bc0_0 .net "memWrite", 0 0, v000001bc24b828e0_0;  1 drivers
v000001bc24b81e40_0 .net "mux_out1", 31 0, L_000001bc24b85e60;  1 drivers
v000001bc24b82200_0 .net "mux_out2", 31 0, L_000001bc24b85320;  1 drivers
v000001bc24b822a0_0 .net "read_data01", 31 0, L_000001bc24b86c20;  1 drivers
v000001bc24b82340_0 .net "read_data02", 31 0, L_000001bc24b85c80;  1 drivers
v000001bc24b823e0_0 .net "regWrite", 0 0, v000001bc24b82d40_0;  1 drivers
v000001bc24b82520_0 .net "reset", 0 0, v000001bc24b85780_0;  1 drivers
v000001bc24b86a40_0 .net "wEn", 0 0, v000001bc24b86400_0;  1 drivers
L_000001bc24b85f00 .part L_000001bc24b85500, 15, 5;
L_000001bc24b86540 .part L_000001bc24b85500, 20, 5;
L_000001bc24b865e0 .part L_000001bc24b85500, 7, 5;
L_000001bc24b86900 .part L_000001bc24b85500, 25, 7;
L_000001bc24b85640 .part L_000001bc24b85500, 12, 3;
L_000001bc24b86180 .part L_000001bc24b85500, 0, 7;
S_000001bc24b0d750 .scope module, "ALUcontrol" "ALUcntrl" 3 82, 4 1 0, S_000001bc24b26e10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUop";
    .port_info 1 /INPUT 7 "func7";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /OUTPUT 4 "alu_opcode";
v000001bc24b1f800_0 .net "ALUop", 1 0, v000001bc24b81760_0;  alias, 1 drivers
v000001bc24b203e0_0 .var "alu_opcode", 3 0;
v000001bc24b1f300_0 .net "func3", 2 0, L_000001bc24b85640;  1 drivers
v000001bc24b20840_0 .net "func7", 6 0, L_000001bc24b86900;  1 drivers
E_000001bc24b1a400 .event anyedge, v000001bc24b1f800_0, v000001bc24b20840_0, v000001bc24b1f300_0;
S_000001bc24b0d8e0 .scope module, "DataMem" "dataMem" 3 73, 5 1 0, S_000001bc24b26e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "wEn";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "dataWrite";
    .port_info 5 /OUTPUT 32 "dataRead";
L_000001bc24bb0358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bc24b20d40_0 .net/2u *"_ivl_0", 31 0, L_000001bc24bb0358;  1 drivers
v000001bc24b20ac0_0 .net *"_ivl_2", 31 0, L_000001bc24b853c0;  1 drivers
v000001bc24b1fda0_0 .net "address", 31 0, v000001bc24b82b60_0;  alias, 1 drivers
v000001bc24b207a0_0 .net "clock", 0 0, v000001bc24b864a0_0;  alias, 1 drivers
v000001bc24b1fe40_0 .net "dataRead", 31 0, L_000001bc24b85460;  alias, 1 drivers
v000001bc24b20de0_0 .net "dataWrite", 31 0, L_000001bc24b85c80;  alias, 1 drivers
v000001bc24b20520 .array "memory", 0 1023, 31 0;
v000001bc24b1f080_0 .net "reset", 0 0, v000001bc24b85780_0;  alias, 1 drivers
v000001bc24b20160_0 .net "wEn", 0 0, v000001bc24b828e0_0;  alias, 1 drivers
E_000001bc24b19680 .event posedge, v000001bc24b207a0_0;
L_000001bc24b853c0 .array/port v000001bc24b20520, v000001bc24b82b60_0;
L_000001bc24b85460 .functor MUXZ 32, L_000001bc24b853c0, L_000001bc24bb0358, v000001bc24b85780_0, C4<>;
S_000001bc24af3ea0 .scope module, "Instmem" "instrMem" 3 29, 6 1 0, S_000001bc24b26e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "instruction";
L_000001bc24bb0088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001bc24ae3890 .functor XNOR 1, v000001bc24b85780_0, L_000001bc24bb0088, C4<0>, C4<0>;
v000001bc24b20b60_0 .net/2u *"_ivl_0", 0 0, L_000001bc24bb0088;  1 drivers
v000001bc24b1f260_0 .net *"_ivl_2", 0 0, L_000001bc24ae3890;  1 drivers
L_000001bc24bb00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bc24b205c0_0 .net/2u *"_ivl_4", 31 0, L_000001bc24bb00d0;  1 drivers
v000001bc24b1ff80_0 .net *"_ivl_6", 31 0, L_000001bc24b85be0;  1 drivers
v000001bc24b1f8a0_0 .net "address", 31 0, v000001bc24b1f9e0_0;  alias, 1 drivers
v000001bc24b1fb20 .array "inst_mem", 0 1023, 31 0;
v000001bc24b1f940_0 .net "instruction", 31 0, L_000001bc24b85500;  alias, 1 drivers
v000001bc24b20660_0 .net "reset", 0 0, v000001bc24b85780_0;  alias, 1 drivers
L_000001bc24b85be0 .array/port v000001bc24b1fb20, v000001bc24b1f9e0_0;
L_000001bc24b85500 .functor MUXZ 32, L_000001bc24b85be0, L_000001bc24bb00d0, L_000001bc24ae3890, C4<>;
S_000001bc24af4030 .scope module, "PC1" "PCfetch" 3 21, 7 1 0, S_000001bc24b26e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "target_PC";
    .port_info 4 /OUTPUT 32 "PC";
v000001bc24b20020_0 .net "PC", 31 0, v000001bc24b1f9e0_0;  alias, 1 drivers
v000001bc24b1f9e0_0 .var "PC_reg", 31 0;
v000001bc24b1fee0_0 .net "branch", 0 0, v000001bc24b81d00_0;  alias, 1 drivers
v000001bc24b200c0_0 .net "clock", 0 0, v000001bc24b864a0_0;  alias, 1 drivers
v000001bc24b20200_0 .net "reset", 0 0, v000001bc24b85780_0;  alias, 1 drivers
v000001bc24b1fa80_0 .net "target_PC", 31 0, v000001bc24b85140_0;  alias, 1 drivers
S_000001bc24aea7b0 .scope module, "Regfile" "regFile" 3 35, 8 1 0, S_000001bc24b26e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wEn";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
v000001bc24b1fbc0_0 .net *"_ivl_0", 31 0, L_000001bc24b855a0;  1 drivers
v000001bc24b1fd00_0 .net *"_ivl_10", 6 0, L_000001bc24b85820;  1 drivers
L_000001bc24bb01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bc24b1f3a0_0 .net *"_ivl_13", 1 0, L_000001bc24bb01a8;  1 drivers
L_000001bc24bb01f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bc24b20c00_0 .net/2u *"_ivl_14", 31 0, L_000001bc24bb01f0;  1 drivers
v000001bc24b20340_0 .net *"_ivl_18", 31 0, L_000001bc24b85280;  1 drivers
L_000001bc24bb0238 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bc24b1f4e0_0 .net *"_ivl_21", 30 0, L_000001bc24bb0238;  1 drivers
L_000001bc24bb0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bc24b1f580_0 .net/2u *"_ivl_22", 31 0, L_000001bc24bb0280;  1 drivers
v000001bc24b20480_0 .net *"_ivl_24", 0 0, L_000001bc24b858c0;  1 drivers
v000001bc24b20700_0 .net *"_ivl_26", 31 0, L_000001bc24b851e0;  1 drivers
v000001bc24b208e0_0 .net *"_ivl_28", 6 0, L_000001bc24b86d60;  1 drivers
L_000001bc24bb0118 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bc24b20980_0 .net *"_ivl_3", 30 0, L_000001bc24bb0118;  1 drivers
L_000001bc24bb02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bc24b1f620_0 .net *"_ivl_31", 1 0, L_000001bc24bb02c8;  1 drivers
L_000001bc24bb0310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bc24b20ca0_0 .net/2u *"_ivl_32", 31 0, L_000001bc24bb0310;  1 drivers
L_000001bc24bb0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bc24b20e80_0 .net/2u *"_ivl_4", 31 0, L_000001bc24bb0160;  1 drivers
v000001bc24b20f20_0 .net *"_ivl_6", 0 0, L_000001bc24b85d20;  1 drivers
v000001bc24b1f6c0_0 .net *"_ivl_8", 31 0, L_000001bc24b85dc0;  1 drivers
v000001bc24b1f760_0 .net "clock", 0 0, v000001bc24b864a0_0;  alias, 1 drivers
v000001bc24b16900_0 .net "read_data1", 31 0, L_000001bc24b86c20;  alias, 1 drivers
v000001bc24b82980_0 .net "read_data2", 31 0, L_000001bc24b85c80;  alias, 1 drivers
v000001bc24b816c0_0 .net "read_reg1", 4 0, L_000001bc24b85f00;  1 drivers
v000001bc24b814e0_0 .net "read_reg2", 4 0, L_000001bc24b86540;  1 drivers
v000001bc24b82840 .array "reg_file", 0 31, 31 0;
v000001bc24b819e0_0 .net "reset", 0 0, v000001bc24b85780_0;  alias, 1 drivers
v000001bc24b81ee0_0 .net "wEn", 0 0, v000001bc24b82d40_0;  alias, 1 drivers
v000001bc24b81120_0 .net "write_data", 31 0, L_000001bc24b85320;  alias, 1 drivers
v000001bc24b81260_0 .net "write_reg", 4 0, L_000001bc24b865e0;  1 drivers
L_000001bc24b855a0 .concat [ 1 31 0 0], v000001bc24b85780_0, L_000001bc24bb0118;
L_000001bc24b85d20 .cmp/eq 32, L_000001bc24b855a0, L_000001bc24bb0160;
L_000001bc24b85dc0 .array/port v000001bc24b82840, L_000001bc24b85820;
L_000001bc24b85820 .concat [ 5 2 0 0], L_000001bc24b85f00, L_000001bc24bb01a8;
L_000001bc24b86c20 .functor MUXZ 32, L_000001bc24bb01f0, L_000001bc24b85dc0, L_000001bc24b85d20, C4<>;
L_000001bc24b85280 .concat [ 1 31 0 0], v000001bc24b85780_0, L_000001bc24bb0238;
L_000001bc24b858c0 .cmp/eq 32, L_000001bc24b85280, L_000001bc24bb0280;
L_000001bc24b851e0 .array/port v000001bc24b82840, L_000001bc24b86d60;
L_000001bc24b86d60 .concat [ 5 2 0 0], L_000001bc24b86540, L_000001bc24bb02c8;
L_000001bc24b85c80 .functor MUXZ 32, L_000001bc24bb0310, L_000001bc24b851e0, L_000001bc24b858c0, C4<>;
S_000001bc24aea940 .scope module, "alu1" "alu" 3 66, 9 1 0, S_000001bc24b26e10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_opcode";
    .port_info 1 /INPUT 32 "in_a";
    .port_info 2 /INPUT 32 "in_b";
    .port_info 3 /OUTPUT 32 "alu_out";
v000001bc24b81580_0 .net "alu_opcode", 3 0, v000001bc24b203e0_0;  alias, 1 drivers
v000001bc24b82b60_0 .var "alu_out", 31 0;
v000001bc24b82480_0 .net "in_a", 31 0, L_000001bc24b86c20;  alias, 1 drivers
v000001bc24b82f20_0 .net "in_b", 31 0, L_000001bc24b85e60;  alias, 1 drivers
E_000001bc24b1a940 .event anyedge, v000001bc24b1fda0_0, v000001bc24b203e0_0, v000001bc24b82f20_0, v000001bc24b16900_0;
S_000001bc24b019d0 .scope module, "immi_gen" "immGen" 3 47, 10 1 0, S_000001bc24b26e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 32 "GenOut";
v000001bc24b81300_0 .var "GenOut", 31 0;
v000001bc24b81080_0 .net "inst", 31 0, L_000001bc24b85500;  alias, 1 drivers
E_000001bc24b1aec0 .event anyedge, v000001bc24b1f940_0;
S_000001bc24b01b60 .scope module, "mainController" "controller" 3 89, 11 1 0, S_000001bc24b26e10;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "ALUscr";
    .port_info 2 /OUTPUT 1 "memToReg";
    .port_info 3 /OUTPUT 1 "regWrite";
    .port_info 4 /OUTPUT 1 "memRead";
    .port_info 5 /OUTPUT 1 "memWrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 2 "ALUop";
v000001bc24b81760_0 .var "ALUop", 1 0;
v000001bc24b81f80_0 .var "ALUscr", 0 0;
v000001bc24b81d00_0 .var "branch", 0 0;
v000001bc24b81da0_0 .var "memRead", 0 0;
v000001bc24b82e80_0 .var "memToReg", 0 0;
v000001bc24b828e0_0 .var "memWrite", 0 0;
v000001bc24b82a20_0 .net "opcode", 6 0, L_000001bc24b86180;  1 drivers
v000001bc24b82d40_0 .var "regWrite", 0 0;
E_000001bc24b1b280/0 .event anyedge, v000001bc24b1f800_0, v000001bc24b1fee0_0, v000001bc24b20160_0, v000001bc24b81da0_0;
E_000001bc24b1b280/1 .event anyedge, v000001bc24b81ee0_0, v000001bc24b82e80_0, v000001bc24b81f80_0, v000001bc24b82a20_0;
E_000001bc24b1b280 .event/or E_000001bc24b1b280/0, E_000001bc24b1b280/1;
S_000001bc24aee050 .scope module, "mux1" "mux" 3 52, 12 1 0, S_000001bc24b26e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "mux_out";
v000001bc24b82020_0 .net "in0", 31 0, v000001bc24b81300_0;  alias, 1 drivers
v000001bc24b827a0_0 .net "in1", 31 0, L_000001bc24b85c80;  alias, 1 drivers
v000001bc24b82ac0_0 .net "mux_out", 31 0, L_000001bc24b85e60;  alias, 1 drivers
v000001bc24b81620_0 .net "sel", 0 0, v000001bc24b81f80_0;  alias, 1 drivers
L_000001bc24b85e60 .functor MUXZ 32, L_000001bc24b85c80, v000001bc24b81300_0, v000001bc24b81f80_0, C4<>;
S_000001bc24aee1e0 .scope module, "mux2" "mux" 3 59, 12 1 0, S_000001bc24b26e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "mux_out";
v000001bc24b82ca0_0 .net "in0", 31 0, L_000001bc24b85460;  alias, 1 drivers
v000001bc24b825c0_0 .net "in1", 31 0, v000001bc24b82b60_0;  alias, 1 drivers
v000001bc24b811c0_0 .net "mux_out", 31 0, L_000001bc24b85320;  alias, 1 drivers
v000001bc24b818a0_0 .net "sel", 0 0, v000001bc24b82e80_0;  alias, 1 drivers
L_000001bc24b85320 .functor MUXZ 32, v000001bc24b82b60_0, L_000001bc24b85460, v000001bc24b82e80_0, C4<>;
    .scope S_000001bc24af4030;
T_0 ;
    %wait E_000001bc24b19680;
    %load/vec4 v000001bc24b20200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bc24b1f9e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bc24b1fee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001bc24b1f9e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001bc24b1f9e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001bc24b1fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001bc24b1fa80_0;
    %store/vec4 v000001bc24b1f9e0_0, 0, 32;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bc24af3ea0;
T_1 ;
    %pushi/vec4 5466147, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bc24b1fb20, 4, 0;
    %pushi/vec4 5466163, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bc24b1fb20, 4, 0;
    %pushi/vec4 5466115, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bc24b1fb20, 4, 0;
    %pushi/vec4 5466211, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bc24b1fb20, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001bc24aea7b0;
T_2 ;
    %wait E_000001bc24b19680;
    %load/vec4 v000001bc24b81ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001bc24b81120_0;
    %load/vec4 v000001bc24b81260_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bc24b82840, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001bc24aea7b0;
T_3 ;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bc24b82840, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bc24b82840, 4, 0;
    %end;
    .thread T_3;
    .scope S_000001bc24b019d0;
T_4 ;
    %wait E_000001bc24b1aec0;
    %load/vec4 v000001bc24b81080_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001bc24b81080_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v000001bc24b81080_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bc24b81080_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001bc24b81080_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bc24b81080_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v000001bc24b81300_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bc24b81080_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v000001bc24b81080_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001bc24b81080_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v000001bc24b81300_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001bc24aea940;
T_5 ;
    %wait E_000001bc24b1a940;
    %load/vec4 v000001bc24b81580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000001bc24b82480_0;
    %load/vec4 v000001bc24b82f20_0;
    %and;
    %store/vec4 v000001bc24b82b60_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v000001bc24b82480_0;
    %load/vec4 v000001bc24b82f20_0;
    %or;
    %store/vec4 v000001bc24b82b60_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001bc24b82480_0;
    %load/vec4 v000001bc24b82f20_0;
    %add;
    %store/vec4 v000001bc24b82b60_0, 0, 32;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000001bc24b82480_0;
    %load/vec4 v000001bc24b82f20_0;
    %sub;
    %store/vec4 v000001bc24b82b60_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001bc24b0d8e0;
T_6 ;
    %wait E_000001bc24b19680;
    %load/vec4 v000001bc24b20160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001bc24b20de0_0;
    %ix/getv 3, v000001bc24b1fda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bc24b20520, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001bc24b0d8e0;
T_7 ;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bc24b20520, 4, 0;
    %end;
    .thread T_7;
    .scope S_000001bc24b0d750;
T_8 ;
    %wait E_000001bc24b1a400;
    %load/vec4 v000001bc24b1f800_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bc24b203e0_0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001bc24b1f800_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001bc24b203e0_0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001bc24b1f800_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001bc24b20840_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bc24b1f300_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bc24b203e0_0, 0, 4;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001bc24b1f800_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001bc24b20840_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bc24b1f300_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001bc24b203e0_0, 0, 4;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v000001bc24b1f800_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001bc24b20840_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bc24b1f300_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bc24b203e0_0, 0, 4;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000001bc24b1f800_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001bc24b20840_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bc24b1f300_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bc24b203e0_0, 0, 4;
T_8.10 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001bc24b01b60;
T_9 ;
    %wait E_000001bc24b1b280;
    %load/vec4 v000001bc24b82a20_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 34, 0, 8;
    %split/vec4 2;
    %assign/vec4 v000001bc24b81760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b81d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b828e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b81da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b82d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b82e80_0, 0;
    %assign/vec4 v000001bc24b81f80_0, 0;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 240, 0, 8;
    %split/vec4 2;
    %assign/vec4 v000001bc24b81760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b81d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b828e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b81da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b82d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b82e80_0, 0;
    %assign/vec4 v000001bc24b81f80_0, 0;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 200, 64, 8;
    %split/vec4 2;
    %assign/vec4 v000001bc24b81760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b81d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b828e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b81da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b82d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b82e80_0, 0;
    %assign/vec4 v000001bc24b81f80_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %pushi/vec4 69, 64, 8;
    %split/vec4 2;
    %assign/vec4 v000001bc24b81760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b81d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b828e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b81da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b82d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc24b82e80_0, 0;
    %assign/vec4 v000001bc24b81f80_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001bc24b26c80;
T_10 ;
    %pushi/vec4 8, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc24b864a0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc24b864a0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_000001bc24b26c80;
T_11 ;
    %wait E_000001bc24b19680;
    %vpi_call 2 23 "$display", "--------SINGLE CYCLE RISC-V PROCESSOR TESTING--------" {0 0 0};
    %vpi_call 2 25 "$monitor", "At time %0d reset=%b wEn=%b, address %h: PC = %h, Instruction = %h, alu_opcode = %b, alu_out = %h, DataRead = %h", $time, v000001bc24b85780_0, v000001bc24b86400_0, v000001bc24b85140_0, v000001bc24b813a0_0, v000001bc24b82700_0, v000001bc24b81440_0, v000001bc24b81800_0, v000001bc24b81940_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc24b85780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc24b86400_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001bc24b85140_0, 0, 32;
    %wait E_000001bc24b19680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc24b85780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc24b86400_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001bc24b85140_0, 0, 32;
    %wait E_000001bc24b19680;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc24b85780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc24b86400_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001bc24b85140_0, 0, 32;
    %wait E_000001bc24b19680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc24b85780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc24b86400_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001bc24b85140_0, 0, 32;
    %wait E_000001bc24b19680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc24b85780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc24b86400_0, 0, 1;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v000001bc24b85140_0, 0, 32;
    %wait E_000001bc24b19680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc24b85780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc24b86400_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001bc24b85140_0, 0, 32;
    %wait E_000001bc24b19680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc24b85780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc24b86400_0, 0, 1;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000001bc24b85140_0, 0, 32;
    %wait E_000001bc24b19680;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc24b85780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc24b86400_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bc24b85140_0, 0, 32;
    %wait E_000001bc24b19680;
    %vpi_call 2 37 "$display", "TEST PASSED" {0 0 0};
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001bc24b26c80;
T_12 ;
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %vpi_call 2 43 "$dumpfile", "dump.vcd" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "CSP_RISCV_testbench.v";
    "./CSP_RISCV_main.v";
    "./ALUcntrl.v";
    "./dataMem.v";
    "./instrMem.v";
    "./PCfetch.v";
    "./regFile.v";
    "./ALU.v";
    "./immGen.v";
    "./controller.v";
    "./mux.v";
