;******************************************************************************
;* TMS320C6x C/C++ Codegen                                          PC v7.4.2 *
;* Date/Time created: Thu Mar 19 12:40:54 2015                                *
;******************************************************************************
	.compiler_opts --abi=eabi --c64p_l1d_workaround=off --endian=little --hll_source=on --long_precision_bits=32 --mem_model:code=near --mem_model:const=data --mem_model:data=far --object_format=elf --silicon_version=6600 --symdebug:dwarf --symdebug:dwarf_version=3 

;******************************************************************************
;* GLOBAL FILE PARAMETERS                                                     *
;*                                                                            *
;*   Architecture      : TMS320C66xx                                          *
;*   Optimization      : Enabled at level 3                                   *
;*   Optimizing for    : Speed                                                *
;*                       Based on options: -o3, no -ms                        *
;*   Endian            : Little                                               *
;*   Interrupt Thrshld : 10000                                                *
;*   Data Access Model : Far                                                  *
;*   Pipelining        : Enabled                                              *
;*   Speculate Loads   : Enabled with threshold = 0                           *
;*   Memory Aliases    : Presume are aliases (pessimistic)                    *
;*   Debug Info        : DWARF Debug w/Optimization                           *
;*                                                                            *
;******************************************************************************

	.asg	A15, FP
	.asg	B14, DP
	.asg	B15, SP
	.global	$bss


$C$DW$CU	.dwtag  DW_TAG_compile_unit
	.dwattr $C$DW$CU, DW_AT_name("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$CU, DW_AT_producer("TI TMS320C6x C/C++ Codegen PC v7.4.2 Copyright (c) 1996-2012 Texas Instruments Incorporated")
	.dwattr $C$DW$CU, DW_AT_TI_version(0x01)
	.dwattr $C$DW$CU, DW_AT_comp_dir("c:\nightlybuilds\vlib\ti\vlib\vlib\examples")

$C$DW$1	.dwtag  DW_TAG_subprogram, DW_AT_name("_itoll")
	.dwattr $C$DW$1, DW_AT_TI_symbol_name("_itoll")
	.dwattr $C$DW$1, DW_AT_type(*$C$DW$T$14)
	.dwattr $C$DW$1, DW_AT_declaration
	.dwattr $C$DW$1, DW_AT_external
	.dwattr $C$DW$1, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/c6x.h")
	.dwattr $C$DW$1, DW_AT_decl_line(0xdf)
	.dwattr $C$DW$1, DW_AT_decl_column(0x0b)
$C$DW$2	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$2, DW_AT_type(*$C$DW$T$11)
$C$DW$3	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$3, DW_AT_type(*$C$DW$T$11)
	.dwendtag $C$DW$1


$C$DW$4	.dwtag  DW_TAG_subprogram, DW_AT_name("printf")
	.dwattr $C$DW$4, DW_AT_TI_symbol_name("printf")
	.dwattr $C$DW$4, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$4, DW_AT_declaration
	.dwattr $C$DW$4, DW_AT_external
	.dwattr $C$DW$4, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdio.h")
	.dwattr $C$DW$4, DW_AT_decl_line(0xb8)
	.dwattr $C$DW$4, DW_AT_decl_column(0x19)
$C$DW$5	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$5, DW_AT_type(*$C$DW$T$104)
$C$DW$6	.dwtag  DW_TAG_unspecified_parameters
	.dwendtag $C$DW$4


$C$DW$7	.dwtag  DW_TAG_subprogram, DW_AT_name("sprintf")
	.dwattr $C$DW$7, DW_AT_TI_symbol_name("sprintf")
	.dwattr $C$DW$7, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$7, DW_AT_declaration
	.dwattr $C$DW$7, DW_AT_external
	.dwattr $C$DW$7, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdio.h")
	.dwattr $C$DW$7, DW_AT_decl_line(0xbc)
	.dwattr $C$DW$7, DW_AT_decl_column(0x19)
$C$DW$8	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$8, DW_AT_type(*$C$DW$T$62)
$C$DW$9	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$9, DW_AT_type(*$C$DW$T$104)
$C$DW$10	.dwtag  DW_TAG_unspecified_parameters
	.dwendtag $C$DW$7


$C$DW$11	.dwtag  DW_TAG_subprogram, DW_AT_name("memset")
	.dwattr $C$DW$11, DW_AT_TI_symbol_name("memset")
	.dwattr $C$DW$11, DW_AT_type(*$C$DW$T$3)
	.dwattr $C$DW$11, DW_AT_declaration
	.dwattr $C$DW$11, DW_AT_external
	.dwattr $C$DW$11, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/string.h")
	.dwattr $C$DW$11, DW_AT_decl_line(0x5b)
	.dwattr $C$DW$11, DW_AT_decl_column(0x16)
$C$DW$12	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$12, DW_AT_type(*$C$DW$T$3)
$C$DW$13	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$13, DW_AT_type(*$C$DW$T$10)
$C$DW$14	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$14, DW_AT_type(*$C$DW$T$55)
	.dwendtag $C$DW$11


$C$DW$15	.dwtag  DW_TAG_subprogram, DW_AT_name("malloc")
	.dwattr $C$DW$15, DW_AT_TI_symbol_name("malloc")
	.dwattr $C$DW$15, DW_AT_type(*$C$DW$T$3)
	.dwattr $C$DW$15, DW_AT_declaration
	.dwattr $C$DW$15, DW_AT_external
	.dwattr $C$DW$15, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$15, DW_AT_decl_line(0x82)
	.dwattr $C$DW$15, DW_AT_decl_column(0x19)
$C$DW$16	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$16, DW_AT_type(*$C$DW$T$55)
	.dwendtag $C$DW$15


$C$DW$17	.dwtag  DW_TAG_subprogram, DW_AT_name("free")
	.dwattr $C$DW$17, DW_AT_TI_symbol_name("free")
	.dwattr $C$DW$17, DW_AT_declaration
	.dwattr $C$DW$17, DW_AT_external
	.dwattr $C$DW$17, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$17, DW_AT_decl_line(0x86)
	.dwattr $C$DW$17, DW_AT_decl_column(0x19)
$C$DW$18	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$18, DW_AT_type(*$C$DW$T$3)
	.dwendtag $C$DW$17


$C$DW$19	.dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_cache_inval")
	.dwattr $C$DW$19, DW_AT_TI_symbol_name("VLIB_cache_inval")
	.dwattr $C$DW$19, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$19, DW_AT_declaration
	.dwattr $C$DW$19, DW_AT_external
	.dwattr $C$DW$19, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c6x/VLIB_cache.h")
	.dwattr $C$DW$19, DW_AT_decl_line(0x58)
	.dwattr $C$DW$19, DW_AT_decl_column(0x05)

$C$DW$20	.dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_init")
	.dwattr $C$DW$20, DW_AT_TI_symbol_name("VLIB_profile_init")
	.dwattr $C$DW$20, DW_AT_declaration
	.dwattr $C$DW$20, DW_AT_external
	.dwattr $C$DW$20, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h")
	.dwattr $C$DW$20, DW_AT_decl_line(0x7b)
	.dwattr $C$DW$20, DW_AT_decl_column(0x06)
$C$DW$21	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$21, DW_AT_type(*$C$DW$T$10)
$C$DW$22	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$22, DW_AT_type(*$C$DW$T$62)
	.dwendtag $C$DW$20


$C$DW$23	.dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_formula_add_test")
	.dwattr $C$DW$23, DW_AT_TI_symbol_name("VLIB_formula_add_test")
	.dwattr $C$DW$23, DW_AT_declaration
	.dwattr $C$DW$23, DW_AT_external
	.dwattr $C$DW$23, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h")
	.dwattr $C$DW$23, DW_AT_decl_line(0x7d)
	.dwattr $C$DW$23, DW_AT_decl_column(0x06)
$C$DW$24	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$24, DW_AT_type(*$C$DW$T$10)
$C$DW$25	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$25, DW_AT_type(*$C$DW$T$10)
$C$DW$26	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$26, DW_AT_type(*$C$DW$T$10)
$C$DW$27	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$27, DW_AT_type(*$C$DW$T$10)
$C$DW$28	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$28, DW_AT_type(*$C$DW$T$62)
$C$DW$29	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$29, DW_AT_type(*$C$DW$T$10)
	.dwendtag $C$DW$23


$C$DW$30	.dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_skip_test")
	.dwattr $C$DW$30, DW_AT_TI_symbol_name("VLIB_skip_test")
	.dwattr $C$DW$30, DW_AT_declaration
	.dwattr $C$DW$30, DW_AT_external
	.dwattr $C$DW$30, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h")
	.dwattr $C$DW$30, DW_AT_decl_line(0x7e)
	.dwattr $C$DW$30, DW_AT_decl_column(0x06)
$C$DW$31	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$31, DW_AT_type(*$C$DW$T$62)
	.dwendtag $C$DW$30


$C$DW$32	.dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_cycle_report")
	.dwattr $C$DW$32, DW_AT_TI_symbol_name("VLIB_profile_cycle_report")
	.dwattr $C$DW$32, DW_AT_declaration
	.dwattr $C$DW$32, DW_AT_external
	.dwattr $C$DW$32, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h")
	.dwattr $C$DW$32, DW_AT_decl_line(0x7f)
	.dwattr $C$DW$32, DW_AT_decl_column(0x06)
$C$DW$33	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$33, DW_AT_type(*$C$DW$T$10)
$C$DW$34	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$34, DW_AT_type(*$C$DW$T$62)
$C$DW$35	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$35, DW_AT_type(*$C$DW$T$62)
	.dwendtag $C$DW$32


$C$DW$36	.dwtag  DW_TAG_subprogram, DW_AT_name("initStack")
	.dwattr $C$DW$36, DW_AT_TI_symbol_name("initStack")
	.dwattr $C$DW$36, DW_AT_declaration
	.dwattr $C$DW$36, DW_AT_external
	.dwattr $C$DW$36, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h")
	.dwattr $C$DW$36, DW_AT_decl_line(0x80)
	.dwattr $C$DW$36, DW_AT_decl_column(0x06)
$C$DW$37	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$37, DW_AT_type(*$C$DW$T$24)
	.dwendtag $C$DW$36


$C$DW$38	.dwtag  DW_TAG_subprogram, DW_AT_name("setStackDepth")
	.dwattr $C$DW$38, DW_AT_TI_symbol_name("setStackDepth")
	.dwattr $C$DW$38, DW_AT_declaration
	.dwattr $C$DW$38, DW_AT_external
	.dwattr $C$DW$38, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h")
	.dwattr $C$DW$38, DW_AT_decl_line(0x81)
	.dwattr $C$DW$38, DW_AT_decl_column(0x06)

$C$DW$39	.dwtag  DW_TAG_subprogram, DW_AT_name("getSP")
	.dwattr $C$DW$39, DW_AT_TI_symbol_name("getSP")
	.dwattr $C$DW$39, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$39, DW_AT_declaration
	.dwattr $C$DW$39, DW_AT_external
	.dwattr $C$DW$39, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h")
	.dwattr $C$DW$39, DW_AT_decl_line(0x82)
	.dwattr $C$DW$39, DW_AT_decl_column(0x0a)

$C$DW$40	.dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_stack_memory")
	.dwattr $C$DW$40, DW_AT_TI_symbol_name("VLIB_stack_memory")
	.dwattr $C$DW$40, DW_AT_declaration
	.dwattr $C$DW$40, DW_AT_external
	.dwattr $C$DW$40, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h")
	.dwattr $C$DW$40, DW_AT_decl_line(0x83)
	.dwattr $C$DW$40, DW_AT_decl_column(0x06)

$C$DW$41	.dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_fillBuffer")
	.dwattr $C$DW$41, DW_AT_TI_symbol_name("VLIB_fillBuffer")
	.dwattr $C$DW$41, DW_AT_declaration
	.dwattr $C$DW$41, DW_AT_external
	.dwattr $C$DW$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_memory.h")
	.dwattr $C$DW$41, DW_AT_decl_line(0x77)
	.dwattr $C$DW$41, DW_AT_decl_column(0x06)
$C$DW$42	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$42, DW_AT_type(*$C$DW$T$19)
$C$DW$43	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$43, DW_AT_type(*$C$DW$T$19)
$C$DW$44	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$44, DW_AT_type(*$C$DW$T$3)
$C$DW$45	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$45, DW_AT_type(*$C$DW$T$3)
$C$DW$46	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$46, DW_AT_type(*$C$DW$T$20)
$C$DW$47	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$47, DW_AT_type(*$C$DW$T$20)
$C$DW$48	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$48, DW_AT_type(*$C$DW$T$20)
$C$DW$49	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$49, DW_AT_type(*$C$DW$T$19)
$C$DW$50	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$50, DW_AT_type(*$C$DW$T$62)
	.dwendtag $C$DW$41


$C$DW$51	.dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_malloc")
	.dwattr $C$DW$51, DW_AT_TI_symbol_name("VLIB_malloc")
	.dwattr $C$DW$51, DW_AT_type(*$C$DW$T$3)
	.dwattr $C$DW$51, DW_AT_declaration
	.dwattr $C$DW$51, DW_AT_external
	.dwattr $C$DW$51, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_memory.h")
	.dwattr $C$DW$51, DW_AT_decl_line(0xaf)
	.dwattr $C$DW$51, DW_AT_decl_column(0x07)
$C$DW$52	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$52, DW_AT_type(*$C$DW$T$55)
	.dwendtag $C$DW$51


$C$DW$53	.dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_free")
	.dwattr $C$DW$53, DW_AT_TI_symbol_name("VLIB_free")
	.dwattr $C$DW$53, DW_AT_declaration
	.dwattr $C$DW$53, DW_AT_external
	.dwattr $C$DW$53, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_memory.h")
	.dwattr $C$DW$53, DW_AT_decl_line(0xb4)
	.dwattr $C$DW$53, DW_AT_decl_column(0x07)
$C$DW$54	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$54, DW_AT_type(*$C$DW$T$3)
	.dwendtag $C$DW$53


$C$DW$55	.dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD16_cn")
	.dwattr $C$DW$55, DW_AT_TI_symbol_name("VLIB_disparity_SAD16_cn")
	.dwattr $C$DW$55, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$55, DW_AT_declaration
	.dwattr $C$DW$55, DW_AT_external
	.dwattr $C$DW$55, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../VLIB_disparity_SAD16/VLIB_disparity_SAD16_cn.h")
	.dwattr $C$DW$55, DW_AT_decl_line(0x22)
	.dwattr $C$DW$55, DW_AT_decl_column(0x09)
$C$DW$56	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$56, DW_AT_type(*$C$DW$T$101)
$C$DW$57	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$57, DW_AT_type(*$C$DW$T$101)
$C$DW$58	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$58, DW_AT_type(*$C$DW$T$112)
$C$DW$59	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$59, DW_AT_type(*$C$DW$T$112)
$C$DW$60	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$60, DW_AT_type(*$C$DW$T$92)
$C$DW$61	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$61, DW_AT_type(*$C$DW$T$25)
$C$DW$62	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$62, DW_AT_type(*$C$DW$T$25)
$C$DW$63	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$63, DW_AT_type(*$C$DW$T$25)
$C$DW$64	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$64, DW_AT_type(*$C$DW$T$25)
	.dwendtag $C$DW$55


$C$DW$65	.dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD_firstRow16")
	.dwattr $C$DW$65, DW_AT_TI_symbol_name("VLIB_disparity_SAD_firstRow16")
	.dwattr $C$DW$65, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$65, DW_AT_declaration
	.dwattr $C$DW$65, DW_AT_external
	.dwattr $C$DW$65, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\c66/VLIB_disparity_SAD_firstRow16.h")
	.dwattr $C$DW$65, DW_AT_decl_line(0x8c)
	.dwattr $C$DW$65, DW_AT_decl_column(0x09)
$C$DW$66	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$66, DW_AT_type(*$C$DW$T$101)
$C$DW$67	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$67, DW_AT_type(*$C$DW$T$101)
$C$DW$68	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$68, DW_AT_type(*$C$DW$T$112)
$C$DW$69	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$69, DW_AT_type(*$C$DW$T$112)
$C$DW$70	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$70, DW_AT_type(*$C$DW$T$112)
$C$DW$71	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$71, DW_AT_type(*$C$DW$T$92)
$C$DW$72	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$72, DW_AT_type(*$C$DW$T$25)
$C$DW$73	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$73, DW_AT_type(*$C$DW$T$25)
$C$DW$74	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$74, DW_AT_type(*$C$DW$T$25)
$C$DW$75	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$75, DW_AT_type(*$C$DW$T$25)
	.dwendtag $C$DW$65


$C$DW$76	.dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD_firstRow16_cn")
	.dwattr $C$DW$76, DW_AT_TI_symbol_name("VLIB_disparity_SAD_firstRow16_cn")
	.dwattr $C$DW$76, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$76, DW_AT_declaration
	.dwattr $C$DW$76, DW_AT_external
	.dwattr $C$DW$76, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLIB_disparity_SAD_firstRow16_cn.h")
	.dwattr $C$DW$76, DW_AT_decl_line(0x21)
	.dwattr $C$DW$76, DW_AT_decl_column(0x09)
$C$DW$77	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$77, DW_AT_type(*$C$DW$T$101)
$C$DW$78	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$78, DW_AT_type(*$C$DW$T$101)
$C$DW$79	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$79, DW_AT_type(*$C$DW$T$112)
$C$DW$80	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$80, DW_AT_type(*$C$DW$T$112)
$C$DW$81	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$81, DW_AT_type(*$C$DW$T$112)
$C$DW$82	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$82, DW_AT_type(*$C$DW$T$92)
$C$DW$83	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$83, DW_AT_type(*$C$DW$T$25)
$C$DW$84	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$84, DW_AT_type(*$C$DW$T$25)
$C$DW$85	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$85, DW_AT_type(*$C$DW$T$25)
$C$DW$86	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$86, DW_AT_type(*$C$DW$T$25)
	.dwendtag $C$DW$76


$C$DW$87	.dwtag  DW_TAG_subprogram, DW_AT_name("disparity_SAD_firstRow16_getTestParams")
	.dwattr $C$DW$87, DW_AT_TI_symbol_name("disparity_SAD_firstRow16_getTestParams")
	.dwattr $C$DW$87, DW_AT_declaration
	.dwattr $C$DW$87, DW_AT_external
	.dwattr $C$DW$87, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLIB_disparity_SAD_firstRow16_idat.h")
	.dwattr $C$DW$87, DW_AT_decl_line(0x2f)
	.dwattr $C$DW$87, DW_AT_decl_column(0x06)
$C$DW$88	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$88, DW_AT_type(*$C$DW$T$47)
$C$DW$89	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$89, DW_AT_type(*$C$DW$T$78)
	.dwendtag $C$DW$87

$C$DW$90	.dwtag  DW_TAG_variable, DW_AT_name("test_cases")
	.dwattr $C$DW$90, DW_AT_TI_symbol_name("test_cases")
	.dwattr $C$DW$90, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$90, DW_AT_declaration
	.dwattr $C$DW$90, DW_AT_external
	.dwattr $C$DW$90, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_test.h")
	.dwattr $C$DW$90, DW_AT_decl_line(0x60)
	.dwattr $C$DW$90, DW_AT_decl_column(0x13)
$C$DW$91	.dwtag  DW_TAG_variable, DW_AT_name("act_kernel")
	.dwattr $C$DW$91, DW_AT_TI_symbol_name("act_kernel")
	.dwattr $C$DW$91, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$91, DW_AT_declaration
	.dwattr $C$DW$91, DW_AT_external
	.dwattr $C$DW$91, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_test.h")
	.dwattr $C$DW$91, DW_AT_decl_line(0x62)
	.dwattr $C$DW$91, DW_AT_decl_column(0x13)
$C$DW$92	.dwtag  DW_TAG_variable, DW_AT_name("desc")
	.dwattr $C$DW$92, DW_AT_TI_symbol_name("desc")
	.dwattr $C$DW$92, DW_AT_type(*$C$DW$T$163)
	.dwattr $C$DW$92, DW_AT_declaration
	.dwattr $C$DW$92, DW_AT_external
	.dwattr $C$DW$92, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_test.h")
	.dwattr $C$DW$92, DW_AT_decl_line(0x63)
	.dwattr $C$DW$92, DW_AT_decl_column(0x13)
$C$DW$93	.dwtag  DW_TAG_variable, DW_AT_name("testPatternString")
	.dwattr $C$DW$93, DW_AT_TI_symbol_name("testPatternString")
	.dwattr $C$DW$93, DW_AT_type(*$C$DW$T$163)
	.dwattr $C$DW$93, DW_AT_declaration
	.dwattr $C$DW$93, DW_AT_external
	.dwattr $C$DW$93, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_test.h")
	.dwattr $C$DW$93, DW_AT_decl_line(0x64)
	.dwattr $C$DW$93, DW_AT_decl_column(0x13)
$C$DW$94	.dwtag  DW_TAG_variable, DW_AT_name("est_test")
	.dwattr $C$DW$94, DW_AT_TI_symbol_name("est_test")
	.dwattr $C$DW$94, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$94, DW_AT_declaration
	.dwattr $C$DW$94, DW_AT_external
	.dwattr $C$DW$94, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h")
	.dwattr $C$DW$94, DW_AT_decl_line(0x75)
	.dwattr $C$DW$94, DW_AT_decl_column(0x14)
$C$DW$95	.dwtag  DW_TAG_variable, DW_AT_name("beg_count")
	.dwattr $C$DW$95, DW_AT_TI_symbol_name("beg_count")
	.dwattr $C$DW$95, DW_AT_type(*$C$DW$T$153)
	.dwattr $C$DW$95, DW_AT_declaration
	.dwattr $C$DW$95, DW_AT_external
	.dwattr $C$DW$95, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h")
	.dwattr $C$DW$95, DW_AT_decl_line(0x76)
	.dwattr $C$DW$95, DW_AT_decl_column(0x14)
$C$DW$96	.dwtag  DW_TAG_variable, DW_AT_name("end_count")
	.dwattr $C$DW$96, DW_AT_TI_symbol_name("end_count")
	.dwattr $C$DW$96, DW_AT_type(*$C$DW$T$153)
	.dwattr $C$DW$96, DW_AT_declaration
	.dwattr $C$DW$96, DW_AT_external
	.dwattr $C$DW$96, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h")
	.dwattr $C$DW$96, DW_AT_decl_line(0x77)
	.dwattr $C$DW$96, DW_AT_decl_column(0x14)
$C$DW$97	.dwtag  DW_TAG_variable, DW_AT_name("overhead")
	.dwattr $C$DW$97, DW_AT_TI_symbol_name("overhead")
	.dwattr $C$DW$97, DW_AT_type(*$C$DW$T$153)
	.dwattr $C$DW$97, DW_AT_declaration
	.dwattr $C$DW$97, DW_AT_external
	.dwattr $C$DW$97, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h")
	.dwattr $C$DW$97, DW_AT_decl_line(0x78)
	.dwattr $C$DW$97, DW_AT_decl_column(0x14)
$C$DW$98	.dwtag  DW_TAG_variable, DW_AT_name("cycles")
	.dwattr $C$DW$98, DW_AT_TI_symbol_name("cycles")
	.dwattr $C$DW$98, DW_AT_type(*$C$DW$T$154)
	.dwattr $C$DW$98, DW_AT_declaration
	.dwattr $C$DW$98, DW_AT_external
	.dwattr $C$DW$98, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h")
	.dwattr $C$DW$98, DW_AT_decl_line(0x79)
	.dwattr $C$DW$98, DW_AT_decl_column(0x14)
;	C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\bin\opt6x.exe C:\\Users\\gtbldadm\\AppData\\Local\\Temp\\0058044 C:\\Users\\gtbldadm\\AppData\\Local\\Temp\\0058046 
	.sect	".text"
	.clink
	.global	VLIB_disparity_SAD_firstRow16_d

$C$DW$99	.dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD_firstRow16_d")
	.dwattr $C$DW$99, DW_AT_low_pc(VLIB_disparity_SAD_firstRow16_d)
	.dwattr $C$DW$99, DW_AT_high_pc(0x00)
	.dwattr $C$DW$99, DW_AT_TI_symbol_name("VLIB_disparity_SAD_firstRow16_d")
	.dwattr $C$DW$99, DW_AT_external
	.dwattr $C$DW$99, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$99, DW_AT_TI_begin_line(0x28)
	.dwattr $C$DW$99, DW_AT_TI_begin_column(0x06)
	.dwattr $C$DW$99, DW_AT_decl_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$99, DW_AT_decl_line(0x28)
	.dwattr $C$DW$99, DW_AT_decl_column(0x06)
	.dwattr $C$DW$99, DW_AT_TI_max_frame_size(0x98)
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 41,column 1,is_stmt,address VLIB_disparity_SAD_firstRow16_d,isa 0

	.dwfde $C$DW$CIE, VLIB_disparity_SAD_firstRow16_d
$C$DW$100	.dwtag  DW_TAG_formal_parameter, DW_AT_name("LevelOfFeedback")
	.dwattr $C$DW$100, DW_AT_TI_symbol_name("LevelOfFeedback")
	.dwattr $C$DW$100, DW_AT_type(*$C$DW$T$19)
	.dwattr $C$DW$100, DW_AT_location[DW_OP_reg4]
;----------------------------------------------------------------------
;  40 | void VLIB_disparity_SAD_firstRow16_d (uint8_t LevelOfFeedback)         
;----------------------------------------------------------------------

;******************************************************************************
;* FUNCTION NAME: VLIB_disparity_SAD_firstRow16_d                             *
;*                                                                            *
;*   Regs Modified     : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
;*                           B13,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,A25,  *
;*                           A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20,B21, *
;*                           B22,B23,B24,B25,B26,B27,B28,B29,B30,B31          *
;*   Regs Used         : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
;*                           B13,DP,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,   *
;*                           A25,A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20, *
;*                           B21,B22,B23,B24,B25,B26,B27,B28,B29,B30,B31      *
;*   Local Frame Size  : 24 Args + 72 Auto + 56 Save = 152 byte               *
;******************************************************************************

;******************************************************************************
;*                                                                            *
;* Using -g (debug) with optimization (-o3) may disable key optimizations!    *
;*                                                                            *
;******************************************************************************
VLIB_disparity_SAD_firstRow16_d:
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 15
;** 47	-----------------------    disparity_SAD_firstRow16_getTestParams(&prm, &test_cases);
;** 50	-----------------------    VLIB_profile_init(3, "VLIB_disparity_SAD_firstRow16");
;** 53	-----------------------    if ( test_cases <= 0 ) goto g55;
	.dwcfi	cfa_offset, 0
;----------------------------------------------------------------------
;  42 | int32_t    tpi;  /* test parameter index */                            
;  45 | disparity_SAD_firstRow16_testParams_t   *prm;                          
;----------------------------------------------------------------------
           STW     .D2T1   A11,*SP--(8)      ; |41| 
	.dwcfi	cfa_offset, 8
	.dwcfi	save_reg_to_mem, 11, 0
           STW     .D2T1   A10,*SP--(8)      ; |41| 
	.dwcfi	cfa_offset, 16
	.dwcfi	save_reg_to_mem, 10, -8
           STDW    .D2T2   B13:B12,*SP--     ; |41| 
	.dwcfi	cfa_offset, 24
	.dwcfi	save_reg_to_mem, 29, -12
	.dwcfi	save_reg_to_mem, 28, -16
           STDW    .D2T2   B11:B10,*SP--     ; |41| 
	.dwcfi	cfa_offset, 32
	.dwcfi	save_reg_to_mem, 27, -20
	.dwcfi	save_reg_to_mem, 26, -24
           STDW    .D2T1   A15:A14,*SP--     ; |41| 
	.dwcfi	cfa_offset, 40
	.dwcfi	save_reg_to_mem, 15, -28
	.dwcfi	save_reg_to_mem, 14, -32
           STDW    .D2T1   A13:A12,*SP--     ; |41| 
	.dwcfi	cfa_offset, 48
	.dwcfi	save_reg_to_mem, 13, -36
	.dwcfi	save_reg_to_mem, 12, -40
           STW     .D2T2   B3,*SP--(104)     ; |41| 
	.dwcfi	cfa_offset, 152
	.dwcfi	save_reg_to_mem, 19, 0
$C$DW$101	.dwtag  DW_TAG_variable, DW_AT_name("$O$C18")
	.dwattr $C$DW$101, DW_AT_TI_symbol_name("$O$C18")
	.dwattr $C$DW$101, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$101, DW_AT_location[DW_OP_reg4]
$C$DW$102	.dwtag  DW_TAG_variable, DW_AT_name("$O$C19")
	.dwattr $C$DW$102, DW_AT_TI_symbol_name("$O$C19")
	.dwattr $C$DW$102, DW_AT_type(*$C$DW$T$43)
	.dwattr $C$DW$102, DW_AT_location[DW_OP_reg4]
$C$DW$103	.dwtag  DW_TAG_variable, DW_AT_name("$O$C20")
	.dwattr $C$DW$103, DW_AT_TI_symbol_name("$O$C20")
	.dwattr $C$DW$103, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$103, DW_AT_location[DW_OP_reg3]
$C$DW$104	.dwtag  DW_TAG_variable, DW_AT_name("$O$C21")
	.dwattr $C$DW$104, DW_AT_TI_symbol_name("$O$C21")
	.dwattr $C$DW$104, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$104, DW_AT_location[DW_OP_reg4]
$C$DW$105	.dwtag  DW_TAG_variable, DW_AT_name("$O$C22")
	.dwattr $C$DW$105, DW_AT_TI_symbol_name("$O$C22")
	.dwattr $C$DW$105, DW_AT_type(*$C$DW$T$43)
	.dwattr $C$DW$105, DW_AT_location[DW_OP_reg4]
$C$DW$106	.dwtag  DW_TAG_variable, DW_AT_name("$O$C23")
	.dwattr $C$DW$106, DW_AT_TI_symbol_name("$O$C23")
	.dwattr $C$DW$106, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$106, DW_AT_location[DW_OP_reg3]
$C$DW$107	.dwtag  DW_TAG_variable, DW_AT_name("$O$C24")
	.dwattr $C$DW$107, DW_AT_TI_symbol_name("$O$C24")
	.dwattr $C$DW$107, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$107, DW_AT_location[DW_OP_reg4]
$C$DW$108	.dwtag  DW_TAG_variable, DW_AT_name("$O$C25")
	.dwattr $C$DW$108, DW_AT_TI_symbol_name("$O$C25")
	.dwattr $C$DW$108, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$108, DW_AT_location[DW_OP_reg4]
$C$DW$109	.dwtag  DW_TAG_variable, DW_AT_name("$O$C26")
	.dwattr $C$DW$109, DW_AT_TI_symbol_name("$O$C26")
	.dwattr $C$DW$109, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$109, DW_AT_location[DW_OP_reg16]
$C$DW$110	.dwtag  DW_TAG_variable, DW_AT_name("$O$C27")
	.dwattr $C$DW$110, DW_AT_TI_symbol_name("$O$C27")
	.dwattr $C$DW$110, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$110, DW_AT_location[DW_OP_reg20]
$C$DW$111	.dwtag  DW_TAG_variable, DW_AT_name("$O$C28")
	.dwattr $C$DW$111, DW_AT_TI_symbol_name("$O$C28")
	.dwattr $C$DW$111, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$111, DW_AT_location[DW_OP_reg3]
$C$DW$112	.dwtag  DW_TAG_variable, DW_AT_name("$O$C29")
	.dwattr $C$DW$112, DW_AT_TI_symbol_name("$O$C29")
	.dwattr $C$DW$112, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$112, DW_AT_location[DW_OP_reg29]
$C$DW$113	.dwtag  DW_TAG_variable, DW_AT_name("$O$C30")
	.dwattr $C$DW$113, DW_AT_TI_symbol_name("$O$C30")
	.dwattr $C$DW$113, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$113, DW_AT_location[DW_OP_reg26]
$C$DW$114	.dwtag  DW_TAG_variable, DW_AT_name("$O$C31")
	.dwattr $C$DW$114, DW_AT_TI_symbol_name("$O$C31")
	.dwattr $C$DW$114, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$114, DW_AT_location[DW_OP_reg10]
$C$DW$115	.dwtag  DW_TAG_variable, DW_AT_name("$O$C32")
	.dwattr $C$DW$115, DW_AT_TI_symbol_name("$O$C32")
	.dwattr $C$DW$115, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$115, DW_AT_location[DW_OP_reg11]
$C$DW$116	.dwtag  DW_TAG_variable, DW_AT_name("$O$C33")
	.dwattr $C$DW$116, DW_AT_TI_symbol_name("$O$C33")
	.dwattr $C$DW$116, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$116, DW_AT_location[DW_OP_reg28]
$C$DW$117	.dwtag  DW_TAG_variable, DW_AT_name("$O$A34")
	.dwattr $C$DW$117, DW_AT_TI_symbol_name("$O$A34")
	.dwattr $C$DW$117, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$117, DW_AT_location[DW_OP_reg3]
$C$DW$118	.dwtag  DW_TAG_variable, DW_AT_name("$O$A35")
	.dwattr $C$DW$118, DW_AT_TI_symbol_name("$O$A35")
	.dwattr $C$DW$118, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$118, DW_AT_location[DW_OP_reg20]
$C$DW$119	.dwtag  DW_TAG_variable, DW_AT_name("$O$U12")
	.dwattr $C$DW$119, DW_AT_TI_symbol_name("$O$U12")
	.dwattr $C$DW$119, DW_AT_type(*$C$DW$T$43)
	.dwattr $C$DW$119, DW_AT_location[DW_OP_reg27]
$C$DW$120	.dwtag  DW_TAG_variable, DW_AT_name("$O$K47")
	.dwattr $C$DW$120, DW_AT_TI_symbol_name("$O$K47")
	.dwattr $C$DW$120, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$120, DW_AT_location[DW_OP_reg3]
$C$DW$121	.dwtag  DW_TAG_variable, DW_AT_name("$O$K59")
	.dwattr $C$DW$121, DW_AT_TI_symbol_name("$O$K59")
	.dwattr $C$DW$121, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$121, DW_AT_location[DW_OP_reg4]
$C$DW$122	.dwtag  DW_TAG_variable, DW_AT_name("$O$K94")
	.dwattr $C$DW$122, DW_AT_TI_symbol_name("$O$K94")
	.dwattr $C$DW$122, DW_AT_type(*$C$DW$T$82)
	.dwattr $C$DW$122, DW_AT_location[DW_OP_reg12]
$C$DW$123	.dwtag  DW_TAG_variable, DW_AT_name("$O$U119")
	.dwattr $C$DW$123, DW_AT_TI_symbol_name("$O$U119")
	.dwattr $C$DW$123, DW_AT_type(*$C$DW$T$97)
	.dwattr $C$DW$123, DW_AT_location[DW_OP_reg21]
$C$DW$124	.dwtag  DW_TAG_variable, DW_AT_name("$O$U123")
	.dwattr $C$DW$124, DW_AT_TI_symbol_name("$O$U123")
	.dwattr $C$DW$124, DW_AT_type(*$C$DW$T$97)
	.dwattr $C$DW$124, DW_AT_location[DW_OP_reg4]
$C$DW$125	.dwtag  DW_TAG_variable, DW_AT_name("$O$U11")
	.dwattr $C$DW$125, DW_AT_TI_symbol_name("$O$U11")
	.dwattr $C$DW$125, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$125, DW_AT_location[DW_OP_reg13]
$C$DW$126	.dwtag  DW_TAG_variable, DW_AT_name("$O$U208")
	.dwattr $C$DW$126, DW_AT_TI_symbol_name("$O$U208")
	.dwattr $C$DW$126, DW_AT_type(*$C$DW$T$82)
	.dwattr $C$DW$126, DW_AT_location[DW_OP_breg31 32]
$C$DW$127	.dwtag  DW_TAG_variable, DW_AT_name("$O$U227")
	.dwattr $C$DW$127, DW_AT_TI_symbol_name("$O$U227")
	.dwattr $C$DW$127, DW_AT_type(*$C$DW$T$82)
	.dwattr $C$DW$127, DW_AT_location[DW_OP_breg31 32]
$C$DW$128	.dwtag  DW_TAG_variable, DW_AT_name("$O$U240")
	.dwattr $C$DW$128, DW_AT_TI_symbol_name("$O$U240")
	.dwattr $C$DW$128, DW_AT_type(*$C$DW$T$82)
	.dwattr $C$DW$128, DW_AT_location[DW_OP_reg21]
$C$DW$129	.dwtag  DW_TAG_variable, DW_AT_name("$O$U260")
	.dwattr $C$DW$129, DW_AT_TI_symbol_name("$O$U260")
	.dwattr $C$DW$129, DW_AT_type(*$C$DW$T$82)
	.dwattr $C$DW$129, DW_AT_location[DW_OP_reg21]
$C$DW$130	.dwtag  DW_TAG_variable, DW_AT_name("$O$K274")
	.dwattr $C$DW$130, DW_AT_TI_symbol_name("$O$K274")
	.dwattr $C$DW$130, DW_AT_type(*$C$DW$T$82)
	.dwattr $C$DW$130, DW_AT_location[DW_OP_reg8]
$C$DW$131	.dwtag  DW_TAG_variable, DW_AT_name("$O$U253")
	.dwattr $C$DW$131, DW_AT_TI_symbol_name("$O$U253")
	.dwattr $C$DW$131, DW_AT_type(*$C$DW$T$82)
	.dwattr $C$DW$131, DW_AT_location[DW_OP_reg16]
$C$DW$132	.dwtag  DW_TAG_variable, DW_AT_name("$O$L1")
	.dwattr $C$DW$132, DW_AT_TI_symbol_name("$O$L1")
	.dwattr $C$DW$132, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$132, DW_AT_location[DW_OP_reg16]
$C$DW$133	.dwtag  DW_TAG_variable, DW_AT_name("$O$L4")
	.dwattr $C$DW$133, DW_AT_TI_symbol_name("$O$L4")
	.dwattr $C$DW$133, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$133, DW_AT_location[DW_OP_reg28]
$C$DW$134	.dwtag  DW_TAG_variable, DW_AT_name("$O$L7")
	.dwattr $C$DW$134, DW_AT_TI_symbol_name("$O$L7")
	.dwattr $C$DW$134, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$134, DW_AT_location[DW_OP_reg28]
$C$DW$135	.dwtag  DW_TAG_variable, DW_AT_name("$O$L9")
	.dwattr $C$DW$135, DW_AT_TI_symbol_name("$O$L9")
	.dwattr $C$DW$135, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$135, DW_AT_location[DW_OP_reg17]
$C$DW$136	.dwtag  DW_TAG_variable, DW_AT_name("$O$L11")
	.dwattr $C$DW$136, DW_AT_TI_symbol_name("$O$L11")
	.dwattr $C$DW$136, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$136, DW_AT_location[DW_OP_reg17]
$C$DW$137	.dwtag  DW_TAG_variable, DW_AT_name("tpi")
	.dwattr $C$DW$137, DW_AT_TI_symbol_name("tpi")
	.dwattr $C$DW$137, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$137, DW_AT_location[DW_OP_breg31 36]
$C$DW$138	.dwtag  DW_TAG_variable, DW_AT_name("prm")
	.dwattr $C$DW$138, DW_AT_TI_symbol_name("prm")
	.dwattr $C$DW$138, DW_AT_type(*$C$DW$T$46)
	.dwattr $C$DW$138, DW_AT_location[DW_OP_breg31 28]
$C$DW$139	.dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_int")
	.dwattr $C$DW$139, DW_AT_TI_symbol_name("status_nat_vs_int")
	.dwattr $C$DW$139, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$139, DW_AT_location[DW_OP_reg28]
$C$DW$140	.dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_ref")
	.dwattr $C$DW$140, DW_AT_TI_symbol_name("status_nat_vs_ref")
	.dwattr $C$DW$140, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$140, DW_AT_location[DW_OP_reg26]
$C$DW$141	.dwtag  DW_TAG_variable, DW_AT_name("inSize")
	.dwattr $C$DW$141, DW_AT_TI_symbol_name("inSize")
	.dwattr $C$DW$141, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$141, DW_AT_location[DW_OP_reg20]
$C$DW$142	.dwtag  DW_TAG_variable, DW_AT_name("wsDiv2")
	.dwattr $C$DW$142, DW_AT_TI_symbol_name("wsDiv2")
	.dwattr $C$DW$142, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$142, DW_AT_location[DW_OP_breg31 40]
$C$DW$143	.dwtag  DW_TAG_variable, DW_AT_name("numDisp")
	.dwattr $C$DW$143, DW_AT_TI_symbol_name("numDisp")
	.dwattr $C$DW$143, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$143, DW_AT_location[DW_OP_breg31 44]
$C$DW$144	.dwtag  DW_TAG_variable, DW_AT_name("maxDispIdx")
	.dwattr $C$DW$144, DW_AT_TI_symbol_name("maxDispIdx")
	.dwattr $C$DW$144, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$144, DW_AT_location[DW_OP_breg31 48]
$C$DW$145	.dwtag  DW_TAG_variable, DW_AT_name("maxWidth")
	.dwattr $C$DW$145, DW_AT_TI_symbol_name("maxWidth")
	.dwattr $C$DW$145, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$145, DW_AT_location[DW_OP_reg11]
$C$DW$146	.dwtag  DW_TAG_variable, DW_AT_name("outHeight")
	.dwattr $C$DW$146, DW_AT_TI_symbol_name("outHeight")
	.dwattr $C$DW$146, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$146, DW_AT_location[DW_OP_breg31 52]
$C$DW$147	.dwtag  DW_TAG_variable, DW_AT_name("padWidth")
	.dwattr $C$DW$147, DW_AT_TI_symbol_name("padWidth")
	.dwattr $C$DW$147, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$147, DW_AT_location[DW_OP_breg31 56]
$C$DW$148	.dwtag  DW_TAG_variable, DW_AT_name("costBuffSize")
	.dwattr $C$DW$148, DW_AT_TI_symbol_name("costBuffSize")
	.dwattr $C$DW$148, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$148, DW_AT_location[DW_OP_reg20]
$C$DW$149	.dwtag  DW_TAG_variable, DW_AT_name("scratchSize")
	.dwattr $C$DW$149, DW_AT_TI_symbol_name("scratchSize")
	.dwattr $C$DW$149, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$149, DW_AT_location[DW_OP_reg3]
$C$DW$150	.dwtag  DW_TAG_variable, DW_AT_name("outSize")
	.dwattr $C$DW$150, DW_AT_TI_symbol_name("outSize")
	.dwattr $C$DW$150, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$150, DW_AT_location[DW_OP_breg31 60]
$C$DW$151	.dwtag  DW_TAG_variable, DW_AT_name("pLeft")
	.dwattr $C$DW$151, DW_AT_TI_symbol_name("pLeft")
	.dwattr $C$DW$151, DW_AT_type(*$C$DW$T$21)
	.dwattr $C$DW$151, DW_AT_location[DW_OP_breg31 64]
$C$DW$152	.dwtag  DW_TAG_variable, DW_AT_name("pRight")
	.dwattr $C$DW$152, DW_AT_TI_symbol_name("pRight")
	.dwattr $C$DW$152, DW_AT_type(*$C$DW$T$21)
	.dwattr $C$DW$152, DW_AT_location[DW_OP_breg31 68]
$C$DW$153	.dwtag  DW_TAG_variable, DW_AT_name("pCost")
	.dwattr $C$DW$153, DW_AT_TI_symbol_name("pCost")
	.dwattr $C$DW$153, DW_AT_type(*$C$DW$T$111)
	.dwattr $C$DW$153, DW_AT_location[DW_OP_breg31 72]
$C$DW$154	.dwtag  DW_TAG_variable, DW_AT_name("pMinCost")
	.dwattr $C$DW$154, DW_AT_TI_symbol_name("pMinCost")
	.dwattr $C$DW$154, DW_AT_type(*$C$DW$T$111)
	.dwattr $C$DW$154, DW_AT_location[DW_OP_breg31 76]
$C$DW$155	.dwtag  DW_TAG_variable, DW_AT_name("pScratch")
	.dwattr $C$DW$155, DW_AT_TI_symbol_name("pScratch")
	.dwattr $C$DW$155, DW_AT_type(*$C$DW$T$111)
	.dwattr $C$DW$155, DW_AT_location[DW_OP_breg31 80]
$C$DW$156	.dwtag  DW_TAG_variable, DW_AT_name("pDisparity")
	.dwattr $C$DW$156, DW_AT_TI_symbol_name("pDisparity")
	.dwattr $C$DW$156, DW_AT_type(*$C$DW$T$23)
	.dwattr $C$DW$156, DW_AT_location[DW_OP_breg31 84]
$C$DW$157	.dwtag  DW_TAG_variable, DW_AT_name("pDisparity_cn")
	.dwattr $C$DW$157, DW_AT_TI_symbol_name("pDisparity_cn")
	.dwattr $C$DW$157, DW_AT_type(*$C$DW$T$23)
	.dwattr $C$DW$157, DW_AT_location[DW_OP_breg31 88]
$C$DW$158	.dwtag  DW_TAG_variable, DW_AT_name("$O$V1")
	.dwattr $C$DW$158, DW_AT_TI_symbol_name("$O$V1")
	.dwattr $C$DW$158, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$158, DW_AT_location[DW_OP_reg0]
$C$DW$159	.dwtag  DW_TAG_variable, DW_AT_name("$O$K140")
	.dwattr $C$DW$159, DW_AT_TI_symbol_name("$O$K140")
	.dwattr $C$DW$159, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$159, DW_AT_location[DW_OP_reg4]
$C$DW$160	.dwtag  DW_TAG_variable, DW_AT_name("$O$K140")
	.dwattr $C$DW$160, DW_AT_TI_symbol_name("$O$K140")
	.dwattr $C$DW$160, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$160, DW_AT_location[DW_OP_reg4]
$C$DW$161	.dwtag  DW_TAG_variable, DW_AT_name("$O$K140")
	.dwattr $C$DW$161, DW_AT_TI_symbol_name("$O$K140")
	.dwattr $C$DW$161, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$161, DW_AT_location[DW_OP_reg4]
$C$DW$162	.dwtag  DW_TAG_variable, DW_AT_name("$O$K140")
	.dwattr $C$DW$162, DW_AT_TI_symbol_name("$O$K140")
	.dwattr $C$DW$162, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$162, DW_AT_location[DW_OP_reg4]
$C$DW$163	.dwtag  DW_TAG_variable, DW_AT_name("$O$U142")
	.dwattr $C$DW$163, DW_AT_TI_symbol_name("$O$U142")
	.dwattr $C$DW$163, DW_AT_type(*$C$DW$T$128)
	.dwattr $C$DW$163, DW_AT_location[DW_OP_reg3]
$C$DW$164	.dwtag  DW_TAG_variable, DW_AT_name("$O$U142")
	.dwattr $C$DW$164, DW_AT_TI_symbol_name("$O$U142")
	.dwattr $C$DW$164, DW_AT_type(*$C$DW$T$128)
	.dwattr $C$DW$164, DW_AT_location[DW_OP_reg3]
$C$DW$165	.dwtag  DW_TAG_variable, DW_AT_name("$O$U142")
	.dwattr $C$DW$165, DW_AT_TI_symbol_name("$O$U142")
	.dwattr $C$DW$165, DW_AT_type(*$C$DW$T$128)
	.dwattr $C$DW$165, DW_AT_location[DW_OP_reg3]
$C$DW$166	.dwtag  DW_TAG_variable, DW_AT_name("$O$U142")
	.dwattr $C$DW$166, DW_AT_TI_symbol_name("$O$U142")
	.dwattr $C$DW$166, DW_AT_type(*$C$DW$T$128)
	.dwattr $C$DW$166, DW_AT_location[DW_OP_reg3]
$C$DW$167	.dwtag  DW_TAG_variable, DW_AT_name("$O$U166")
	.dwattr $C$DW$167, DW_AT_TI_symbol_name("$O$U166")
	.dwattr $C$DW$167, DW_AT_type(*$C$DW$T$97)
	.dwattr $C$DW$167, DW_AT_location[DW_OP_breg31 32]
$C$DW$168	.dwtag  DW_TAG_variable, DW_AT_name("$O$U166")
	.dwattr $C$DW$168, DW_AT_TI_symbol_name("$O$U166")
	.dwattr $C$DW$168, DW_AT_type(*$C$DW$T$97)
	.dwattr $C$DW$168, DW_AT_location[DW_OP_reg29]
$C$DW$169	.dwtag  DW_TAG_variable, DW_AT_name("$O$U166")
	.dwattr $C$DW$169, DW_AT_TI_symbol_name("$O$U166")
	.dwattr $C$DW$169, DW_AT_type(*$C$DW$T$97)
	.dwattr $C$DW$169, DW_AT_location[DW_OP_breg31 32]
$C$DW$170	.dwtag  DW_TAG_variable, DW_AT_name("$O$U166")
	.dwattr $C$DW$170, DW_AT_TI_symbol_name("$O$U166")
	.dwattr $C$DW$170, DW_AT_type(*$C$DW$T$97)
	.dwattr $C$DW$170, DW_AT_location[DW_OP_reg29]
$C$DW$171	.dwtag  DW_TAG_variable, DW_AT_name("$O$U167")
	.dwattr $C$DW$171, DW_AT_TI_symbol_name("$O$U167")
	.dwattr $C$DW$171, DW_AT_type(*$C$DW$T$97)
	.dwattr $C$DW$171, DW_AT_location[DW_OP_reg14]
$C$DW$172	.dwtag  DW_TAG_variable, DW_AT_name("$O$U167")
	.dwattr $C$DW$172, DW_AT_TI_symbol_name("$O$U167")
	.dwattr $C$DW$172, DW_AT_type(*$C$DW$T$97)
	.dwattr $C$DW$172, DW_AT_location[DW_OP_breg31 92]
$C$DW$173	.dwtag  DW_TAG_variable, DW_AT_name("$O$U167")
	.dwattr $C$DW$173, DW_AT_TI_symbol_name("$O$U167")
	.dwattr $C$DW$173, DW_AT_type(*$C$DW$T$97)
	.dwattr $C$DW$173, DW_AT_location[DW_OP_reg14]
$C$DW$174	.dwtag  DW_TAG_variable, DW_AT_name("$O$U167")
	.dwattr $C$DW$174, DW_AT_TI_symbol_name("$O$U167")
	.dwattr $C$DW$174, DW_AT_type(*$C$DW$T$97)
	.dwattr $C$DW$174, DW_AT_location[DW_OP_breg31 60]
$C$DW$175	.dwtag  DW_TAG_variable, DW_AT_name("$O$K173")
	.dwattr $C$DW$175, DW_AT_TI_symbol_name("$O$K173")
	.dwattr $C$DW$175, DW_AT_type(*$C$DW$T$152)
	.dwattr $C$DW$175, DW_AT_location[DW_OP_reg15]
$C$DW$176	.dwtag  DW_TAG_variable, DW_AT_name("$O$K173")
	.dwattr $C$DW$176, DW_AT_TI_symbol_name("$O$K173")
	.dwattr $C$DW$176, DW_AT_type(*$C$DW$T$152)
	.dwattr $C$DW$176, DW_AT_location[DW_OP_reg15]
$C$DW$177	.dwtag  DW_TAG_variable, DW_AT_name("$O$U193")
	.dwattr $C$DW$177, DW_AT_TI_symbol_name("$O$U193")
	.dwattr $C$DW$177, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$177, DW_AT_location[DW_OP_breg31 96]
$C$DW$178	.dwtag  DW_TAG_variable, DW_AT_name("$O$U193")
	.dwattr $C$DW$178, DW_AT_TI_symbol_name("$O$U193")
	.dwattr $C$DW$178, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$178, DW_AT_location[DW_OP_breg31 92]
$C$DW$179	.dwtag  DW_TAG_variable, DW_AT_name("$O$U189")
	.dwattr $C$DW$179, DW_AT_TI_symbol_name("$O$U189")
	.dwattr $C$DW$179, DW_AT_type(*$C$DW$T$43)
	.dwattr $C$DW$179, DW_AT_location[DW_OP_reg8]
$C$DW$180	.dwtag  DW_TAG_variable, DW_AT_name("$O$U189")
	.dwattr $C$DW$180, DW_AT_TI_symbol_name("$O$U189")
	.dwattr $C$DW$180, DW_AT_type(*$C$DW$T$43)
	.dwattr $C$DW$180, DW_AT_location[DW_OP_reg8]
$C$DW$181	.dwtag  DW_TAG_variable, DW_AT_name("$O$U189")
	.dwattr $C$DW$181, DW_AT_TI_symbol_name("$O$U189")
	.dwattr $C$DW$181, DW_AT_type(*$C$DW$T$43)
	.dwattr $C$DW$181, DW_AT_location[DW_OP_reg5]
$C$DW$182	.dwtag  DW_TAG_variable, DW_AT_name("$O$U242")
	.dwattr $C$DW$182, DW_AT_TI_symbol_name("$O$U242")
	.dwattr $C$DW$182, DW_AT_type(*$C$DW$T$82)
	.dwattr $C$DW$182, DW_AT_location[DW_OP_reg4]
$C$DW$183	.dwtag  DW_TAG_variable, DW_AT_name("$O$U242")
	.dwattr $C$DW$183, DW_AT_TI_symbol_name("$O$U242")
	.dwattr $C$DW$183, DW_AT_type(*$C$DW$T$82)
	.dwattr $C$DW$183, DW_AT_location[DW_OP_reg4]
$C$DW$184	.dwtag  DW_TAG_variable, DW_AT_name("d")
	.dwattr $C$DW$184, DW_AT_TI_symbol_name("d")
	.dwattr $C$DW$184, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$184, DW_AT_location[DW_OP_reg29]
$C$DW$185	.dwtag  DW_TAG_variable, DW_AT_name("d")
	.dwattr $C$DW$185, DW_AT_TI_symbol_name("d")
	.dwattr $C$DW$185, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$185, DW_AT_location[DW_OP_reg14]
$C$DW$186	.dwtag  DW_TAG_variable, DW_AT_name("d")
	.dwattr $C$DW$186, DW_AT_TI_symbol_name("d")
	.dwattr $C$DW$186, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$186, DW_AT_location[DW_OP_reg29]
$C$DW$187	.dwtag  DW_TAG_variable, DW_AT_name("d")
	.dwattr $C$DW$187, DW_AT_TI_symbol_name("d")
	.dwattr $C$DW$187, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$187, DW_AT_location[DW_OP_reg14]
$C$DW$188	.dwtag  DW_TAG_variable, DW_AT_name("y")
	.dwattr $C$DW$188, DW_AT_TI_symbol_name("y")
	.dwattr $C$DW$188, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$188, DW_AT_location[DW_OP_reg15]
$C$DW$189	.dwtag  DW_TAG_variable, DW_AT_name("y")
	.dwattr $C$DW$189, DW_AT_TI_symbol_name("y")
	.dwattr $C$DW$189, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$189, DW_AT_location[DW_OP_reg15]
$C$DW$190	.dwtag  DW_TAG_variable, DW_AT_name("j")
	.dwattr $C$DW$190, DW_AT_TI_symbol_name("j")
	.dwattr $C$DW$190, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$190, DW_AT_location[DW_OP_reg6]
$C$DW$191	.dwtag  DW_TAG_variable, DW_AT_name("j")
	.dwattr $C$DW$191, DW_AT_TI_symbol_name("j")
	.dwattr $C$DW$191, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$191, DW_AT_location[DW_OP_reg6]
$C$DW$192	.dwtag  DW_TAG_variable, DW_AT_name("j")
	.dwattr $C$DW$192, DW_AT_TI_symbol_name("j")
	.dwattr $C$DW$192, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$192, DW_AT_location[DW_OP_reg6]
$C$DW$193	.dwtag  DW_TAG_variable, DW_AT_name("idxIn")
	.dwattr $C$DW$193, DW_AT_TI_symbol_name("idxIn")
	.dwattr $C$DW$193, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$193, DW_AT_location[DW_OP_reg6]
$C$DW$194	.dwtag  DW_TAG_variable, DW_AT_name("idxIn")
	.dwattr $C$DW$194, DW_AT_TI_symbol_name("idxIn")
	.dwattr $C$DW$194, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$194, DW_AT_location[DW_OP_reg6]
$C$DW$195	.dwtag  DW_TAG_variable, DW_AT_name("idxOut")
	.dwattr $C$DW$195, DW_AT_TI_symbol_name("idxOut")
	.dwattr $C$DW$195, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$195, DW_AT_location[DW_OP_reg7]
$C$DW$196	.dwtag  DW_TAG_variable, DW_AT_name("idxOut")
	.dwattr $C$DW$196, DW_AT_TI_symbol_name("idxOut")
	.dwattr $C$DW$196, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$196, DW_AT_location[DW_OP_reg7]
$C$DW$197	.dwtag  DW_TAG_variable, DW_AT_name("$O$v1")
	.dwattr $C$DW$197, DW_AT_TI_symbol_name("$O$v1")
	.dwattr $C$DW$197, DW_AT_type(*$C$DW$T$46)
	.dwattr $C$DW$197, DW_AT_location[DW_OP_reg5]
$C$DW$198	.dwtag  DW_TAG_variable, DW_AT_name("$O$v1")
	.dwattr $C$DW$198, DW_AT_TI_symbol_name("$O$v1")
	.dwattr $C$DW$198, DW_AT_type(*$C$DW$T$46)
	.dwattr $C$DW$198, DW_AT_location[DW_OP_reg5]
$C$DW$199	.dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
	.dwattr $C$DW$199, DW_AT_TI_symbol_name("$O$v2")
	.dwattr $C$DW$199, DW_AT_type(*$C$DW$T$153)
	.dwattr $C$DW$199, DW_AT_location[DW_OP_reg20]
$C$DW$200	.dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
	.dwattr $C$DW$200, DW_AT_TI_symbol_name("$O$v2")
	.dwattr $C$DW$200, DW_AT_type(*$C$DW$T$153)
	.dwattr $C$DW$200, DW_AT_location[DW_OP_reg20]
           MVKL    .S2     test_cases,B4
           MVKH    .S2     test_cases,B4
$C$DW$201	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$201, DW_AT_low_pc(0x00)
	.dwattr $C$DW$201, DW_AT_name("disparity_SAD_firstRow16_getTestParams")
	.dwattr $C$DW$201, DW_AT_TI_call

           CALLP   .S2     disparity_SAD_firstRow16_getTestParams,B3
||         ADDAW   .D1X    SP,7,A4           ; |47| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 47,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
;  47 | disparity_SAD_firstRow16_getTestParams(&prm, &test_cases);             
;----------------------------------------------------------------------
$C$RL0:    ; CALL OCCURS {disparity_SAD_firstRow16_getTestParams} {0}  ; |47| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 8
           MVKL    .S2     $C$SL1+0,B4
           MVKH    .S2     $C$SL1+0,B4
$C$DW$202	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$202, DW_AT_low_pc(0x00)
	.dwattr $C$DW$202, DW_AT_name("VLIB_profile_init")
	.dwattr $C$DW$202, DW_AT_TI_call

           CALLP   .S2     VLIB_profile_init,B3
||         MVK     .L1     0x3,A4            ; |50| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 50,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
;  50 | VLIB_profile_init(3, "VLIB_disparity_SAD_firstRow16");                 
;----------------------------------------------------------------------
$C$RL1:    ; CALL OCCURS {VLIB_profile_init} {0}  ; |50| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 14
;**  	-----------------------    K$94 = &testPatternString[0];
;**  	-----------------------    K$274 = &desc[0];
;**  	-----------------------    U$12 = prm-36;
;**  	-----------------------    K$47 = 0xffffffffu;
;**  	-----------------------    K$59 = 0xfffffffcu;
;**  	-----------------------    U$11 = 0;
;** 53	-----------------------    tpi = 0;
;**  	-----------------------    #pragma LOOP_FLAGS(5120u)

           MVKL    .S1     test_cases,A3
||         LDW     .D2T2   *+SP(28),B6

           MVKH    .S1     test_cases,A3
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 53,column 17,is_stmt,isa 0
;----------------------------------------------------------------------
;  53 | for( tpi=0; tpi < test_cases; tpi++ ) {                                
;----------------------------------------------------------------------
           LDW     .D1T1   *A3,A3            ; |53| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 53,column 10,is_stmt,isa 0
;----------------------------------------------------------------------
;  56 | int32_t    status_nat_vs_int = vlib_KERNEL_PASS; /* Test status : Natur
;     | al c vs. Optimized */                                                  
;  57 | int32_t    status_nat_vs_ref = vlib_KERNEL_PASS; /* Test status : Natur
;     | al c vs. Static Reference */                                           
;----------------------------------------------------------------------
           ZERO    .L1     A13               ; |53| 
           NOP             1
           SUBAW   .D2     B6,9,B11
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 60,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
;  60 | uint32_t    inSize       =   prm[tpi].width * prm[tpi].height;         
;----------------------------------------------------------------------
           ADDK    .S2     36,B11            ; |60| 

           CMPGT   .L1     A3,0,A0           ; |53| 
||         ZERO    .S1     A3                ; |53| 

   [!A0]   B       .S1     $C$L50            ; |53| 
||         STW     .D2T1   A3,*+SP(36)

   [ A0]   LDW     .D2T1   *+B11(16),A11     ; |60| 
   [ A0]   LDW     .D2T2   *+B11(20),B4      ; |60| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 61,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
;  61 | uint32_t    wsDiv2       =   prm[tpi].windowSize/2;                    
;----------------------------------------------------------------------
   [ A0]   LDW     .D2T2   *+B11(32),B10     ; |61| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 62,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
;  62 | uint32_t    numDisp      =   prm[tpi].maxDisp - prm[tpi].minDisp + 1;  
;  63 | uint32_t    maxDispIdx   =   (prm[tpi].maxDisp > 0) ? prm[tpi].maxDisp
;     | : 0;                                                                   
;  64 | int32_t     maxWidth     =   prm[tpi].width - (numDisp-1) - (prm[tpi].w
;     | indowSize - 1);                                                        
;  65 | uint32_t    outHeight    =   prm[tpi].height - (prm[tpi].windowSize - 1
;     | );                                                                     
;  66 | uint32_t    arrayPad     =   (4-((maxWidth-1)&3))&3;                   
;  67 | uint32_t    padWidth     =   maxWidth+arrayPad;                        
;  68 | uint32_t    costBuffSize =   padWidth * numDisp;                       
;  69 | uint32_t    scratchSize  =   (maxWidth + prm[tpi].windowSize + 3) & ~0x
;     | 3;                                                                     
;  70 | uint32_t    outSize      =   padWidth * outHeight;                     
;----------------------------------------------------------------------
   [ A0]   LDW     .D2T2   *+B11(28),B12     ; |62| 
   [ A0]   LDW     .D2T1   *+B11(24),A12     ; |62| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 53,column 17,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L50}        ; |53| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 1
           NOP             1
;** --------------------------------------------------------------------------*
;**   BEGIN LOOP $C$L1
;** --------------------------------------------------------------------------*
$C$L1:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 53,column 10,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$5$B:
;          EXCLUSIVE CPU CYCLES: 8
;**	-----------------------g3:
;** 60	-----------------------    C$31 = (*(U$12 += 36)).height;
;** 60	-----------------------    C$32 = (*U$12).width;
;** 60	-----------------------    inSize = C$32*C$31;
;** 61	-----------------------    C$30 = (*U$12).windowSize;
;** 61	-----------------------    wsDiv2 = ((unsigned)C$30>>31)+C$30>>1;
;** 62	-----------------------    C$33 = (*U$12).maxDisp;
;** 62	-----------------------    numDisp = (unsigned)C$33-(unsigned)(*U$12).minDisp+1u;
;** 63	-----------------------    maxDispIdx = _lo(_mpyli(C$33 >= 0, C$33));
;** 64	-----------------------    maxWidth = C$32-numDisp-(unsigned)C$30+2u;
;** 65	-----------------------    outHeight = C$31-(unsigned)C$30+1u;
;** 67	-----------------------    padWidth = (unsigned)maxWidth+(-((unsigned)maxWidth+K$47)&3u);
;** 70	-----------------------    outSize = outHeight*padWidth;
;** 68	-----------------------    costBuffSize = numDisp*padWidth;
;** 69	-----------------------    scratchSize = (unsigned)C$30+(unsigned)maxWidth+3u&K$59;
;** 73	-----------------------    C$29 = inSize*2u;
;** 73	-----------------------    pLeft = VLIB_malloc(C$29);
;** 74	-----------------------    pRight = VLIB_malloc(C$29);
;** 75	-----------------------    pCost = VLIB_malloc(costBuffSize*4u);
;** 76	-----------------------    pMinCost = VLIB_malloc(padWidth*4u);
;** 77	-----------------------    pScratch = VLIB_malloc(scratchSize*4u);
;** 78	-----------------------    pDisparity = VLIB_malloc(outSize);
;** 79	-----------------------    pDisparity_cn = malloc(outSize);
;** 82	-----------------------    if ( !((pLeft != NULL)&(pRight != NULL)&(pCost != NULL)&(pMinCost != NULL)&(pScratch != NULL)&(pDisparity != NULL)&(pDisparity_cn != NULL)&(maxWidth > 0)) ) goto g53;

           MV      .L2     B4,B5             ; |60| 
||         MV      .L1X    B4,A10            ; |60| 
||         MV      .S2X    A11,B4

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 60,column 21,is_stmt,isa 0
           MPY32   .M2     B5,B4,B4          ; |60| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 73,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
;  73 | uint16_t   *pLeft            = (uint16_t *) VLIB_malloc(inSize * sizeof
;     | (uint16_t));                                                           
;----------------------------------------------------------------------
$C$DW$203	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$203, DW_AT_low_pc(0x00)
	.dwattr $C$DW$203, DW_AT_name("VLIB_malloc")
	.dwattr $C$DW$203, DW_AT_TI_call
           CALL    .S1     VLIB_malloc       ; |73| 
           ADDKPC  .S2     $C$RL2,B3,1       ; |73| 
           ADD     .L2     B4,B4,B13         ; |73| 
           NOP             1
           MV      .L1X    B13,A4            ; |73| 
$C$RL2:    ; CALL OCCURS {VLIB_malloc} {0}   ; |73| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$5$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$6$B:
;          EXCLUSIVE CPU CYCLES: 70
$C$DW$204	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$204, DW_AT_low_pc(0x00)
	.dwattr $C$DW$204, DW_AT_name("VLIB_malloc")
	.dwattr $C$DW$204, DW_AT_TI_call

           CALLP   .S2     VLIB_malloc,B3
||         STW     .D2T1   A4,*+SP(64)       ; |73| 
||         MV      .L1X    B13,A4            ; |74| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 74,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
;  74 | uint16_t   *pRight           = (uint16_t *) VLIB_malloc(inSize * sizeof
;     | (uint16_t));                                                           
;----------------------------------------------------------------------
$C$RL3:    ; CALL OCCURS {VLIB_malloc} {0}   ; |74| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 62,column 21,is_stmt,isa 0
           SUB     .L2X    B12,A12,B4        ; |62| 
           ADD     .L2     1,B4,B4           ; |62| 

           STW     .D2T2   B4,*+SP(44)       ; |62| 
||         SUB     .L2X    A11,B4,B4         ; |64| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 64,column 21,is_stmt,isa 0
           SUB     .L2     B4,B10,B4         ; |64| 
           MVK     .L1     0xffffffff,A3
           ADD     .L1X    2,B4,A11          ; |64| 

           ADD     .L1     A3,A11,A3         ; |67| 
||         LDW     .D2T2   *+SP(44),B31

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 67,column 21,is_stmt,isa 0
           NEG     .L1     A3,A3             ; |67| 
           AND     .L1     3,A3,A3           ; |67| 
           ADD     .L1     A3,A11,A3         ; |67| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 74,column 21,is_stmt,isa 0
           STW     .D2T1   A4,*+SP(68)       ; |74| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 68,column 21,is_stmt,isa 0
           MPY32   .M2X    A3,B31,B4         ; |68| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 67,column 21,is_stmt,isa 0
           STW     .D2T1   A3,*+SP(56)       ; |67| 
           NOP             3
$C$DW$205	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$205, DW_AT_low_pc(0x00)
	.dwattr $C$DW$205, DW_AT_name("VLIB_malloc")
	.dwattr $C$DW$205, DW_AT_TI_call

           CALLP   .S2     VLIB_malloc,B3
||         SHL     .S1X    B4,2,A4           ; |75| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 75,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
;  75 | uint32_t   *pCost            = (uint32_t *) VLIB_malloc(costBuffSize *
;     | sizeof(uint32_t));                                                     
;----------------------------------------------------------------------
$C$RL4:    ; CALL OCCURS {VLIB_malloc} {0}   ; |75| 
           LDW     .D2T1   *+SP(56),A3       ; |75| 
           STW     .D2T1   A4,*+SP(72)       ; |75| 
           NOP             3
$C$DW$206	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$206, DW_AT_low_pc(0x04)
	.dwattr $C$DW$206, DW_AT_name("VLIB_malloc")
	.dwattr $C$DW$206, DW_AT_TI_call

           SHL     .S1     A3,2,A4           ; |76| 
||         CALLP   .S2     VLIB_malloc,B3

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 76,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
;  76 | uint32_t   *pMinCost         = (uint32_t *) VLIB_malloc(padWidth * size
;     | of(uint32_t));                                                         
;----------------------------------------------------------------------
$C$RL5:    ; CALL OCCURS {VLIB_malloc} {0}   ; |76| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 69,column 21,is_stmt,isa 0
           ADD     .L1X    A11,B10,A3        ; |69| 

           ADD     .L1     3,A3,A3           ; |69| 
||         STW     .D2T1   A4,*+SP(76)       ; |76| 
||         MVK     .S1     0xfffffffc,A4

           AND     .L1     A4,A3,A3          ; |69| 
$C$DW$207	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$207, DW_AT_low_pc(0x00)
	.dwattr $C$DW$207, DW_AT_name("VLIB_malloc")
	.dwattr $C$DW$207, DW_AT_TI_call

           CALLP   .S2     VLIB_malloc,B3
||         SHL     .S1     A3,2,A4           ; |77| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 77,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
;  77 | uint32_t   *pScratch         = (uint32_t *) VLIB_malloc(scratchSize * s
;     | izeof(uint32_t));                                                      
;----------------------------------------------------------------------
$C$RL6:    ; CALL OCCURS {VLIB_malloc} {0}   ; |77| 
           LDW     .D2T1   *+SP(56),A3
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 65,column 21,is_stmt,isa 0
           SUB     .L2X    A10,B10,B4        ; |65| 
           ADD     .L2     1,B4,B1           ; |65| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 77,column 21,is_stmt,isa 0
           STW     .D2T1   A4,*+SP(80)       ; |77| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 65,column 21,is_stmt,isa 0
           STW     .D2T2   B1,*+SP(52)       ; |65| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 70,column 21,is_stmt,isa 0
           MPY32   .M1X    A3,B1,A3          ; |70| 
           NOP             3
$C$DW$208	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$208, DW_AT_low_pc(0x00)
	.dwattr $C$DW$208, DW_AT_name("VLIB_malloc")
	.dwattr $C$DW$208, DW_AT_TI_call

           CALLP   .S2     VLIB_malloc,B3
||         STW     .D2T1   A3,*+SP(60)       ; |70| 
||         MV      .L1     A3,A4             ; |78| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 78,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
;  78 | int8_t     *pDisparity       = (int8_t *)   VLIB_malloc(outSize * sizeo
;     | f(int8_t));                                                            
;----------------------------------------------------------------------
$C$RL7:    ; CALL OCCURS {VLIB_malloc} {0}   ; |78| 
           STW     .D2T1   A4,*+SP(84)       ; |78| 
$C$DW$209	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$209, DW_AT_low_pc(0x00)
	.dwattr $C$DW$209, DW_AT_name("malloc")
	.dwattr $C$DW$209, DW_AT_TI_call

           CALLP   .S2     malloc,B3
||         LDW     .D2T1   *+SP(60),A4       ; |79| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 79,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
;  79 | int8_t     *pDisparity_cn    = (int8_t *)   malloc(outSize * sizeof(int
;     | 8_t));                                                                 
;----------------------------------------------------------------------
$C$RL8:    ; CALL OCCURS {malloc} {0}        ; |79| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$6$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$7$B:
;          EXCLUSIVE CPU CYCLES: 24

           LDW     .D2T1   *+SP(64),A2       ; |82| 
||         ZERO    .S2     B4                ; |82| 
||         ZERO    .S1     A3                ; |82| 
||         CMPLT   .L2     B12,0,B6          ; |63| 
||         CMPGT   .L1     A11,0,A31         ; |82| 

           LDW     .D2T1   *+SP(68),A0       ; |82| 
||         SHRU    .S2     B10,31,B31        ; |61| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 82,column 9,is_stmt,isa 0
;----------------------------------------------------------------------
;  82 | if( pLeft && pRight && pCost && pMinCost && pScratch && pDisparity && p
;     | Disparity_cn && maxWidth > 0) {                                        
;----------------------------------------------------------------------
           LDW     .D2T2   *+SP(72),B0       ; |82| 
           LDW     .D2T1   *+SP(76),A1       ; |82| 

           STW     .D2T1   A4,*+SP(88)       ; |79| 
||         ZERO    .L1     A4                ; |82| 

   [ A2]   MVK     .L2     0x1,B4            ; |82| 
||         LDW     .D2T1   *+SP(80),A2       ; |82| 

   [ A0]   MVK     .L1     0x1,A4            ; |82| 
   [ B0]   MVK     .L1     0x1,A3            ; |82| 

           AND     .L2X    A4,B4,B5          ; |82| 
||         ZERO    .S2     B4                ; |82| 
||         ZERO    .L1     A4                ; |82| 

   [ A1]   MVK     .L2     0x1,B4            ; |82| 
||         LDW     .D2T1   *+SP(84),A1       ; |82| 
||         AND     .S2X    A3,B5,B5          ; |82| 
||         ZERO    .L1     A3                ; |82| 

   [ A2]   MVK     .L1     0x1,A3            ; |82| 
||         LDW     .D2T1   *+SP(88),A2       ; |82| 
||         AND     .L2     B4,B5,B6          ; |82| 
||         XOR     .S2     1,B6,B4           ; |63| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 63,column 21,is_stmt,isa 0
           MPYLI   .M2     B4,B12,B5:B4      ; |63| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 82,column 9,is_stmt,isa 0
;----------------------------------------------------------------------
;  84 | int32_t    fail, d, y, i, j;                                           
;  85 | uint32_t   idxIn, idxOut;                                              
;----------------------------------------------------------------------
           AND     .L1X    A3,B6,A5          ; |82| 
           ZERO    .L1     A3                ; |82| 
   [ A1]   MVK     .L1     0x1,A4            ; |82| 

   [ A2]   MVK     .L1     0x1,A3            ; |82| 
||         AND     .S1     A4,A5,A4          ; |82| 
||         ADD     .L2     B10,B31,B5        ; |61| 
||         STW     .D2T2   B4,*+SP(48)       ; |63| 

           AND     .L1     A3,A4,A4          ; |82| 

           AND     .L1     A31,A4,A0         ; |82| 
||         SHR     .S1X    B5,1,A30          ; |61| 

   [!A0]   B       .S2     $C$L48            ; |82| 
|| [ A0]   LDW     .D2T1   *+B11(16),A3      ; |88| 
|| [ A0]   MVKL    .S1     testPatternString,A12

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 88,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
;  88 | VLIB_fillBuffer(prm[tpi].testPattern,                                  
;----------------------------------------------------------------------
   [ A0]   LDW     .D2T2   *+B11(4),B6       ; |88| 
   [ A0]   LDBU    .D2T1   *B11,A4           ; |88| 
$C$DW$210	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$210, DW_AT_low_pc(0x00)
	.dwattr $C$DW$210, DW_AT_name("VLIB_fillBuffer")
	.dwattr $C$DW$210, DW_AT_TI_call

   [ A0]   CALL    .S1     VLIB_fillBuffer   ; |88| 
|| [ A0]   LDW     .D2T1   *+SP(64),A6       ; |88| 

   [ A0]   LDHU    .D2T2   *+B11(20),B8      ; |88| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 61,column 21,is_stmt,isa 0
           STW     .D2T1   A30,*+SP(40)      ; |61| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 82,column 9,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L48}        ; |82| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$7$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$8$B:
;          EXCLUSIVE CPU CYCLES: 3
;** 88	-----------------------    C$28 = (*U$12).width;
;** 88	-----------------------    VLIB_fillBuffer((*U$12).testPattern, 0u, (void *)pLeft, (*U$12).staticInLeft, (unsigned short)C$28, (unsigned short)(*U$12).height, (unsigned short)(C$28*2u), 2u, K$94);
;** 94	-----------------------    C$27 = (*U$12).width;
;** 94	-----------------------    VLIB_fillBuffer((*U$12).testPattern, 0u, (void *)pRight, (*U$12).staticInRight, (unsigned short)C$27, (unsigned short)(*U$12).height, (unsigned short)(C$27*2u), 2u, K$94);
;** 102	-----------------------    if ( !(C$26 = (*U$12).height) ) goto g10;
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 88,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
;  89 | (uint16_t)0,                                                           
;  90 | pLeft, prm[tpi].staticInLeft,                                          
;  91 | prm[tpi].width, prm[tpi].height, prm[tpi].width * sizeof(pLeft[0]),    
;  92 | sizeof(pLeft[0]), testPatternString);                                  
;----------------------------------------------------------------------
           EXTU    .S1     A3,16,16,A8       ; |88| 
           EXTU    .S1     A3,17,16,A10      ; |88| 

           MVKH    .S1     testPatternString,A12
||         ADDKPC  .S2     $C$RL9,B3,0       ; |88| 
||         MVK     .L2     0x2,B10           ; |88| 
||         ZERO    .D2     B4                ; |88| 

$C$RL9:    ; CALL OCCURS {VLIB_fillBuffer} {0}  ; |88| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$8$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$9$B:
;          EXCLUSIVE CPU CYCLES: 14
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 94,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
;  94 | VLIB_fillBuffer(prm[tpi].testPattern,                                  
;  95 |                 (uint16_t)0,                                           
;  96 |                 pRight, prm[tpi].staticInRight,                        
;  97 |                 prm[tpi].width, prm[tpi].height, prm[tpi].width * sizeo
;     | f(pRight[0]),                                                          
;  98 |                 sizeof(pRight[0]), testPatternString);                 
;----------------------------------------------------------------------
           LDW     .D2T2   *+B11(16),B4      ; |94| 
           LDBU    .D2T1   *B11,A4           ; |94| 
           LDW     .D2T1   *+SP(68),A6       ; |94| 
           LDW     .D2T2   *+B11(8),B6       ; |94| 
           LDHU    .D2T2   *+B11(20),B8      ; |94| 
           EXTU    .S2     B4,16,16,B7       ; |94| 
           EXTU    .S2     B4,17,16,B9       ; |94| 
           MV      .L1X    B7,A8             ; |94| 
$C$DW$211	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$211, DW_AT_low_pc(0x08)
	.dwattr $C$DW$211, DW_AT_name("VLIB_fillBuffer")
	.dwattr $C$DW$211, DW_AT_TI_call

           MV      .L1X    B9,A10            ; |94| 
||         ZERO    .L2     B4                ; |94| 
||         CALLP   .S2     VLIB_fillBuffer,B3

$C$RL10:   ; CALL OCCURS {VLIB_fillBuffer} {0}  ; |94| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$9$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$10$B:
;          EXCLUSIVE CPU CYCLES: 11
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 102,column 22,is_stmt,isa 0
;----------------------------------------------------------------------
; 102 | for(j=0; j<prm[tpi].height; j++)                                       
;----------------------------------------------------------------------
           LDW     .D2T2   *+B11(20),B0      ; |102| 
           NOP             4

   [!B0]   BNOP    .S1     $C$L7,5           ; |102| 
|| [ B0]   LDW     .D2T1   *+B11(16),A0
|| [ B0]   ZERO    .L1     A6                ; |102| 

           ; BRANCHCC OCCURS {$C$L7}         ; |102| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$10$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$11$B:
;**  	-----------------------    V$1 = (*U$12).width;
;** 103	-----------------------    L$1 = C$26;
;** 102	-----------------------    j = 0;
;**  	-----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
;**  	-----------------------    #pragma LOOP_FLAGS(4096u)
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$11$E:
;** --------------------------------------------------------------------------*
;**   BEGIN LOOP $C$L2
;** --------------------------------------------------------------------------*
$C$L2:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 102,column 17,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$12$B:
;          EXCLUSIVE CPU CYCLES: 6
;**	-----------------------g6:
;** 103	-----------------------    if ( !V$1 ) goto g9;

   [!A0]   BNOP    .S1     $C$L6,4           ; |103| 
|| [ A0]   LDW     .D2T1   *+SP(64),A5
|| [ A0]   MPY32   .M1     A6,A0,A4
|| [ A0]   SUB     .L2X    A0,1,B5

   [ A0]   ADDAH   .D1     A5,A4,A7
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 103,column 26,is_stmt,isa 0
;----------------------------------------------------------------------
; 103 | for(i=0; i<prm[tpi].width; i++) {                                      
;----------------------------------------------------------------------
           ; BRANCHCC OCCURS {$C$L6}         ; |103| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$12$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$13$B:
;**  	-----------------------    C$25 = V$1*j;
;**  	-----------------------    U$119 = &pLeft[C$25];
;**  	-----------------------    U$123 = &pRight[C$25];
;**  	-----------------------    L$2 = V$1;
;**  	-----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
;**  	-----------------------    #pragma LOOP_FLAGS(4096u)
;**	-----------------------g8:
;** 104	-----------------------    A$35 = _extu((unsigned)*U$119, 17u, 17u);
;** 104	-----------------------    *U$119++ = A$35;
;** 105	-----------------------    A$34 = _extu((unsigned)*U$123, 17u, 17u);
;** 105	-----------------------    *U$123++ = A$34;
;** 103	-----------------------    if ( L$2 = L$2-1 ) goto g8;
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$13$E:
;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*
;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c
;*      Loop source line                 : 103
;*      Loop opening brace source line   : 103
;*      Loop closing brace source line   : 106
;*      Known Minimum Trip Count         : 1                    
;*      Known Max Trip Count Factor      : 1
;*      Loop Carried Dependency Bound(^) : 14
;*      Unpartitioned Resource Bound     : 2
;*      Partitioned Resource Bound(*)    : 2
;*      Resource Partition:
;*                                A-side   B-side
;*      .L units                     0        0     
;*      .S units                     1        1     
;*      .D units                     2*       2*    
;*      .M units                     0        0     
;*      .X cross paths               0        0     
;*      .T address paths             2*       2*    
;*      Long read paths              0        0     
;*      Long write paths             0        0     
;*      Logical  ops (.LS)           0        0     (.L or .S unit)
;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
;*      Bound(.L .S .LS)             1        1     
;*      Bound(.L .S .D .LS .LSD)     1        1     
;*
;*      Searching for software pipeline schedule at ...
;*         ii = 14 Schedule found with 2 iterations in parallel
;*
;*      Register Usage Table:
;*          +-----------------------------------------------------------------+
;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
;*          |00000000001111111111222222222233|00000000001111111111222222222233|
;*          |01234567890123456789012345678901|01234567890123456789012345678901|
;*          |--------------------------------+--------------------------------|
;*       0: |    **                          |     **                         |
;*       1: |    **                          |     **                         |
;*       2: |    **                          |     **                         |
;*       3: |    **                          |     **                         |
;*       4: |    **                          |     **                         |
;*       5: |    **                          |    ***                         |
;*       6: |    **                          |    ***                         |
;*       7: |    **                          |     **                         |
;*       8: |    **                          |     **                         |
;*       9: |    **                          |     **                         |
;*      10: |    **                          |     **                         |
;*      11: |    **                          |     **                         |
;*      12: |   ***                          |     **                         |
;*      13: |   ***                          |     **                         |
;*          +-----------------------------------------------------------------+
;*
;*      Done
;*
;*      Loop will be splooped
;*      Collapsed epilog stages       : 0
;*      Collapsed prolog stages       : 0
;*      Minimum required memory pad   : 0 bytes
;*
;*      Minimum safe trip count       : 1
;*      Min. prof. trip count  (est.) : 15
;*
;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
;*      Mem bank perf. penalty (est.) : 0.0%
;*
;*
;*      Total cycles (est.)         : 14 + trip_cnt * 14        
;*----------------------------------------------------------------------------*
;*       SETUP CODE
;*
;*                  MV              B6,B5
;*                  MV              A5,A4
;*
;*        SINGLE SCHEDULED ITERATION
;*
;*        $C$C252:
;*   0              LDHU    .D2T2   *B6++,B4          ; |104|  ^ 
;*   1              NOP             4
;*   5              EXTU    .S2     B4,17,17,B4       ; |104|  ^ 
;*   6              STH     .D2T2   B4,*B5++          ; |104|  ^ 
;*   7              LDHU    .D1T1   *A5++,A3          ; |105|  ^ 
;*   8              NOP             4
;*  12              EXTU    .S1     A3,17,17,A3       ; |105|  ^ 
;*  13              STH     .D1T1   A3,*A4++          ; |105|  ^ 
;*     ||           SPBR            $C$C252
;*  14              NOP             9
;*  28              ; BRANCHCC OCCURS {$C$C252}       ; |103| 
;*----------------------------------------------------------------------------*
$C$L3:    ; PIPED LOOP PROLOG
;          EXCLUSIVE CPU CYCLES: 15

           SPLOOPD 14      ;28               ; (P) 
||         LDW     .D2T1   *+SP(68),A5
||         MVC     .S2     B5,ILC
||         MV      .L2X    A7,B6

;** --------------------------------------------------------------------------*
$C$L4:    ; PIPED LOOP KERNEL
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$15$B:
;          EXCLUSIVE CPU CYCLES: 14
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 104,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
; 104 | pLeft[prm[tpi].width*j+i] &= 0x7fff;                                   
;----------------------------------------------------------------------
           LDHU    .D2T2   *B6++,B4          ; |104| (P) <0,0>  ^ 
           NOP             4

           SPMASK          D1,L2
||         ADDAH   .D1     A5,A4,A4
||         MV      .L2X    A7,B5
||         EXTU    .S2     B4,17,17,B4       ; |104| (P) <0,5>  ^ 

           SPMASK          L1
||         MV      .L1     A4,A5
||         STH     .D2T2   B4,*B5++          ; |104| (P) <0,6>  ^ 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 105,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
; 105 | pRight[prm[tpi].width*j+i] &= 0x7fff;                                  
;----------------------------------------------------------------------
           LDHU    .D1T1   *A5++,A3          ; |105| (P) <0,7>  ^ 
           NOP             4
           EXTU    .S1     A3,17,17,A3       ; |105| (P) <0,12>  ^ 
           STH     .D1T1   A3,*A4++          ; |105| (P) <0,13>  ^ 
           SPKERNEL 0,0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$15$E:
;** --------------------------------------------------------------------------*
$C$L5:    ; PIPED LOOP EPILOG
;          EXCLUSIVE CPU CYCLES: 1
           NOP             1
;** --------------------------------------------------------------------------*
$C$L6:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 103,column 26,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$17$B:
;          EXCLUSIVE CPU CYCLES: 7
;**	-----------------------g9:
;** 102	-----------------------    ++j;
;** 102	-----------------------    if ( L$1 = L$1-1 ) goto g6;

           SUB     .L2     B0,1,B0           ; |102| 
||         ADD     .L1     1,A6,A6           ; |102| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 102,column 22,is_stmt,isa 0
   [ B0]   BNOP    .S1     $C$L2,5           ; |102| 
           ; BRANCHCC OCCURS {$C$L2}         ; |102| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$17$E:
;** --------------------------------------------------------------------------*
$C$L7:    
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$18$B:
;          EXCLUSIVE CPU CYCLES: 7
;**	-----------------------g10:
;** 111	-----------------------    memset((void *)pDisparity, 0, outSize);
;** 112	-----------------------    if ( !padWidth ) goto g13;
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 111,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 111 | memset(pDisparity, 0, outSize * sizeof(int8_t));                       
;----------------------------------------------------------------------
           LDW     .D2T1   *+SP(84),A4       ; |111| 
$C$DW$212	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$212, DW_AT_low_pc(0x00)
	.dwattr $C$DW$212, DW_AT_name("memset")
	.dwattr $C$DW$212, DW_AT_TI_call

           CALLP   .S2     memset,B3
||         LDW     .D2T1   *+SP(60),A6
||         ZERO    .L2     B4                ; |111| 

$C$RL11:   ; CALL OCCURS {memset} {0}        ; |111| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$18$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$19$B:
;          EXCLUSIVE CPU CYCLES: 11
           LDW     .D2T1   *+SP(56),A0       ; |111| 
           NOP             4

   [!A0]   BNOP    .S1     $C$L11,5          ; |112| 
|| [ A0]   LDW     .D2T1   *+SP(76),A3       ; |112| 
|| [ A0]   MVC     .S2X    A0,ILC
|| [ A0]   ZERO    .L1     A4

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 112,column 22,is_stmt,isa 0
;----------------------------------------------------------------------
; 112 | for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFFFFFF;                    
;----------------------------------------------------------------------
           ; BRANCHCC OCCURS {$C$L11}        ; |112| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$19$E:
;** --------------------------------------------------------------------------*
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 112,column 39,is_stmt,isa 0
;----------------------------------------------------------------------
; 114 | idxIn = wsDiv2*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize offset i
;     | nto the input images */                                                
;----------------------------------------------------------------------
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$20$B:
;**  	-----------------------    K$140 = 0x7fffffffu;
;**  	-----------------------    U$142 = pMinCost;
;** 112	-----------------------    L$3 = padWidth;
;**  	-----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
;**  	-----------------------    #pragma LOOP_FLAGS(4096u)
;**	-----------------------g12:
;** 112	-----------------------    *U$142++ = K$140;
;** 112	-----------------------    if ( L$3 = L$3-1 ) goto g12;
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$20$E:
;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*
;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c
;*      Loop source line                 : 112
;*      Loop opening brace source line   : 112
;*      Loop closing brace source line   : 112
;*      Known Minimum Trip Count         : 1                    
;*      Known Max Trip Count Factor      : 1
;*      Loop Carried Dependency Bound(^) : 0
;*      Unpartitioned Resource Bound     : 1
;*      Partitioned Resource Bound(*)    : 1
;*      Resource Partition:
;*                                A-side   B-side
;*      .L units                     0        0     
;*      .S units                     0        0     
;*      .D units                     1*       0     
;*      .M units                     0        0     
;*      .X cross paths               0        0     
;*      .T address paths             1*       0     
;*      Long read paths              0        0     
;*      Long write paths             0        0     
;*      Logical  ops (.LS)           0        0     (.L or .S unit)
;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
;*      Bound(.L .S .LS)             0        0     
;*      Bound(.L .S .D .LS .LSD)     1*       0     
;*
;*      Searching for software pipeline schedule at ...
;*         ii = 1  Schedule found with 2 iterations in parallel
;*
;*      Register Usage Table:
;*          +-----------------------------------------------------------------+
;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
;*          |00000000001111111111222222222233|00000000001111111111222222222233|
;*          |01234567890123456789012345678901|01234567890123456789012345678901|
;*          |--------------------------------+--------------------------------|
;*       0: |   **                           |                                |
;*          +-----------------------------------------------------------------+
;*
;*      Done
;*
;*      Loop will be splooped
;*      Collapsed epilog stages       : 0
;*      Collapsed prolog stages       : 0
;*      Minimum required memory pad   : 0 bytes
;*
;*      Minimum safe trip count       : 1
;*      Min. prof. trip count  (est.) : 2
;*
;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
;*      Mem bank perf. penalty (est.) : 0.0%
;*
;*
;*      Total cycles (est.)         : 1 + trip_cnt * 1        
;*----------------------------------------------------------------------------*
;*        SINGLE SCHEDULED ITERATION
;*
;*        $C$C225:
;*   0              STW     .D1T1   A4,*A3++          ; |112| 
;*     ||           SPBR            $C$C225
;*   1              NOP             1
;*   2              ; BRANCHCC OCCURS {$C$C225}       ; |112| 
;*----------------------------------------------------------------------------*
$C$L8:    ; PIPED LOOP PROLOG
;          EXCLUSIVE CPU CYCLES: 2

           SPLOOP  1       ;2                ; (P) 
||         SET     .S1     A4,0x0,0x1e,A4

;** --------------------------------------------------------------------------*
$C$L9:    ; PIPED LOOP KERNEL
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$22$B:
;          EXCLUSIVE CPU CYCLES: 1
           STW     .D1T1   A4,*A3++          ; |112| (P) <0,0> 
           SPKERNEL 1,0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$22$E:
;** --------------------------------------------------------------------------*
$C$L10:    ; PIPED LOOP EPILOG
;          EXCLUSIVE CPU CYCLES: 1
;** --------------------------------------------------------------------------*
$C$L11:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 112,column 22,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$24$B:
;          EXCLUSIVE CPU CYCLES: 13
;**	-----------------------g13:
;** 114	-----------------------    v$1 = prm;
;** 117	-----------------------    d = (*U$12).minDisp;
;** 117	-----------------------    if ( d > (*U$12).maxDisp ) goto g16;
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 117,column 37,is_stmt,isa 0
;----------------------------------------------------------------------
; 117 | for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                      
;----------------------------------------------------------------------
           LDW     .D2T2   *+B11(28),B4      ; |117| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 117,column 17,is_stmt,isa 0
;----------------------------------------------------------------------
; 119 | VLIB_profile_start(vlib_KERNEL_OPT);                                   
; 120 | VLIB_disparity_SAD_firstRow16((uint16_t *)&pLeft[idxIn], (uint16_t *)&p
;     | Right[idxIn-d],                                                        
; 121 |                              (uint32_t*)&pCost[(d-prm[tpi].minDisp)*pad
;     | Width],                                                                
; 122 |                              pMinCost, pScratch, pDisparity,           
; 123 |                              d,                                        
; 124 |                              maxWidth,                                 
; 125 |                              prm[tpi].width,                           
; 126 |                              prm[tpi].windowSize);                     
; 127 | VLIB_profile_stop();                                                   
; 131 | for(y=1; y<outHeight; y++)                                             
; 133 | idxIn  = (y+wsDiv2)*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize off
;     | set into the input images */                                           
; 134 | idxOut = y*padWidth;                                  /* Initialize off
;     | set into the output disparity */                                       
; 137 | for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFFFFFF;                    
; 139 | for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                      
;----------------------------------------------------------------------
           LDW     .D2T2   *+B11(24),B13     ; |117| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 114,column 13,is_stmt,isa 0
           LDW     .D2T1   *+SP(28),A5       ; |114| 
           NOP             3
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 117,column 37,is_stmt,isa 0
           CMPGT   .L2     B13,B4,B0         ; |117| 

   [ B0]   BNOP    .S1     $C$L13,1          ; |117| 
|| [!B0]   LDW     .D2T2   *+B11(16),B4

   [!B0]   LDW     .D2T1   *+SP(40),A3
   [!B0]   LDW     .D2T1   *+SP(48),A31
           NOP             1
           ADD     .L2     1,B4,B4
           ; BRANCHCC OCCURS {$C$L13}        ; |117| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$24$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$25$B:
;          EXCLUSIVE CPU CYCLES: 10
;**  	-----------------------    C$24 = ((*U$12).width+1u)*wsDiv2+maxDispIdx;
;**  	-----------------------    U$166 = &pRight[C$24-d];
;**  	-----------------------    U$167 = &pLeft[C$24];
;**  	-----------------------    K$173 = &cycles[0];
;**  	-----------------------    #pragma LOOP_FLAGS(5120u)
           LDW     .D2T1   *+SP(64),A30
           MPY32   .M1X    A3,B4,A4
           MVKL    .S1     cycles,A15
           LDW     .D2T2   *+SP(68),B31
           MVKH    .S1     cycles,A15
           ADD     .L1     A31,A4,A4
           ADDAH   .D1     A30,A4,A14
           SUB     .L2X    A4,B13,B5
           ADDAH   .D2     B31,B5,B4
           STW     .D2T2   B4,*+SP(32)
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$25$E:
;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*----------------------------------------------------------------------------*
$C$L12:    
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$26$B:
;          EXCLUSIVE CPU CYCLES: 6
;**	-----------------------g15:
;** 137	-----------------------    act_kernel = 0;  // [15]
;** 140	-----------------------    VLIB_cache_inval();  // [15]
;** 143	-----------------------    initStack(getSP());  // [15]
;** 146	-----------------------    beg_count = _itoll(TSCH, TSCL);  // [15]
;** 120	-----------------------    VLIB_disparity_SAD_firstRow16(U$167, U$166, ((unsigned)d-(unsigned)(*U$12).minDisp)*padWidth*4+pCost, pMinCost, pScratch, pDisparity, d, maxWidth, (int)(*U$12).width, (*U$12).windowSize);
;** 153	-----------------------    v$2 = _itoll(TSCH, TSCL);  // [16]
;** 153	-----------------------    end_count = v$2;  // [16]
;** 156	-----------------------    C$23 = act_kernel;  // [16]
;** 156	-----------------------    *((C$23<<3)+K$173) = *((C$23<<3)+K$173)+(v$2-(beg_count+overhead));  // [16]
;** 159	-----------------------    setStackDepth();  // [16]
;** 117	-----------------------    v$1 = prm;
;** 117	-----------------------    --U$166;
;** 117	-----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g15;
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 140,column 5,is_stmt,isa 0
$C$DW$213	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$213, DW_AT_low_pc(0x00)
	.dwattr $C$DW$213, DW_AT_name("VLIB_cache_inval")
	.dwattr $C$DW$213, DW_AT_TI_call
           CALL    .S1     VLIB_cache_inval  ; |140| 
           MVKL    .S1     act_kernel,A4
           MVKH    .S1     act_kernel,A4
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 137,column 5,is_stmt,isa 0
           ZERO    .L1     A3                ; |137| 
           STW     .D1T1   A3,*A4            ; |137| 
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 140,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 142 | VLIB_disparity_SAD16_cn((uint16_t *)&pLeft[idxIn], (uint16_t *)&pRight[
;     | idxIn-d],                                                              
;----------------------------------------------------------------------
           ADDKPC  .S2     $C$RL12,B3,0      ; |140| 
$C$RL12:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$26$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$27$B:
;          EXCLUSIVE CPU CYCLES: 56
$C$DW$214	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$214, DW_AT_low_pc(0x00)
	.dwattr $C$DW$214, DW_AT_name("getSP")
	.dwattr $C$DW$214, DW_AT_TI_call
           CALLP   .S2     getSP,B3
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 143,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 143 | (uint32_t*)&pCost[(d-prm[tpi].minDisp)*padWidth],                      
; 144 | pMinCost, (int8_t *)&pDisparity[idxOut],                               
; 145 | d,                                                                     
;----------------------------------------------------------------------
$C$RL13:   ; CALL OCCURS {getSP} {0}         ; |143| 
$C$DW$215	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$215, DW_AT_low_pc(0x00)
	.dwattr $C$DW$215, DW_AT_name("initStack")
	.dwattr $C$DW$215, DW_AT_TI_call
           CALLP   .S2     initStack,B3
$C$RL14:   ; CALL OCCURS {initStack} {0}     ; |143| 
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 146,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 146 | maxWidth,                                                              
;----------------------------------------------------------------------
           MVC     .S2     TSCL,B4           ; |146| 
           MVC     .S2     TSCH,B5           ; |146| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 120,column 17,is_stmt,isa 0
           LDW     .D2T2   *+B11(24),B6      ; |120| 
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 146,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 147 | prm[tpi].width,                                                        
; 148 | prm[tpi].windowSize);                                                  
;----------------------------------------------------------------------
           LDW     .D2T1   *+SP(56),A3       ; |146| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 120,column 17,is_stmt,isa 0
           LDW     .D2T2   *+B11(32),B12     ; |120| 
           MVKL    .S1     beg_count,A4
           LDW     .D2T2   *+SP(84),B8       ; |120| 
           SUB     .L2     B13,B6,B6         ; |120| 
           MVKH    .S1     beg_count,A4

           MPY32   .M1X    A3,B6,A5          ; |120| 
||         LDW     .D2T1   *+SP(72),A3       ; |146| 

           LDW     .D2T1   *+B11(16),A12     ; |120| 
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 146,column 5,is_stmt,isa 0
           STDW    .D1T2   B5:B4,*A4         ; |146| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 120,column 17,is_stmt,isa 0
           LDW     .D2T1   *+SP(80),A8       ; |120| 
           LDW     .D2T2   *+SP(32),B4       ; |120| 
$C$DW$216	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$216, DW_AT_low_pc(0x00)
	.dwattr $C$DW$216, DW_AT_name("VLIB_disparity_SAD_firstRow16")
	.dwattr $C$DW$216, DW_AT_TI_call

           CALLP   .S2     VLIB_disparity_SAD_firstRow16,B3
||         LDW     .D2T2   *+SP(76),B6       ; |120| 
||         ADDAW   .D1     A3,A5,A6          ; |120| 
||         MV      .L1     A14,A4            ; |120| 
||         MV      .S1X    B13,A10           ; |120| 
||         MV      .L2X    A11,B10           ; |120| 

$C$RL15:   ; CALL OCCURS {VLIB_disparity_SAD_firstRow16} {0}  ; |120| 
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 153,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 155 | memset(pDisparity_cn, 0, outSize * sizeof(int8_t));                    
;----------------------------------------------------------------------
           MVC     .S2     TSCL,B4           ; |153| 
           MVC     .S2     TSCH,B5           ; |153| 
           MVKL    .S2     overhead,B6

           MVKL    .S1     act_kernel,A3
||         MVKL    .S2     beg_count,B7

           MVKH    .S1     act_kernel,A3
||         MVKH    .S2     beg_count,B7

           LDW     .D1T1   *A3,A3            ; |156| 
||         MVKH    .S2     overhead,B6
||         LDDW    .D2T2   *B7,B9:B8         ; |156| 

	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 156,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 156 | for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFFFFFF;                    
; 158 | idxIn = wsDiv2*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize offset i
;     | nto the input images */                                                
;----------------------------------------------------------------------
           LDDW    .D2T2   *B6,B17:B16       ; |156| 
           NOP             3
           LDDW    .D1T1   *+A15[A3],A7:A6   ; |156| 
           ADDU    .L2     B16,B8,B7:B6      ; |156| 
           ADD     .L2     B7,B17,B8         ; |156| 

           ADD     .S2     B8,B9,B8          ; |156| 
||         SUBU    .L2     B4,B6,B7:B6       ; |156| 

           SUB     .L2     B5,B8,B31         ; |156| 
||         EXT     .S2     B7,24,24,B7       ; |156| 

           ADDU    .L1X    A6,B6,A5:A4       ; |156| 
||         ADD     .L2     B31,B7,B6         ; |156| 

           ADD     .L1     A5,A7,A5          ; |156| 
||         MVKL    .S2     end_count,B16

           ADD     .L1X    A5,B6,A5          ; |156| 
||         MVKH    .S2     end_count,B16

$C$DW$217	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$217, DW_AT_low_pc(0x00)
	.dwattr $C$DW$217, DW_AT_name("setStackDepth")
	.dwattr $C$DW$217, DW_AT_TI_call

           CALLP   .S2     setStackDepth,B3
||         STDW    .D1T1   A5:A4,*+A15[A3]   ; |156| 
||         STDW    .D2T2   B5:B4,*B16        ; |153| 

	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 159,column 5,is_stmt,isa 0
$C$RL16:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$27$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$28$B:
;          EXCLUSIVE CPU CYCLES: 12
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 117,column 37,is_stmt,isa 0
           LDW     .D2T2   *+B11(28),B5      ; |117| 
           LDW     .D2T2   *+SP(32),B4       ; |117| 
           ADD     .L2     1,B13,B13         ; |117| 
           LDW     .D2T1   *+SP(28),A5       ; |117| 
           NOP             1
           CMPLT   .L2     B5,B13,B0         ; |117| 

   [!B0]   BNOP    .S1     $C$L12,4          ; |117| 
||         SUB     .L2     B4,2,B4           ; |117| 

           STW     .D2T2   B4,*+SP(32)       ; |117| 
           ; BRANCHCC OCCURS {$C$L12}        ; |117| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$28$E:
;** --------------------------------------------------------------------------*
$C$L13:    
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$29$B:
;          EXCLUSIVE CPU CYCLES: 12
;**	-----------------------g16:
;** 131	-----------------------    if ( outHeight < 2u ) goto g25;
           LDW     .D2T2   *+SP(52),B1
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 133,column 17,is_stmt,isa 0
           LDW     .D2T1   *+SP(40),A3       ; |133| 
           NOP             3
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 131,column 22,is_stmt,isa 0
           CMPLTU  .L2     B1,2,B0           ; |131| 

   [ B0]   B       .S1     $C$L21            ; |131| 
|| [!B0]   STW     .D2T1   A3,*+SP(96)
|| [!B0]   ADD     .L1     A5,A13,A8         ; |133| 

           LDW     .D2T1   *+SP(40),A3
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 133,column 17,is_stmt,isa 0
   [!B0]   LDW     .D1T1   *+A8(16),A4       ; |133| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 131,column 17,is_stmt,isa 0
   [!B0]   MVK     .L1     0x1,A15           ; |131| 
           NOP             2
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 131,column 22,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L21}        ; |131| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$29$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$30$B:
;          EXCLUSIVE CPU CYCLES: 2
;**  	-----------------------    U$193 = wsDiv2;
;** 133	-----------------------    L$4 = outHeight-1u;
;** 131	-----------------------    y = 1;
;**  	-----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
;**  	-----------------------    #pragma LOOP_FLAGS(5120u)

           LDW     .D2T1   *+SP(96),A31
||         ADD     .L1     A3,A15,A3         ; |133| 
||         MV      .S1     A11,A10           ; |142| 
||         SUB     .L2     B1,1,B12          ; |133| 

           MPY32   .M1     A4,A3,A3          ; |133| 
||         LDW     .D2T1   *+SP(48),A30      ; |133| 

$C$DW$L$VLIB_disparity_SAD_firstRow16_d$30$E:
;** --------------------------------------------------------------------------*
;**   BEGIN LOOP $C$L14
;** --------------------------------------------------------------------------*
$C$L14:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 131,column 17,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$31$B:
;          EXCLUSIVE CPU CYCLES: 15
;**	-----------------------g18:
;** 133	-----------------------    U$189 = U$11+v$1;
;** 133	-----------------------    idxIn = ((unsigned)y+wsDiv2)*(*U$189).width+U$193+maxDispIdx;
;** 134	-----------------------    idxOut = y*padWidth;
;** 137	-----------------------    if ( !padWidth ) goto g21;
           NOP             3

           ADD     .L1     A31,A3,A6         ; |133| 
||         LDW     .D2T1   *+SP(56),A3       ; |133| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 133,column 17,is_stmt,isa 0
           ADD     .L1     A30,A6,A6         ; |133| 
           NOP             3

           MV      .L1     A3,A0             ; |134| 
||         MPY32   .M1     A3,A15,A7         ; |134| 

   [!A0]   BNOP    .S1     $C$L18,5          ; |137| 
|| [ A0]   MVC     .S2X    A3,ILC
|| [ A0]   LDW     .D2T1   *+SP(76),A3       ; |137| 
|| [ A0]   ZERO    .L1     A4

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 137,column 26,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L18}        ; |137| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$31$E:
;** --------------------------------------------------------------------------*
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 137,column 43,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$32$B:
;**  	-----------------------    K$140 = 0x7fffffffu;
;**  	-----------------------    U$142 = pMinCost;
;** 137	-----------------------    L$5 = padWidth;
;**  	-----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
;**  	-----------------------    #pragma LOOP_FLAGS(4096u)
;**	-----------------------g20:
;** 137	-----------------------    *U$142++ = K$140;
;** 137	-----------------------    if ( L$5 = L$5-1 ) goto g20;
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$32$E:
;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*
;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c
;*      Loop source line                 : 137
;*      Loop opening brace source line   : 137
;*      Loop closing brace source line   : 137
;*      Known Minimum Trip Count         : 1                    
;*      Known Max Trip Count Factor      : 1
;*      Loop Carried Dependency Bound(^) : 0
;*      Unpartitioned Resource Bound     : 1
;*      Partitioned Resource Bound(*)    : 1
;*      Resource Partition:
;*                                A-side   B-side
;*      .L units                     0        0     
;*      .S units                     0        0     
;*      .D units                     1*       0     
;*      .M units                     0        0     
;*      .X cross paths               0        0     
;*      .T address paths             1*       0     
;*      Long read paths              0        0     
;*      Long write paths             0        0     
;*      Logical  ops (.LS)           0        0     (.L or .S unit)
;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
;*      Bound(.L .S .LS)             0        0     
;*      Bound(.L .S .D .LS .LSD)     1*       0     
;*
;*      Searching for software pipeline schedule at ...
;*         ii = 1  Schedule found with 2 iterations in parallel
;*
;*      Register Usage Table:
;*          +-----------------------------------------------------------------+
;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
;*          |00000000001111111111222222222233|00000000001111111111222222222233|
;*          |01234567890123456789012345678901|01234567890123456789012345678901|
;*          |--------------------------------+--------------------------------|
;*       0: |   **                           |                                |
;*          +-----------------------------------------------------------------+
;*
;*      Done
;*
;*      Loop will be splooped
;*      Collapsed epilog stages       : 0
;*      Collapsed prolog stages       : 0
;*      Minimum required memory pad   : 0 bytes
;*
;*      Minimum safe trip count       : 1
;*      Min. prof. trip count  (est.) : 2
;*
;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
;*      Mem bank perf. penalty (est.) : 0.0%
;*
;*
;*      Total cycles (est.)         : 1 + trip_cnt * 1        
;*----------------------------------------------------------------------------*
;*        SINGLE SCHEDULED ITERATION
;*
;*        $C$C199:
;*   0              STW     .D1T1   A4,*A3++          ; |137| 
;*     ||           SPBR            $C$C199
;*   1              NOP             1
;*   2              ; BRANCHCC OCCURS {$C$C199}       ; |137| 
;*----------------------------------------------------------------------------*
$C$L15:    ; PIPED LOOP PROLOG
;          EXCLUSIVE CPU CYCLES: 2

           SPLOOP  1       ;2                ; (P) 
||         SET     .S1     A4,0x0,0x1e,A4

;** --------------------------------------------------------------------------*
$C$L16:    ; PIPED LOOP KERNEL
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$34$B:
;          EXCLUSIVE CPU CYCLES: 1
           STW     .D1T1   A4,*A3++          ; |137| (P) <0,0> 
           SPKERNEL 1,0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$34$E:
;** --------------------------------------------------------------------------*
$C$L17:    ; PIPED LOOP EPILOG
;          EXCLUSIVE CPU CYCLES: 1
;** --------------------------------------------------------------------------*
$C$L18:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 137,column 26,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$36$B:
;          EXCLUSIVE CPU CYCLES: 13
;**	-----------------------g21:
;** 139	-----------------------    d = (*U$189).minDisp;
;** 139	-----------------------    if ( d > (*U$189).maxDisp ) goto g24;
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 139,column 21,is_stmt,isa 0
           LDW     .D1T1   *+A8(24),A14      ; |139| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 139,column 41,is_stmt,isa 0
           LDW     .D1T1   *+A8(28),A3       ; |139| 
           LDW     .D2T1   *+SP(64),A4
           NOP             3

           CMPGT   .L1     A14,A3,A0         ; |139| 
||         LDW     .D2T1   *+SP(84),A3

   [ A0]   BNOP    .S1     $C$L20,1          ; |139| 
|| [!A0]   LDW     .D2T2   *+SP(68),B31
||         ADDAH   .D1     A4,A6,A4

   [!A0]   STW     .D2T1   A4,*+SP(92)
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 142,column 21,is_stmt,isa 0
           ADD     .L1     A5,A13,A4         ; |142| 
           ADD     .L1     A3,A7,A3
   [!A0]   STW     .D2T1   A3,*+SP(32)
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 139,column 41,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L20}        ; |139| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$36$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$37$B:
;          EXCLUSIVE CPU CYCLES: 6
;**  	-----------------------    U$166 = &pRight[idxIn-d];
;**  	-----------------------    U$167 = &pLeft[idxIn];
;**  	-----------------------    U$208 = &pDisparity[idxOut];
;**  	-----------------------    #pragma LOOP_FLAGS(5120u)

           LDW     .D1T1   *+A4(24),A3       ; |142| 
||         MV      .L2X    A14,B4
||         LDW     .D2T2   *+SP(76),B6       ; |142| 

           LDW     .D2T1   *+SP(56),A31      ; |142| 
||         SUB     .L2X    A6,B4,B5

           ADDAH   .D2     B31,B5,B13
||         LDW     .D1T1   *+A4(32),A12      ; |142| 
||         MV      .L2X    A14,B8            ; |142| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 142,column 21,is_stmt,isa 0
           LDW     .D2T1   *+SP(32),A8       ; |142| 
           MV      .L2     B13,B4            ; |142| 

           SUB     .L1     A14,A3,A5         ; |142| 
||         LDW     .D2T1   *+SP(72),A3       ; |142| 

$C$DW$L$VLIB_disparity_SAD_firstRow16_d$37$E:
;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*----------------------------------------------------------------------------*
$C$L19:    
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$38$B:
;          EXCLUSIVE CPU CYCLES: 6
;**	-----------------------g23:
;** 142	-----------------------    C$22 = U$11+v$1;
;** 142	-----------------------    VLIB_disparity_SAD16_cn(U$167, U$166, ((unsigned)d-(unsigned)(*C$22).minDisp)*padWidth*4+pCost, pMinCost, U$208, d, maxWidth, (int)(*C$22).width, (*C$22).windowSize);
;** 139	-----------------------    v$1 = prm;
;** 139	-----------------------    --U$166;
;** 139	-----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g23;
$C$DW$218	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$218, DW_AT_low_pc(0x00)
	.dwattr $C$DW$218, DW_AT_name("VLIB_disparity_SAD16_cn")
	.dwattr $C$DW$218, DW_AT_TI_call

           CALL    .S1     VLIB_disparity_SAD16_cn ; |142| 
||         MPY32   .M1     A31,A5,A6         ; |142| 
||         LDW     .D1T1   *+A4(16),A5       ; |142| 

           LDW     .D2T1   *+SP(92),A4       ; |142| 
           ADDKPC  .S2     $C$RL17,B3,1      ; |142| 
           ADDAW   .D1     A3,A6,A6          ; |142| 
           MV      .L2X    A5,B10            ; |142| 
$C$RL17:   ; CALL OCCURS {VLIB_disparity_SAD16_cn} {0}  ; |142| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$38$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$39$B:
;          EXCLUSIVE CPU CYCLES: 13
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 139,column 41,is_stmt,isa 0
           LDW     .D2T1   *+SP(28),A5       ; |139| 
           LDW     .D2T2   *+B11(28),B4      ; |139| 
           SUB     .L2     B13,2,B13         ; |139| 
           ADD     .L1     1,A14,A14         ; |139| 
           NOP             1
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 142,column 21,is_stmt,isa 0
           ADD     .L1     A5,A13,A4         ; |142| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 139,column 41,is_stmt,isa 0
           CMPLT   .L2X    B4,A14,B0         ; |139| 

   [!B0]   LDW     .D2T2   *+SP(76),B6       ; |142| 
|| [!B0]   MV      .L2     B13,B4            ; |142| 
|| [!B0]   B       .S1     $C$L19            ; |139| 
|| [!B0]   LDW     .D1T1   *+A4(24),A3       ; |142| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 142,column 21,is_stmt,isa 0
   [!B0]   LDW     .D2T1   *+SP(56),A31      ; |142| 
   [!B0]   MV      .L2X    A14,B8            ; |142| 
   [!B0]   LDW     .D1T1   *+A4(32),A12      ; |142| 
   [!B0]   LDW     .D2T1   *+SP(32),A8       ; |142| 

   [!B0]   SUB     .L1     A14,A3,A5         ; |142| 
|| [!B0]   LDW     .D2T1   *+SP(72),A3       ; |142| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 139,column 41,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L19}        ; |139| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$39$E:
;** --------------------------------------------------------------------------*
$C$L20:    
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$40$B:
;          EXCLUSIVE CPU CYCLES: 7
;**	-----------------------g24:
;** 131	-----------------------    ++y;
;** 131	-----------------------    if ( L$4 = L$4-1 ) goto g18;

           SUB     .L1X    B12,1,A0          ; |131| 
||         LDW     .D2T1   *+SP(40),A3
||         ADD     .S1     A5,A13,A8         ; |133| 
||         ADD     .D1     1,A15,A15         ; |131| 
||         SUB     .L2     B12,1,B12         ; |131| 

   [ A0]   BNOP    .S1     $C$L14,1          ; |131| 
|| [ A0]   LDW     .D1T1   *+A8(16),A4       ; |133| 

   [ A0]   LDW     .D2T1   *+SP(96),A31
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 133,column 17,is_stmt,isa 0
   [ A0]   LDW     .D2T1   *+SP(48),A30      ; |133| 
           ADD     .L1     A3,A15,A3         ; |133| 
           MPY32   .M1     A4,A3,A3          ; |133| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 131,column 22,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L14}        ; |131| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$40$E:
;** --------------------------------------------------------------------------*
$C$L21:    
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$41$B:
;          EXCLUSIVE CPU CYCLES: 7
;**	-----------------------g25:
;** 155	-----------------------    memset((void *)pDisparity_cn, 0, outSize);
;** 156	-----------------------    if ( !padWidth ) goto g28;
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 155,column 13,is_stmt,isa 0
           LDW     .D2T1   *+SP(88),A4       ; |155| 
$C$DW$219	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$219, DW_AT_low_pc(0x00)
	.dwattr $C$DW$219, DW_AT_name("memset")
	.dwattr $C$DW$219, DW_AT_TI_call

           CALLP   .S2     memset,B3
||         LDW     .D2T1   *+SP(60),A6
||         ZERO    .L2     B4                ; |155| 

$C$RL18:   ; CALL OCCURS {memset} {0}        ; |155| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$41$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$42$B:
;          EXCLUSIVE CPU CYCLES: 11
           LDW     .D2T1   *+SP(56),A0       ; |155| 
           NOP             4

   [!A0]   BNOP    .S1     $C$L25,5          ; |156| 
|| [ A0]   LDW     .D2T1   *+SP(76),A3       ; |156| 
|| [ A0]   MVC     .S2X    A0,ILC
|| [ A0]   ZERO    .L1     A4

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 156,column 22,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L25}        ; |156| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$42$E:
;** --------------------------------------------------------------------------*
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 156,column 39,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$43$B:
;**  	-----------------------    K$140 = 0x7fffffffu;
;**  	-----------------------    U$142 = pMinCost;
;** 156	-----------------------    L$6 = padWidth;
;**  	-----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
;**  	-----------------------    #pragma LOOP_FLAGS(4096u)
;**	-----------------------g27:
;** 156	-----------------------    *U$142++ = K$140;
;** 156	-----------------------    if ( L$6 = L$6-1 ) goto g27;
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$43$E:
;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*
;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c
;*      Loop source line                 : 156
;*      Loop opening brace source line   : 156
;*      Loop closing brace source line   : 156
;*      Known Minimum Trip Count         : 1                    
;*      Known Max Trip Count Factor      : 1
;*      Loop Carried Dependency Bound(^) : 0
;*      Unpartitioned Resource Bound     : 1
;*      Partitioned Resource Bound(*)    : 1
;*      Resource Partition:
;*                                A-side   B-side
;*      .L units                     0        0     
;*      .S units                     0        0     
;*      .D units                     1*       0     
;*      .M units                     0        0     
;*      .X cross paths               0        0     
;*      .T address paths             1*       0     
;*      Long read paths              0        0     
;*      Long write paths             0        0     
;*      Logical  ops (.LS)           0        0     (.L or .S unit)
;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
;*      Bound(.L .S .LS)             0        0     
;*      Bound(.L .S .D .LS .LSD)     1*       0     
;*
;*      Searching for software pipeline schedule at ...
;*         ii = 1  Schedule found with 2 iterations in parallel
;*
;*      Register Usage Table:
;*          +-----------------------------------------------------------------+
;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
;*          |00000000001111111111222222222233|00000000001111111111222222222233|
;*          |01234567890123456789012345678901|01234567890123456789012345678901|
;*          |--------------------------------+--------------------------------|
;*       0: |   **                           |                                |
;*          +-----------------------------------------------------------------+
;*
;*      Done
;*
;*      Loop will be splooped
;*      Collapsed epilog stages       : 0
;*      Collapsed prolog stages       : 0
;*      Minimum required memory pad   : 0 bytes
;*
;*      Minimum safe trip count       : 1
;*      Min. prof. trip count  (est.) : 2
;*
;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
;*      Mem bank perf. penalty (est.) : 0.0%
;*
;*
;*      Total cycles (est.)         : 1 + trip_cnt * 1        
;*----------------------------------------------------------------------------*
;*        SINGLE SCHEDULED ITERATION
;*
;*        $C$C173:
;*   0              STW     .D1T1   A4,*A3++          ; |156| 
;*     ||           SPBR            $C$C173
;*   1              NOP             1
;*   2              ; BRANCHCC OCCURS {$C$C173}       ; |156| 
;*----------------------------------------------------------------------------*
$C$L22:    ; PIPED LOOP PROLOG
;          EXCLUSIVE CPU CYCLES: 2

           SPLOOP  1       ;2                ; (P) 
||         SET     .S1     A4,0x0,0x1e,A4

;** --------------------------------------------------------------------------*
$C$L23:    ; PIPED LOOP KERNEL
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$45$B:
;          EXCLUSIVE CPU CYCLES: 1
           STW     .D1T1   A4,*A3++          ; |156| (P) <0,0> 
           SPKERNEL 1,0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$45$E:
;** --------------------------------------------------------------------------*
$C$L24:    ; PIPED LOOP EPILOG
;          EXCLUSIVE CPU CYCLES: 1
;** --------------------------------------------------------------------------*
$C$L25:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 156,column 22,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$47$B:
;          EXCLUSIVE CPU CYCLES: 13
;**	-----------------------g28:
;** 158	-----------------------    v$1 = prm;
;** 161	-----------------------    d = (*U$12).minDisp;
;** 161	-----------------------    if ( d > (*U$12).maxDisp ) goto g31;
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 161,column 37,is_stmt,isa 0
;----------------------------------------------------------------------
; 161 | for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                      
;----------------------------------------------------------------------
           LDW     .D2T2   *+B11(28),B4      ; |161| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 161,column 17,is_stmt,isa 0
;----------------------------------------------------------------------
; 163 | VLIB_profile_start(vlib_KERNEL_CN);                                    
;----------------------------------------------------------------------
           LDW     .D2T2   *+B11(24),B13     ; |161| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 158,column 13,is_stmt,isa 0
           LDW     .D2T1   *+SP(28),A5       ; |158| 
           NOP             3
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 161,column 37,is_stmt,isa 0
           CMPGT   .L2     B13,B4,B0         ; |161| 

   [ B0]   BNOP    .S1     $C$L27,1          ; |161| 
|| [!B0]   LDW     .D2T2   *+B11(16),B4

   [!B0]   LDW     .D2T1   *+SP(40),A3
   [!B0]   LDW     .D2T1   *+SP(48),A4
           NOP             1
   [!B0]   ADD     .L2     1,B4,B4
           ; BRANCHCC OCCURS {$C$L27}        ; |161| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$47$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$48$B:
;          EXCLUSIVE CPU CYCLES: 10
;**  	-----------------------    C$21 = ((*U$12).width+1u)*wsDiv2+maxDispIdx;
;**  	-----------------------    U$166 = &pRight[C$21-d];
;**  	-----------------------    U$167 = &pLeft[C$21];
;**  	-----------------------    K$173 = &cycles[0];
;**  	-----------------------    #pragma LOOP_FLAGS(5120u)
           LDW     .D2T1   *+SP(64),A31
           MPY32   .M1X    A3,B4,A3
           MVKL    .S1     cycles,A15
           LDW     .D2T2   *+SP(68),B31
           MVKH    .S1     cycles,A15
           ADD     .L1     A4,A3,A4
           ADDAH   .D1     A31,A4,A14
           SUB     .L2X    A4,B13,B5
           ADDAH   .D2     B31,B5,B4
           STW     .D2T2   B4,*+SP(32)
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$48$E:
;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*----------------------------------------------------------------------------*
$C$L26:    
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$49$B:
;          EXCLUSIVE CPU CYCLES: 6
;**	-----------------------g30:
;** 137	-----------------------    act_kernel = 1;  // [15]
;** 140	-----------------------    VLIB_cache_inval();  // [15]
;** 143	-----------------------    initStack(getSP());  // [15]
;** 146	-----------------------    beg_count = _itoll(TSCH, TSCL);  // [15]
;** 164	-----------------------    VLIB_disparity_SAD_firstRow16_cn(U$167, U$166, ((unsigned)d-(unsigned)(*U$12).minDisp)*padWidth*4+pCost, pMinCost, pScratch, pDisparity_cn, d, maxWidth, (int)(*U$12).width, (*U$12).windowSize);
;** 153	-----------------------    v$2 = _itoll(TSCH, TSCL);  // [16]
;** 153	-----------------------    end_count = v$2;  // [16]
;** 156	-----------------------    C$20 = act_kernel;  // [16]
;** 156	-----------------------    *((C$20<<3)+K$173) = *((C$20<<3)+K$173)+(v$2-(beg_count+overhead));  // [16]
;** 159	-----------------------    setStackDepth();  // [16]
;** 161	-----------------------    v$1 = prm;
;** 161	-----------------------    --U$166;
;** 161	-----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g30;
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 140,column 5,is_stmt,isa 0
$C$DW$220	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$220, DW_AT_low_pc(0x00)
	.dwattr $C$DW$220, DW_AT_name("VLIB_cache_inval")
	.dwattr $C$DW$220, DW_AT_TI_call
           CALL    .S1     VLIB_cache_inval  ; |140| 
           MVKL    .S1     act_kernel,A4
           MVKH    .S1     act_kernel,A4
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 137,column 5,is_stmt,isa 0
           MVK     .L1     1,A3              ; |137| 
           STW     .D1T1   A3,*A4            ; |137| 
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 140,column 5,is_stmt,isa 0
           ADDKPC  .S2     $C$RL19,B3,0      ; |140| 
$C$RL19:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$49$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$50$B:
;          EXCLUSIVE CPU CYCLES: 55
$C$DW$221	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$221, DW_AT_low_pc(0x00)
	.dwattr $C$DW$221, DW_AT_name("getSP")
	.dwattr $C$DW$221, DW_AT_TI_call
           CALLP   .S2     getSP,B3
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 143,column 5,is_stmt,isa 0
$C$RL20:   ; CALL OCCURS {getSP} {0}         ; |143| 
$C$DW$222	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$222, DW_AT_low_pc(0x00)
	.dwattr $C$DW$222, DW_AT_name("initStack")
	.dwattr $C$DW$222, DW_AT_TI_call
           CALLP   .S2     initStack,B3
$C$RL21:   ; CALL OCCURS {initStack} {0}     ; |143| 
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 146,column 5,is_stmt,isa 0
           MVC     .S2     TSCL,B4           ; |146| 
           MVC     .S2     TSCH,B5           ; |146| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 164,column 17,is_stmt,isa 0
;----------------------------------------------------------------------
; 164 | VLIB_disparity_SAD_firstRow16_cn((uint16_t *)&pLeft[idxIn], (uint16_t *
;     | )&pRight[idxIn-d],                                                     
;----------------------------------------------------------------------
           LDW     .D2T2   *+B11(24),B6      ; |164| 
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 146,column 5,is_stmt,isa 0
           LDW     .D2T1   *+SP(56),A4       ; |146| 
           MVKL    .S1     beg_count,A3
           MVKH    .S1     beg_count,A3
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 164,column 17,is_stmt,isa 0
;----------------------------------------------------------------------
; 165 | (uint32_t*)&pCost[(d-prm[tpi].minDisp)*padWidth],                      
; 166 | pMinCost, pScratch, pDisparity_cn,                                     
; 167 | d,                                                                     
; 168 | maxWidth,                                                              
; 169 | prm[tpi].width,                                                        
; 170 | prm[tpi].windowSize);                                                  
; 171 | VLIB_profile_stop();                                                   
; 175 | for(y=1; y<outHeight; y++)                                             
;----------------------------------------------------------------------
           LDW     .D2T1   *+B11(16),A12     ; |164| 
           SUB     .L2     B13,B6,B6         ; |164| 

           STDW    .D1T2   B5:B4,*A3         ; |146| 
||         LDW     .D2T1   *+SP(72),A3       ; |146| 

           MPY32   .M1X    A4,B6,A4          ; |164| 
||         LDW     .D2T2   *+B11(32),B12     ; |164| 

           LDW     .D2T2   *+SP(88),B8       ; |164| 
           LDW     .D2T1   *+SP(80),A8       ; |164| 
           LDW     .D2T2   *+SP(32),B4       ; |164| 
$C$DW$223	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$223, DW_AT_low_pc(0x00)
	.dwattr $C$DW$223, DW_AT_name("VLIB_disparity_SAD_firstRow16_cn")
	.dwattr $C$DW$223, DW_AT_TI_call

           CALLP   .S2     VLIB_disparity_SAD_firstRow16_cn,B3
||         LDW     .D2T2   *+SP(76),B6       ; |164| 
||         ADDAW   .D1     A3,A4,A6          ; |164| 
||         MV      .L1     A14,A4            ; |164| 
||         MV      .S1X    B13,A10           ; |164| 
||         MV      .L2X    A11,B10           ; |164| 

$C$RL22:   ; CALL OCCURS {VLIB_disparity_SAD_firstRow16_cn} {0}  ; |164| 
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 153,column 5,is_stmt,isa 0
           MVC     .S2     TSCL,B4           ; |153| 
           MVC     .S2     TSCH,B5           ; |153| 
           MVKL    .S2     overhead,B6

           MVKL    .S1     act_kernel,A3
||         MVKL    .S2     beg_count,B7

           MVKH    .S1     act_kernel,A3
||         MVKH    .S2     beg_count,B7

           LDW     .D1T1   *A3,A3            ; |156| 
||         MVKH    .S2     overhead,B6
||         LDDW    .D2T2   *B7,B9:B8         ; |156| 

	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 156,column 5,is_stmt,isa 0
           LDDW    .D2T2   *B6,B17:B16       ; |156| 
           NOP             3
           LDDW    .D1T1   *+A15[A3],A7:A6   ; |156| 
           ADDU    .L2     B16,B8,B7:B6      ; |156| 
           ADD     .L2     B7,B17,B8         ; |156| 

           ADD     .S2     B8,B9,B8          ; |156| 
||         SUBU    .L2     B4,B6,B7:B6       ; |156| 

           SUB     .L2     B5,B8,B31         ; |156| 
||         EXT     .S2     B7,24,24,B7       ; |156| 

           ADDU    .L1X    A6,B6,A5:A4       ; |156| 
||         ADD     .L2     B31,B7,B6         ; |156| 

           ADD     .L1     A5,A7,A5          ; |156| 
||         MVKL    .S2     end_count,B16

           ADD     .L1X    A5,B6,A5          ; |156| 
||         MVKH    .S2     end_count,B16

$C$DW$224	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$224, DW_AT_low_pc(0x00)
	.dwattr $C$DW$224, DW_AT_name("setStackDepth")
	.dwattr $C$DW$224, DW_AT_TI_call

           CALLP   .S2     setStackDepth,B3
||         STDW    .D1T1   A5:A4,*+A15[A3]   ; |156| 
||         STDW    .D2T2   B5:B4,*B16        ; |153| 

	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h",line 159,column 5,is_stmt,isa 0
$C$RL23:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$50$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$51$B:
;          EXCLUSIVE CPU CYCLES: 12
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 161,column 37,is_stmt,isa 0
           LDW     .D2T2   *+B11(28),B5      ; |161| 
           LDW     .D2T2   *+SP(32),B4       ; |161| 
           ADD     .L2     1,B13,B13         ; |161| 
           LDW     .D2T1   *+SP(28),A5       ; |161| 
           NOP             1
           CMPLT   .L2     B5,B13,B0         ; |161| 

   [!B0]   BNOP    .S1     $C$L26,4          ; |161| 
||         SUB     .L2     B4,2,B4           ; |161| 

           STW     .D2T2   B4,*+SP(32)       ; |161| 
           ; BRANCHCC OCCURS {$C$L26}        ; |161| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$51$E:
;** --------------------------------------------------------------------------*
$C$L27:    
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$52$B:
;          EXCLUSIVE CPU CYCLES: 12
;**	-----------------------g31:
;** 175	-----------------------    if ( outHeight < 2u ) goto g40;
           LDW     .D2T2   *+SP(52),B1
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 177,column 17,is_stmt,isa 0
;----------------------------------------------------------------------
; 177 | idxIn  = (y+wsDiv2)*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize off
;     | set into the input images */                                           
;----------------------------------------------------------------------
           LDW     .D2T1   *+SP(40),A3       ; |177| 
           NOP             3
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 175,column 22,is_stmt,isa 0
           CMPLTU  .L2     B1,2,B0           ; |175| 

   [ B0]   B       .S1     $C$L35            ; |175| 
|| [!B0]   STW     .D2T1   A3,*+SP(92)
|| [!B0]   ADD     .L1     A5,A13,A8         ; |177| 

           LDW     .D2T1   *+SP(40),A3
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 177,column 17,is_stmt,isa 0
;----------------------------------------------------------------------
; 178 | idxOut = y*padWidth;                                  /* Initialize off
;     | set into the output disparity */                                       
;----------------------------------------------------------------------
   [!B0]   LDW     .D1T1   *+A8(16),A4       ; |177| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 175,column 17,is_stmt,isa 0
   [!B0]   MVK     .L1     0x1,A15           ; |175| 
           NOP             2
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 175,column 22,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L35}        ; |175| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$52$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$53$B:
;          EXCLUSIVE CPU CYCLES: 3
;**  	-----------------------    U$193 = wsDiv2;
;** 177	-----------------------    L$7 = outHeight-1u;
;** 175	-----------------------    y = 1;
;**  	-----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
;**  	-----------------------    #pragma LOOP_FLAGS(5120u)

           LDW     .D2T1   *+SP(92),A31
||         ADD     .L1     A3,A15,A3         ; |177| 
||         MV      .S1     A11,A10           ; |186| 
||         SUB     .L2     B1,1,B12          ; |177| 

           MPY32   .M1     A4,A3,A4          ; |177| 
||         LDW     .D2T1   *+SP(56),A3       ; |177| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 177,column 17,is_stmt,isa 0
           LDW     .D2T1   *+SP(48),A30      ; |177| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$53$E:
;** --------------------------------------------------------------------------*
;**   BEGIN LOOP $C$L28
;** --------------------------------------------------------------------------*
$C$L28:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 175,column 17,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$54$B:
;          EXCLUSIVE CPU CYCLES: 11
;**	-----------------------g33:
;** 177	-----------------------    U$189 = U$11+v$1;
;** 177	-----------------------    idxIn = ((unsigned)y+wsDiv2)*(*U$189).width+U$193+maxDispIdx;
;** 178	-----------------------    idxOut = y*padWidth;
;** 181	-----------------------    if ( !padWidth ) goto g36;
           NOP             3
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 177,column 17,is_stmt,isa 0
           ADD     .L1     A31,A4,A6         ; |177| 

           MV      .L1     A3,A0             ; |178| 
||         MPY32   .M1     A3,A15,A7         ; |178| 
||         ADD     .S1     A30,A6,A6         ; |177| 

   [!A0]   BNOP    .S1     $C$L32,5          ; |181| 
|| [ A0]   MVC     .S2X    A3,ILC
|| [ A0]   LDW     .D2T1   *+SP(76),A3       ; |181| 
|| [ A0]   ZERO    .L1     A4

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 181,column 26,is_stmt,isa 0
;----------------------------------------------------------------------
; 181 | for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFFFFFF;                    
;----------------------------------------------------------------------
           ; BRANCHCC OCCURS {$C$L32}        ; |181| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$54$E:
;** --------------------------------------------------------------------------*
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 181,column 43,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$55$B:
;**  	-----------------------    K$140 = 0x7fffffffu;
;**  	-----------------------    U$142 = pMinCost;
;** 181	-----------------------    L$8 = padWidth;
;**  	-----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
;**  	-----------------------    #pragma LOOP_FLAGS(4096u)
;**	-----------------------g35:
;** 181	-----------------------    *U$142++ = K$140;
;** 181	-----------------------    if ( L$8 = L$8-1 ) goto g35;
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$55$E:
;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*
;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c
;*      Loop source line                 : 181
;*      Loop opening brace source line   : 181
;*      Loop closing brace source line   : 181
;*      Known Minimum Trip Count         : 1                    
;*      Known Max Trip Count Factor      : 1
;*      Loop Carried Dependency Bound(^) : 0
;*      Unpartitioned Resource Bound     : 1
;*      Partitioned Resource Bound(*)    : 1
;*      Resource Partition:
;*                                A-side   B-side
;*      .L units                     0        0     
;*      .S units                     0        0     
;*      .D units                     1*       0     
;*      .M units                     0        0     
;*      .X cross paths               0        0     
;*      .T address paths             1*       0     
;*      Long read paths              0        0     
;*      Long write paths             0        0     
;*      Logical  ops (.LS)           0        0     (.L or .S unit)
;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
;*      Bound(.L .S .LS)             0        0     
;*      Bound(.L .S .D .LS .LSD)     1*       0     
;*
;*      Searching for software pipeline schedule at ...
;*         ii = 1  Schedule found with 2 iterations in parallel
;*
;*      Register Usage Table:
;*          +-----------------------------------------------------------------+
;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
;*          |00000000001111111111222222222233|00000000001111111111222222222233|
;*          |01234567890123456789012345678901|01234567890123456789012345678901|
;*          |--------------------------------+--------------------------------|
;*       0: |   **                           |                                |
;*          +-----------------------------------------------------------------+
;*
;*      Done
;*
;*      Loop will be splooped
;*      Collapsed epilog stages       : 0
;*      Collapsed prolog stages       : 0
;*      Minimum required memory pad   : 0 bytes
;*
;*      Minimum safe trip count       : 1
;*      Min. prof. trip count  (est.) : 2
;*
;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
;*      Mem bank perf. penalty (est.) : 0.0%
;*
;*
;*      Total cycles (est.)         : 1 + trip_cnt * 1        
;*----------------------------------------------------------------------------*
;*        SINGLE SCHEDULED ITERATION
;*
;*        $C$C147:
;*   0              STW     .D1T1   A4,*A3++          ; |181| 
;*     ||           SPBR            $C$C147
;*   1              NOP             1
;*   2              ; BRANCHCC OCCURS {$C$C147}       ; |181| 
;*----------------------------------------------------------------------------*
$C$L29:    ; PIPED LOOP PROLOG
;          EXCLUSIVE CPU CYCLES: 2

           SPLOOP  1       ;2                ; (P) 
||         SET     .S1     A4,0x0,0x1e,A4

;** --------------------------------------------------------------------------*
$C$L30:    ; PIPED LOOP KERNEL
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$57$B:
;          EXCLUSIVE CPU CYCLES: 1
           STW     .D1T1   A4,*A3++          ; |181| (P) <0,0> 
           SPKERNEL 1,0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$57$E:
;** --------------------------------------------------------------------------*
$C$L31:    ; PIPED LOOP EPILOG
;          EXCLUSIVE CPU CYCLES: 1
;** --------------------------------------------------------------------------*
$C$L32:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 181,column 26,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$59$B:
;          EXCLUSIVE CPU CYCLES: 13
;**	-----------------------g36:
;** 183	-----------------------    d = (*U$189).minDisp;
;** 183	-----------------------    if ( d > (*U$189).maxDisp ) goto g39;
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 183,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
; 183 | for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                      
;----------------------------------------------------------------------
           LDW     .D1T1   *+A8(24),A14      ; |183| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 183,column 41,is_stmt,isa 0
           LDW     .D1T1   *+A8(28),A3       ; |183| 
           LDW     .D2T1   *+SP(64),A4
           NOP             3

           CMPGT   .L1     A14,A3,A0         ; |183| 
||         LDW     .D2T1   *+SP(88),A3

   [ A0]   BNOP    .S1     $C$L34,1          ; |183| 
|| [!A0]   LDW     .D2T2   *+SP(68),B5
||         ADDAH   .D1     A4,A6,A4

   [!A0]   STW     .D2T1   A4,*+SP(60)
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 186,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
; 186 | VLIB_disparity_SAD16_cn((uint16_t *)&pLeft[idxIn], (uint16_t *)&pRight[
;     | idxIn-d],                                                              
;----------------------------------------------------------------------
           ADD     .L1     A5,A13,A4         ; |186| 
           ADD     .L1     A3,A7,A3
   [!A0]   STW     .D2T1   A3,*+SP(32)
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 183,column 41,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L34}        ; |183| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$59$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$60$B:
;          EXCLUSIVE CPU CYCLES: 6
;**  	-----------------------    U$166 = &pRight[idxIn-d];
;**  	-----------------------    U$167 = &pLeft[idxIn];
;**  	-----------------------    U$227 = &pDisparity_cn[idxOut];
;**  	-----------------------    #pragma LOOP_FLAGS(5120u)

           LDW     .D1T1   *+A4(24),A3       ; |186| 
||         MV      .L2X    A14,B4
||         LDW     .D2T2   *+SP(76),B6       ; |186| 

           LDW     .D2T1   *+SP(56),A31      ; |186| 
||         SUB     .L2X    A6,B4,B4

           ADDAH   .D2     B5,B4,B13
||         LDW     .D1T1   *+A4(32),A12      ; |186| 
||         MV      .L2X    A14,B8            ; |186| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 186,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
; 187 | (uint32_t*)&pCost[(d-prm[tpi].minDisp)*padWidth],                      
; 188 | pMinCost, (int8_t *)&pDisparity_cn[idxOut],                            
; 189 | d,                                                                     
; 190 | maxWidth,                                                              
; 191 | prm[tpi].width,                                                        
; 192 | prm[tpi].windowSize);                                                  
;----------------------------------------------------------------------
           LDW     .D2T1   *+SP(32),A8       ; |186| 
           MV      .L2     B13,B4            ; |186| 

           SUB     .L1     A14,A3,A5         ; |186| 
||         LDW     .D2T1   *+SP(72),A3       ; |186| 

$C$DW$L$VLIB_disparity_SAD_firstRow16_d$60$E:
;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*----------------------------------------------------------------------------*
$C$L33:    
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$61$B:
;          EXCLUSIVE CPU CYCLES: 6
;**	-----------------------g38:
;** 186	-----------------------    C$19 = U$11+v$1;
;** 186	-----------------------    VLIB_disparity_SAD16_cn(U$167, U$166, ((unsigned)d-(unsigned)(*C$19).minDisp)*padWidth*4+pCost, pMinCost, U$227, d, maxWidth, (int)(*C$19).width, (*C$19).windowSize);
;** 183	-----------------------    v$1 = prm;
;** 183	-----------------------    --U$166;
;** 183	-----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g38;
$C$DW$225	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$225, DW_AT_low_pc(0x00)
	.dwattr $C$DW$225, DW_AT_name("VLIB_disparity_SAD16_cn")
	.dwattr $C$DW$225, DW_AT_TI_call

           CALL    .S1     VLIB_disparity_SAD16_cn ; |186| 
||         MPY32   .M1     A31,A5,A6         ; |186| 
||         LDW     .D1T1   *+A4(16),A5       ; |186| 

           LDW     .D2T1   *+SP(60),A4       ; |186| 
           ADDKPC  .S2     $C$RL24,B3,1      ; |186| 
           ADDAW   .D1     A3,A6,A6          ; |186| 
           MV      .L2X    A5,B10            ; |186| 
$C$RL24:   ; CALL OCCURS {VLIB_disparity_SAD16_cn} {0}  ; |186| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$61$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$62$B:
;          EXCLUSIVE CPU CYCLES: 13
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 183,column 41,is_stmt,isa 0
           LDW     .D2T1   *+SP(28),A5       ; |183| 
           LDW     .D2T2   *+B11(28),B4      ; |183| 
           SUB     .L2     B13,2,B13         ; |183| 
           ADD     .L1     1,A14,A14         ; |183| 
           NOP             1
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 186,column 21,is_stmt,isa 0
           ADD     .L1     A5,A13,A4         ; |186| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 183,column 41,is_stmt,isa 0
           CMPLT   .L2X    B4,A14,B0         ; |183| 

   [!B0]   LDW     .D2T2   *+SP(76),B6       ; |186| 
|| [!B0]   MV      .L2     B13,B4            ; |186| 
|| [!B0]   B       .S1     $C$L33            ; |183| 
|| [!B0]   LDW     .D1T1   *+A4(24),A3       ; |186| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 186,column 21,is_stmt,isa 0
   [!B0]   LDW     .D2T1   *+SP(56),A31      ; |186| 
   [!B0]   MV      .L2X    A14,B8            ; |186| 
   [!B0]   LDW     .D1T1   *+A4(32),A12      ; |186| 
   [!B0]   LDW     .D2T1   *+SP(32),A8       ; |186| 

   [!B0]   SUB     .L1     A14,A3,A5         ; |186| 
|| [!B0]   LDW     .D2T1   *+SP(72),A3       ; |186| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 183,column 41,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L33}        ; |183| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$62$E:
;** --------------------------------------------------------------------------*
$C$L34:    
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$63$B:
;          EXCLUSIVE CPU CYCLES: 7
;**	-----------------------g39:
;** 175	-----------------------    ++y;
;** 175	-----------------------    if ( L$7 = L$7-1 ) goto g33;

           SUB     .L1X    B12,1,A0          ; |175| 
||         LDW     .D2T1   *+SP(40),A3
||         ADD     .S1     A5,A13,A8         ; |177| 
||         ADD     .D1     1,A15,A15         ; |175| 
||         SUB     .L2     B12,1,B12         ; |175| 

   [ A0]   BNOP    .S1     $C$L28,1          ; |175| 
|| [ A0]   LDW     .D1T1   *+A8(16),A4       ; |177| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 177,column 17,is_stmt,isa 0
   [ A0]   LDW     .D2T1   *+SP(48),A30      ; |177| 
   [ A0]   LDW     .D2T1   *+SP(92),A31
           ADD     .L1     A3,A15,A3         ; |177| 

           MPY32   .M1     A4,A3,A4          ; |177| 
||         LDW     .D2T1   *+SP(56),A3       ; |177| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 175,column 22,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L28}        ; |175| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$63$E:
;** --------------------------------------------------------------------------*
$C$L35:    
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$64$B:
;          EXCLUSIVE CPU CYCLES: 11
;**	-----------------------g40:
;**  	-----------------------    U$189 = U$11+v$1;
;** 56	-----------------------    status_nat_vs_int = 1;
;** 198	-----------------------    if ( !outHeight ) goto g46;
           LDW     .D2T2   *+SP(52),B1
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 56,column 20,is_stmt,isa 0
           MVK     .L2     0x1,B12           ; |56| 
           ADD     .L1     A5,A13,A5
           NOP             2

   [!B1]   BNOP    .S1     $C$L41,5          ; |198| 
|| [ B1]   LDW     .D2T1   *+SP(56),A4
|| [ B1]   ZERO    .D1     A6                ; |198| 
|| [ B1]   CMPGT   .L1     A11,0,A0          ; |199| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 198,column 22,is_stmt,isa 0
;----------------------------------------------------------------------
; 198 | for(j=0; j<outHeight; j++)                                             
; 199 |     for(i=0; i<maxWidth; i++)                                          
;----------------------------------------------------------------------
           ; BRANCHCC OCCURS {$C$L41}        ; |198| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$64$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$65$B:
;          EXCLUSIVE CPU CYCLES: 2
;** 199	-----------------------    L$9 = outHeight;
;** 198	-----------------------    j = 0;
;**  	-----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
;**  	-----------------------    #pragma LOOP_FLAGS(4096u)

   [ A0]   LDW     .D2T2   *+SP(84),B4       ; |200| 
||         MPY32   .M1     A4,A6,A4

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 200,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
; 200 | if(pDisparity[j*padWidth+i] != pDisparity_cn[j*padWidth+i])            
;----------------------------------------------------------------------
   [ A0]   LDW     .D2T1   *+SP(88),A31      ; |200| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$65$E:
;** --------------------------------------------------------------------------*
;**   BEGIN LOOP $C$L36
;** --------------------------------------------------------------------------*
$C$L36:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 198,column 17,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$66$B:
;          EXCLUSIVE CPU CYCLES: 6
;**	-----------------------g42:
;** 199	-----------------------    if ( maxWidth <= 0 ) goto g45;

   [!A0]   BNOP    .S1     $C$L40,5          ; |199| 
|| [ A0]   MVC     .S2X    A11,ILC

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 199,column 26,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L40}        ; |199| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$66$E:
;** --------------------------------------------------------------------------*
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 200,column 21,is_stmt,isa 0
;----------------------------------------------------------------------
; 201 | status_nat_vs_int = vlib_KERNEL_FAIL;                                  
;----------------------------------------------------------------------
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$67$B:
;**  	-----------------------    C$18 = j*padWidth;
;**  	-----------------------    U$240 = &pDisparity[C$18];
;**  	-----------------------    U$242 = &pDisparity_cn[C$18];
;** 200	-----------------------    L$10 = maxWidth;
;**  	-----------------------    #pragma MUST_ITERATE(1, 18446744073709551615, 1)
;**  	-----------------------    #pragma LOOP_FLAGS(4096u)
;**	-----------------------g44:
;** 201	-----------------------    (*U$240++ != *U$242++) ? (status_nat_vs_int = 0) : status_nat_vs_int;
;** 199	-----------------------    if ( L$10 = L$10-1 ) goto g44;
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$67$E:
;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*
;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c
;*      Loop source line                 : 199
;*      Loop opening brace source line   : 200
;*      Loop closing brace source line   : 201
;*      Known Minimum Trip Count         : 1                    
;*      Known Max Trip Count Factor      : 1
;*      Loop Carried Dependency Bound(^) : 0
;*      Unpartitioned Resource Bound     : 1
;*      Partitioned Resource Bound(*)    : 1
;*      Resource Partition:
;*                                A-side   B-side
;*      .L units                     1*       0     
;*      .S units                     0        0     
;*      .D units                     1*       1*    
;*      .M units                     0        0     
;*      .X cross paths               1*       0     
;*      .T address paths             1*       1*    
;*      Long read paths              0        0     
;*      Long write paths             0        0     
;*      Logical  ops (.LS)           0        0     (.L or .S unit)
;*      Addition ops (.LSD)          0        1     (.L or .S or .D unit)
;*      Bound(.L .S .LS)             1*       0     
;*      Bound(.L .S .D .LS .LSD)     1*       1*    
;*
;*      Searching for software pipeline schedule at ...
;*         ii = 1  Schedule found with 7 iterations in parallel
;*
;*      Register Usage Table:
;*          +-----------------------------------------------------------------+
;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
;*          |00000000001111111111222222222233|00000000001111111111222222222233|
;*          |01234567890123456789012345678901|01234567890123456789012345678901|
;*          |--------------------------------+--------------------------------|
;*       0: |*  **                           |    ***                         |
;*          +-----------------------------------------------------------------+
;*
;*      Done
;*
;*      Loop will be splooped
;*      Collapsed epilog stages       : 0
;*      Collapsed prolog stages       : 0
;*      Minimum required memory pad   : 0 bytes
;*
;*      Minimum safe trip count       : 1
;*      Min. prof. trip count  (est.) : 2
;*
;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.125, max 1.000 }
;*      Mem bank perf. penalty (est.) : 11.1%
;*
;*      Effective ii                : { min 1.00, est 1.13, max 2.00 }
;*
;*
;*      Total cycles (est.)         : 6 + trip_cnt * 1        
;*----------------------------------------------------------------------------*
;*        SINGLE SCHEDULED ITERATION
;*
;*        $C$C112:
;*   0              LDB     .D1T1   *A4++,A3          ; |201| 
;*     ||           LDB     .D2T2   *B5++,B6          ; |201| 
;*   1              NOP             4
;*   5              CMPEQ   .L1X    B6,A3,A0          ; |201| 
;*   6      [!A0]   ZERO    .L2     B4                ; |201| 
;*     ||           SPBR            $C$C112
;*   7              ; BRANCHCC OCCURS {$C$C112}       ; |199| 
;*----------------------------------------------------------------------------*
$C$L37:    ; PIPED LOOP PROLOG
;          EXCLUSIVE CPU CYCLES: 7

           SPLOOP  1       ;7                ; (P) 
||         ADD     .L1     A31,A4,A4
||         ADD     .L2X    B4,A4,B5

;** --------------------------------------------------------------------------*
$C$L38:    ; PIPED LOOP KERNEL
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$69$B:
;          EXCLUSIVE CPU CYCLES: 1

           LDB     .D1T1   *A4++,A3          ; |201| (P) <0,0> 
||         LDB     .D2T2   *B5++,B6          ; |201| (P) <0,0> 

           NOP             4

           SPMASK          L2
||         MV      .L2     B12,B4
||         CMPEQ   .L1X    B6,A3,A0          ; |201| (P) <0,5> 

           SPKERNEL 6,0
|| [!A0]   ZERO    .L2     B4                ; |201| <0,6> 

$C$DW$L$VLIB_disparity_SAD_firstRow16_d$69$E:
;** --------------------------------------------------------------------------*
$C$L39:    ; PIPED LOOP EPILOG
;          EXCLUSIVE CPU CYCLES: 6
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$71$B:
;          EXCLUSIVE CPU CYCLES: 1
           MV      .L2     B4,B12
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$71$E:
;** --------------------------------------------------------------------------*
$C$L40:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 199,column 26,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$72$B:
;          EXCLUSIVE CPU CYCLES: 7
;**	-----------------------g45:
;** 198	-----------------------    ++j;
;** 198	-----------------------    if ( L$9 = L$9-1 ) goto g42;

           SUB     .L2     B1,1,B1           ; |198| 
||         CMPGT   .L1     A11,0,A0          ; |199| 
||         LDW     .D2T1   *+SP(56),A4
||         ADD     .S1     1,A6,A6           ; |198| 

   [ B1]   BNOP    .S1     $C$L36,3          ; |198| 
|| [ A0]   LDW     .D2T2   *+SP(84),B4       ; |200| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 200,column 21,is_stmt,isa 0
   [ A0]   LDW     .D2T1   *+SP(88),A31      ; |200| 
           MPY32   .M1     A4,A6,A4
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 198,column 22,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L36}        ; |198| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$72$E:
;** --------------------------------------------------------------------------*
$C$L41:    
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$73$B:
;          EXCLUSIVE CPU CYCLES: 14
;**	-----------------------g46:
;** 204	-----------------------    U$253 = (*U$189).staticOut;
;** 57	-----------------------    status_nat_vs_ref = 1;
;** 204	-----------------------    if ( !((U$253 != NULL)&(outHeight != 0u)) ) goto g52;
           LDW     .D2T2   *+SP(52),B1
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 204,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 204 | if( prm[tpi].staticOut != NULL ) {                                     
;----------------------------------------------------------------------
           LDW     .D1T2   *+A5(12),B0       ; |204| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 57,column 20,is_stmt,isa 0
           MVK     .L2     0x1,B10           ; |57| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 204,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 205 | for(j=0; j<outHeight; j++)                                             
;----------------------------------------------------------------------
           ZERO    .L2     B4                ; |204| 
           LDW     .D2T1   *+SP(56),A7
           CMPEQ   .L2     B1,0,B5           ; |204| 

           XOR     .L2     1,B5,B5           ; |204| 
|| [ B0]   MVK     .S2     0x1,B4            ; |204| 

           AND     .L2     B5,B4,B1          ; |204| 

   [!B1]   BNOP    .S1     $C$L47,1          ; |204| 
||         MV      .L2     B1,B2             ; guard predicate rewrite
|| [ B1]   ZERO    .L1     A6                ; |205| 
|| [ B1]   LDW     .D2T2   *+SP(52),B1       ; |205| 

           MPY32   .M1     A7,A6,A7
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 206,column 30,is_stmt,isa 0
;----------------------------------------------------------------------
; 206 | for(i=0; i<maxWidth; i++)                                              
;----------------------------------------------------------------------
   [ B2]   CMPGT   .L1     A11,0,A0          ; |206| 
   [ A0]   MPY32   .M1     A11,A6,A4
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 207,column 25,is_stmt,isa 0
;----------------------------------------------------------------------
; 207 | if(prm[tpi].staticOut[j*maxWidth+i] != pDisparity_cn[j*padWidth+i])    
;----------------------------------------------------------------------
   [ A0]   LDW     .D2T1   *+SP(88),A31      ; |207| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 204,column 13,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L47}        ; |204| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$73$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$74$B:
;** 206	-----------------------    L$11 = outHeight;
;** 205	-----------------------    j = 0;
;**  	-----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
;**  	-----------------------    #pragma LOOP_FLAGS(4096u)
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$74$E:
;** --------------------------------------------------------------------------*
;**   BEGIN LOOP $C$L42
;** --------------------------------------------------------------------------*
$C$L42:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 205,column 21,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$75$B:
;          EXCLUSIVE CPU CYCLES: 6
;**	-----------------------g48:
;** 206	-----------------------    if ( maxWidth <= 0 ) goto g51;

   [!A0]   BNOP    .S1     $C$L46,5          ; |206| 
|| [ A0]   MVC     .S2X    A11,ILC

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 206,column 30,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L46}        ; |206| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$75$E:
;** --------------------------------------------------------------------------*
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 207,column 25,is_stmt,isa 0
;----------------------------------------------------------------------
; 208 | status_nat_vs_ref = vlib_KERNEL_FAIL;                                  
; 213 | fail = ((status_nat_vs_int == vlib_KERNEL_FAIL) || (status_nat_vs_ref =
;     | = vlib_KERNEL_FAIL)) ? 1 : 0;                                          
; 215 | est_test=1;                                                            
;----------------------------------------------------------------------
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$76$B:
;**  	-----------------------    U$242 = &pDisparity_cn[j*padWidth];
;**  	-----------------------    U$260 = &U$253[j*maxWidth];
;** 207	-----------------------    L$12 = maxWidth;
;**  	-----------------------    #pragma MUST_ITERATE(1, 18446744073709551615, 1)
;**  	-----------------------    #pragma LOOP_FLAGS(4096u)
;**	-----------------------g50:
;** 208	-----------------------    (*U$260++ != *U$242++) ? (status_nat_vs_ref = 0) : status_nat_vs_ref;
;** 206	-----------------------    if ( L$12 = L$12-1 ) goto g50;
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$76$E:
;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*
;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c
;*      Loop source line                 : 206
;*      Loop opening brace source line   : 207
;*      Loop closing brace source line   : 208
;*      Known Minimum Trip Count         : 1                    
;*      Known Max Trip Count Factor      : 1
;*      Loop Carried Dependency Bound(^) : 0
;*      Unpartitioned Resource Bound     : 1
;*      Partitioned Resource Bound(*)    : 1
;*      Resource Partition:
;*                                A-side   B-side
;*      .L units                     1*       0     
;*      .S units                     0        0     
;*      .D units                     1*       1*    
;*      .M units                     0        0     
;*      .X cross paths               1*       0     
;*      .T address paths             1*       1*    
;*      Long read paths              0        0     
;*      Long write paths             0        0     
;*      Logical  ops (.LS)           0        0     (.L or .S unit)
;*      Addition ops (.LSD)          0        1     (.L or .S or .D unit)
;*      Bound(.L .S .LS)             1*       0     
;*      Bound(.L .S .D .LS .LSD)     1*       1*    
;*
;*      Searching for software pipeline schedule at ...
;*         ii = 1  Schedule found with 7 iterations in parallel
;*
;*      Register Usage Table:
;*          +-----------------------------------------------------------------+
;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
;*          |00000000001111111111222222222233|00000000001111111111222222222233|
;*          |01234567890123456789012345678901|01234567890123456789012345678901|
;*          |--------------------------------+--------------------------------|
;*       0: |*  **                           |    ***                         |
;*          +-----------------------------------------------------------------+
;*
;*      Done
;*
;*      Loop will be splooped
;*      Collapsed epilog stages       : 0
;*      Collapsed prolog stages       : 0
;*      Minimum required memory pad   : 0 bytes
;*
;*      Minimum safe trip count       : 1
;*      Min. prof. trip count  (est.) : 2
;*
;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.125, max 1.000 }
;*      Mem bank perf. penalty (est.) : 11.1%
;*
;*      Effective ii                : { min 1.00, est 1.13, max 2.00 }
;*
;*
;*      Total cycles (est.)         : 6 + trip_cnt * 1        
;*----------------------------------------------------------------------------*
;*        SINGLE SCHEDULED ITERATION
;*
;*        $C$C77:
;*   0              LDB     .D1T1   *A4++,A3          ; |208| 
;*     ||           LDB     .D2T2   *B5++,B6          ; |208| 
;*   1              NOP             4
;*   5              CMPEQ   .L1X    B6,A3,A0          ; |208| 
;*   6      [!A0]   ZERO    .L2     B4                ; |208| 
;*     ||           SPBR            $C$C77
;*   7              ; BRANCHCC OCCURS {$C$C77}        ; |206| 
;*----------------------------------------------------------------------------*
$C$L43:    ; PIPED LOOP PROLOG
;          EXCLUSIVE CPU CYCLES: 7

           SPLOOP  1       ;7                ; (P) 
||         ADD     .L2X    B0,A4,B5
||         ADD     .L1     A31,A7,A4

;** --------------------------------------------------------------------------*
$C$L44:    ; PIPED LOOP KERNEL
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$78$B:
;          EXCLUSIVE CPU CYCLES: 1

           LDB     .D1T1   *A4++,A3          ; |208| (P) <0,0> 
||         LDB     .D2T2   *B5++,B6          ; |208| (P) <0,0> 

           NOP             4

           SPMASK          L2
||         MV      .L2     B10,B4
||         CMPEQ   .L1X    B6,A3,A0          ; |208| (P) <0,5> 

           SPKERNEL 6,0
|| [!A0]   ZERO    .L2     B4                ; |208| <0,6> 

$C$DW$L$VLIB_disparity_SAD_firstRow16_d$78$E:
;** --------------------------------------------------------------------------*
$C$L45:    ; PIPED LOOP EPILOG
;          EXCLUSIVE CPU CYCLES: 6
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$80$B:
;          EXCLUSIVE CPU CYCLES: 1
           MV      .L2     B4,B10
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$80$E:
;** --------------------------------------------------------------------------*
$C$L46:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 206,column 30,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$81$B:
;          EXCLUSIVE CPU CYCLES: 7
;**	-----------------------g51:
;** 205	-----------------------    ++j;
;** 205	-----------------------    if ( L$11 = L$11-1 ) goto g48;

           SUB     .L2     B1,1,B1           ; |205| 
||         LDW     .D2T1   *+SP(56),A7
||         ADD     .S1     1,A6,A6           ; |205| 
||         CMPGT   .L1     A11,0,A0          ; |206| 

   [ B1]   BNOP    .S1     $C$L42,4          ; |205| 
|| [ A0]   MPY32   .M1     A11,A6,A4
|| [ A0]   LDW     .D2T1   *+SP(88),A31      ; |207| 

           MPY32   .M1     A7,A6,A7
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 205,column 26,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L42}        ; |205| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$81$E:
;** --------------------------------------------------------------------------*
$C$L47:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 204,column 13,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$82$B:
;          EXCLUSIVE CPU CYCLES: 15
;**	-----------------------g52:
;** 215	-----------------------    est_test = 1;
;** 218	-----------------------    sprintf(K$274, (const char *)"%s generated input | Opt results compared to NatC results | width=%d, height=%d, windowSize=%d, numDisp=%d", K$94, maxWidth, outHeight, (*U$189).windowSize, numDisp);
;** 220	-----------------------    VLIB_formula_add_test((int)(padWidth*numDisp), (int)numDisp, 0, (status_nat_vs_int == 0)|(status_nat_vs_ref == 0), K$274, 0);
;** 222	-----------------------    goto g54;

           MVKL    .S2     testPatternString,B4
||         LDW     .D1T1   *+A5(32),A4       ; |218| 

           MVKH    .S2     testPatternString,B4
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 218,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 218 | sprintf(desc, "%s generated input | Opt results compared to NatC result
;     | s | width=%d, height=%d, windowSize=%d, numDisp=%d",                   
; 219 |         testPatternString, maxWidth, outHeight, prm[tpi].windowSize, nu
;     | mDisp);                                                                
;----------------------------------------------------------------------
           STW     .D2T2   B4,*+SP(8)        ; |218| 
           LDW     .D2T2   *+SP(52),B1       ; |218| 
           LDW     .D2T2   *+SP(44),B4       ; |218| 

           MVKL    .S2     $C$SL2+0,B5
||         STW     .D2T1   A4,*+SP(20)       ; |218| 

           MVKL    .S1     est_test,A3
||         MVKH    .S2     $C$SL2+0,B5
||         STW     .D2T1   A11,*+SP(12)      ; |218| 

           MVKH    .S1     est_test,A3
||         STW     .D2T2   B5,*+SP(4)        ; |218| 

           MVKL    .S1     desc,A4
||         MVK     .L1     1,A5              ; |215| 
||         STW     .D2T2   B1,*+SP(16)       ; |218| 

$C$DW$226	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$226, DW_AT_low_pc(0x00)
	.dwattr $C$DW$226, DW_AT_name("sprintf")
	.dwattr $C$DW$226, DW_AT_TI_call

           CALLP   .S2     sprintf,B3
||         STW     .D2T2   B4,*+SP(24)       ; |218| 
||         MVKH    .S1     desc,A4
||         STW     .D1T1   A5,*A3            ; |215| 

$C$RL25:   ; CALL OCCURS {sprintf} {0}       ; |218| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$82$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$83$B:
;          EXCLUSIVE CPU CYCLES: 12
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 220,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 220 | VLIB_formula_add_test(padWidth*numDisp, numDisp, NULL, fail, desc, NULL
;     | );                                                                     
;----------------------------------------------------------------------
           LDW     .D2T2   *+SP(44),B4       ; |220| 
           LDW     .D2T1   *+SP(56),A4       ; |220| 
           CMPEQ   .L2     B12,0,B6          ; |220| 
           CMPEQ   .L2     B10,0,B5          ; |220| 
           MVKL    .S1     desc,A8
           MV      .L1X    B4,A3             ; |220| 
$C$DW$227	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$227, DW_AT_low_pc(0x00)
	.dwattr $C$DW$227, DW_AT_name("VLIB_formula_add_test")
	.dwattr $C$DW$227, DW_AT_TI_call

           CALLP   .S2     VLIB_formula_add_test,B3
||         MPY32   .M1     A3,A4,A4          ; |220| 
||         OR      .L2     B5,B6,B6          ; |220| 
||         MVKH    .S1     desc,A8
||         ZERO    .L1     A6                ; |220| 
||         ZERO    .D2     B8                ; |220| 

$C$RL26:   ; CALL OCCURS {VLIB_formula_add_test} {0}  ; |220| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$83$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$84$B:
;          EXCLUSIVE CPU CYCLES: 6
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 222,column 9,is_stmt,isa 0
;----------------------------------------------------------------------
; 222 | } else {                                                               
; 224 |     sprintf(desc, "width=%d, height=%d, windowSize=%d",                
; 225 |             maxWidth, outHeight, prm[tpi].windowSize);                 
; 226 |     VLIB_skip_test(desc);                                              
;----------------------------------------------------------------------
           B       .S1     $C$L49            ; |222| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 231,column 9,is_stmt,isa 0
;----------------------------------------------------------------------
; 231 | free(pDisparity_cn);                                                   
;----------------------------------------------------------------------
$C$DW$228	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$228, DW_AT_low_pc(0x00)
	.dwattr $C$DW$228, DW_AT_name("free")
	.dwattr $C$DW$228, DW_AT_TI_call
           CALL    .S1     free              ; |231| 
           LDW     .D2T1   *+SP(88),A4       ; |231| 
           NOP             3
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 222,column 9,is_stmt,isa 0
           ; BRANCH OCCURS {$C$L49}          ; |222| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$84$E:
;** --------------------------------------------------------------------------*
$C$L48:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 82,column 9,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$85$B:
;          EXCLUSIVE CPU CYCLES: 7
;**	-----------------------g53:
;** 224	-----------------------    sprintf(K$274, (const char *)"width=%d, height=%d, windowSize=%d", maxWidth, outHeight, (*U$12).windowSize);
;** 226	-----------------------    VLIB_skip_test(K$274);

           LDW     .D2T2   *+SP(52),B1       ; |224| 
||         MVKL    .S2     $C$SL3+0,B5
||         MVKL    .S1     desc,A4

$C$DW$229	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$229, DW_AT_low_pc(0x00)
	.dwattr $C$DW$229, DW_AT_name("sprintf")
	.dwattr $C$DW$229, DW_AT_TI_call

           CALL    .S1     sprintf           ; |224| 
||         LDW     .D2T2   *+B11(32),B4      ; |224| 
||         MVKH    .S2     $C$SL3+0,B5

           MVKH    .S1     desc,A4
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 224,column 13,is_stmt,isa 0
           STW     .D2T2   B5,*+SP(4)        ; |224| 
           STW     .D2T1   A11,*+SP(8)       ; |224| 
           STW     .D2T2   B1,*+SP(12)       ; |224| 

           STW     .D2T2   B4,*+SP(16)       ; |224| 
||         ADDKPC  .S2     $C$RL27,B3,0      ; |224| 

$C$RL27:   ; CALL OCCURS {sprintf} {0}       ; |224| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$85$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$86$B:
;          EXCLUSIVE CPU CYCLES: 12
           MVKL    .S1     desc,A4
$C$DW$230	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$230, DW_AT_low_pc(0x00)
	.dwattr $C$DW$230, DW_AT_name("VLIB_skip_test")
	.dwattr $C$DW$230, DW_AT_TI_call

           CALLP   .S2     VLIB_skip_test,B3
||         MVKH    .S1     desc,A4

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 226,column 13,is_stmt,isa 0
$C$RL28:   ; CALL OCCURS {VLIB_skip_test} {0}  ; |226| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 231,column 9,is_stmt,isa 0
$C$DW$231	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$231, DW_AT_low_pc(0x00)
	.dwattr $C$DW$231, DW_AT_name("free")
	.dwattr $C$DW$231, DW_AT_TI_call
           CALL    .S1     free              ; |231| 
           LDW     .D2T1   *+SP(88),A4       ; |231| 
           NOP             3
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$86$E:
;** --------------------------------------------------------------------------*
$C$L49:    
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 222,column 9,is_stmt,isa 0
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$87$B:
;          EXCLUSIVE CPU CYCLES: 1
;**	-----------------------g54:
;** 231	-----------------------    free((void *)pDisparity_cn);
;** 232	-----------------------    VLIB_free((void *)pDisparity);
;** 233	-----------------------    VLIB_free((void *)pScratch);
;** 234	-----------------------    VLIB_free((void *)pMinCost);
;** 235	-----------------------    VLIB_free((void *)pCost);
;** 236	-----------------------    VLIB_free((void *)pRight);
;** 237	-----------------------    VLIB_free((void *)pLeft);
;** 53	-----------------------    U$11 += 36;
;** 53	-----------------------    if ( test_cases > (++tpi) ) goto g3;
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 231,column 9,is_stmt,isa 0
           ADDKPC  .S2     $C$RL29,B3,0      ; |231| 
$C$RL29:   ; CALL OCCURS {free} {0}          ; |231| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$87$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$88$B:
;          EXCLUSIVE CPU CYCLES: 36
$C$DW$232	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$232, DW_AT_low_pc(0x00)
	.dwattr $C$DW$232, DW_AT_name("VLIB_free")
	.dwattr $C$DW$232, DW_AT_TI_call

           CALLP   .S2     VLIB_free,B3
||         LDW     .D2T1   *+SP(84),A4       ; |232| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 232,column 9,is_stmt,isa 0
;----------------------------------------------------------------------
; 232 | VLIB_free(pDisparity);                                                 
;----------------------------------------------------------------------
$C$RL30:   ; CALL OCCURS {VLIB_free} {0}     ; |232| 
$C$DW$233	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$233, DW_AT_low_pc(0x00)
	.dwattr $C$DW$233, DW_AT_name("VLIB_free")
	.dwattr $C$DW$233, DW_AT_TI_call

           CALLP   .S2     VLIB_free,B3
||         LDW     .D2T1   *+SP(80),A4       ; |233| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 233,column 9,is_stmt,isa 0
;----------------------------------------------------------------------
; 233 | VLIB_free(pScratch);                                                   
;----------------------------------------------------------------------
$C$RL31:   ; CALL OCCURS {VLIB_free} {0}     ; |233| 
$C$DW$234	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$234, DW_AT_low_pc(0x00)
	.dwattr $C$DW$234, DW_AT_name("VLIB_free")
	.dwattr $C$DW$234, DW_AT_TI_call

           CALLP   .S2     VLIB_free,B3
||         LDW     .D2T1   *+SP(76),A4       ; |234| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 234,column 9,is_stmt,isa 0
;----------------------------------------------------------------------
; 234 | VLIB_free(pMinCost);                                                   
;----------------------------------------------------------------------
$C$RL32:   ; CALL OCCURS {VLIB_free} {0}     ; |234| 
$C$DW$235	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$235, DW_AT_low_pc(0x00)
	.dwattr $C$DW$235, DW_AT_name("VLIB_free")
	.dwattr $C$DW$235, DW_AT_TI_call

           CALLP   .S2     VLIB_free,B3
||         LDW     .D2T1   *+SP(72),A4       ; |235| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 235,column 9,is_stmt,isa 0
;----------------------------------------------------------------------
; 235 | VLIB_free(pCost);                                                      
;----------------------------------------------------------------------
$C$RL33:   ; CALL OCCURS {VLIB_free} {0}     ; |235| 
$C$DW$236	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$236, DW_AT_low_pc(0x00)
	.dwattr $C$DW$236, DW_AT_name("VLIB_free")
	.dwattr $C$DW$236, DW_AT_TI_call

           CALLP   .S2     VLIB_free,B3
||         LDW     .D2T1   *+SP(68),A4       ; |236| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 236,column 9,is_stmt,isa 0
;----------------------------------------------------------------------
; 236 | VLIB_free(pRight);                                                     
;----------------------------------------------------------------------
$C$RL34:   ; CALL OCCURS {VLIB_free} {0}     ; |236| 
$C$DW$237	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$237, DW_AT_low_pc(0x00)
	.dwattr $C$DW$237, DW_AT_name("VLIB_free")
	.dwattr $C$DW$237, DW_AT_TI_call

           CALLP   .S2     VLIB_free,B3
||         LDW     .D2T1   *+SP(64),A4       ; |237| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 237,column 9,is_stmt,isa 0
;----------------------------------------------------------------------
; 237 | VLIB_free(pLeft);                                                      
;----------------------------------------------------------------------
$C$RL35:   ; CALL OCCURS {VLIB_free} {0}     ; |237| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$88$E:
;** --------------------------------------------------------------------------*
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$89$B:
;          EXCLUSIVE CPU CYCLES: 14

           MVKL    .S1     test_cases,A3
||         LDW     .D2T1   *+SP(36),A31

           MVKH    .S1     test_cases,A3
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 53,column 17,is_stmt,isa 0
           LDW     .D1T1   *A3,A4            ; |53| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 60,column 21,is_stmt,isa 0
           ADDK    .S2     36,B11            ; |60| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 53,column 17,is_stmt,isa 0
           ADDK    .S1     36,A13            ; |53| 
           ADD     .L1     1,A31,A3          ; |53| 
           STW     .D2T1   A3,*+SP(36)       ; |53| 
           CMPGT   .L1     A4,A3,A0          ; |53| 

   [ A0]   B       .S1     $C$L1             ; |53| 
|| [ A0]   LDW     .D2T1   *+B11(16),A11     ; |60| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 60,column 21,is_stmt,isa 0
   [ A0]   LDW     .D2T2   *+B11(20),B4      ; |60| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 61,column 21,is_stmt,isa 0
   [ A0]   LDW     .D2T2   *+B11(32),B10     ; |61| 
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 62,column 21,is_stmt,isa 0
   [ A0]   LDW     .D2T2   *+B11(28),B12     ; |62| 
   [ A0]   LDW     .D2T1   *+B11(24),A12     ; |62| 
           NOP             1
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 53,column 17,is_stmt,isa 0
           ; BRANCHCC OCCURS {$C$L1}         ; |53| 
$C$DW$L$VLIB_disparity_SAD_firstRow16_d$89$E:
;** --------------------------------------------------------------------------*
$C$L50:    
;          EXCLUSIVE CPU CYCLES: 8
;**	-----------------------g55:
;** 241	-----------------------    VLIB_profile_cycle_report(2, "N = padWidth*(disparitySearchRange); M = disparitySearchRange", "padWidth*(disparitySearchRange)");
;** 158	-----------------------    printf((const char *)"---------------------------------------------------------------------------------------------------------------------------------------------\n");  // [18]
;** 165	-----------------------    VLIB_stack_memory();  // [18]
;**  	-----------------------    return;
           MVKL    .S2     $C$SL5+0,B4

           MVKL    .S1     $C$SL4+0,A6
||         MVKH    .S2     $C$SL5+0,B4

$C$DW$238	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$238, DW_AT_low_pc(0x00)
	.dwattr $C$DW$238, DW_AT_name("VLIB_profile_cycle_report")
	.dwattr $C$DW$238, DW_AT_TI_call

           CALLP   .S2     VLIB_profile_cycle_report,B3
||         MVKH    .S1     $C$SL4+0,A6
||         MVK     .L1     0x2,A4            ; |241| 

	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 241,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 241 | VLIB_profile_cycle_report(vlib_PROFILE_FORMULA_RANGE,                  
; 242 |                           "N = padWidth*(disparitySearchRange); M = dis
;     | paritySearchRange",                                                    
; 243 |                           "padWidth*(disparitySearchRange)");          
; 246 | VLIB_kernel_memory();                                                  
;----------------------------------------------------------------------
$C$RL36:   ; CALL OCCURS {VLIB_profile_cycle_report} {0}  ; |241| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 14
           MVKL    .S2     $C$SL6+0,B4
           MVKH    .S2     $C$SL6+0,B4
$C$DW$239	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$239, DW_AT_low_pc(0x00)
	.dwattr $C$DW$239, DW_AT_name("printf")
	.dwattr $C$DW$239, DW_AT_TI_call

           CALLP   .S2     printf,B3
||         STW     .D2T2   B4,*+SP(4)        ; |158| 

	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_memory.h",line 158,column 5,is_stmt,isa 0
$C$RL37:   ; CALL OCCURS {printf} {0}        ; |158| 
$C$DW$240	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$240, DW_AT_low_pc(0x00)
	.dwattr $C$DW$240, DW_AT_name("VLIB_stack_memory")
	.dwattr $C$DW$240, DW_AT_TI_call
           CALLP   .S2     VLIB_stack_memory,B3
	.dwpsn	file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_memory.h",line 165,column 5,is_stmt,isa 0
$C$RL38:   ; CALL OCCURS {VLIB_stack_memory} {0}  ; |165| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 13
	.dwpsn	file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c",line 247,column 1,is_stmt,isa 0
           LDW     .D2T2   *++SP(104),B3     ; |247| 
	.dwcfi	cfa_offset, 48
	.dwcfi	restore_reg, 19
           LDDW    .D2T1   *++SP,A13:A12
	.dwcfi	cfa_offset, 40
	.dwcfi	restore_reg, 13
	.dwcfi	restore_reg, 12
           LDDW    .D2T1   *++SP,A15:A14
	.dwcfi	cfa_offset, 32
	.dwcfi	restore_reg, 15
	.dwcfi	restore_reg, 14
           LDDW    .D2T2   *++SP,B11:B10
	.dwcfi	cfa_offset, 24
	.dwcfi	restore_reg, 27
	.dwcfi	restore_reg, 26
           LDDW    .D2T2   *++SP,B13:B12
	.dwcfi	cfa_offset, 16
	.dwcfi	restore_reg, 29
	.dwcfi	restore_reg, 28
           LDW     .D2T1   *++SP(8),A10
	.dwcfi	cfa_offset, 8
	.dwcfi	restore_reg, 10
           LDW     .D2T1   *++SP(8),A11      ; |247| 
	.dwcfi	cfa_offset, 0
	.dwcfi	restore_reg, 11
	.dwcfi	cfa_offset, 0
$C$DW$241	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$241, DW_AT_low_pc(0x00)
	.dwattr $C$DW$241, DW_AT_TI_return
           RETNOP  .S2     B3,5
           ; BRANCH OCCURS {B3}  

$C$DW$242	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$242, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L1:1:1426783256")
	.dwattr $C$DW$242, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$242, DW_AT_TI_begin_line(0x35)
	.dwattr $C$DW$242, DW_AT_TI_end_line(0xee)
$C$DW$243	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$243, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$5$B)
	.dwattr $C$DW$243, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$5$E)
$C$DW$244	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$244, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$85$B)
	.dwattr $C$DW$244, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$85$E)
$C$DW$245	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$245, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$74$B)
	.dwattr $C$DW$245, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$74$E)
$C$DW$246	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$246, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$65$B)
	.dwattr $C$DW$246, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$65$E)
$C$DW$247	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$247, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$53$B)
	.dwattr $C$DW$247, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$53$E)
$C$DW$248	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$248, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$48$B)
	.dwattr $C$DW$248, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$48$E)
$C$DW$249	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$249, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$43$B)
	.dwattr $C$DW$249, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$43$E)
$C$DW$250	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$250, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$30$B)
	.dwattr $C$DW$250, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$30$E)
$C$DW$251	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$251, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$25$B)
	.dwattr $C$DW$251, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$25$E)
$C$DW$252	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$252, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$20$B)
	.dwattr $C$DW$252, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$20$E)
$C$DW$253	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$253, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$11$B)
	.dwattr $C$DW$253, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$11$E)
$C$DW$254	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$254, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$6$B)
	.dwattr $C$DW$254, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$6$E)
$C$DW$255	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$255, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$7$B)
	.dwattr $C$DW$255, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$7$E)
$C$DW$256	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$256, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$8$B)
	.dwattr $C$DW$256, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$8$E)
$C$DW$257	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$257, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$9$B)
	.dwattr $C$DW$257, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$9$E)
$C$DW$258	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$258, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$10$B)
	.dwattr $C$DW$258, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$10$E)
$C$DW$259	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$259, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$18$B)
	.dwattr $C$DW$259, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$18$E)
$C$DW$260	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$260, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$19$B)
	.dwattr $C$DW$260, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$19$E)
$C$DW$261	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$261, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$24$B)
	.dwattr $C$DW$261, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$24$E)
$C$DW$262	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$262, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$29$B)
	.dwattr $C$DW$262, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$29$E)
$C$DW$263	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$263, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$41$B)
	.dwattr $C$DW$263, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$41$E)
$C$DW$264	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$264, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$42$B)
	.dwattr $C$DW$264, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$42$E)
$C$DW$265	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$265, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$47$B)
	.dwattr $C$DW$265, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$47$E)
$C$DW$266	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$266, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$52$B)
	.dwattr $C$DW$266, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$52$E)
$C$DW$267	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$267, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$64$B)
	.dwattr $C$DW$267, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$64$E)
$C$DW$268	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$268, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$73$B)
	.dwattr $C$DW$268, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$73$E)
$C$DW$269	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$269, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$82$B)
	.dwattr $C$DW$269, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$82$E)
$C$DW$270	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$270, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$83$B)
	.dwattr $C$DW$270, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$83$E)
$C$DW$271	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$271, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$84$B)
	.dwattr $C$DW$271, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$84$E)
$C$DW$272	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$272, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$86$B)
	.dwattr $C$DW$272, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$86$E)
$C$DW$273	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$273, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$87$B)
	.dwattr $C$DW$273, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$87$E)
$C$DW$274	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$274, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$88$B)
	.dwattr $C$DW$274, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$88$E)
$C$DW$275	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$275, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$89$B)
	.dwattr $C$DW$275, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$89$E)

$C$DW$276	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$276, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L23:2:1426783256")
	.dwattr $C$DW$276, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$276, DW_AT_TI_begin_line(0x9c)
	.dwattr $C$DW$276, DW_AT_TI_end_line(0x9c)
$C$DW$277	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$277, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$45$B)
	.dwattr $C$DW$277, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$45$E)
	.dwendtag $C$DW$276


$C$DW$278	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$278, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L9:2:1426783256")
	.dwattr $C$DW$278, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$278, DW_AT_TI_begin_line(0x70)
	.dwattr $C$DW$278, DW_AT_TI_end_line(0x70)
$C$DW$279	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$279, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$22$B)
	.dwattr $C$DW$279, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$22$E)
	.dwendtag $C$DW$278


$C$DW$280	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$280, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L2:2:1426783256")
	.dwattr $C$DW$280, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$280, DW_AT_TI_begin_line(0x66)
	.dwattr $C$DW$280, DW_AT_TI_end_line(0x6a)
$C$DW$281	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$281, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$12$B)
	.dwattr $C$DW$281, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$12$E)
$C$DW$282	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$282, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$13$B)
	.dwattr $C$DW$282, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$13$E)
$C$DW$283	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$283, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$17$B)
	.dwattr $C$DW$283, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$17$E)

$C$DW$284	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$284, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L4:3:1426783256")
	.dwattr $C$DW$284, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$284, DW_AT_TI_begin_line(0x67)
	.dwattr $C$DW$284, DW_AT_TI_end_line(0x6a)
$C$DW$285	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$285, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$15$B)
	.dwattr $C$DW$285, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$15$E)
	.dwendtag $C$DW$284

	.dwendtag $C$DW$280


$C$DW$286	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$286, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L12:2:1426783256")
	.dwattr $C$DW$286, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$286, DW_AT_TI_begin_line(0x75)
	.dwattr $C$DW$286, DW_AT_TI_end_line(0x80)
$C$DW$287	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$287, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$26$B)
	.dwattr $C$DW$287, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$26$E)
$C$DW$288	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$288, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$27$B)
	.dwattr $C$DW$288, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$27$E)
$C$DW$289	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$289, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$28$B)
	.dwattr $C$DW$289, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$28$E)
	.dwendtag $C$DW$286


$C$DW$290	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$290, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L14:2:1426783256")
	.dwattr $C$DW$290, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$290, DW_AT_TI_begin_line(0x83)
	.dwattr $C$DW$290, DW_AT_TI_end_line(0x96)
$C$DW$291	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$291, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$31$B)
	.dwattr $C$DW$291, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$31$E)
$C$DW$292	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$292, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$37$B)
	.dwattr $C$DW$292, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$37$E)
$C$DW$293	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$293, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$32$B)
	.dwattr $C$DW$293, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$32$E)
$C$DW$294	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$294, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$36$B)
	.dwattr $C$DW$294, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$36$E)
$C$DW$295	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$295, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$40$B)
	.dwattr $C$DW$295, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$40$E)

$C$DW$296	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$296, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L16:3:1426783256")
	.dwattr $C$DW$296, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$296, DW_AT_TI_begin_line(0x89)
	.dwattr $C$DW$296, DW_AT_TI_end_line(0x89)
$C$DW$297	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$297, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$34$B)
	.dwattr $C$DW$297, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$34$E)
	.dwendtag $C$DW$296


$C$DW$298	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$298, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L19:3:1426783256")
	.dwattr $C$DW$298, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$298, DW_AT_TI_begin_line(0x8b)
	.dwattr $C$DW$298, DW_AT_TI_end_line(0x95)
$C$DW$299	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$299, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$38$B)
	.dwattr $C$DW$299, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$38$E)
$C$DW$300	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$300, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$39$B)
	.dwattr $C$DW$300, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$39$E)
	.dwendtag $C$DW$298

	.dwendtag $C$DW$290


$C$DW$301	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$301, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L26:2:1426783256")
	.dwattr $C$DW$301, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$301, DW_AT_TI_begin_line(0xa1)
	.dwattr $C$DW$301, DW_AT_TI_end_line(0xac)
$C$DW$302	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$302, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$49$B)
	.dwattr $C$DW$302, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$49$E)
$C$DW$303	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$303, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$50$B)
	.dwattr $C$DW$303, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$50$E)
$C$DW$304	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$304, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$51$B)
	.dwattr $C$DW$304, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$51$E)
	.dwendtag $C$DW$301


$C$DW$305	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$305, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L28:2:1426783256")
	.dwattr $C$DW$305, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$305, DW_AT_TI_begin_line(0xaf)
	.dwattr $C$DW$305, DW_AT_TI_end_line(0xc2)
$C$DW$306	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$306, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$54$B)
	.dwattr $C$DW$306, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$54$E)
$C$DW$307	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$307, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$60$B)
	.dwattr $C$DW$307, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$60$E)
$C$DW$308	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$308, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$55$B)
	.dwattr $C$DW$308, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$55$E)
$C$DW$309	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$309, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$59$B)
	.dwattr $C$DW$309, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$59$E)
$C$DW$310	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$310, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$63$B)
	.dwattr $C$DW$310, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$63$E)

$C$DW$311	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$311, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L30:3:1426783256")
	.dwattr $C$DW$311, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$311, DW_AT_TI_begin_line(0xb5)
	.dwattr $C$DW$311, DW_AT_TI_end_line(0xb5)
$C$DW$312	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$312, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$57$B)
	.dwattr $C$DW$312, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$57$E)
	.dwendtag $C$DW$311


$C$DW$313	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$313, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L33:3:1426783256")
	.dwattr $C$DW$313, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$313, DW_AT_TI_begin_line(0xb7)
	.dwattr $C$DW$313, DW_AT_TI_end_line(0xc1)
$C$DW$314	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$314, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$61$B)
	.dwattr $C$DW$314, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$61$E)
$C$DW$315	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$315, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$62$B)
	.dwattr $C$DW$315, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$62$E)
	.dwendtag $C$DW$313

	.dwendtag $C$DW$305


$C$DW$316	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$316, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L36:2:1426783256")
	.dwattr $C$DW$316, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$316, DW_AT_TI_begin_line(0xc6)
	.dwattr $C$DW$316, DW_AT_TI_end_line(0xc9)
$C$DW$317	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$317, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$66$B)
	.dwattr $C$DW$317, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$66$E)
$C$DW$318	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$318, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$67$B)
	.dwattr $C$DW$318, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$67$E)
$C$DW$319	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$319, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$71$B)
	.dwattr $C$DW$319, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$71$E)
$C$DW$320	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$320, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$72$B)
	.dwattr $C$DW$320, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$72$E)

$C$DW$321	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$321, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L38:3:1426783256")
	.dwattr $C$DW$321, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$321, DW_AT_TI_begin_line(0xc7)
	.dwattr $C$DW$321, DW_AT_TI_end_line(0xc9)
$C$DW$322	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$322, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$69$B)
	.dwattr $C$DW$322, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$69$E)
	.dwendtag $C$DW$321

	.dwendtag $C$DW$316


$C$DW$323	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$323, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L42:2:1426783256")
	.dwattr $C$DW$323, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$323, DW_AT_TI_begin_line(0xcd)
	.dwattr $C$DW$323, DW_AT_TI_end_line(0xd0)
$C$DW$324	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$324, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$75$B)
	.dwattr $C$DW$324, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$75$E)
$C$DW$325	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$325, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$76$B)
	.dwattr $C$DW$325, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$76$E)
$C$DW$326	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$326, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$80$B)
	.dwattr $C$DW$326, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$80$E)
$C$DW$327	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$327, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$81$B)
	.dwattr $C$DW$327, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$81$E)

$C$DW$328	.dwtag  DW_TAG_TI_loop
	.dwattr $C$DW$328, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66:$C$L44:3:1426783256")
	.dwattr $C$DW$328, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$328, DW_AT_TI_begin_line(0xce)
	.dwattr $C$DW$328, DW_AT_TI_end_line(0xd0)
$C$DW$329	.dwtag  DW_TAG_TI_loop_range
	.dwattr $C$DW$329, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$78$B)
	.dwattr $C$DW$329, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$78$E)
	.dwendtag $C$DW$328

	.dwendtag $C$DW$323

	.dwendtag $C$DW$242

	.dwattr $C$DW$99, DW_AT_TI_end_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.c")
	.dwattr $C$DW$99, DW_AT_TI_end_line(0xf7)
	.dwattr $C$DW$99, DW_AT_TI_end_column(0x01)
	.dwendentry
	.dwendtag $C$DW$99

;; Inlined function references:
;; [ 15] VLIB_profile_start
;; [ 16] VLIB_profile_stop
;; [ 18] VLIB_kernel_memory
;******************************************************************************
;* STRINGS                                                                    *
;******************************************************************************
	.sect	".const:.string"
$C$SL1:	.string	"VLIB_disparity_SAD_firstRow16",0
$C$SL2:	.string	"%s generated input | Opt results compared to NatC results |"
	.string	" width=%d, height=%d, windowSize=%d, numDisp=%d",0
$C$SL3:	.string	"width=%d, height=%d, windowSize=%d",0
$C$SL4:	.string	"padWidth*(disparitySearchRange)",0
$C$SL5:	.string	"N = padWidth*(disparitySearchRange); M = disparitySearchRan"
	.string	"ge",0
$C$SL6:	.string	"-----------------------------------------------------------"
	.string	"-----------------------------------------------------------"
	.string	"-----------------------",10,0
;*****************************************************************************
;* UNDEFINED EXTERNAL REFERENCES                                             *
;*****************************************************************************
	.global	printf
	.global	sprintf
	.global	memset
	.global	malloc
	.global	free
	.global	VLIB_cache_inval
	.global	VLIB_profile_init
	.global	VLIB_formula_add_test
	.global	VLIB_skip_test
	.global	VLIB_profile_cycle_report
	.global	initStack
	.global	setStackDepth
	.global	getSP
	.global	VLIB_stack_memory
	.global	VLIB_fillBuffer
	.global	VLIB_malloc
	.global	VLIB_free
	.global	VLIB_disparity_SAD16_cn
	.global	VLIB_disparity_SAD_firstRow16
	.global	VLIB_disparity_SAD_firstRow16_cn
	.global	disparity_SAD_firstRow16_getTestParams
	.global	test_cases
	.global	act_kernel
	.global	desc
	.global	testPatternString
	.global	est_test
	.global	beg_count
	.global	end_count
	.global	overhead
	.global	cycles

;******************************************************************************
;* BUILD ATTRIBUTES                                                           *
;******************************************************************************
	.battr "TI", Tag_File, 1, Tag_Long_Precision_Bits(2)
	.battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
	.battr "TI", Tag_File, 1, Tag_ABI_enum_size(2)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_wchar_t(1)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_alignment(0)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_align_expected(0)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_PIC(0)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_PID(0)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_DSBT(0)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_needed(0)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_preserved(0)
	.battr "TI", Tag_File, 1, Tag_Tramps_Use_SOC(1)

;******************************************************************************
;* TYPE INFORMATION                                                           *
;******************************************************************************

$C$DW$T$39	.dwtag  DW_TAG_enumeration_type
	.dwattr $C$DW$T$39, DW_AT_byte_size(0x04)
$C$DW$330	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_NO_ERROR"), DW_AT_const_value(0x00)
	.dwattr $C$DW$330, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$330, DW_AT_decl_line(0x7a)
	.dwattr $C$DW$330, DW_AT_decl_column(0x05)
$C$DW$331	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_INVALID"), DW_AT_const_value(0x01)
	.dwattr $C$DW$331, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$331, DW_AT_decl_line(0x7b)
	.dwattr $C$DW$331, DW_AT_decl_column(0x05)
$C$DW$332	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_NEGATIVE"), DW_AT_const_value(0x02)
	.dwattr $C$DW$332, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$332, DW_AT_decl_line(0x7c)
	.dwattr $C$DW$332, DW_AT_decl_column(0x05)
$C$DW$333	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_EXCEEDED_RANGE"), DW_AT_const_value(0x03)
	.dwattr $C$DW$333, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$333, DW_AT_decl_line(0x7d)
	.dwattr $C$DW$333, DW_AT_decl_column(0x05)
$C$DW$334	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_EXCEEDED_BOUNDARY"), DW_AT_const_value(0x04)
	.dwattr $C$DW$334, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$334, DW_AT_decl_line(0x7e)
	.dwattr $C$DW$334, DW_AT_decl_column(0x05)
$C$DW$335	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_ALLOCATION_FAILURE"), DW_AT_const_value(0x05)
	.dwattr $C$DW$335, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$335, DW_AT_decl_line(0x7f)
	.dwattr $C$DW$335, DW_AT_decl_column(0x05)
$C$DW$336	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_POINTER_NULL"), DW_AT_const_value(0x06)
	.dwattr $C$DW$336, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$336, DW_AT_decl_line(0x80)
	.dwattr $C$DW$336, DW_AT_decl_column(0x05)
$C$DW$337	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_DMA_FAILURE"), DW_AT_const_value(0x07)
	.dwattr $C$DW$337, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$337, DW_AT_decl_line(0x81)
	.dwattr $C$DW$337, DW_AT_decl_column(0x05)
$C$DW$338	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_OPEN_FAILURE"), DW_AT_const_value(0x08)
	.dwattr $C$DW$338, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$338, DW_AT_decl_line(0x82)
	.dwattr $C$DW$338, DW_AT_decl_column(0x05)
$C$DW$339	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_READ_FAILURE"), DW_AT_const_value(0x09)
	.dwattr $C$DW$339, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$339, DW_AT_decl_line(0x83)
	.dwattr $C$DW$339, DW_AT_decl_column(0x05)
$C$DW$340	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_WRITE_FAILURE"), DW_AT_const_value(0x0a)
	.dwattr $C$DW$340, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$340, DW_AT_decl_line(0x84)
	.dwattr $C$DW$340, DW_AT_decl_column(0x05)
$C$DW$341	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_CLOSE_FAILURE"), DW_AT_const_value(0x0b)
	.dwattr $C$DW$341, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$341, DW_AT_decl_line(0x85)
	.dwattr $C$DW$341, DW_AT_decl_column(0x05)
$C$DW$342	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_FORMAT_FAILURE"), DW_AT_const_value(0x0c)
	.dwattr $C$DW$342, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$342, DW_AT_decl_line(0x86)
	.dwattr $C$DW$342, DW_AT_decl_column(0x05)
$C$DW$343	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_WARNING_LOW_MEMORY"), DW_AT_const_value(0x0d)
	.dwattr $C$DW$343, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$343, DW_AT_decl_line(0x87)
	.dwattr $C$DW$343, DW_AT_decl_column(0x05)
$C$DW$344	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_NOT_IMPLEMENTED"), DW_AT_const_value(0x0e)
	.dwattr $C$DW$344, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$344, DW_AT_decl_line(0x88)
	.dwattr $C$DW$344, DW_AT_decl_column(0x05)
$C$DW$345	.dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERROR_MAX"), DW_AT_const_value(0x0f)
	.dwattr $C$DW$345, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$345, DW_AT_decl_line(0x89)
	.dwattr $C$DW$345, DW_AT_decl_column(0x05)
	.dwendtag $C$DW$T$39

	.dwattr $C$DW$T$39, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$T$39, DW_AT_decl_line(0x79)
	.dwattr $C$DW$T$39, DW_AT_decl_column(0x0e)
$C$DW$T$40	.dwtag  DW_TAG_typedef, DW_AT_name("VLIB_STATUS")
	.dwattr $C$DW$T$40, DW_AT_type(*$C$DW$T$39)
	.dwattr $C$DW$T$40, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$40, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$T$40, DW_AT_decl_line(0x8a)
	.dwattr $C$DW$T$40, DW_AT_decl_column(0x03)

$C$DW$T$41	.dwtag  DW_TAG_enumeration_type
	.dwattr $C$DW$T$41, DW_AT_byte_size(0x04)
$C$DW$346	.dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_OPT"), DW_AT_const_value(0x00)
	.dwattr $C$DW$346, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_test.h")
	.dwattr $C$DW$346, DW_AT_decl_line(0x6a)
	.dwattr $C$DW$346, DW_AT_decl_column(0x05)
$C$DW$347	.dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CN"), DW_AT_const_value(0x01)
	.dwattr $C$DW$347, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_test.h")
	.dwattr $C$DW$347, DW_AT_decl_line(0x6b)
	.dwattr $C$DW$347, DW_AT_decl_column(0x05)
$C$DW$348	.dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CNT"), DW_AT_const_value(0x02)
	.dwattr $C$DW$348, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_test.h")
	.dwattr $C$DW$348, DW_AT_decl_line(0x6c)
	.dwattr $C$DW$348, DW_AT_decl_column(0x05)
	.dwendtag $C$DW$T$41

	.dwattr $C$DW$T$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_test.h")
	.dwattr $C$DW$T$41, DW_AT_decl_line(0x69)
	.dwattr $C$DW$T$41, DW_AT_decl_column(0x06)

$C$DW$T$42	.dwtag  DW_TAG_enumeration_type
	.dwattr $C$DW$T$42, DW_AT_byte_size(0x04)
$C$DW$349	.dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_FAIL"), DW_AT_const_value(0x00)
	.dwattr $C$DW$349, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_test.h")
	.dwattr $C$DW$349, DW_AT_decl_line(0x72)
	.dwattr $C$DW$349, DW_AT_decl_column(0x05)
$C$DW$350	.dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_PASS"), DW_AT_const_value(0x01)
	.dwattr $C$DW$350, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_test.h")
	.dwattr $C$DW$350, DW_AT_decl_line(0x73)
	.dwattr $C$DW$350, DW_AT_decl_column(0x05)
	.dwendtag $C$DW$T$42

	.dwattr $C$DW$T$42, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_test.h")
	.dwattr $C$DW$T$42, DW_AT_decl_line(0x71)
	.dwattr $C$DW$T$42, DW_AT_decl_column(0x06)

$C$DW$T$26	.dwtag  DW_TAG_structure_type
	.dwattr $C$DW$T$26, DW_AT_byte_size(0x24)
$C$DW$351	.dwtag  DW_TAG_member
	.dwattr $C$DW$351, DW_AT_type(*$C$DW$T$19)
	.dwattr $C$DW$351, DW_AT_name("testPattern")
	.dwattr $C$DW$351, DW_AT_TI_symbol_name("testPattern")
	.dwattr $C$DW$351, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
	.dwattr $C$DW$351, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$351, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLIB_disparity_SAD_firstRow16_idat.h")
	.dwattr $C$DW$351, DW_AT_decl_line(0x24)
	.dwattr $C$DW$351, DW_AT_decl_column(0x0f)
$C$DW$352	.dwtag  DW_TAG_member
	.dwattr $C$DW$352, DW_AT_type(*$C$DW$T$21)
	.dwattr $C$DW$352, DW_AT_name("staticInLeft")
	.dwattr $C$DW$352, DW_AT_TI_symbol_name("staticInLeft")
	.dwattr $C$DW$352, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
	.dwattr $C$DW$352, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$352, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLIB_disparity_SAD_firstRow16_idat.h")
	.dwattr $C$DW$352, DW_AT_decl_line(0x25)
	.dwattr $C$DW$352, DW_AT_decl_column(0x0f)
$C$DW$353	.dwtag  DW_TAG_member
	.dwattr $C$DW$353, DW_AT_type(*$C$DW$T$21)
	.dwattr $C$DW$353, DW_AT_name("staticInRight")
	.dwattr $C$DW$353, DW_AT_TI_symbol_name("staticInRight")
	.dwattr $C$DW$353, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
	.dwattr $C$DW$353, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$353, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLIB_disparity_SAD_firstRow16_idat.h")
	.dwattr $C$DW$353, DW_AT_decl_line(0x26)
	.dwattr $C$DW$353, DW_AT_decl_column(0x0f)
$C$DW$354	.dwtag  DW_TAG_member
	.dwattr $C$DW$354, DW_AT_type(*$C$DW$T$23)
	.dwattr $C$DW$354, DW_AT_name("staticOut")
	.dwattr $C$DW$354, DW_AT_TI_symbol_name("staticOut")
	.dwattr $C$DW$354, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
	.dwattr $C$DW$354, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$354, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLIB_disparity_SAD_firstRow16_idat.h")
	.dwattr $C$DW$354, DW_AT_decl_line(0x27)
	.dwattr $C$DW$354, DW_AT_decl_column(0x0f)
$C$DW$355	.dwtag  DW_TAG_member
	.dwattr $C$DW$355, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$355, DW_AT_name("width")
	.dwattr $C$DW$355, DW_AT_TI_symbol_name("width")
	.dwattr $C$DW$355, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
	.dwattr $C$DW$355, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$355, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLIB_disparity_SAD_firstRow16_idat.h")
	.dwattr $C$DW$355, DW_AT_decl_line(0x28)
	.dwattr $C$DW$355, DW_AT_decl_column(0x0f)
$C$DW$356	.dwtag  DW_TAG_member
	.dwattr $C$DW$356, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$356, DW_AT_name("height")
	.dwattr $C$DW$356, DW_AT_TI_symbol_name("height")
	.dwattr $C$DW$356, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
	.dwattr $C$DW$356, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$356, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLIB_disparity_SAD_firstRow16_idat.h")
	.dwattr $C$DW$356, DW_AT_decl_line(0x29)
	.dwattr $C$DW$356, DW_AT_decl_column(0x0f)
$C$DW$357	.dwtag  DW_TAG_member
	.dwattr $C$DW$357, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$357, DW_AT_name("minDisp")
	.dwattr $C$DW$357, DW_AT_TI_symbol_name("minDisp")
	.dwattr $C$DW$357, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
	.dwattr $C$DW$357, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$357, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLIB_disparity_SAD_firstRow16_idat.h")
	.dwattr $C$DW$357, DW_AT_decl_line(0x2a)
	.dwattr $C$DW$357, DW_AT_decl_column(0x0f)
$C$DW$358	.dwtag  DW_TAG_member
	.dwattr $C$DW$358, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$358, DW_AT_name("maxDisp")
	.dwattr $C$DW$358, DW_AT_TI_symbol_name("maxDisp")
	.dwattr $C$DW$358, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
	.dwattr $C$DW$358, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$358, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLIB_disparity_SAD_firstRow16_idat.h")
	.dwattr $C$DW$358, DW_AT_decl_line(0x2b)
	.dwattr $C$DW$358, DW_AT_decl_column(0x0f)
$C$DW$359	.dwtag  DW_TAG_member
	.dwattr $C$DW$359, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$359, DW_AT_name("windowSize")
	.dwattr $C$DW$359, DW_AT_TI_symbol_name("windowSize")
	.dwattr $C$DW$359, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
	.dwattr $C$DW$359, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$359, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLIB_disparity_SAD_firstRow16_idat.h")
	.dwattr $C$DW$359, DW_AT_decl_line(0x2c)
	.dwattr $C$DW$359, DW_AT_decl_column(0x0f)
	.dwendtag $C$DW$T$26

	.dwattr $C$DW$T$26, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLIB_disparity_SAD_firstRow16_idat.h")
	.dwattr $C$DW$T$26, DW_AT_decl_line(0x23)
	.dwattr $C$DW$T$26, DW_AT_decl_column(0x10)
$C$DW$T$43	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$43, DW_AT_type(*$C$DW$T$26)
	.dwattr $C$DW$T$43, DW_AT_address_class(0x20)
$C$DW$T$45	.dwtag  DW_TAG_typedef, DW_AT_name("disparity_SAD_firstRow16_testParams_t")
	.dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$26)
	.dwattr $C$DW$T$45, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$45, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLIB_disparity_SAD_firstRow16_idat.h")
	.dwattr $C$DW$T$45, DW_AT_decl_line(0x2d)
	.dwattr $C$DW$T$45, DW_AT_decl_column(0x03)
$C$DW$T$46	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$45)
	.dwattr $C$DW$T$46, DW_AT_address_class(0x20)
$C$DW$T$47	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$46)
	.dwattr $C$DW$T$47, DW_AT_address_class(0x20)

$C$DW$T$28	.dwtag  DW_TAG_structure_type
	.dwattr $C$DW$T$28, DW_AT_byte_size(0x18)
$C$DW$360	.dwtag  DW_TAG_member
	.dwattr $C$DW$360, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$360, DW_AT_name("fd")
	.dwattr $C$DW$360, DW_AT_TI_symbol_name("fd")
	.dwattr $C$DW$360, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
	.dwattr $C$DW$360, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$360, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdio.h")
	.dwattr $C$DW$360, DW_AT_decl_line(0x49)
	.dwattr $C$DW$360, DW_AT_decl_column(0x0b)
$C$DW$361	.dwtag  DW_TAG_member
	.dwattr $C$DW$361, DW_AT_type(*$C$DW$T$27)
	.dwattr $C$DW$361, DW_AT_name("buf")
	.dwattr $C$DW$361, DW_AT_TI_symbol_name("buf")
	.dwattr $C$DW$361, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
	.dwattr $C$DW$361, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$361, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdio.h")
	.dwattr $C$DW$361, DW_AT_decl_line(0x4a)
	.dwattr $C$DW$361, DW_AT_decl_column(0x16)
$C$DW$362	.dwtag  DW_TAG_member
	.dwattr $C$DW$362, DW_AT_type(*$C$DW$T$27)
	.dwattr $C$DW$362, DW_AT_name("pos")
	.dwattr $C$DW$362, DW_AT_TI_symbol_name("pos")
	.dwattr $C$DW$362, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
	.dwattr $C$DW$362, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$362, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdio.h")
	.dwattr $C$DW$362, DW_AT_decl_line(0x4b)
	.dwattr $C$DW$362, DW_AT_decl_column(0x16)
$C$DW$363	.dwtag  DW_TAG_member
	.dwattr $C$DW$363, DW_AT_type(*$C$DW$T$27)
	.dwattr $C$DW$363, DW_AT_name("bufend")
	.dwattr $C$DW$363, DW_AT_TI_symbol_name("bufend")
	.dwattr $C$DW$363, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
	.dwattr $C$DW$363, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$363, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdio.h")
	.dwattr $C$DW$363, DW_AT_decl_line(0x4c)
	.dwattr $C$DW$363, DW_AT_decl_column(0x16)
$C$DW$364	.dwtag  DW_TAG_member
	.dwattr $C$DW$364, DW_AT_type(*$C$DW$T$27)
	.dwattr $C$DW$364, DW_AT_name("buff_stop")
	.dwattr $C$DW$364, DW_AT_TI_symbol_name("buff_stop")
	.dwattr $C$DW$364, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
	.dwattr $C$DW$364, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$364, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdio.h")
	.dwattr $C$DW$364, DW_AT_decl_line(0x4d)
	.dwattr $C$DW$364, DW_AT_decl_column(0x16)
$C$DW$365	.dwtag  DW_TAG_member
	.dwattr $C$DW$365, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$365, DW_AT_name("flags")
	.dwattr $C$DW$365, DW_AT_TI_symbol_name("flags")
	.dwattr $C$DW$365, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
	.dwattr $C$DW$365, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$365, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdio.h")
	.dwattr $C$DW$365, DW_AT_decl_line(0x4e)
	.dwattr $C$DW$365, DW_AT_decl_column(0x16)
	.dwendtag $C$DW$T$28

	.dwattr $C$DW$T$28, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdio.h")
	.dwattr $C$DW$T$28, DW_AT_decl_line(0x48)
	.dwattr $C$DW$T$28, DW_AT_decl_column(0x10)
$C$DW$T$48	.dwtag  DW_TAG_typedef, DW_AT_name("FILE")
	.dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$28)
	.dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$48, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdio.h")
	.dwattr $C$DW$T$48, DW_AT_decl_line(0x4f)
	.dwattr $C$DW$T$48, DW_AT_decl_column(0x03)

$C$DW$T$29	.dwtag  DW_TAG_structure_type
	.dwattr $C$DW$T$29, DW_AT_byte_size(0x08)
$C$DW$366	.dwtag  DW_TAG_member
	.dwattr $C$DW$366, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$366, DW_AT_name("quot")
	.dwattr $C$DW$366, DW_AT_TI_symbol_name("quot")
	.dwattr $C$DW$366, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
	.dwattr $C$DW$366, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$366, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$366, DW_AT_decl_line(0x3e)
	.dwattr $C$DW$366, DW_AT_decl_column(0x16)
$C$DW$367	.dwtag  DW_TAG_member
	.dwattr $C$DW$367, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$367, DW_AT_name("rem")
	.dwattr $C$DW$367, DW_AT_TI_symbol_name("rem")
	.dwattr $C$DW$367, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
	.dwattr $C$DW$367, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$367, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$367, DW_AT_decl_line(0x3e)
	.dwattr $C$DW$367, DW_AT_decl_column(0x1c)
	.dwendtag $C$DW$T$29

	.dwattr $C$DW$T$29, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$T$29, DW_AT_decl_line(0x3e)
	.dwattr $C$DW$T$29, DW_AT_decl_column(0x10)
$C$DW$T$49	.dwtag  DW_TAG_typedef, DW_AT_name("div_t")
	.dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$29)
	.dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$49, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$T$49, DW_AT_decl_line(0x3e)
	.dwattr $C$DW$T$49, DW_AT_decl_column(0x23)

$C$DW$T$30	.dwtag  DW_TAG_structure_type
	.dwattr $C$DW$T$30, DW_AT_byte_size(0x08)
$C$DW$368	.dwtag  DW_TAG_member
	.dwattr $C$DW$368, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$368, DW_AT_name("quot")
	.dwattr $C$DW$368, DW_AT_TI_symbol_name("quot")
	.dwattr $C$DW$368, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
	.dwattr $C$DW$368, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$368, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$368, DW_AT_decl_line(0x40)
	.dwattr $C$DW$368, DW_AT_decl_column(0x17)
$C$DW$369	.dwtag  DW_TAG_member
	.dwattr $C$DW$369, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$369, DW_AT_name("rem")
	.dwattr $C$DW$369, DW_AT_TI_symbol_name("rem")
	.dwattr $C$DW$369, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
	.dwattr $C$DW$369, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$369, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$369, DW_AT_decl_line(0x40)
	.dwattr $C$DW$369, DW_AT_decl_column(0x1d)
	.dwendtag $C$DW$T$30

	.dwattr $C$DW$T$30, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$T$30, DW_AT_decl_line(0x40)
	.dwattr $C$DW$T$30, DW_AT_decl_column(0x10)
$C$DW$T$50	.dwtag  DW_TAG_typedef, DW_AT_name("ldiv_t")
	.dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$30)
	.dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$50, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$T$50, DW_AT_decl_line(0x40)
	.dwattr $C$DW$T$50, DW_AT_decl_column(0x24)

$C$DW$T$31	.dwtag  DW_TAG_structure_type
	.dwattr $C$DW$T$31, DW_AT_byte_size(0x10)
$C$DW$370	.dwtag  DW_TAG_member
	.dwattr $C$DW$370, DW_AT_type(*$C$DW$T$14)
	.dwattr $C$DW$370, DW_AT_name("quot")
	.dwattr $C$DW$370, DW_AT_TI_symbol_name("quot")
	.dwattr $C$DW$370, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
	.dwattr $C$DW$370, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$370, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$370, DW_AT_decl_line(0x43)
	.dwattr $C$DW$370, DW_AT_decl_column(0x1c)
$C$DW$371	.dwtag  DW_TAG_member
	.dwattr $C$DW$371, DW_AT_type(*$C$DW$T$14)
	.dwattr $C$DW$371, DW_AT_name("rem")
	.dwattr $C$DW$371, DW_AT_TI_symbol_name("rem")
	.dwattr $C$DW$371, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
	.dwattr $C$DW$371, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$371, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$371, DW_AT_decl_line(0x43)
	.dwattr $C$DW$371, DW_AT_decl_column(0x22)
	.dwendtag $C$DW$T$31

	.dwattr $C$DW$T$31, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$T$31, DW_AT_decl_line(0x43)
	.dwattr $C$DW$T$31, DW_AT_decl_column(0x10)
$C$DW$T$51	.dwtag  DW_TAG_typedef, DW_AT_name("lldiv_t")
	.dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$31)
	.dwattr $C$DW$T$51, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$51, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$T$51, DW_AT_decl_line(0x43)
	.dwattr $C$DW$T$51, DW_AT_decl_column(0x29)

$C$DW$T$32	.dwtag  DW_TAG_structure_type
	.dwattr $C$DW$T$32, DW_AT_byte_size(0x24)
$C$DW$372	.dwtag  DW_TAG_member
	.dwattr $C$DW$372, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$372, DW_AT_name("area")
	.dwattr $C$DW$372, DW_AT_TI_symbol_name("area")
	.dwattr $C$DW$372, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
	.dwattr $C$DW$372, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$372, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$372, DW_AT_decl_line(0x69)
	.dwattr $C$DW$372, DW_AT_decl_column(0x0d)
$C$DW$373	.dwtag  DW_TAG_member
	.dwattr $C$DW$373, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$373, DW_AT_name("xsum")
	.dwattr $C$DW$373, DW_AT_TI_symbol_name("xsum")
	.dwattr $C$DW$373, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
	.dwattr $C$DW$373, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$373, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$373, DW_AT_decl_line(0x6a)
	.dwattr $C$DW$373, DW_AT_decl_column(0x0d)
$C$DW$374	.dwtag  DW_TAG_member
	.dwattr $C$DW$374, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$374, DW_AT_name("ysum")
	.dwattr $C$DW$374, DW_AT_TI_symbol_name("ysum")
	.dwattr $C$DW$374, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
	.dwattr $C$DW$374, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$374, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$374, DW_AT_decl_line(0x6b)
	.dwattr $C$DW$374, DW_AT_decl_column(0x0d)
$C$DW$375	.dwtag  DW_TAG_member
	.dwattr $C$DW$375, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$375, DW_AT_name("xmin")
	.dwattr $C$DW$375, DW_AT_TI_symbol_name("xmin")
	.dwattr $C$DW$375, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
	.dwattr $C$DW$375, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$375, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$375, DW_AT_decl_line(0x6d)
	.dwattr $C$DW$375, DW_AT_decl_column(0x0d)
$C$DW$376	.dwtag  DW_TAG_member
	.dwattr $C$DW$376, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$376, DW_AT_name("ymin")
	.dwattr $C$DW$376, DW_AT_TI_symbol_name("ymin")
	.dwattr $C$DW$376, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
	.dwattr $C$DW$376, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$376, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$376, DW_AT_decl_line(0x6e)
	.dwattr $C$DW$376, DW_AT_decl_column(0x0d)
$C$DW$377	.dwtag  DW_TAG_member
	.dwattr $C$DW$377, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$377, DW_AT_name("xmax")
	.dwattr $C$DW$377, DW_AT_TI_symbol_name("xmax")
	.dwattr $C$DW$377, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
	.dwattr $C$DW$377, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$377, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$377, DW_AT_decl_line(0x6f)
	.dwattr $C$DW$377, DW_AT_decl_column(0x0d)
$C$DW$378	.dwtag  DW_TAG_member
	.dwattr $C$DW$378, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$378, DW_AT_name("ymax")
	.dwattr $C$DW$378, DW_AT_TI_symbol_name("ymax")
	.dwattr $C$DW$378, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
	.dwattr $C$DW$378, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$378, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$378, DW_AT_decl_line(0x70)
	.dwattr $C$DW$378, DW_AT_decl_column(0x0d)
$C$DW$379	.dwtag  DW_TAG_member
	.dwattr $C$DW$379, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$379, DW_AT_name("seedx")
	.dwattr $C$DW$379, DW_AT_TI_symbol_name("seedx")
	.dwattr $C$DW$379, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
	.dwattr $C$DW$379, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$379, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$379, DW_AT_decl_line(0x72)
	.dwattr $C$DW$379, DW_AT_decl_column(0x0d)
$C$DW$380	.dwtag  DW_TAG_member
	.dwattr $C$DW$380, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$380, DW_AT_name("seedy")
	.dwattr $C$DW$380, DW_AT_TI_symbol_name("seedy")
	.dwattr $C$DW$380, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
	.dwattr $C$DW$380, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$380, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$380, DW_AT_decl_line(0x73)
	.dwattr $C$DW$380, DW_AT_decl_column(0x0d)
	.dwendtag $C$DW$T$32

	.dwattr $C$DW$T$32, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$T$32, DW_AT_decl_line(0x68)
	.dwattr $C$DW$T$32, DW_AT_decl_column(0x10)
$C$DW$T$52	.dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CC")
	.dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$32)
	.dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$52, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$T$52, DW_AT_decl_line(0x75)
	.dwattr $C$DW$T$52, DW_AT_decl_column(0x03)

$C$DW$T$35	.dwtag  DW_TAG_structure_type
	.dwattr $C$DW$T$35, DW_AT_byte_size(0x10)
$C$DW$381	.dwtag  DW_TAG_member
	.dwattr $C$DW$381, DW_AT_type(*$C$DW$T$8)
	.dwattr $C$DW$381, DW_AT_name("daylight")
	.dwattr $C$DW$381, DW_AT_TI_symbol_name("daylight")
	.dwattr $C$DW$381, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
	.dwattr $C$DW$381, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$381, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$381, DW_AT_decl_line(0x52)
	.dwattr $C$DW$381, DW_AT_decl_column(0x0b)
$C$DW$382	.dwtag  DW_TAG_member
	.dwattr $C$DW$382, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$382, DW_AT_name("timezone")
	.dwattr $C$DW$382, DW_AT_TI_symbol_name("timezone")
	.dwattr $C$DW$382, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
	.dwattr $C$DW$382, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$382, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$382, DW_AT_decl_line(0x53)
	.dwattr $C$DW$382, DW_AT_decl_column(0x0b)
$C$DW$383	.dwtag  DW_TAG_member
	.dwattr $C$DW$383, DW_AT_type(*$C$DW$T$34)
	.dwattr $C$DW$383, DW_AT_name("tzname")
	.dwattr $C$DW$383, DW_AT_TI_symbol_name("tzname")
	.dwattr $C$DW$383, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
	.dwattr $C$DW$383, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$383, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$383, DW_AT_decl_line(0x54)
	.dwattr $C$DW$383, DW_AT_decl_column(0x0b)
$C$DW$384	.dwtag  DW_TAG_member
	.dwattr $C$DW$384, DW_AT_type(*$C$DW$T$34)
	.dwattr $C$DW$384, DW_AT_name("dstname")
	.dwattr $C$DW$384, DW_AT_TI_symbol_name("dstname")
	.dwattr $C$DW$384, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
	.dwattr $C$DW$384, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$384, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$384, DW_AT_decl_line(0x55)
	.dwattr $C$DW$384, DW_AT_decl_column(0x0b)
	.dwendtag $C$DW$T$35

	.dwattr $C$DW$T$35, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$T$35, DW_AT_decl_line(0x51)
	.dwattr $C$DW$T$35, DW_AT_decl_column(0x01)
$C$DW$T$53	.dwtag  DW_TAG_typedef, DW_AT_name("TZ")
	.dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$35)
	.dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$53, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$T$53, DW_AT_decl_line(0x56)
	.dwattr $C$DW$T$53, DW_AT_decl_column(0x03)
$C$DW$T$2	.dwtag  DW_TAG_unspecified_type
	.dwattr $C$DW$T$2, DW_AT_name("void")
$C$DW$T$3	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
	.dwattr $C$DW$T$3, DW_AT_address_class(0x20)
$C$DW$T$54	.dwtag  DW_TAG_typedef, DW_AT_name("VLIB_PTR")
	.dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$3)
	.dwattr $C$DW$T$54, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$54, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$T$54, DW_AT_decl_line(0x5c)
	.dwattr $C$DW$T$54, DW_AT_decl_column(0x19)
$C$DW$T$4	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
	.dwattr $C$DW$T$4, DW_AT_name("bool")
	.dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
$C$DW$T$5	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
	.dwattr $C$DW$T$5, DW_AT_name("signed char")
	.dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
$C$DW$T$82	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$5)
	.dwattr $C$DW$T$82, DW_AT_address_class(0x20)
$C$DW$T$22	.dwtag  DW_TAG_typedef, DW_AT_name("int8_t")
	.dwattr $C$DW$T$22, DW_AT_type(*$C$DW$T$5)
	.dwattr $C$DW$T$22, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$22, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$22, DW_AT_decl_line(0x2a)
	.dwattr $C$DW$T$22, DW_AT_decl_column(0x1d)
$C$DW$T$23	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$22)
	.dwattr $C$DW$T$23, DW_AT_address_class(0x20)
$C$DW$T$92	.dwtag  DW_TAG_restrict_type
	.dwattr $C$DW$T$92, DW_AT_type(*$C$DW$T$23)
$C$DW$T$93	.dwtag  DW_TAG_typedef, DW_AT_name("int_least8_t")
	.dwattr $C$DW$T$93, DW_AT_type(*$C$DW$T$22)
	.dwattr $C$DW$T$93, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$93, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$93, DW_AT_decl_line(0x39)
	.dwattr $C$DW$T$93, DW_AT_decl_column(0x17)
$C$DW$T$6	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
	.dwattr $C$DW$T$6, DW_AT_name("unsigned char")
	.dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
$C$DW$T$27	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$27, DW_AT_type(*$C$DW$T$6)
	.dwattr $C$DW$T$27, DW_AT_address_class(0x20)
$C$DW$T$19	.dwtag  DW_TAG_typedef, DW_AT_name("uint8_t")
	.dwattr $C$DW$T$19, DW_AT_type(*$C$DW$T$6)
	.dwattr $C$DW$T$19, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$19, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$19, DW_AT_decl_line(0x2b)
	.dwattr $C$DW$T$19, DW_AT_decl_column(0x1c)
$C$DW$T$94	.dwtag  DW_TAG_typedef, DW_AT_name("uint_least8_t")
	.dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$19)
	.dwattr $C$DW$T$94, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$94, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$94, DW_AT_decl_line(0x3a)
	.dwattr $C$DW$T$94, DW_AT_decl_column(0x16)
$C$DW$T$7	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
	.dwattr $C$DW$T$7, DW_AT_name("wchar_t")
	.dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
$C$DW$T$8	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
	.dwattr $C$DW$T$8, DW_AT_name("short")
	.dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
$C$DW$T$95	.dwtag  DW_TAG_typedef, DW_AT_name("int16_t")
	.dwattr $C$DW$T$95, DW_AT_type(*$C$DW$T$8)
	.dwattr $C$DW$T$95, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$95, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$95, DW_AT_decl_line(0x2c)
	.dwattr $C$DW$T$95, DW_AT_decl_column(0x1d)
$C$DW$T$96	.dwtag  DW_TAG_typedef, DW_AT_name("int_least16_t")
	.dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$95)
	.dwattr $C$DW$T$96, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$96, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$96, DW_AT_decl_line(0x3c)
	.dwattr $C$DW$T$96, DW_AT_decl_column(0x17)
$C$DW$T$9	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
	.dwattr $C$DW$T$9, DW_AT_name("unsigned short")
	.dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
$C$DW$T$97	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$9)
	.dwattr $C$DW$T$97, DW_AT_address_class(0x20)
$C$DW$T$20	.dwtag  DW_TAG_typedef, DW_AT_name("uint16_t")
	.dwattr $C$DW$T$20, DW_AT_type(*$C$DW$T$9)
	.dwattr $C$DW$T$20, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$20, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$20, DW_AT_decl_line(0x2d)
	.dwattr $C$DW$T$20, DW_AT_decl_column(0x1c)
$C$DW$T$21	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$21, DW_AT_type(*$C$DW$T$20)
	.dwattr $C$DW$T$21, DW_AT_address_class(0x20)
$C$DW$T$99	.dwtag  DW_TAG_const_type
	.dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$20)
$C$DW$T$100	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$99)
	.dwattr $C$DW$T$100, DW_AT_address_class(0x20)
$C$DW$T$101	.dwtag  DW_TAG_restrict_type
	.dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$100)
$C$DW$T$102	.dwtag  DW_TAG_typedef, DW_AT_name("uint_least16_t")
	.dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$20)
	.dwattr $C$DW$T$102, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$102, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$102, DW_AT_decl_line(0x3d)
	.dwattr $C$DW$T$102, DW_AT_decl_column(0x16)
$C$DW$T$98	.dwtag  DW_TAG_typedef, DW_AT_name("wchar_t")
	.dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$9)
	.dwattr $C$DW$T$98, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$98, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdlib.h")
	.dwattr $C$DW$T$98, DW_AT_decl_line(0x53)
	.dwattr $C$DW$T$98, DW_AT_decl_column(0x1a)
$C$DW$T$10	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
	.dwattr $C$DW$T$10, DW_AT_name("int")
	.dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
$C$DW$T$126	.dwtag  DW_TAG_typedef, DW_AT_name("fpos_t")
	.dwattr $C$DW$T$126, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$T$126, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$126, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdio.h")
	.dwattr $C$DW$T$126, DW_AT_decl_line(0x53)
	.dwattr $C$DW$T$126, DW_AT_decl_column(0x0d)
$C$DW$T$25	.dwtag  DW_TAG_typedef, DW_AT_name("int32_t")
	.dwattr $C$DW$T$25, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$T$25, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$25, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$25, DW_AT_decl_line(0x2e)
	.dwattr $C$DW$T$25, DW_AT_decl_column(0x1d)
$C$DW$T$118	.dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CCHandle")
	.dwattr $C$DW$T$118, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$T$118, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$118, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$T$118, DW_AT_decl_line(0x77)
	.dwattr $C$DW$T$118, DW_AT_decl_column(0x11)

$C$DW$T$36	.dwtag  DW_TAG_array_type
	.dwattr $C$DW$T$36, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$T$36, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$36, DW_AT_byte_size(0x10)
$C$DW$385	.dwtag  DW_TAG_subrange_type
	.dwattr $C$DW$385, DW_AT_upper_bound(0x03)
	.dwendtag $C$DW$T$36

$C$DW$T$78	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$T$78, DW_AT_address_class(0x20)
$C$DW$T$121	.dwtag  DW_TAG_typedef, DW_AT_name("int_fast16_t")
	.dwattr $C$DW$T$121, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$T$121, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$121, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$121, DW_AT_decl_line(0x4b)
	.dwattr $C$DW$T$121, DW_AT_decl_column(0x17)
$C$DW$T$122	.dwtag  DW_TAG_typedef, DW_AT_name("int_fast32_t")
	.dwattr $C$DW$T$122, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$T$122, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$122, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$122, DW_AT_decl_line(0x4e)
	.dwattr $C$DW$T$122, DW_AT_decl_column(0x17)
$C$DW$T$123	.dwtag  DW_TAG_typedef, DW_AT_name("int_fast8_t")
	.dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$T$123, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$123, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$123, DW_AT_decl_line(0x49)
	.dwattr $C$DW$T$123, DW_AT_decl_column(0x17)
$C$DW$T$124	.dwtag  DW_TAG_typedef, DW_AT_name("int_least32_t")
	.dwattr $C$DW$T$124, DW_AT_type(*$C$DW$T$25)
	.dwattr $C$DW$T$124, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$124, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$124, DW_AT_decl_line(0x3e)
	.dwattr $C$DW$T$124, DW_AT_decl_column(0x17)
$C$DW$T$125	.dwtag  DW_TAG_typedef, DW_AT_name("intptr_t")
	.dwattr $C$DW$T$125, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$T$125, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$125, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$125, DW_AT_decl_line(0x58)
	.dwattr $C$DW$T$125, DW_AT_decl_column(0x1a)
$C$DW$T$11	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
	.dwattr $C$DW$T$11, DW_AT_name("unsigned int")
	.dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
$C$DW$T$127	.dwtag  DW_TAG_typedef, DW_AT_name("VLIB_VAL")
	.dwattr $C$DW$T$127, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$T$127, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$127, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$T$127, DW_AT_decl_line(0x5d)
	.dwattr $C$DW$T$127, DW_AT_decl_column(0x17)
$C$DW$T$128	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$128, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$T$128, DW_AT_address_class(0x20)
$C$DW$T$139	.dwtag  DW_TAG_typedef, DW_AT_name("clock_t")
	.dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$139, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$T$139, DW_AT_decl_line(0x37)
	.dwattr $C$DW$T$139, DW_AT_decl_column(0x16)
$C$DW$T$55	.dwtag  DW_TAG_typedef, DW_AT_name("size_t")
	.dwattr $C$DW$T$55, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$T$55, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$55, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdio.h")
	.dwattr $C$DW$T$55, DW_AT_decl_line(0x45)
	.dwattr $C$DW$T$55, DW_AT_decl_column(0x19)
$C$DW$T$132	.dwtag  DW_TAG_typedef, DW_AT_name("time_t")
	.dwattr $C$DW$T$132, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$T$132, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$132, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$T$132, DW_AT_decl_line(0x38)
	.dwattr $C$DW$T$132, DW_AT_decl_column(0x16)
$C$DW$T$24	.dwtag  DW_TAG_typedef, DW_AT_name("uint32_t")
	.dwattr $C$DW$T$24, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$T$24, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$24, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$24, DW_AT_decl_line(0x2f)
	.dwattr $C$DW$T$24, DW_AT_decl_column(0x1c)
$C$DW$T$111	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$111, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$T$111, DW_AT_address_class(0x20)
$C$DW$T$112	.dwtag  DW_TAG_restrict_type
	.dwattr $C$DW$T$112, DW_AT_type(*$C$DW$T$111)
$C$DW$T$134	.dwtag  DW_TAG_typedef, DW_AT_name("uint_fast16_t")
	.dwattr $C$DW$T$134, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$T$134, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$134, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$134, DW_AT_decl_line(0x4c)
	.dwattr $C$DW$T$134, DW_AT_decl_column(0x16)
$C$DW$T$135	.dwtag  DW_TAG_typedef, DW_AT_name("uint_fast32_t")
	.dwattr $C$DW$T$135, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$T$135, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$135, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$135, DW_AT_decl_line(0x4f)
	.dwattr $C$DW$T$135, DW_AT_decl_column(0x16)
$C$DW$T$136	.dwtag  DW_TAG_typedef, DW_AT_name("uint_fast8_t")
	.dwattr $C$DW$T$136, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$T$136, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$136, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$136, DW_AT_decl_line(0x4a)
	.dwattr $C$DW$T$136, DW_AT_decl_column(0x16)
$C$DW$T$137	.dwtag  DW_TAG_typedef, DW_AT_name("uint_least32_t")
	.dwattr $C$DW$T$137, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$T$137, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$137, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$137, DW_AT_decl_line(0x3f)
	.dwattr $C$DW$T$137, DW_AT_decl_column(0x16)
$C$DW$T$138	.dwtag  DW_TAG_typedef, DW_AT_name("uintptr_t")
	.dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$138, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$138, DW_AT_decl_line(0x59)
	.dwattr $C$DW$T$138, DW_AT_decl_column(0x1a)
$C$DW$T$12	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
	.dwattr $C$DW$T$12, DW_AT_name("__int40_t")
	.dwattr $C$DW$T$12, DW_AT_byte_size(0x08)
	.dwattr $C$DW$T$12, DW_AT_bit_size(0x28)
	.dwattr $C$DW$T$12, DW_AT_bit_offset(0x18)
$C$DW$T$140	.dwtag  DW_TAG_typedef, DW_AT_name("int40_t")
	.dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$12)
	.dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$140, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$140, DW_AT_decl_line(0x31)
	.dwattr $C$DW$T$140, DW_AT_decl_column(0x21)
$C$DW$T$141	.dwtag  DW_TAG_typedef, DW_AT_name("int_fast40_t")
	.dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$140)
	.dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$141, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$141, DW_AT_decl_line(0x51)
	.dwattr $C$DW$T$141, DW_AT_decl_column(0x17)
$C$DW$T$142	.dwtag  DW_TAG_typedef, DW_AT_name("int_least40_t")
	.dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$140)
	.dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$142, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$142, DW_AT_decl_line(0x41)
	.dwattr $C$DW$T$142, DW_AT_decl_column(0x17)
$C$DW$T$13	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
	.dwattr $C$DW$T$13, DW_AT_name("unsigned __int40_t")
	.dwattr $C$DW$T$13, DW_AT_byte_size(0x08)
	.dwattr $C$DW$T$13, DW_AT_bit_size(0x28)
	.dwattr $C$DW$T$13, DW_AT_bit_offset(0x18)
$C$DW$T$143	.dwtag  DW_TAG_typedef, DW_AT_name("uint40_t")
	.dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$13)
	.dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$143, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$143, DW_AT_decl_line(0x32)
	.dwattr $C$DW$T$143, DW_AT_decl_column(0x20)
$C$DW$T$144	.dwtag  DW_TAG_typedef, DW_AT_name("uint_fast40_t")
	.dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$143)
	.dwattr $C$DW$T$144, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$144, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$144, DW_AT_decl_line(0x52)
	.dwattr $C$DW$T$144, DW_AT_decl_column(0x16)
$C$DW$T$145	.dwtag  DW_TAG_typedef, DW_AT_name("uint_least40_t")
	.dwattr $C$DW$T$145, DW_AT_type(*$C$DW$T$143)
	.dwattr $C$DW$T$145, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$145, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$145, DW_AT_decl_line(0x42)
	.dwattr $C$DW$T$145, DW_AT_decl_column(0x16)
$C$DW$T$14	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
	.dwattr $C$DW$T$14, DW_AT_name("long long")
	.dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
$C$DW$T$147	.dwtag  DW_TAG_typedef, DW_AT_name("int64_t")
	.dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$14)
	.dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$147, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$147, DW_AT_decl_line(0x34)
	.dwattr $C$DW$T$147, DW_AT_decl_column(0x21)
$C$DW$T$148	.dwtag  DW_TAG_typedef, DW_AT_name("int_fast64_t")
	.dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$147)
	.dwattr $C$DW$T$148, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$148, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$148, DW_AT_decl_line(0x54)
	.dwattr $C$DW$T$148, DW_AT_decl_column(0x17)
$C$DW$T$149	.dwtag  DW_TAG_typedef, DW_AT_name("int_least64_t")
	.dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$147)
	.dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$149, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$149, DW_AT_decl_line(0x44)
	.dwattr $C$DW$T$149, DW_AT_decl_column(0x17)
$C$DW$T$150	.dwtag  DW_TAG_typedef, DW_AT_name("intmax_t")
	.dwattr $C$DW$T$150, DW_AT_type(*$C$DW$T$14)
	.dwattr $C$DW$T$150, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$150, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$150, DW_AT_decl_line(0x5c)
	.dwattr $C$DW$T$150, DW_AT_decl_column(0x20)
$C$DW$T$15	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
	.dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
	.dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
$C$DW$T$152	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$15)
	.dwattr $C$DW$T$152, DW_AT_address_class(0x20)
$C$DW$T$153	.dwtag  DW_TAG_typedef, DW_AT_name("uint64_t")
	.dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$15)
	.dwattr $C$DW$T$153, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$153, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$153, DW_AT_decl_line(0x35)
	.dwattr $C$DW$T$153, DW_AT_decl_column(0x20)

$C$DW$T$154	.dwtag  DW_TAG_array_type
	.dwattr $C$DW$T$154, DW_AT_type(*$C$DW$T$153)
	.dwattr $C$DW$T$154, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$154, DW_AT_byte_size(0x10)
$C$DW$386	.dwtag  DW_TAG_subrange_type
	.dwattr $C$DW$386, DW_AT_upper_bound(0x01)
	.dwendtag $C$DW$T$154

$C$DW$T$155	.dwtag  DW_TAG_typedef, DW_AT_name("uint_fast64_t")
	.dwattr $C$DW$T$155, DW_AT_type(*$C$DW$T$153)
	.dwattr $C$DW$T$155, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$155, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$155, DW_AT_decl_line(0x55)
	.dwattr $C$DW$T$155, DW_AT_decl_column(0x16)
$C$DW$T$156	.dwtag  DW_TAG_typedef, DW_AT_name("uint_least64_t")
	.dwattr $C$DW$T$156, DW_AT_type(*$C$DW$T$153)
	.dwattr $C$DW$T$156, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$156, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$156, DW_AT_decl_line(0x45)
	.dwattr $C$DW$T$156, DW_AT_decl_column(0x16)
$C$DW$T$157	.dwtag  DW_TAG_typedef, DW_AT_name("uintmax_t")
	.dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$15)
	.dwattr $C$DW$T$157, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$157, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdint.h")
	.dwattr $C$DW$T$157, DW_AT_decl_line(0x5d)
	.dwattr $C$DW$T$157, DW_AT_decl_column(0x20)
$C$DW$T$16	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
	.dwattr $C$DW$T$16, DW_AT_name("float")
	.dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
$C$DW$T$158	.dwtag  DW_TAG_typedef, DW_AT_name("VLIB_F32")
	.dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$16)
	.dwattr $C$DW$T$158, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$158, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$T$158, DW_AT_decl_line(0x5b)
	.dwattr $C$DW$T$158, DW_AT_decl_column(0x0f)
$C$DW$T$159	.dwtag  DW_TAG_typedef, DW_AT_name("float32_t")
	.dwattr $C$DW$T$159, DW_AT_type(*$C$DW$T$16)
	.dwattr $C$DW$T$159, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$159, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\include\vect.h")
	.dwattr $C$DW$T$159, DW_AT_decl_line(0x30)
	.dwattr $C$DW$T$159, DW_AT_decl_column(0x0f)
$C$DW$T$17	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
	.dwattr $C$DW$T$17, DW_AT_name("double")
	.dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
$C$DW$T$160	.dwtag  DW_TAG_typedef, DW_AT_name("VLIB_D64")
	.dwattr $C$DW$T$160, DW_AT_type(*$C$DW$T$17)
	.dwattr $C$DW$T$160, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$160, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\c66/VLIB_types.h")
	.dwattr $C$DW$T$160, DW_AT_decl_line(0x5a)
	.dwattr $C$DW$T$160, DW_AT_decl_column(0x10)
$C$DW$T$161	.dwtag  DW_TAG_typedef, DW_AT_name("__float2_t")
	.dwattr $C$DW$T$161, DW_AT_type(*$C$DW$T$17)
	.dwattr $C$DW$T$161, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$161, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/c6x.h")
	.dwattr $C$DW$T$161, DW_AT_decl_line(0x5f)
	.dwattr $C$DW$T$161, DW_AT_decl_column(0x14)
$C$DW$T$18	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
	.dwattr $C$DW$T$18, DW_AT_name("long double")
	.dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
$C$DW$T$33	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$33, DW_AT_encoding(DW_ATE_signed_char)
	.dwattr $C$DW$T$33, DW_AT_name("signed char")
	.dwattr $C$DW$T$33, DW_AT_byte_size(0x01)

$C$DW$T$34	.dwtag  DW_TAG_array_type
	.dwattr $C$DW$T$34, DW_AT_type(*$C$DW$T$33)
	.dwattr $C$DW$T$34, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$34, DW_AT_byte_size(0x04)
$C$DW$387	.dwtag  DW_TAG_subrange_type
	.dwattr $C$DW$387, DW_AT_upper_bound(0x03)
	.dwendtag $C$DW$T$34

$C$DW$T$62	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$62, DW_AT_type(*$C$DW$T$33)
	.dwattr $C$DW$T$62, DW_AT_address_class(0x20)
$C$DW$T$162	.dwtag  DW_TAG_typedef, DW_AT_name("va_list")
	.dwattr $C$DW$T$162, DW_AT_type(*$C$DW$T$62)
	.dwattr $C$DW$T$162, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$162, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/stdarg.h")
	.dwattr $C$DW$T$162, DW_AT_decl_line(0x2f)
	.dwattr $C$DW$T$162, DW_AT_decl_column(0x12)
$C$DW$T$103	.dwtag  DW_TAG_const_type
	.dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$33)
$C$DW$T$104	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$103)
	.dwattr $C$DW$T$104, DW_AT_address_class(0x20)

$C$DW$T$163	.dwtag  DW_TAG_array_type
	.dwattr $C$DW$T$163, DW_AT_type(*$C$DW$T$33)
	.dwattr $C$DW$T$163, DW_AT_language(DW_LANG_C)
$C$DW$388	.dwtag  DW_TAG_subrange_type
	.dwendtag $C$DW$T$163


$C$DW$T$37	.dwtag  DW_TAG_structure_type
	.dwattr $C$DW$T$37, DW_AT_name("__simd128_int32_t")
	.dwattr $C$DW$T$37, DW_AT_byte_size(0x10)
$C$DW$389	.dwtag  DW_TAG_member
	.dwattr $C$DW$389, DW_AT_type(*$C$DW$T$36)
	.dwattr $C$DW$389, DW_AT_name("_v")
	.dwattr $C$DW$389, DW_AT_TI_symbol_name("_v")
	.dwattr $C$DW$389, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
	.dwattr $C$DW$389, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$389, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\include\vect.h")
	.dwattr $C$DW$389, DW_AT_decl_line(0x44)
	.dwattr $C$DW$389, DW_AT_decl_column(0x01)
	.dwendtag $C$DW$T$37

	.dwattr $C$DW$T$37, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\include\vect.h")
	.dwattr $C$DW$T$37, DW_AT_decl_line(0x44)
	.dwattr $C$DW$T$37, DW_AT_decl_column(0x01)
$C$DW$T$164	.dwtag  DW_TAG_typedef, DW_AT_name("int32x4_t")
	.dwattr $C$DW$T$164, DW_AT_type(*$C$DW$T$37)
	.dwattr $C$DW$T$164, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$164, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\include\vect.h")
	.dwattr $C$DW$T$164, DW_AT_decl_line(0x44)
	.dwattr $C$DW$T$164, DW_AT_decl_column(0x01)
$C$DW$T$165	.dwtag  DW_TAG_typedef, DW_AT_name("__x128_t")
	.dwattr $C$DW$T$165, DW_AT_type(*$C$DW$T$164)
	.dwattr $C$DW$T$165, DW_AT_language(DW_LANG_C)
	.dwattr $C$DW$T$165, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\include\vect.h")
	.dwattr $C$DW$T$165, DW_AT_decl_line(0x46)
	.dwattr $C$DW$T$165, DW_AT_decl_column(0x13)

$C$DW$T$38	.dwtag  DW_TAG_structure_type
	.dwattr $C$DW$T$38, DW_AT_name("tm")
	.dwattr $C$DW$T$38, DW_AT_byte_size(0x24)
$C$DW$390	.dwtag  DW_TAG_member
	.dwattr $C$DW$390, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$390, DW_AT_name("tm_sec")
	.dwattr $C$DW$390, DW_AT_TI_symbol_name("tm_sec")
	.dwattr $C$DW$390, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
	.dwattr $C$DW$390, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$390, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$390, DW_AT_decl_line(0x41)
	.dwattr $C$DW$390, DW_AT_decl_column(0x09)
$C$DW$391	.dwtag  DW_TAG_member
	.dwattr $C$DW$391, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$391, DW_AT_name("tm_min")
	.dwattr $C$DW$391, DW_AT_TI_symbol_name("tm_min")
	.dwattr $C$DW$391, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
	.dwattr $C$DW$391, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$391, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$391, DW_AT_decl_line(0x42)
	.dwattr $C$DW$391, DW_AT_decl_column(0x09)
$C$DW$392	.dwtag  DW_TAG_member
	.dwattr $C$DW$392, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$392, DW_AT_name("tm_hour")
	.dwattr $C$DW$392, DW_AT_TI_symbol_name("tm_hour")
	.dwattr $C$DW$392, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
	.dwattr $C$DW$392, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$392, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$392, DW_AT_decl_line(0x43)
	.dwattr $C$DW$392, DW_AT_decl_column(0x09)
$C$DW$393	.dwtag  DW_TAG_member
	.dwattr $C$DW$393, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$393, DW_AT_name("tm_mday")
	.dwattr $C$DW$393, DW_AT_TI_symbol_name("tm_mday")
	.dwattr $C$DW$393, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
	.dwattr $C$DW$393, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$393, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$393, DW_AT_decl_line(0x44)
	.dwattr $C$DW$393, DW_AT_decl_column(0x09)
$C$DW$394	.dwtag  DW_TAG_member
	.dwattr $C$DW$394, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$394, DW_AT_name("tm_mon")
	.dwattr $C$DW$394, DW_AT_TI_symbol_name("tm_mon")
	.dwattr $C$DW$394, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
	.dwattr $C$DW$394, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$394, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$394, DW_AT_decl_line(0x45)
	.dwattr $C$DW$394, DW_AT_decl_column(0x09)
$C$DW$395	.dwtag  DW_TAG_member
	.dwattr $C$DW$395, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$395, DW_AT_name("tm_year")
	.dwattr $C$DW$395, DW_AT_TI_symbol_name("tm_year")
	.dwattr $C$DW$395, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
	.dwattr $C$DW$395, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$395, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$395, DW_AT_decl_line(0x46)
	.dwattr $C$DW$395, DW_AT_decl_column(0x09)
$C$DW$396	.dwtag  DW_TAG_member
	.dwattr $C$DW$396, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$396, DW_AT_name("tm_wday")
	.dwattr $C$DW$396, DW_AT_TI_symbol_name("tm_wday")
	.dwattr $C$DW$396, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
	.dwattr $C$DW$396, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$396, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$396, DW_AT_decl_line(0x47)
	.dwattr $C$DW$396, DW_AT_decl_column(0x09)
$C$DW$397	.dwtag  DW_TAG_member
	.dwattr $C$DW$397, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$397, DW_AT_name("tm_yday")
	.dwattr $C$DW$397, DW_AT_TI_symbol_name("tm_yday")
	.dwattr $C$DW$397, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
	.dwattr $C$DW$397, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$397, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$397, DW_AT_decl_line(0x48)
	.dwattr $C$DW$397, DW_AT_decl_column(0x09)
$C$DW$398	.dwtag  DW_TAG_member
	.dwattr $C$DW$398, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$398, DW_AT_name("tm_isdst")
	.dwattr $C$DW$398, DW_AT_TI_symbol_name("tm_isdst")
	.dwattr $C$DW$398, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
	.dwattr $C$DW$398, DW_AT_accessibility(DW_ACCESS_public)
	.dwattr $C$DW$398, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$398, DW_AT_decl_line(0x49)
	.dwattr $C$DW$398, DW_AT_decl_column(0x09)
	.dwendtag $C$DW$T$38

	.dwattr $C$DW$T$38, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/time.h")
	.dwattr $C$DW$T$38, DW_AT_decl_line(0x3f)
	.dwattr $C$DW$T$38, DW_AT_decl_column(0x08)
	.dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)

;***************************************************************
;* DWARF CIE ENTRIES                                           *
;***************************************************************

$C$DW$CIE	.dwcie 19
	.dwcfi	cfa_register, 31
	.dwcfi	cfa_offset, 0
	.dwcfi	undefined, 0
	.dwcfi	undefined, 1
	.dwcfi	undefined, 2
	.dwcfi	undefined, 3
	.dwcfi	undefined, 4
	.dwcfi	undefined, 5
	.dwcfi	undefined, 6
	.dwcfi	undefined, 7
	.dwcfi	undefined, 8
	.dwcfi	undefined, 9
	.dwcfi	same_value, 10
	.dwcfi	same_value, 11
	.dwcfi	same_value, 12
	.dwcfi	same_value, 13
	.dwcfi	same_value, 14
	.dwcfi	same_value, 15
	.dwcfi	undefined, 16
	.dwcfi	undefined, 17
	.dwcfi	undefined, 18
	.dwcfi	undefined, 19
	.dwcfi	undefined, 20
	.dwcfi	undefined, 21
	.dwcfi	undefined, 22
	.dwcfi	undefined, 23
	.dwcfi	undefined, 24
	.dwcfi	undefined, 25
	.dwcfi	same_value, 26
	.dwcfi	same_value, 27
	.dwcfi	same_value, 28
	.dwcfi	same_value, 29
	.dwcfi	same_value, 30
	.dwcfi	same_value, 31
	.dwcfi	same_value, 32
	.dwcfi	undefined, 33
	.dwcfi	undefined, 34
	.dwcfi	undefined, 35
	.dwcfi	undefined, 36
	.dwcfi	undefined, 37
	.dwcfi	undefined, 38
	.dwcfi	undefined, 39
	.dwcfi	undefined, 40
	.dwcfi	undefined, 41
	.dwcfi	undefined, 42
	.dwcfi	undefined, 43
	.dwcfi	undefined, 44
	.dwcfi	undefined, 45
	.dwcfi	undefined, 46
	.dwcfi	undefined, 47
	.dwcfi	undefined, 48
	.dwcfi	undefined, 49
	.dwcfi	undefined, 50
	.dwcfi	undefined, 51
	.dwcfi	undefined, 52
	.dwcfi	undefined, 53
	.dwcfi	undefined, 54
	.dwcfi	undefined, 55
	.dwcfi	undefined, 56
	.dwcfi	undefined, 57
	.dwcfi	undefined, 58
	.dwcfi	undefined, 59
	.dwcfi	undefined, 60
	.dwcfi	undefined, 61
	.dwcfi	undefined, 62
	.dwcfi	undefined, 63
	.dwcfi	undefined, 64
	.dwcfi	undefined, 65
	.dwcfi	undefined, 66
	.dwcfi	undefined, 67
	.dwcfi	undefined, 68
	.dwcfi	undefined, 69
	.dwcfi	undefined, 70
	.dwcfi	undefined, 71
	.dwcfi	undefined, 72
	.dwcfi	undefined, 73
	.dwcfi	undefined, 74
	.dwcfi	undefined, 75
	.dwcfi	undefined, 76
	.dwcfi	undefined, 77
	.dwcfi	undefined, 78
	.dwcfi	undefined, 79
	.dwcfi	undefined, 80
	.dwcfi	undefined, 81
	.dwcfi	undefined, 82
	.dwcfi	undefined, 83
	.dwcfi	undefined, 84
	.dwcfi	undefined, 85
	.dwcfi	undefined, 86
	.dwcfi	undefined, 87
	.dwcfi	undefined, 88
	.dwcfi	undefined, 89
	.dwcfi	undefined, 90
	.dwcfi	undefined, 91
	.dwcfi	undefined, 92
	.dwcfi	undefined, 93
	.dwcfi	undefined, 94
	.dwcfi	undefined, 95
	.dwcfi	undefined, 96
	.dwcfi	undefined, 97
	.dwcfi	undefined, 98
	.dwcfi	undefined, 99
	.dwcfi	undefined, 100
	.dwcfi	undefined, 101
	.dwcfi	undefined, 102
	.dwcfi	undefined, 103
	.dwcfi	undefined, 104
	.dwcfi	undefined, 105
	.dwcfi	undefined, 106
	.dwcfi	undefined, 107
	.dwcfi	undefined, 108
	.dwcfi	undefined, 109
	.dwcfi	undefined, 110
	.dwcfi	undefined, 111
	.dwcfi	undefined, 112
	.dwcfi	undefined, 113
	.dwcfi	undefined, 114
	.dwcfi	undefined, 115
	.dwcfi	undefined, 116
	.dwcfi	undefined, 117
	.dwcfi	undefined, 118
	.dwcfi	undefined, 119
	.dwcfi	undefined, 120
	.dwcfi	undefined, 121
	.dwcfi	undefined, 122
	.dwcfi	undefined, 123
	.dwcfi	undefined, 124
	.dwcfi	undefined, 125
	.dwcfi	undefined, 126
	.dwcfi	undefined, 127
	.dwendentry
	.dwendtag $C$DW$CU

