# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Mar 10 2024 18:59:15

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | N/A                    | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 132.89 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb           | Frequency: 65.28 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        83330            75805       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            5511        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  3644         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  3665         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  10923         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  10799         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -2724       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -2714       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  7620                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  7620                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 132.89 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_32_18_6/lcout
Path End         : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_8_LC_24_6_6/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_8_LC_24_6_6/clk
Setup Constraint : 83330p
Path slack       : 75804p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4734
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             88064

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4734
+ Clock To Q                                796
+ Data Path Delay                          6730
---------------------------------------   ----- 
End-of-path arrival time (ps)             12260
 
Launch Clock Path
pin name                                                                                               model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_7_6/lcout                                                             LogicCell40_SEQ_MODE_1010      0                 0  RISE       3
I__9989/I                                                                                              Odrv4                          0                 0  RISE       1
I__9989/O                                                                                              Odrv4                        517               517  RISE       1
I__9991/I                                                                                              Span4Mux_h                     0               517  RISE       1
I__9991/O                                                                                              Span4Mux_h                   444               961  RISE       1
I__9993/I                                                                                              Span4Mux_v                     0               961  RISE       1
I__9993/O                                                                                              Span4Mux_v                   517              1478  RISE       1
I__9995/I                                                                                              Span4Mux_s2_v                  0              1478  RISE       1
I__9995/O                                                                                              Span4Mux_s2_v                372              1850  RISE       1
I__9997/I                                                                                              IoSpan4Mux                     0              1850  RISE       1
I__9997/O                                                                                              IoSpan4Mux                   424              2274  RISE       1
I__9998/I                                                                                              LocalMux                       0              2274  RISE       1
I__9998/O                                                                                              LocalMux                     486              2760  RISE       1
I__9999/I                                                                                              IoInMux                        0              2760  RISE       1
I__9999/O                                                                                              IoInMux                      382              3142  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER                                                         ICE_GB                         0              3142  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT                                                               ICE_GB                       910              4052  RISE     142
I__39411/I                                                                                             gio2CtrlBuf                    0              4052  RISE       1
I__39411/O                                                                                             gio2CtrlBuf                    0              4052  RISE       1
I__39412/I                                                                                             GlobalMux                      0              4052  RISE       1
I__39412/O                                                                                             GlobalMux                    227              4279  RISE       1
I__39438/I                                                                                             ClkMux                         0              4279  RISE       1
I__39438/O                                                                                             ClkMux                       455              4734  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_32_18_6/clk  LogicCell40_SEQ_MODE_1010      0              4734  RISE       1

Data path
pin name                                                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_32_18_6/lcout              LogicCell40_SEQ_MODE_1010    796              5530  75805  RISE       4
I__38962/I                                                                                                           LocalMux                       0              5530  75805  RISE       1
I__38962/O                                                                                                           LocalMux                     486              6016  75805  RISE       1
I__38964/I                                                                                                           InMux                          0              6016  75805  RISE       1
I__38964/O                                                                                                           InMux                        382              6399  75805  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_RNIL2CA_0_LC_32_18_5/in1    LogicCell40_SEQ_MODE_0000      0              6399  75805  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_RNIL2CA_0_LC_32_18_5/lcout  LogicCell40_SEQ_MODE_0000    589              6988  75805  RISE       3
I__38925/I                                                                                                           LocalMux                       0              6988  75805  RISE       1
I__38925/O                                                                                                           LocalMux                     486              7474  75805  RISE       1
I__38927/I                                                                                                           InMux                          0              7474  75805  RISE       1
I__38927/O                                                                                                           InMux                        382              7856  75805  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_RNIAVJV_1_LC_32_18_0/in1    LogicCell40_SEQ_MODE_0000      0              7856  75805  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_RNIAVJV_1_LC_32_18_0/lcout  LogicCell40_SEQ_MODE_0000    558              8414  75805  FALL       8
I__38379/I                                                                                                           Odrv4                          0              8414  75805  FALL       1
I__38379/O                                                                                                           Odrv4                        548              8962  75805  FALL       1
I__38380/I                                                                                                           Span4Mux_v                     0              8962  75805  FALL       1
I__38380/O                                                                                                           Span4Mux_v                   548              9510  75805  FALL       1
I__38382/I                                                                                                           Span4Mux_v                     0              9510  75805  FALL       1
I__38382/O                                                                                                           Span4Mux_v                   548             10058  75805  FALL       1
I__38385/I                                                                                                           Span4Mux_h                     0             10058  75805  FALL       1
I__38385/O                                                                                                           Span4Mux_h                   465             10523  75805  FALL       1
I__38388/I                                                                                                           Span4Mux_h                     0             10523  75805  FALL       1
I__38388/O                                                                                                           Span4Mux_h                   465             10988  75805  FALL       1
I__38389/I                                                                                                           LocalMux                       0             10988  75805  FALL       1
I__38389/O                                                                                                           LocalMux                     455             11443  75805  FALL       1
I__38390/I                                                                                                           CEMux                          0             11443  75805  FALL       1
I__38390/O                                                                                                           CEMux                        817             12260  75805  FALL       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_8_LC_24_6_6/ce                   LogicCell40_SEQ_MODE_1010      0             12260  75805  FALL       1

Capture Clock Path
pin name                                                                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_7_6/lcout                                                           LogicCell40_SEQ_MODE_1010      0                 0  RISE       3
I__9989/I                                                                                            Odrv4                          0                 0  RISE       1
I__9989/O                                                                                            Odrv4                        517               517  RISE       1
I__9991/I                                                                                            Span4Mux_h                     0               517  RISE       1
I__9991/O                                                                                            Span4Mux_h                   444               961  RISE       1
I__9993/I                                                                                            Span4Mux_v                     0               961  RISE       1
I__9993/O                                                                                            Span4Mux_v                   517              1478  RISE       1
I__9995/I                                                                                            Span4Mux_s2_v                  0              1478  RISE       1
I__9995/O                                                                                            Span4Mux_s2_v                372              1850  RISE       1
I__9997/I                                                                                            IoSpan4Mux                     0              1850  RISE       1
I__9997/O                                                                                            IoSpan4Mux                   424              2274  RISE       1
I__9998/I                                                                                            LocalMux                       0              2274  RISE       1
I__9998/O                                                                                            LocalMux                     486              2760  RISE       1
I__9999/I                                                                                            IoInMux                        0              2760  RISE       1
I__9999/O                                                                                            IoInMux                      382              3142  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER                                                       ICE_GB                         0              3142  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT                                                             ICE_GB                       910              4052  RISE     142
I__39411/I                                                                                           gio2CtrlBuf                    0              4052  RISE       1
I__39411/O                                                                                           gio2CtrlBuf                    0              4052  RISE       1
I__39412/I                                                                                           GlobalMux                      0              4052  RISE       1
I__39412/O                                                                                           GlobalMux                    227              4279  RISE       1
I__39420/I                                                                                           ClkMux                         0              4279  RISE       1
I__39420/O                                                                                           ClkMux                       455              4734  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_8_LC_24_6_6/clk  LogicCell40_SEQ_MODE_1010      0              4734  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 65.28 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.out_last_q_2_LC_23_24_2/lcout
Path End         : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_11_LC_20_17_3/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_11_LC_20_17_3/clk
Setup Constraint : 20830p
Path slack       : 5510p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         14524
---------------------------------------   ----- 
End-of-path arrival time (ps)             16002
 
Launch Clock Path
pin name                                                                      model name                          delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__39451/I                                                                    GlobalMux                               0                 0  RISE       1
I__39451/O                                                                    GlobalMux                             227               227  RISE       1
I__39796/I                                                                    ClkMux                                  0               227  RISE       1
I__39796/O                                                                    ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.out_last_q_2_LC_23_24_2/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.out_last_q_2_LC_23_24_2/lcout                                      LogicCell40_SEQ_MODE_1010    796              1478   5511  RISE       4
I__33563/I                                                                                                          Odrv4                          0              1478   5511  RISE       1
I__33563/O                                                                                                          Odrv4                        517              1995   5511  RISE       1
I__33565/I                                                                                                          Span4Mux_h                     0              1995   5511  RISE       1
I__33565/O                                                                                                          Span4Mux_h                   444              2440   5511  RISE       1
I__33569/I                                                                                                          Span4Mux_v                     0              2440   5511  RISE       1
I__33569/O                                                                                                          Span4Mux_v                   517              2956   5511  RISE       1
I__33570/I                                                                                                          LocalMux                       0              2956   5511  RISE       1
I__33570/O                                                                                                          LocalMux                     486              3442   5511  RISE       1
I__33571/I                                                                                                          InMux                          0              3442   5511  RISE       1
I__33571/O                                                                                                          InMux                        382              3825   5511  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.out_last_q_RNIIQSI1_0_LC_28_19_6/in0                               LogicCell40_SEQ_MODE_0000      0              3825   5511  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.out_last_q_RNIIQSI1_0_LC_28_19_6/lcout                             LogicCell40_SEQ_MODE_0000    662              4486   5511  RISE       1
I__33452/I                                                                                                          Odrv4                          0              4486   5511  RISE       1
I__33452/O                                                                                                          Odrv4                        517              5003   5511  RISE       1
I__33453/I                                                                                                          Span4Mux_h                     0              5003   5511  RISE       1
I__33453/O                                                                                                          Span4Mux_h                   444              5448   5511  RISE       1
I__33454/I                                                                                                          Span4Mux_v                     0              5448   5511  RISE       1
I__33454/O                                                                                                          Span4Mux_v                   517              5964   5511  RISE       1
I__33455/I                                                                                                          LocalMux                       0              5964   5511  RISE       1
I__33455/O                                                                                                          LocalMux                     486              6450   5511  RISE       1
I__33456/I                                                                                                          InMux                          0              6450   5511  RISE       1
I__33456/O                                                                                                          InMux                        382              6833   5511  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.out_last_q_RNI7CNI3_0_LC_23_25_1/in1                               LogicCell40_SEQ_MODE_0000      0              6833   5511  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.out_last_q_RNI7CNI3_0_LC_23_25_1/lcout                             LogicCell40_SEQ_MODE_0000    589              7422   5511  RISE       4
I__38883/I                                                                                                          Odrv4                          0              7422   5511  RISE       1
I__38883/O                                                                                                          Odrv4                        517              7939   5511  RISE       1
I__38884/I                                                                                                          Span4Mux_v                     0              7939   5511  RISE       1
I__38884/O                                                                                                          Span4Mux_v                   517              8456   5511  RISE       1
I__38885/I                                                                                                          Span4Mux_h                     0              8456   5511  RISE       1
I__38885/O                                                                                                          Span4Mux_h                   444              8900   5511  RISE       1
I__38887/I                                                                                                          Span4Mux_h                     0              8900   5511  RISE       1
I__38887/O                                                                                                          Span4Mux_h                   444              9345   5511  RISE       1
I__38891/I                                                                                                          Span4Mux_s0_h                  0              9345   5511  RISE       1
I__38891/O                                                                                                          Span4Mux_s0_h                217              9562   5511  RISE       1
I__38893/I                                                                                                          LocalMux                       0              9562   5511  RISE       1
I__38893/O                                                                                                          LocalMux                     486             10047   5511  RISE       1
I__38894/I                                                                                                          InMux                          0             10047   5511  RISE       1
I__38894/O                                                                                                          InMux                        382             10430   5511  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNIERVJ4_0_LC_32_19_7/in0    LogicCell40_SEQ_MODE_0000      0             10430   5511  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNIERVJ4_0_LC_32_19_7/lcout  LogicCell40_SEQ_MODE_0000    569             10998   5511  FALL       8
I__38784/I                                                                                                          Odrv12                         0             10998   5511  FALL       1
I__38784/O                                                                                                          Odrv12                       796             11794   5511  FALL       1
I__38787/I                                                                                                          Span12Mux_v                    0             11794   5511  FALL       1
I__38787/O                                                                                                          Span12Mux_v                  796             12590   5511  FALL       1
I__38790/I                                                                                                          Sp12to4                        0             12590   5511  FALL       1
I__38790/O                                                                                                          Sp12to4                      662             13252   5511  FALL       1
I__38794/I                                                                                                          Span4Mux_h                     0             13252   5511  FALL       1
I__38794/O                                                                                                          Span4Mux_h                   465             13717   5511  FALL       1
I__38798/I                                                                                                          Span4Mux_h                     0             13717   5511  FALL       1
I__38798/O                                                                                                          Span4Mux_h                   465             14182   5511  FALL       1
I__38801/I                                                                                                          Span4Mux_v                     0             14182   5511  FALL       1
I__38801/O                                                                                                          Span4Mux_v                   548             14730   5511  FALL       1
I__38804/I                                                                                                          LocalMux                       0             14730   5511  FALL       1
I__38804/O                                                                                                          LocalMux                     455             15185   5511  FALL       1
I__38805/I                                                                                                          CEMux                          0             15185   5511  FALL       1
I__38805/O                                                                                                          CEMux                        817             16002   5511  FALL       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_11_LC_20_17_3/ce              LogicCell40_SEQ_MODE_1010      0             16002   5511  FALL       1

Capture Clock Path
pin name                                                                                                 model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__39451/I                                                                                               GlobalMux                               0                 0  RISE       1
I__39451/O                                                                                               GlobalMux                             227               227  RISE       1
I__39628/I                                                                                               ClkMux                                  0               227  RISE       1
I__39628/O                                                                                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_11_LC_20_17_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.out_last_q_2_LC_23_24_2/lcout
Path End         : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_11_LC_20_17_3/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_11_LC_20_17_3/clk
Setup Constraint : 20830p
Path slack       : 5510p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         14524
---------------------------------------   ----- 
End-of-path arrival time (ps)             16002
 
Launch Clock Path
pin name                                                                      model name                          delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__39451/I                                                                    GlobalMux                               0                 0  RISE       1
I__39451/O                                                                    GlobalMux                             227               227  RISE       1
I__39796/I                                                                    ClkMux                                  0               227  RISE       1
I__39796/O                                                                    ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.out_last_q_2_LC_23_24_2/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.out_last_q_2_LC_23_24_2/lcout                                      LogicCell40_SEQ_MODE_1010    796              1478   5511  RISE       4
I__33563/I                                                                                                          Odrv4                          0              1478   5511  RISE       1
I__33563/O                                                                                                          Odrv4                        517              1995   5511  RISE       1
I__33565/I                                                                                                          Span4Mux_h                     0              1995   5511  RISE       1
I__33565/O                                                                                                          Span4Mux_h                   444              2440   5511  RISE       1
I__33569/I                                                                                                          Span4Mux_v                     0              2440   5511  RISE       1
I__33569/O                                                                                                          Span4Mux_v                   517              2956   5511  RISE       1
I__33570/I                                                                                                          LocalMux                       0              2956   5511  RISE       1
I__33570/O                                                                                                          LocalMux                     486              3442   5511  RISE       1
I__33571/I                                                                                                          InMux                          0              3442   5511  RISE       1
I__33571/O                                                                                                          InMux                        382              3825   5511  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.out_last_q_RNIIQSI1_0_LC_28_19_6/in0                               LogicCell40_SEQ_MODE_0000      0              3825   5511  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.out_last_q_RNIIQSI1_0_LC_28_19_6/lcout                             LogicCell40_SEQ_MODE_0000    662              4486   5511  RISE       1
I__33452/I                                                                                                          Odrv4                          0              4486   5511  RISE       1
I__33452/O                                                                                                          Odrv4                        517              5003   5511  RISE       1
I__33453/I                                                                                                          Span4Mux_h                     0              5003   5511  RISE       1
I__33453/O                                                                                                          Span4Mux_h                   444              5448   5511  RISE       1
I__33454/I                                                                                                          Span4Mux_v                     0              5448   5511  RISE       1
I__33454/O                                                                                                          Span4Mux_v                   517              5964   5511  RISE       1
I__33455/I                                                                                                          LocalMux                       0              5964   5511  RISE       1
I__33455/O                                                                                                          LocalMux                     486              6450   5511  RISE       1
I__33456/I                                                                                                          InMux                          0              6450   5511  RISE       1
I__33456/O                                                                                                          InMux                        382              6833   5511  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.out_last_q_RNI7CNI3_0_LC_23_25_1/in1                               LogicCell40_SEQ_MODE_0000      0              6833   5511  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.out_last_q_RNI7CNI3_0_LC_23_25_1/lcout                             LogicCell40_SEQ_MODE_0000    589              7422   5511  RISE       4
I__38883/I                                                                                                          Odrv4                          0              7422   5511  RISE       1
I__38883/O                                                                                                          Odrv4                        517              7939   5511  RISE       1
I__38884/I                                                                                                          Span4Mux_v                     0              7939   5511  RISE       1
I__38884/O                                                                                                          Span4Mux_v                   517              8456   5511  RISE       1
I__38885/I                                                                                                          Span4Mux_h                     0              8456   5511  RISE       1
I__38885/O                                                                                                          Span4Mux_h                   444              8900   5511  RISE       1
I__38887/I                                                                                                          Span4Mux_h                     0              8900   5511  RISE       1
I__38887/O                                                                                                          Span4Mux_h                   444              9345   5511  RISE       1
I__38891/I                                                                                                          Span4Mux_s0_h                  0              9345   5511  RISE       1
I__38891/O                                                                                                          Span4Mux_s0_h                217              9562   5511  RISE       1
I__38893/I                                                                                                          LocalMux                       0              9562   5511  RISE       1
I__38893/O                                                                                                          LocalMux                     486             10047   5511  RISE       1
I__38894/I                                                                                                          InMux                          0             10047   5511  RISE       1
I__38894/O                                                                                                          InMux                        382             10430   5511  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNIERVJ4_0_LC_32_19_7/in0    LogicCell40_SEQ_MODE_0000      0             10430   5511  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNIERVJ4_0_LC_32_19_7/lcout  LogicCell40_SEQ_MODE_0000    569             10998   5511  FALL       8
I__38784/I                                                                                                          Odrv12                         0             10998   5511  FALL       1
I__38784/O                                                                                                          Odrv12                       796             11794   5511  FALL       1
I__38787/I                                                                                                          Span12Mux_v                    0             11794   5511  FALL       1
I__38787/O                                                                                                          Span12Mux_v                  796             12590   5511  FALL       1
I__38790/I                                                                                                          Sp12to4                        0             12590   5511  FALL       1
I__38790/O                                                                                                          Sp12to4                      662             13252   5511  FALL       1
I__38794/I                                                                                                          Span4Mux_h                     0             13252   5511  FALL       1
I__38794/O                                                                                                          Span4Mux_h                   465             13717   5511  FALL       1
I__38798/I                                                                                                          Span4Mux_h                     0             13717   5511  FALL       1
I__38798/O                                                                                                          Span4Mux_h                   465             14182   5511  FALL       1
I__38801/I                                                                                                          Span4Mux_v                     0             14182   5511  FALL       1
I__38801/O                                                                                                          Span4Mux_v                   548             14730   5511  FALL       1
I__38804/I                                                                                                          LocalMux                       0             14730   5511  FALL       1
I__38804/O                                                                                                          LocalMux                     455             15185   5511  FALL       1
I__38805/I                                                                                                          CEMux                          0             15185   5511  FALL       1
I__38805/O                                                                                                          CEMux                        817             16002   5511  FALL       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_11_LC_20_17_3/ce              LogicCell40_SEQ_MODE_1010      0             16002   5511  FALL       1

Capture Clock Path
pin name                                                                                                 model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__39451/I                                                                                               GlobalMux                               0                 0  RISE       1
I__39451/O                                                                                               GlobalMux                             227               227  RISE       1
I__39628/I                                                                                               ClkMux                                  0               227  RISE       1
I__39628/O                                                                                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_11_LC_20_17_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.2::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_32_18_6/lcout
Path End         : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_8_LC_24_6_6/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_8_LC_24_6_6/clk
Setup Constraint : 83330p
Path slack       : 75804p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4734
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             88064

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4734
+ Clock To Q                                796
+ Data Path Delay                          6730
---------------------------------------   ----- 
End-of-path arrival time (ps)             12260
 
Launch Clock Path
pin name                                                                                               model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_7_6/lcout                                                             LogicCell40_SEQ_MODE_1010      0                 0  RISE       3
I__9989/I                                                                                              Odrv4                          0                 0  RISE       1
I__9989/O                                                                                              Odrv4                        517               517  RISE       1
I__9991/I                                                                                              Span4Mux_h                     0               517  RISE       1
I__9991/O                                                                                              Span4Mux_h                   444               961  RISE       1
I__9993/I                                                                                              Span4Mux_v                     0               961  RISE       1
I__9993/O                                                                                              Span4Mux_v                   517              1478  RISE       1
I__9995/I                                                                                              Span4Mux_s2_v                  0              1478  RISE       1
I__9995/O                                                                                              Span4Mux_s2_v                372              1850  RISE       1
I__9997/I                                                                                              IoSpan4Mux                     0              1850  RISE       1
I__9997/O                                                                                              IoSpan4Mux                   424              2274  RISE       1
I__9998/I                                                                                              LocalMux                       0              2274  RISE       1
I__9998/O                                                                                              LocalMux                     486              2760  RISE       1
I__9999/I                                                                                              IoInMux                        0              2760  RISE       1
I__9999/O                                                                                              IoInMux                      382              3142  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER                                                         ICE_GB                         0              3142  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT                                                               ICE_GB                       910              4052  RISE     142
I__39411/I                                                                                             gio2CtrlBuf                    0              4052  RISE       1
I__39411/O                                                                                             gio2CtrlBuf                    0              4052  RISE       1
I__39412/I                                                                                             GlobalMux                      0              4052  RISE       1
I__39412/O                                                                                             GlobalMux                    227              4279  RISE       1
I__39438/I                                                                                             ClkMux                         0              4279  RISE       1
I__39438/O                                                                                             ClkMux                       455              4734  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_32_18_6/clk  LogicCell40_SEQ_MODE_1010      0              4734  RISE       1

Data path
pin name                                                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_32_18_6/lcout              LogicCell40_SEQ_MODE_1010    796              5530  75805  RISE       4
I__38962/I                                                                                                           LocalMux                       0              5530  75805  RISE       1
I__38962/O                                                                                                           LocalMux                     486              6016  75805  RISE       1
I__38964/I                                                                                                           InMux                          0              6016  75805  RISE       1
I__38964/O                                                                                                           InMux                        382              6399  75805  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_RNIL2CA_0_LC_32_18_5/in1    LogicCell40_SEQ_MODE_0000      0              6399  75805  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_RNIL2CA_0_LC_32_18_5/lcout  LogicCell40_SEQ_MODE_0000    589              6988  75805  RISE       3
I__38925/I                                                                                                           LocalMux                       0              6988  75805  RISE       1
I__38925/O                                                                                                           LocalMux                     486              7474  75805  RISE       1
I__38927/I                                                                                                           InMux                          0              7474  75805  RISE       1
I__38927/O                                                                                                           InMux                        382              7856  75805  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_RNIAVJV_1_LC_32_18_0/in1    LogicCell40_SEQ_MODE_0000      0              7856  75805  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_RNIAVJV_1_LC_32_18_0/lcout  LogicCell40_SEQ_MODE_0000    558              8414  75805  FALL       8
I__38379/I                                                                                                           Odrv4                          0              8414  75805  FALL       1
I__38379/O                                                                                                           Odrv4                        548              8962  75805  FALL       1
I__38380/I                                                                                                           Span4Mux_v                     0              8962  75805  FALL       1
I__38380/O                                                                                                           Span4Mux_v                   548              9510  75805  FALL       1
I__38382/I                                                                                                           Span4Mux_v                     0              9510  75805  FALL       1
I__38382/O                                                                                                           Span4Mux_v                   548             10058  75805  FALL       1
I__38385/I                                                                                                           Span4Mux_h                     0             10058  75805  FALL       1
I__38385/O                                                                                                           Span4Mux_h                   465             10523  75805  FALL       1
I__38388/I                                                                                                           Span4Mux_h                     0             10523  75805  FALL       1
I__38388/O                                                                                                           Span4Mux_h                   465             10988  75805  FALL       1
I__38389/I                                                                                                           LocalMux                       0             10988  75805  FALL       1
I__38389/O                                                                                                           LocalMux                     455             11443  75805  FALL       1
I__38390/I                                                                                                           CEMux                          0             11443  75805  FALL       1
I__38390/O                                                                                                           CEMux                        817             12260  75805  FALL       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_8_LC_24_6_6/ce                   LogicCell40_SEQ_MODE_1010      0             12260  75805  FALL       1

Capture Clock Path
pin name                                                                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_7_6/lcout                                                           LogicCell40_SEQ_MODE_1010      0                 0  RISE       3
I__9989/I                                                                                            Odrv4                          0                 0  RISE       1
I__9989/O                                                                                            Odrv4                        517               517  RISE       1
I__9991/I                                                                                            Span4Mux_h                     0               517  RISE       1
I__9991/O                                                                                            Span4Mux_h                   444               961  RISE       1
I__9993/I                                                                                            Span4Mux_v                     0               961  RISE       1
I__9993/O                                                                                            Span4Mux_v                   517              1478  RISE       1
I__9995/I                                                                                            Span4Mux_s2_v                  0              1478  RISE       1
I__9995/O                                                                                            Span4Mux_s2_v                372              1850  RISE       1
I__9997/I                                                                                            IoSpan4Mux                     0              1850  RISE       1
I__9997/O                                                                                            IoSpan4Mux                   424              2274  RISE       1
I__9998/I                                                                                            LocalMux                       0              2274  RISE       1
I__9998/O                                                                                            LocalMux                     486              2760  RISE       1
I__9999/I                                                                                            IoInMux                        0              2760  RISE       1
I__9999/O                                                                                            IoInMux                      382              3142  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER                                                       ICE_GB                         0              3142  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT                                                             ICE_GB                       910              4052  RISE     142
I__39411/I                                                                                           gio2CtrlBuf                    0              4052  RISE       1
I__39411/O                                                                                           gio2CtrlBuf                    0              4052  RISE       1
I__39412/I                                                                                           GlobalMux                      0              4052  RISE       1
I__39412/O                                                                                           GlobalMux                    227              4279  RISE       1
I__39420/I                                                                                           ClkMux                         0              4279  RISE       1
I__39420/O                                                                                           ClkMux                       455              4734  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_8_LC_24_6_6/clk  LogicCell40_SEQ_MODE_1010      0              4734  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3644


Data Path Delay                3923
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3644

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback_7ch               0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__14294/I                                      Odrv4                      0      1670               RISE  1       
I__14294/O                                      Odrv4                      517    2186               RISE  1       
I__14295/I                                      IoSpan4Mux                 0      2186               RISE  1       
I__14295/O                                      IoSpan4Mux                 424    2610               RISE  1       
I__14296/I                                      Span4Mux_h                 0      2610               RISE  1       
I__14296/O                                      Span4Mux_h                 444    3055               RISE  1       
I__14297/I                                      LocalMux                   0      3055               RISE  1       
I__14297/O                                      LocalMux                   486    3541               RISE  1       
I__14298/I                                      InMux                      0      3541               RISE  1       
I__14298/O                                      InMux                      382    3923               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_32_3/in3  LogicCell40_SEQ_MODE_1010  0      3923               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__39451/I                                      GlobalMux                           0      0                  RISE  1       
I__39451/O                                      GlobalMux                           227    227                RISE  1       
I__39831/I                                      ClkMux                              0      227                RISE  1       
I__39831/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_32_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3665


Data Path Delay                3944
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3665

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback_7ch               0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__12920/I                                      Odrv4                      0      1670               RISE  1       
I__12920/O                                      Odrv4                      517    2186               RISE  1       
I__12921/I                                      Span4Mux_h                 0      2186               RISE  1       
I__12921/O                                      Span4Mux_h                 444    2631               RISE  1       
I__12922/I                                      Span4Mux_h                 0      2631               RISE  1       
I__12922/O                                      Span4Mux_h                 444    3075               RISE  1       
I__12923/I                                      LocalMux                   0      3075               RISE  1       
I__12923/O                                      LocalMux                   486    3561               RISE  1       
I__12924/I                                      InMux                      0      3561               RISE  1       
I__12924/O                                      InMux                      382    3944               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_32_7/in3  LogicCell40_SEQ_MODE_1010  0      3944               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__39451/I                                      GlobalMux                           0      0                  RISE  1       
I__39451/O                                      GlobalMux                           227    227                RISE  1       
I__39847/I                                      ClkMux                              0      227                RISE  1       
I__39847/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_32_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10923


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              9445
---------------------------- ------
Clock To Out Delay            10923

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__39451/I                                           GlobalMux                           0      0                  RISE  1       
I__39451/O                                           GlobalMux                           227    227                RISE  1       
I__39858/I                                           ClkMux                              0      227                RISE  1       
I__39858/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_9_27_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_9_27_4/lcout      LogicCell40_SEQ_MODE_1010  796    1478               RISE  11      
I__7719/I                                                  Odrv4                      0      1478               RISE  1       
I__7719/O                                                  Odrv4                      517    1995               RISE  1       
I__7729/I                                                  LocalMux                   0      1995               RISE  1       
I__7729/O                                                  LocalMux                   486    2481               RISE  1       
I__7730/I                                                  InMux                      0      2481               RISE  1       
I__7730/O                                                  InMux                      382    2863               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_9_28_3/in1    LogicCell40_SEQ_MODE_0000  0      2863               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_9_28_3/lcout  LogicCell40_SEQ_MODE_0000  589    3453               RISE  1       
I__6877/I                                                  Odrv4                      0      3453               RISE  1       
I__6877/O                                                  Odrv4                      517    3969               RISE  1       
I__6878/I                                                  Span4Mux_s1_v              0      3969               RISE  1       
I__6878/O                                                  Span4Mux_s1_v              300    4269               RISE  1       
I__6879/I                                                  LocalMux                   0      4269               RISE  1       
I__6879/O                                                  LocalMux                   486    4755               RISE  1       
I__6880/I                                                  IoInMux                    0      4755               RISE  1       
I__6880/O                                                  IoInMux                    382    5137               RISE  1       
u_usb_n_preio/DOUT0                                        PRE_IO_PIN_TYPE_101001     0      5137               RISE  1       
u_usb_n_preio/PADOUT                                       PRE_IO_PIN_TYPE_101001     3297   8435               FALL  1       
u_usb_n_iopad/DIN                                          IO_PAD                     0      8435               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                               IO_PAD                     2488   10923              FALL  1       
usb_n:out                                                  loopback_7ch               0      10923              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10799


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              9321
---------------------------- ------
Clock To Out Delay            10799

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__39451/I                                           GlobalMux                           0      0                  RISE  1       
I__39451/O                                           GlobalMux                           227    227                RISE  1       
I__39858/I                                           ClkMux                              0      227                RISE  1       
I__39858/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_9_27_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_9_27_4/lcout    LogicCell40_SEQ_MODE_1010  796    1478               RISE  11      
I__7719/I                                                Odrv4                      0      1478               RISE  1       
I__7719/O                                                Odrv4                      517    1995               RISE  1       
I__7729/I                                                LocalMux                   0      1995               RISE  1       
I__7729/O                                                LocalMux                   486    2481               RISE  1       
I__7731/I                                                InMux                      0      2481               RISE  1       
I__7731/O                                                InMux                      382    2863               RISE  1       
I__7732/I                                                CascadeMux                 0      2863               RISE  1       
I__7732/O                                                CascadeMux                 0      2863               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_9_28_0/in2    LogicCell40_SEQ_MODE_0000  0      2863               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_9_28_0/lcout  LogicCell40_SEQ_MODE_0000  558    3422               RISE  1       
I__6889/I                                                Odrv12                     0      3422               RISE  1       
I__6889/O                                                Odrv12                     724    4145               RISE  1       
I__6890/I                                                LocalMux                   0      4145               RISE  1       
I__6890/O                                                LocalMux                   486    4631               RISE  1       
I__6891/I                                                IoInMux                    0      4631               RISE  1       
I__6891/O                                                IoInMux                    382    5013               RISE  1       
u_usb_p_preio/DOUT0                                      PRE_IO_PIN_TYPE_101001     0      5013               RISE  1       
u_usb_p_preio/PADOUT                                     PRE_IO_PIN_TYPE_101001     3297   8311               FALL  1       
u_usb_p_iopad/DIN                                        IO_PAD                     0      8311               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                             IO_PAD                     2488   10799              FALL  1       
usb_p:out                                                loopback_7ch               0      10799              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2724


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3406
---------------------------- ------
Hold Time                     -2724

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback_7ch               0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__14294/I                                      Odrv4                      0      1142               FALL  1       
I__14294/O                                      Odrv4                      548    1690               FALL  1       
I__14295/I                                      IoSpan4Mux                 0      1690               FALL  1       
I__14295/O                                      IoSpan4Mux                 475    2166               FALL  1       
I__14296/I                                      Span4Mux_h                 0      2166               FALL  1       
I__14296/O                                      Span4Mux_h                 465    2631               FALL  1       
I__14297/I                                      LocalMux                   0      2631               FALL  1       
I__14297/O                                      LocalMux                   455    3086               FALL  1       
I__14298/I                                      InMux                      0      3086               FALL  1       
I__14298/O                                      InMux                      320    3406               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_32_3/in3  LogicCell40_SEQ_MODE_1010  0      3406               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__39451/I                                      GlobalMux                           0      0                  RISE  1       
I__39451/O                                      GlobalMux                           227    227                RISE  1       
I__39831/I                                      ClkMux                              0      227                RISE  1       
I__39831/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_32_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2714


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3396
---------------------------- ------
Hold Time                     -2714

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback_7ch               0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__12920/I                                      Odrv4                      0      1142               FALL  1       
I__12920/O                                      Odrv4                      548    1690               FALL  1       
I__12921/I                                      Span4Mux_h                 0      1690               FALL  1       
I__12921/O                                      Span4Mux_h                 465    2155               FALL  1       
I__12922/I                                      Span4Mux_h                 0      2155               FALL  1       
I__12922/O                                      Span4Mux_h                 465    2620               FALL  1       
I__12923/I                                      LocalMux                   0      2620               FALL  1       
I__12923/O                                      LocalMux                   455    3075               FALL  1       
I__12924/I                                      InMux                      0      3075               FALL  1       
I__12924/O                                      InMux                      320    3396               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_32_7/in3  LogicCell40_SEQ_MODE_1010  0      3396               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__39451/I                                      GlobalMux                           0      0                  RISE  1       
I__39451/O                                      GlobalMux                           227    227                RISE  1       
I__39847/I                                      ClkMux                              0      227                RISE  1       
I__39847/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_32_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 7620


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              6142
---------------------------- ------
Clock To Out Delay             7620

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__39451/I                                           GlobalMux                           0      0                  RISE  1       
I__39451/O                                           GlobalMux                           227    227                RISE  1       
I__39858/I                                           ClkMux                              0      227                RISE  1       
I__39858/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_27_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_27_3/lcout             LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__7700/I                                                         LocalMux                   0      1478               FALL  1       
I__7700/O                                                         LocalMux                   455    1933               FALL  1       
I__7709/I                                                         InMux                      0      1933               FALL  1       
I__7709/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_LC_10_28_6/in3      LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_LC_10_28_6/lcout    LogicCell40_SEQ_MODE_0000  424    2677               FALL  4       
I__14932/I                                                        Odrv12                     0      2677               FALL  1       
I__14932/O                                                        Odrv12                     796    3473               FALL  1       
I__14935/I                                                        LocalMux                   0      3473               FALL  1       
I__14935/O                                                        LocalMux                   455    3928               FALL  1       
I__14938/I                                                        InMux                      0      3928               FALL  1       
I__14938/O                                                        InMux                      320    4248               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_10_32_0/in3    LogicCell40_SEQ_MODE_0000  0      4248               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_10_32_0/lcout  LogicCell40_SEQ_MODE_0000  424    4672               FALL  2       
I__7686/I                                                         LocalMux                   0      4672               FALL  1       
I__7686/O                                                         LocalMux                   455    5127               FALL  1       
I__7688/I                                                         IoInMux                    0      5127               FALL  1       
I__7688/O                                                         IoInMux                    320    5448               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      5448               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    5706               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      5706               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   7620               RISE  1       
usb_n:out                                                         loopback_7ch               0      7620               RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 7620


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              6142
---------------------------- ------
Clock To Out Delay             7620

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__39451/I                                           GlobalMux                           0      0                  RISE  1       
I__39451/O                                           GlobalMux                           227    227                RISE  1       
I__39858/I                                           ClkMux                              0      227                RISE  1       
I__39858/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_27_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_27_3/lcout             LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__7700/I                                                         LocalMux                   0      1478               FALL  1       
I__7700/O                                                         LocalMux                   455    1933               FALL  1       
I__7709/I                                                         InMux                      0      1933               FALL  1       
I__7709/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_LC_10_28_6/in3      LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_LC_10_28_6/lcout    LogicCell40_SEQ_MODE_0000  424    2677               FALL  4       
I__14932/I                                                        Odrv12                     0      2677               FALL  1       
I__14932/O                                                        Odrv12                     796    3473               FALL  1       
I__14935/I                                                        LocalMux                   0      3473               FALL  1       
I__14935/O                                                        LocalMux                   455    3928               FALL  1       
I__14938/I                                                        InMux                      0      3928               FALL  1       
I__14938/O                                                        InMux                      320    4248               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_10_32_0/in3    LogicCell40_SEQ_MODE_0000  0      4248               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_10_32_0/lcout  LogicCell40_SEQ_MODE_0000  424    4672               FALL  2       
I__7687/I                                                         LocalMux                   0      4672               FALL  1       
I__7687/O                                                         LocalMux                   455    5127               FALL  1       
I__7689/I                                                         IoInMux                    0      5127               FALL  1       
I__7689/O                                                         IoInMux                    320    5448               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      5448               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    5706               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      5706               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   7620               RISE  1       
usb_p:out                                                         loopback_7ch               0      7620               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

