Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 12 10:13:46 2023
| Host         : BiliStation running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file trackforce_block_wrapper_timing_summary_routed.rpt -pb trackforce_block_wrapper_timing_summary_routed.pb -rpx trackforce_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : trackforce_block_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.539        0.000                      0                 3400        0.041        0.000                      0                 3400        4.020        0.000                       0                  1680  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.539        0.000                      0                 3320        0.041        0.000                      0                 3320        4.020        0.000                       0                  1680  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.258        0.000                      0                   80        0.829        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 2.616ns (41.422%)  route 3.699ns (58.578%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.700     2.994    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.241     4.654    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.296     4.950 f  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.454     5.404    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.528 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.364     5.892    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y87         LUT3 (Prop_lut3_I2_O)        0.117     6.009 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     6.984    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.331     7.315 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.315    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.865 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.313 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.665     8.978    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.331     9.309 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.309    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X27Y91         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.520    12.699    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.075    12.849    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 trackforce_block_i/axi_gpio_top_vel/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 1.145ns (22.249%)  route 4.001ns (77.751%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.844     3.138    trackforce_block_i/axi_gpio_top_vel/U0/s_axi_aclk
    SLICE_X34Y104        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.478     3.616 r  trackforce_block_i/axi_gpio_top_vel/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.329     4.945    trackforce_block_i/axi_gpio_top_vel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.295     5.240 r  trackforce_block_i/axi_gpio_top_vel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.750     5.991    trackforce_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[5]
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.115 r  trackforce_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.433     6.548    trackforce_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_2
    SLICE_X35Y99         LUT5 (Prop_lut5_I4_O)        0.124     6.672 f  trackforce_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.818     7.490    trackforce_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.614 r  trackforce_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.671     8.284    trackforce_block_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  trackforce_block_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.562    12.742    trackforce_block_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  trackforce_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    trackforce_block_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.482ns (39.467%)  route 3.807ns (60.533%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.700     2.994    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.241     4.654    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.296     4.950 f  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.454     5.404    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.528 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.364     5.892    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y87         LUT3 (Prop_lut3_I2_O)        0.117     6.009 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     6.984    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.331     7.315 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.315    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.865 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.178 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.772     8.951    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X27Y90         LUT3 (Prop_lut3_I0_O)        0.332     9.283 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.283    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X27Y90         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.519    12.698    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y90         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X27Y90         FDRE (Setup_fdre_C_D)        0.075    12.848    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 2.492ns (40.770%)  route 3.620ns (59.230%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.700     2.994    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.241     4.654    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.296     4.950 f  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.454     5.404    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.528 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.364     5.892    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y87         LUT3 (Prop_lut3_I2_O)        0.117     6.009 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     6.984    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.331     7.315 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.315    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.865 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.218 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.586     8.804    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.302     9.106 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.106    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X27Y91         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.520    12.699    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.029    12.803    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 2.358ns (38.771%)  route 3.724ns (61.229%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.700     2.994    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.241     4.654    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.296     4.950 f  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.454     5.404    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.528 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.364     5.892    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y87         LUT3 (Prop_lut3_I2_O)        0.117     6.009 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     6.984    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.331     7.315 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.315    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.865 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.087 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.689     8.777    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X27Y90         LUT3 (Prop_lut3_I0_O)        0.299     9.076 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.076    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X27Y90         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.519    12.698    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y90         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X27Y90         FDRE (Setup_fdre_C_D)        0.029    12.802    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 2.466ns (40.310%)  route 3.652ns (59.690%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.700     2.994    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.241     4.654    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.296     4.950 f  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.454     5.404    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.528 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.364     5.892    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y87         LUT3 (Prop_lut3_I2_O)        0.117     6.009 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     6.984    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.331     7.315 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.315    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.865 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.201 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.617     8.819    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.293     9.112 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.112    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X27Y91         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.520    12.699    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.075    12.849    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 2.474ns (40.767%)  route 3.595ns (59.233%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.700     2.994    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.241     4.654    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.296     4.950 f  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.454     5.404    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.528 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.364     5.892    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y87         LUT3 (Prop_lut3_I2_O)        0.117     6.009 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     6.984    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.331     7.315 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.315    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.865 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.199 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.560     8.760    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X27Y90         LUT3 (Prop_lut3_I0_O)        0.303     9.063 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.063    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X27Y90         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.519    12.698    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y90         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X27Y90         FDRE (Setup_fdre_C_D)        0.031    12.804    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.789ns  (required time - arrival time)
  Source:                 trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 2.570ns (42.681%)  route 3.451ns (57.319%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.700     2.994    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.241     4.654    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.296     4.950 f  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.454     5.404    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.528 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.364     5.892    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y87         LUT3 (Prop_lut3_I2_O)        0.117     6.009 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     6.984    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.331     7.315 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.315    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.865 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.292 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.417     8.709    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.306     9.015 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.015    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X27Y91         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.520    12.699    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.031    12.805    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  3.789    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 2.259ns (37.401%)  route 3.781ns (62.599%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.700     2.994    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.241     4.654    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.296     4.950 f  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.454     5.404    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.528 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.364     5.892    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y87         LUT3 (Prop_lut3_I2_O)        0.117     6.009 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     6.984    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.331     7.315 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.315    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.955 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.747     8.702    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X27Y89         LUT3 (Prop_lut3_I0_O)        0.332     9.034 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.034    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X27Y89         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.519    12.698    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y89         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X27Y89         FDRE (Setup_fdre_C_D)        0.075    12.848    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 2.404ns (39.905%)  route 3.620ns (60.095%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.700     2.994    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.241     4.654    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.296     4.950 f  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.454     5.404    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.528 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.364     5.892    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y87         LUT3 (Prop_lut3_I2_O)        0.117     6.009 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     6.984    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.331     7.315 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.315    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.865 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.104 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.586     8.690    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X27Y90         LUT3 (Prop_lut3_I0_O)        0.328     9.018 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.018    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X27Y90         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.519    12.698    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y90         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X27Y90         FDRE (Setup_fdre_C_D)        0.075    12.848    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  3.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.574     0.910    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.116     1.167    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y89         SRLC32E                                      r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.841     1.207    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    trackforce_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.011%)  route 0.192ns (53.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.557     0.893    trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y99         FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.192     1.249    trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X43Y100        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.911     1.277    trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.203    trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 trackforce_block_i/axi_gpio_imux/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.264%)  route 0.157ns (52.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.639     0.975    trackforce_block_i/axi_gpio_imux/U0/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  trackforce_block_i/axi_gpio_imux/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.157     1.273    trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X45Y98         FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.825     1.191    trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.066     1.222    trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 trackforce_block_i/axi_gpio_imux/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.290%)  route 0.170ns (54.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.639     0.975    trackforce_block_i/axi_gpio_imux/U0/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  trackforce_block_i/axi_gpio_imux/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.170     1.286    trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[6]
    SLICE_X39Y98         FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.825     1.191    trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y98         FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.075     1.231    trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 trackforce_block_i/axi_gpio_gps/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_gps/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.237%)  route 0.178ns (55.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.641     0.977    trackforce_block_i/axi_gpio_gps/U0/s_axi_aclk
    SLICE_X35Y101        FDRE                                         r  trackforce_block_i/axi_gpio_gps/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  trackforce_block_i/axi_gpio_gps/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.178     1.296    trackforce_block_i/axi_gpio_gps/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[8]
    SLICE_X35Y99         FDRE                                         r  trackforce_block_i/axi_gpio_gps/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.826     1.192    trackforce_block_i/axi_gpio_gps/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y99         FDRE                                         r  trackforce_block_i/axi_gpio_gps/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.070     1.227    trackforce_block_i/axi_gpio_gps/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/gpio_xferAck_Reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.013%)  route 0.274ns (65.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.557     0.893    trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y99         FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=45, routed)          0.274     1.307    trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/SR[0]
    SLICE_X40Y101        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/gpio_xferAck_Reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.911     1.277    trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y101        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/gpio_xferAck_Reg_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y101        FDRE (Hold_fdre_C_R)        -0.018     1.224    trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/gpio_xferAck_Reg_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/iGPIO_xferAck_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.013%)  route 0.274ns (65.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.557     0.893    trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y99         FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=45, routed)          0.274     1.307    trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/SR[0]
    SLICE_X40Y101        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/iGPIO_xferAck_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.911     1.277    trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y101        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/iGPIO_xferAck_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y101        FDRE (Hold_fdre_C_R)        -0.018     1.224    trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/iGPIO_xferAck_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_imux/U0/ip2bus_rdack_i_D1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.013%)  route 0.274ns (65.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.557     0.893    trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y99         FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=45, routed)          0.274     1.307    trackforce_block_i/axi_gpio_imux/U0/bus2ip_reset
    SLICE_X40Y101        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/ip2bus_rdack_i_D1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.911     1.277    trackforce_block_i/axi_gpio_imux/U0/s_axi_aclk
    SLICE_X40Y101        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/ip2bus_rdack_i_D1_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y101        FDRE (Hold_fdre_C_R)        -0.018     1.224    trackforce_block_i/axi_gpio_imux/U0/ip2bus_rdack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_imux/U0/ip2bus_wrack_i_D1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.013%)  route 0.274ns (65.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.557     0.893    trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y99         FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  trackforce_block_i/axi_gpio_imux/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=45, routed)          0.274     1.307    trackforce_block_i/axi_gpio_imux/U0/bus2ip_reset
    SLICE_X40Y101        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/ip2bus_wrack_i_D1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.911     1.277    trackforce_block_i/axi_gpio_imux/U0/s_axi_aclk
    SLICE_X40Y101        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/ip2bus_wrack_i_D1_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y101        FDRE (Hold_fdre_C_R)        -0.018     1.224    trackforce_block_i/axi_gpio_imux/U0/ip2bus_wrack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 trackforce_block_i/axi_gpio_top_vel/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.907%)  route 0.171ns (51.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.639     0.975    trackforce_block_i/axi_gpio_top_vel/U0/s_axi_aclk
    SLICE_X36Y101        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  trackforce_block_i/axi_gpio_top_vel/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.171     1.310    trackforce_block_i/axi_gpio_top_vel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[8]
    SLICE_X37Y98         FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.825     1.191    trackforce_block_i/axi_gpio_top_vel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y98         FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y98         FDRE (Hold_fdre_C_D)         0.070     1.226    trackforce_block_i/axi_gpio_top_vel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y101   trackforce_block_i/axi_gpio_gps/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y102   trackforce_block_i/axi_gpio_gps/U0/ip2bus_data_i_D1_reg[24]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y103   trackforce_block_i/axi_gpio_gps/U0/ip2bus_data_i_D1_reg[25]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y102   trackforce_block_i/axi_gpio_gps/U0/ip2bus_data_i_D1_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y103   trackforce_block_i/axi_gpio_gps/U0/ip2bus_data_i_D1_reg[27]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y102   trackforce_block_i/axi_gpio_gps/U0/ip2bus_data_i_D1_reg[28]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y103   trackforce_block_i/axi_gpio_gps/U0/ip2bus_data_i_D1_reg[29]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y103   trackforce_block_i/axi_gpio_gps/U0/ip2bus_data_i_D1_reg[30]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y102   trackforce_block_i/axi_gpio_gps/U0/ip2bus_data_i_D1_reg[31]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y89    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y89    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y89    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y89    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.829ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.419ns (10.404%)  route 3.608ns (89.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.646     2.940    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.419     3.359 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.608     6.967    trackforce_block_i/top_0/inst/gps_lfsr_inst/rst_i
    SLICE_X45Y108        FDCE                                         f  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.651    12.830    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X45Y108        FDCE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[1]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X45Y108        FDCE (Recov_fdce_C_CLR)     -0.580    12.225    trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.419ns (10.404%)  route 3.608ns (89.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.646     2.940    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.419     3.359 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.608     6.967    trackforce_block_i/top_0/inst/gps_lfsr_inst/rst_i
    SLICE_X45Y108        FDCE                                         f  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.651    12.830    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X45Y108        FDCE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[2]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X45Y108        FDCE (Recov_fdce_C_CLR)     -0.580    12.225    trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.419ns (10.404%)  route 3.608ns (89.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.646     2.940    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.419     3.359 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.608     6.967    trackforce_block_i/top_0/inst/gps_lfsr_inst/rst_i
    SLICE_X45Y108        FDCE                                         f  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.651    12.830    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X45Y108        FDCE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[3]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X45Y108        FDCE (Recov_fdce_C_CLR)     -0.580    12.225    trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.419ns (10.404%)  route 3.608ns (89.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.646     2.940    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.419     3.359 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.608     6.967    trackforce_block_i/top_0/inst/gps_lfsr_inst/rst_i
    SLICE_X45Y108        FDCE                                         f  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.651    12.830    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X45Y108        FDCE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[4]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X45Y108        FDCE (Recov_fdce_C_CLR)     -0.580    12.225    trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.419ns (10.404%)  route 3.608ns (89.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.646     2.940    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.419     3.359 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.608     6.967    trackforce_block_i/top_0/inst/gps_lfsr_inst/rst_i
    SLICE_X45Y108        FDCE                                         f  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.651    12.830    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X45Y108        FDCE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[5]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X45Y108        FDCE (Recov_fdce_C_CLR)     -0.580    12.225    trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.419ns (10.404%)  route 3.608ns (89.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.646     2.940    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.419     3.359 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.608     6.967    trackforce_block_i/top_0/inst/gps_lfsr_inst/rst_i
    SLICE_X45Y108        FDCE                                         f  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.651    12.830    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X45Y108        FDCE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[6]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X45Y108        FDCE (Recov_fdce_C_CLR)     -0.580    12.225    trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.419ns (10.404%)  route 3.608ns (89.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.646     2.940    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.419     3.359 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.608     6.967    trackforce_block_i/top_0/inst/gps_lfsr_inst/rst_i
    SLICE_X45Y108        FDCE                                         f  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.651    12.830    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X45Y108        FDCE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[7]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X45Y108        FDCE (Recov_fdce_C_CLR)     -0.580    12.225    trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.419ns (10.404%)  route 3.608ns (89.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.646     2.940    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.419     3.359 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.608     6.967    trackforce_block_i/top_0/inst/gps_lfsr_inst/rst_i
    SLICE_X45Y108        FDPE                                         f  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.651    12.830    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X45Y108        FDPE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[0]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X45Y108        FDPE (Recov_fdpe_C_PRE)     -0.534    12.271    trackforce_block_i/top_0/inst/gps_lfsr_inst/lfsr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.419ns (10.887%)  route 3.430ns (89.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.646     2.940    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.419     3.359 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.430     6.789    trackforce_block_i/top_0/inst/gps_lfsr_inst/rst_i
    SLICE_X47Y109        FDCE                                         f  trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.650    12.829    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X47Y109        FDCE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[29]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X47Y109        FDCE (Recov_fdce_C_CLR)     -0.580    12.224    trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.419ns (10.887%)  route 3.430ns (89.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.646     2.940    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.419     3.359 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.430     6.789    trackforce_block_i/top_0/inst/gps_lfsr_inst/rst_i
    SLICE_X47Y109        FDCE                                         f  trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.650    12.829    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X47Y109        FDCE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[30]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X47Y109        FDCE (Recov_fdce_C_CLR)     -0.580    12.224    trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                  5.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.128ns (12.337%)  route 0.910ns (87.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.552     0.888    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128     1.016 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         0.910     1.925    trackforce_block_i/top_0/inst/gps_lfsr_inst/rst_i
    SLICE_X45Y102        FDCE                                         f  trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.911     1.277    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X45Y102        FDCE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y102        FDCE (Remov_fdce_C_CLR)     -0.146     1.096    trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.128ns (11.946%)  route 0.943ns (88.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.552     0.888    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128     1.016 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         0.943     1.959    trackforce_block_i/top_0/inst/imux_lfsr_inst/rst_i
    SLICE_X47Y100        FDCE                                         f  trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.911     1.277    trackforce_block_i/top_0/inst/imux_lfsr_inst/clk_i
    SLICE_X47Y100        FDCE                                         r  trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.146     1.096    trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.128ns (11.946%)  route 0.943ns (88.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.552     0.888    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128     1.016 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         0.943     1.959    trackforce_block_i/top_0/inst/imux_lfsr_inst/rst_i
    SLICE_X47Y100        FDCE                                         f  trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.911     1.277    trackforce_block_i/top_0/inst/imux_lfsr_inst/clk_i
    SLICE_X47Y100        FDCE                                         r  trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.146     1.096    trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.128ns (11.946%)  route 0.943ns (88.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.552     0.888    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128     1.016 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         0.943     1.959    trackforce_block_i/top_0/inst/imux_lfsr_inst/rst_i
    SLICE_X47Y100        FDCE                                         f  trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.911     1.277    trackforce_block_i/top_0/inst/imux_lfsr_inst/clk_i
    SLICE_X47Y100        FDCE                                         r  trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.146     1.096    trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.128ns (11.946%)  route 0.943ns (88.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.552     0.888    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128     1.016 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         0.943     1.959    trackforce_block_i/top_0/inst/imux_lfsr_inst/rst_i
    SLICE_X47Y100        FDPE                                         f  trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.911     1.277    trackforce_block_i/top_0/inst/imux_lfsr_inst/clk_i
    SLICE_X47Y100        FDPE                                         r  trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.093    trackforce_block_i/top_0/inst/imux_lfsr_inst/lfsr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.128ns (11.509%)  route 0.984ns (88.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.552     0.888    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128     1.016 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         0.984     2.000    trackforce_block_i/top_0/inst/imux_lfsr_inst/rst_i
    SLICE_X52Y100        FDCE                                         f  trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.907     1.273    trackforce_block_i/top_0/inst/imux_lfsr_inst/clk_i
    SLICE_X52Y100        FDCE                                         r  trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[5]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDCE (Remov_fdce_C_CLR)     -0.146     1.092    trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.128ns (11.509%)  route 0.984ns (88.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.552     0.888    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128     1.016 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         0.984     2.000    trackforce_block_i/top_0/inst/imux_lfsr_inst/rst_i
    SLICE_X52Y100        FDCE                                         f  trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.907     1.273    trackforce_block_i/top_0/inst/imux_lfsr_inst/clk_i
    SLICE_X52Y100        FDCE                                         r  trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[6]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDCE (Remov_fdce_C_CLR)     -0.146     1.092    trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.128ns (11.509%)  route 0.984ns (88.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.552     0.888    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128     1.016 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         0.984     2.000    trackforce_block_i/top_0/inst/imux_lfsr_inst/rst_i
    SLICE_X52Y100        FDCE                                         f  trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.907     1.273    trackforce_block_i/top_0/inst/imux_lfsr_inst/clk_i
    SLICE_X52Y100        FDCE                                         r  trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[7]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDCE (Remov_fdce_C_CLR)     -0.146     1.092    trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.128ns (11.509%)  route 0.984ns (88.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.552     0.888    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128     1.016 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         0.984     2.000    trackforce_block_i/top_0/inst/imux_lfsr_inst/rst_i
    SLICE_X52Y100        FDCE                                         f  trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.907     1.273    trackforce_block_i/top_0/inst/imux_lfsr_inst/clk_i
    SLICE_X52Y100        FDCE                                         r  trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[8]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDCE (Remov_fdce_C_CLR)     -0.146     1.092    trackforce_block_i/top_0/inst/imux_lfsr_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.128ns (11.242%)  route 1.011ns (88.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.552     0.888    trackforce_block_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128     1.016 f  trackforce_block_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         1.011     2.026    trackforce_block_i/top_0/inst/gps_lfsr_inst/rst_i
    SLICE_X47Y102        FDCE                                         f  trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.911     1.277    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X47Y102        FDCE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y102        FDCE (Remov_fdce_C_CLR)     -0.146     1.096    trackforce_block_i/top_0/inst/gps_lfsr_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.930    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.573ns  (logic 1.630ns (19.010%)  route 6.943ns (80.990%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          6.496     7.976    trackforce_block_i/top_0/inst/gps_lfsr_inst/sw[0]
    SLICE_X42Y108        LUT3 (Prop_lut3_I1_O)        0.150     8.126 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[1]_INST_0/O
                         net (fo=1, routed)           0.447     8.573    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X38Y108        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.831    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y108        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.349ns  (logic 1.604ns (19.208%)  route 6.746ns (80.792%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          6.154     7.634    trackforce_block_i/top_0/inst/gps_lfsr_inst/sw[0]
    SLICE_X41Y106        LUT3 (Prop_lut3_I1_O)        0.124     7.758 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[4]_INST_0/O
                         net (fo=1, routed)           0.592     8.349    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X39Y104        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.653     2.832    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y104        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.100ns  (logic 1.632ns (20.145%)  route 6.468ns (79.855%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          6.154     7.634    trackforce_block_i/top_0/inst/gps_lfsr_inst/sw[0]
    SLICE_X41Y106        LUT3 (Prop_lut3_I1_O)        0.152     7.786 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[5]_INST_0/O
                         net (fo=1, routed)           0.314     8.100    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X38Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.653     2.832    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.000ns  (logic 1.633ns (20.410%)  route 6.367ns (79.590%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          5.778     7.258    trackforce_block_i/top_0/inst/gps_lfsr_inst/sw[0]
    SLICE_X40Y107        LUT3 (Prop_lut3_I1_O)        0.153     7.411 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[3]_INST_0/O
                         net (fo=1, routed)           0.589     8.000    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X37Y108        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.831    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y108        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.873ns  (logic 1.596ns (20.268%)  route 6.277ns (79.732%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          5.982     7.462    trackforce_block_i/top_0/inst/gps_lfsr_inst/sw[0]
    SLICE_X42Y107        LUT3 (Prop_lut3_I1_O)        0.116     7.578 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[0]_INST_0/O
                         net (fo=1, routed)           0.295     7.873    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X40Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.831    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.759ns  (logic 1.633ns (21.042%)  route 6.127ns (78.958%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          5.530     7.009    trackforce_block_i/top_0/inst/gps_lfsr_inst/sw[0]
    SLICE_X40Y104        LUT3 (Prop_lut3_I1_O)        0.153     7.162 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[7]_INST_0/O
                         net (fo=1, routed)           0.597     7.759    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X38Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.653     2.832    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.682ns  (logic 1.604ns (20.877%)  route 6.078ns (79.123%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          5.778     7.258    trackforce_block_i/top_0/inst/gps_lfsr_inst/sw[0]
    SLICE_X40Y107        LUT3 (Prop_lut3_I1_O)        0.124     7.382 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[2]_INST_0/O
                         net (fo=1, routed)           0.300     7.682    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X40Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.653     2.832    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.656ns  (logic 1.604ns (20.946%)  route 6.053ns (79.054%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          5.300     6.779    trackforce_block_i/top_0/inst/imux_lfsr_inst/sw[0]
    SLICE_X41Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.903 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/x_o[7]_INST_0/O
                         net (fo=1, routed)           0.753     7.656    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X38Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.831    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.631ns  (logic 1.629ns (21.343%)  route 6.002ns (78.657%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          5.203     6.682    trackforce_block_i/top_0/inst/imux_lfsr_inst/sw[0]
    SLICE_X41Y101        LUT3 (Prop_lut3_I1_O)        0.149     6.831 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/y_o[6]_INST_0/O
                         net (fo=1, routed)           0.800     7.631    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X35Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.654     2.833    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.611ns  (logic 1.634ns (21.464%)  route 5.978ns (78.536%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          5.205     6.685    trackforce_block_i/top_0/inst/imux_lfsr_inst/sw[0]
    SLICE_X41Y100        LUT3 (Prop_lut3_I1_O)        0.154     6.839 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/y_o[0]_INST_0/O
                         net (fo=1, routed)           0.773     7.611    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X39Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.653     2.832    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            trackforce_block_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.045ns (5.835%)  route 0.726ns (94.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.726     0.726    trackforce_block_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.771 r  trackforce_block_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.771    trackforce_block_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y85         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.819     1.185    trackforce_block_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y85         FDRE                                         r  trackforce_block_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 imu_rxd
                            (input port)
  Destination:            trackforce_block_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.308ns (18.360%)  route 1.368ns (81.640%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  imu_rxd (IN)
                         net (fo=0)                   0.000     0.000    imu_rxd
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  imu_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.368     1.676    trackforce_block_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X52Y97         FDRE                                         r  trackforce_block_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.821     1.187    trackforce_block_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y97         FDRE                                         r  trackforce_block_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gps_rxd
                            (input port)
  Destination:            trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.288ns (15.716%)  route 1.542ns (84.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  gps_rxd (IN)
                         net (fo=0)                   0.000     0.000    gps_rxd
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  gps_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.542     1.830    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X45Y93         FDRE                                         r  trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.824     1.190    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.879ns  (logic 0.291ns (10.092%)  route 2.589ns (89.908%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          2.415     2.662    trackforce_block_i/top_0/inst/imux_lfsr_inst/sw[0]
    SLICE_X41Y102        LUT3 (Prop_lut3_I1_O)        0.043     2.705 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/y_o[4]_INST_0/O
                         net (fo=1, routed)           0.174     2.879    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X41Y103        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.910     1.276    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y103        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.885ns  (logic 0.293ns (10.142%)  route 2.592ns (89.858%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          2.355     2.603    trackforce_block_i/top_0/inst/imux_lfsr_inst/sw[0]
    SLICE_X40Y101        LUT3 (Prop_lut3_I1_O)        0.045     2.648 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/x_o[2]_INST_0/O
                         net (fo=1, routed)           0.237     2.885    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X36Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.910     1.276    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.886ns  (logic 0.293ns (10.137%)  route 2.593ns (89.863%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          2.413     2.660    trackforce_block_i/top_0/inst/imux_lfsr_inst/sw[0]
    SLICE_X41Y102        LUT3 (Prop_lut3_I1_O)        0.045     2.705 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/x_o[1]_INST_0/O
                         net (fo=1, routed)           0.181     2.886    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X37Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.910     1.276    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.900ns  (logic 0.299ns (10.296%)  route 2.601ns (89.704%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          2.355     2.603    trackforce_block_i/top_0/inst/imux_lfsr_inst/sw[0]
    SLICE_X40Y101        LUT3 (Prop_lut3_I1_O)        0.051     2.654 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/y_o[2]_INST_0/O
                         net (fo=1, routed)           0.246     2.900    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X37Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.909     1.275    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.918ns  (logic 0.293ns (10.026%)  route 2.625ns (89.974%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          2.568     2.815    trackforce_block_i/top_0/inst/gps_lfsr_inst/sw[0]
    SLICE_X40Y104        LUT3 (Prop_lut3_I1_O)        0.045     2.860 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[6]_INST_0/O
                         net (fo=1, routed)           0.058     2.918    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X40Y104        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.910     1.276    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y104        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.935ns  (logic 0.293ns (9.968%)  route 2.642ns (90.032%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          2.415     2.662    trackforce_block_i/top_0/inst/imux_lfsr_inst/sw[0]
    SLICE_X41Y101        LUT3 (Prop_lut3_I1_O)        0.045     2.707 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/x_o[6]_INST_0/O
                         net (fo=1, routed)           0.228     2.935    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X39Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.909     1.275    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.936ns  (logic 0.293ns (9.965%)  route 2.643ns (90.035%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          2.392     2.640    trackforce_block_i/top_0/inst/imux_lfsr_inst/sw[0]
    SLICE_X41Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.685 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/x_o[3]_INST_0/O
                         net (fo=1, routed)           0.251     2.936    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X39Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.910     1.276    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.542ns  (logic 0.747ns (21.090%)  route 2.795ns (78.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.946    trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y99         FDSE                                         r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDSE (Prop_fdse_C_Q)         0.419     3.365 r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=5, routed)           2.022     5.387    trackforce_block_i/top_0/inst/imux_lfsr_inst/imu_y_i[0]
    SLICE_X41Y100        LUT3 (Prop_lut3_I2_O)        0.328     5.715 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/y_o[0]_INST_0/O
                         net (fo=1, routed)           0.773     6.488    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X39Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.653     2.832    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.727ns  (logic 0.642ns (23.543%)  route 2.085ns (76.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.842     3.136    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X46Y108        FDRE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[4]/Q
                         net (fo=24, routed)          1.493     5.147    trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o[4]
    SLICE_X41Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.271 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[4]_INST_0/O
                         net (fo=1, routed)           0.592     5.863    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X39Y104        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.653     2.832    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y104        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.582ns  (logic 0.671ns (25.987%)  route 1.911ns (74.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.842     3.136    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X46Y108        FDRE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[7]/Q
                         net (fo=24, routed)          1.314     4.968    trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o[7]
    SLICE_X40Y104        LUT3 (Prop_lut3_I0_O)        0.153     5.121 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[7]_INST_0/O
                         net (fo=1, routed)           0.597     5.718    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X38Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.653     2.832    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.515ns  (logic 0.610ns (24.252%)  route 1.905ns (75.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.844     3.138    trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=5, routed)           1.134     4.728    trackforce_block_i/top_0/inst/imux_lfsr_inst/imu_y_i[5]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.154     4.882 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/y_o[5]_INST_0/O
                         net (fo=1, routed)           0.771     5.653    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X31Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.699     2.878    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.493ns  (logic 0.604ns (24.228%)  route 1.889ns (75.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.844     3.138    trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y103        FDRE                                         r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=16, routed)          1.442     5.036    trackforce_block_i/top_0/inst/gps_lfsr_inst/gps_byte_i[1]
    SLICE_X42Y108        LUT3 (Prop_lut3_I2_O)        0.148     5.184 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[1]_INST_0/O
                         net (fo=1, routed)           0.447     5.631    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X38Y108        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.831    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y108        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/imux_lfsr_inst/data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.476ns  (logic 0.642ns (25.934%)  route 1.834ns (74.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.844     3.138    trackforce_block_i/top_0/inst/imux_lfsr_inst/clk_i
    SLICE_X46Y102        FDRE                                         r  trackforce_block_i/top_0/inst/imux_lfsr_inst/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/data_o_reg[4]/Q
                         net (fo=5, routed)           1.127     4.783    trackforce_block_i/top_0/inst/imux_lfsr_inst/data_o_reg_n_0_[4]
    SLICE_X41Y102        LUT3 (Prop_lut3_I0_O)        0.124     4.907 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/x_o[4]_INST_0/O
                         net (fo=1, routed)           0.707     5.614    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X36Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.653     2.832    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/imux_lfsr_inst/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.458ns  (logic 0.667ns (27.133%)  route 1.791ns (72.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.844     3.138    trackforce_block_i/top_0/inst/imux_lfsr_inst/clk_i
    SLICE_X46Y101        FDRE                                         r  trackforce_block_i/top_0/inst/imux_lfsr_inst/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/data_o_reg[6]/Q
                         net (fo=5, routed)           0.991     4.647    trackforce_block_i/top_0/inst/imux_lfsr_inst/data_o_reg_n_0_[6]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.149     4.796 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/y_o[6]_INST_0/O
                         net (fo=1, routed)           0.800     5.596    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X35Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.654     2.833    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.379ns  (logic 0.576ns (24.209%)  route 1.803ns (75.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.843     3.137    trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y103        FDRE                                         r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=25, routed)          1.215     4.808    trackforce_block_i/top_0/inst/gps_lfsr_inst/gps_byte_i[3]
    SLICE_X40Y107        LUT3 (Prop_lut3_I2_O)        0.120     4.928 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[3]_INST_0/O
                         net (fo=1, routed)           0.589     5.516    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X37Y108        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.831    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y108        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/imux_lfsr_inst/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.351ns  (logic 0.642ns (27.302%)  route 1.709ns (72.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.844     3.138    trackforce_block_i/top_0/inst/imux_lfsr_inst/clk_i
    SLICE_X46Y102        FDRE                                         r  trackforce_block_i/top_0/inst/imux_lfsr_inst/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/data_o_reg[7]/Q
                         net (fo=6, routed)           0.956     4.612    trackforce_block_i/top_0/inst/imux_lfsr_inst/data_o_reg_n_0_[7]
    SLICE_X41Y102        LUT3 (Prop_lut3_I0_O)        0.124     4.736 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/x_o[7]_INST_0/O
                         net (fo=1, routed)           0.753     5.489    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X38Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.831    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.337ns  (logic 0.740ns (31.660%)  route 1.597ns (68.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.844     3.138    trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y103        FDSE                                         r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDSE (Prop_fdse_C_Q)         0.419     3.557 r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=9, routed)           1.302     4.859    trackforce_block_i/top_0/inst/gps_lfsr_inst/gps_byte_i[0]
    SLICE_X42Y107        LUT3 (Prop_lut3_I2_O)        0.321     5.180 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[0]_INST_0/O
                         net (fo=1, routed)           0.295     5.475    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X40Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.831    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.189ns (35.564%)  route 0.342ns (64.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.637     0.973    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X45Y107        FDRE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[1]/Q
                         net (fo=14, routed)          0.180     1.294    trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o[1]
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.048     1.342 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[1]_INST_0/O
                         net (fo=1, routed)           0.162     1.504    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X38Y108        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.909     1.275    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y108        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.563%)  route 0.385ns (67.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.639     0.975    trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=5, routed)           0.211     1.327    trackforce_block_i/top_0/inst/imux_lfsr_inst/imu_y_i[4]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.372 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/y_o[4]_INST_0/O
                         net (fo=1, routed)           0.174     1.546    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X41Y103        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.910     1.276    trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y103        FDRE                                         r  trackforce_block_i/axi_gpio_top_y/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.053%)  route 0.394ns (67.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.639     0.975    trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y102        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.109     1.225    trackforce_block_i/top_0/inst/imux_lfsr_inst/imu_x_i[7]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.270 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/x_o[7]_INST_0/O
                         net (fo=1, routed)           0.285     1.555    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X38Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.909     1.275    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.717%)  route 0.420ns (69.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.639     0.975    trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y100        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=6, routed)           0.169     1.285    trackforce_block_i/top_0/inst/imux_lfsr_inst/imu_x_i[3]
    SLICE_X41Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.330 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/x_o[3]_INST_0/O
                         net (fo=1, routed)           0.251     1.581    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X39Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.910     1.276    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y105        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.187ns (30.681%)  route 0.423ns (69.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.638     0.974    trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y103        FDRE                                         r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=25, routed)          0.305     1.420    trackforce_block_i/top_0/inst/gps_lfsr_inst/gps_byte_i[5]
    SLICE_X41Y106        LUT3 (Prop_lut3_I2_O)        0.046     1.466 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[5]_INST_0/O
                         net (fo=1, routed)           0.117     1.584    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X38Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.910     1.276    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.185ns (30.107%)  route 0.429ns (69.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.637     0.973    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X43Y108        FDRE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[0]/Q
                         net (fo=8, routed)           0.324     1.438    trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o[0]
    SLICE_X42Y107        LUT3 (Prop_lut3_I0_O)        0.044     1.482 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[0]_INST_0/O
                         net (fo=1, routed)           0.105     1.587    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X40Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.909     1.275    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.740%)  route 0.439ns (70.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.639     0.975    trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y102        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=6, routed)           0.158     1.274    trackforce_block_i/top_0/inst/imux_lfsr_inst/imu_x_i[4]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.319 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/x_o[4]_INST_0/O
                         net (fo=1, routed)           0.281     1.600    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X36Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.910     1.276    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y106        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.183ns (28.962%)  route 0.449ns (71.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.637     0.973    trackforce_block_i/top_0/inst/gps_lfsr_inst/clk_i
    SLICE_X43Y108        FDRE                                         r  trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o_reg[3]/Q
                         net (fo=24, routed)          0.225     1.339    trackforce_block_i/top_0/inst/gps_lfsr_inst/data_o[3]
    SLICE_X40Y107        LUT3 (Prop_lut3_I0_O)        0.042     1.381 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[3]_INST_0/O
                         net (fo=1, routed)           0.224     1.605    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X37Y108        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.909     1.275    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y108        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.364%)  route 0.447ns (70.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.638     0.974    trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y103        FDRE                                         r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=25, routed)          0.390     1.505    trackforce_block_i/top_0/inst/gps_lfsr_inst/gps_byte_i[6]
    SLICE_X40Y104        LUT3 (Prop_lut3_I2_O)        0.045     1.550 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/vel_o[6]_INST_0/O
                         net (fo=1, routed)           0.058     1.607    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X40Y104        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.910     1.276    trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y104        FDRE                                         r  trackforce_block_i/axi_gpio_top_vel/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.164%)  route 0.452ns (70.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.639     0.975    trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y102        FDRE                                         r  trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.224     1.340    trackforce_block_i/top_0/inst/imux_lfsr_inst/imu_x_i[6]
    SLICE_X41Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.385 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/x_o[6]_INST_0/O
                         net (fo=1, routed)           0.228     1.613    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X39Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.909     1.275    trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y107        FDRE                                         r  trackforce_block_i/axi_gpio_top_x/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            jd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.048ns  (logic 6.797ns (35.684%)  route 12.251ns (64.316%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          4.961     6.441    trackforce_block_i/top_0/inst/sevenSegCtl_inst/sw[1]
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.124     6.565 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.565    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_8_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.336 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry__0/O[2]
                         net (fo=23, routed)          1.221     8.557    trackforce_block_i/top_0/inst/imux_lfsr_inst/num_i0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.302     8.859 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5/O
                         net (fo=6, routed)           0.899     9.758    trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5_n_0
    SLICE_X48Y100        LUT3 (Prop_lut3_I0_O)        0.150     9.908 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.942    10.851    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd_4_sn_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I2_O)        0.326    11.177 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[4]_INST_0/O
                         net (fo=1, routed)           4.227    15.404    jd_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.644    19.048 r  jd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.048    jd[4]
    U14                                                               r  jd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            jd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.709ns  (logic 6.471ns (34.586%)  route 12.238ns (65.414%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          4.961     6.441    trackforce_block_i/top_0/inst/sevenSegCtl_inst/sw[1]
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.124     6.565 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.565    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_8_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.319 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry__0/O[0]
                         net (fo=23, routed)          1.278     8.597    trackforce_block_i/top_0/inst/imux_lfsr_inst/num_i0[4]
    SLICE_X46Y100        LUT6 (Prop_lut6_I3_O)        0.299     8.896 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[6]_INST_0_i_5/O
                         net (fo=2, routed)           0.721     9.616    trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[6]_INST_0_i_5_n_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.740 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.807    10.547    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd_6_sn_1
    SLICE_X49Y100        LUT5 (Prop_lut5_I2_O)        0.124    10.671 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[6]_INST_0/O
                         net (fo=1, routed)           4.472    15.143    jd_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.566    18.709 r  jd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.709    jd[6]
    V17                                                               r  jd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            jd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.121ns  (logic 6.564ns (36.224%)  route 11.557ns (63.776%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          4.961     6.441    trackforce_block_i/top_0/inst/sevenSegCtl_inst/sw[1]
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.124     6.565 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.565    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_8_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.336 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry__0/O[2]
                         net (fo=23, routed)          1.221     8.557    trackforce_block_i/top_0/inst/imux_lfsr_inst/num_i0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.302     8.859 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5/O
                         net (fo=6, routed)           0.814     9.673    trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.797 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.294    10.092    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd_5_sn_1
    SLICE_X46Y99         LUT5 (Prop_lut5_I2_O)        0.124    10.216 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[5]_INST_0/O
                         net (fo=1, routed)           4.266    14.482    jd_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.640    18.121 r  jd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.121    jd[5]
    U15                                                               r  jd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            jd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.099ns  (logic 6.462ns (35.705%)  route 11.636ns (64.295%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          4.961     6.441    trackforce_block_i/top_0/inst/sevenSegCtl_inst/sw[1]
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.124     6.565 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.565    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_8_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.319 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry__0/O[0]
                         net (fo=23, routed)          1.222     8.541    trackforce_block_i/top_0/inst/imux_lfsr_inst/num_i0[4]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.299     8.840 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[4]_INST_0_i_3/O
                         net (fo=5, routed)           1.065     9.904    trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[4]_INST_0_i_3_n_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.028 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.941    10.970    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd_2_sn_1
    SLICE_X45Y99         LUT5 (Prop_lut5_I2_O)        0.124    11.094 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[2]_INST_0/O
                         net (fo=1, routed)           3.447    14.541    jd_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.557    18.099 r  jd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.099    jd[2]
    P14                                                               r  jd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            jd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.061ns  (logic 6.455ns (35.737%)  route 11.607ns (64.263%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          4.961     6.441    trackforce_block_i/top_0/inst/sevenSegCtl_inst/sw[1]
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.124     6.565 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.565    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_8_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.336 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry__0/O[2]
                         net (fo=23, routed)          1.221     8.557    trackforce_block_i/top_0/inst/imux_lfsr_inst/num_i0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.302     8.859 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5/O
                         net (fo=6, routed)           1.044     9.903    trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I3_O)        0.124    10.027 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.689    10.716    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd_3_sn_1
    SLICE_X46Y100        LUT5 (Prop_lut5_I2_O)        0.124    10.840 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[3]_INST_0/O
                         net (fo=1, routed)           3.691    14.531    jd_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.530    18.061 r  jd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.061    jd[3]
    R14                                                               r  jd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            jd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.012ns  (logic 6.503ns (36.105%)  route 11.509ns (63.895%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          4.961     6.441    trackforce_block_i/top_0/inst/sevenSegCtl_inst/sw[1]
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.124     6.565 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.565    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_8_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.336 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry__0/O[2]
                         net (fo=23, routed)          1.221     8.557    trackforce_block_i/top_0/inst/imux_lfsr_inst/num_i0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.302     8.859 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5/O
                         net (fo=6, routed)           0.899     9.758    trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5_n_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.882 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.403    10.286    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd_1_sn_1
    SLICE_X49Y100        LUT5 (Prop_lut5_I2_O)        0.124    10.410 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[1]_INST_0/O
                         net (fo=1, routed)           4.024    14.433    jd_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.578    18.012 r  jd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.012    jd[1]
    T15                                                               r  jd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            jd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.595ns  (logic 6.488ns (36.875%)  route 11.107ns (63.125%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          4.961     6.441    trackforce_block_i/top_0/inst/sevenSegCtl_inst/sw[1]
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.124     6.565 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.565    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_8_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.319 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry__0/O[0]
                         net (fo=23, routed)          1.222     8.541    trackforce_block_i/top_0/inst/imux_lfsr_inst/num_i0[4]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.299     8.840 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[4]_INST_0_i_3/O
                         net (fo=5, routed)           1.056     9.896    trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[4]_INST_0_i_3_n_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.124    10.020 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.685    10.705    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd_0_sn_1
    SLICE_X47Y99         LUT5 (Prop_lut5_I2_O)        0.124    10.829 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[0]_INST_0/O
                         net (fo=1, routed)           3.183    14.011    jd_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.583    17.595 r  jd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.595    jd[0]
    T14                                                               r  jd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            je[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.931ns  (logic 5.622ns (33.207%)  route 11.309ns (66.793%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          5.855     7.335    trackforce_block_i/top_0/inst/gps_lfsr_inst/sw[0]
    SLICE_X45Y104        MUXF8 (Prop_muxf8_S_O)       0.273     7.608 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/je[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.824     8.432    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/je[1]_0
    SLICE_X48Y104        LUT5 (Prop_lut5_I4_O)        0.316     8.748 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/je[1]_INST_0/O
                         net (fo=1, routed)           4.629    13.378    je_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.554    16.931 r  je_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.931    je[1]
    W16                                                               r  je[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            je[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.796ns  (logic 5.264ns (31.343%)  route 11.532ns (68.657%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          6.013     7.493    trackforce_block_i/top_0/inst/gps_lfsr_inst/sw[0]
    SLICE_X43Y106        LUT5 (Prop_lut5_I3_O)        0.124     7.617 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/je[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.943     8.560    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/je_6_sn_1
    SLICE_X44Y102        LUT5 (Prop_lut5_I2_O)        0.124     8.684 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/je[6]_INST_0/O
                         net (fo=1, routed)           4.576    13.259    je_OBUF[6]
    T17                  OBUF (Prop_obuf_I_O)         3.537    16.796 r  je_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.796    je[6]
    T17                                                               r  je[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            je[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.511ns  (logic 5.694ns (34.483%)  route 10.818ns (65.517%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=59, routed)          6.020     7.500    trackforce_block_i/top_0/inst/gps_lfsr_inst/sw[0]
    SLICE_X43Y104        MUXF8 (Prop_muxf8_S_O)       0.273     7.773 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/je[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.809     8.581    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/je[4]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I4_O)        0.316     8.897 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/je[4]_INST_0/O
                         net (fo=1, routed)           3.989    12.886    je_OBUF[4]
    V13                  OBUF (Prop_obuf_I_O)         3.625    16.511 r  je_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.511    je[4]
    V13                                                               r  je[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            jc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.214ns  (logic 1.606ns (38.111%)  route 2.608ns (61.889%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=23, routed)          1.445     1.681    trackforce_block_i/top_0/inst/sevenSegCtl_inst/sw[0]
    SLICE_X54Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.726 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/jc[7]_INST_0/O
                         net (fo=1, routed)           1.162     2.888    jc_OBUF[7]
    U12                  OBUF (Prop_obuf_I_O)         1.325     4.214 r  jc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.214    jc[7]
    U12                                                               r  jc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.439ns  (logic 1.666ns (37.529%)  route 2.773ns (62.471%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=23, routed)          1.445     1.681    trackforce_block_i/top_0/inst/sevenSegCtl_inst/sw[0]
    SLICE_X54Y97         LUT2 (Prop_lut2_I0_O)        0.043     1.724 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/je[7]_INST_0/O
                         net (fo=2, routed)           1.328     3.052    je_OBUF[7]
    Y17                  OBUF (Prop_obuf_I_O)         1.388     4.439 r  je_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.439    je[7]
    Y17                                                               r  je[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            jd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.453ns  (logic 1.564ns (35.126%)  route 2.889ns (64.874%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=23, routed)          1.867     2.103    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/sw[0]
    SLICE_X47Y99         LUT5 (Prop_lut5_I1_O)        0.045     2.148 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[0]_INST_0/O
                         net (fo=1, routed)           1.022     3.170    jd_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.284     4.453 r  jd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.453    jd[0]
    T14                                                               r  jd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            jd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.468ns  (logic 1.538ns (34.436%)  route 2.929ns (65.564%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=23, routed)          1.742     1.977    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/sw[0]
    SLICE_X45Y99         LUT5 (Prop_lut5_I1_O)        0.045     2.022 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[2]_INST_0/O
                         net (fo=1, routed)           1.187     3.210    jd_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.468 r  jd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.468    jd[2]
    P14                                                               r  jd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.523ns  (logic 1.579ns (34.902%)  route 2.945ns (65.098%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=23, routed)          1.673     1.909    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/sw[0]
    SLICE_X48Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.954 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[3]_INST_0/O
                         net (fo=1, routed)           1.271     3.225    jc_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.298     4.523 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.523    jc[3]
    T10                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.573ns  (logic 1.585ns (34.665%)  route 2.988ns (65.335%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=23, routed)          1.754     1.990    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/sw[0]
    SLICE_X48Y101        LUT6 (Prop_lut6_I1_O)        0.045     2.035 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[2]_INST_0/O
                         net (fo=1, routed)           1.234     3.268    jc_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.305     4.573 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.573    jc[2]
    T11                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.582ns  (logic 1.538ns (33.557%)  route 3.044ns (66.443%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=23, routed)          1.912     2.147    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/sw[0]
    SLICE_X44Y102        LUT5 (Prop_lut5_I1_O)        0.045     2.192 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/je[2]_INST_0/O
                         net (fo=1, routed)           1.133     3.325    je_OBUF[2]
    J15                  OBUF (Prop_obuf_I_O)         1.257     4.582 r  je_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.582    je[2]
    J15                                                               r  je[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.652ns  (logic 1.659ns (35.657%)  route 2.993ns (64.344%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=23, routed)          1.673     1.909    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/sw[0]
    SLICE_X48Y98         LUT4 (Prop_lut4_I3_O)        0.042     1.951 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[6]_INST_0/O
                         net (fo=1, routed)           1.320     3.271    jc_OBUF[6]
    T12                  OBUF (Prop_obuf_I_O)         1.381     4.652 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.652    jc[6]
    T12                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            jd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.660ns  (logic 1.511ns (32.430%)  route 3.149ns (67.570%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=23, routed)          1.840     2.076    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/sw[0]
    SLICE_X46Y100        LUT5 (Prop_lut5_I1_O)        0.045     2.121 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[3]_INST_0/O
                         net (fo=1, routed)           1.308     3.429    jd_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.660 r  jd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.660    jd[3]
    R14                                                               r  jd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.706ns  (logic 1.624ns (34.508%)  route 3.082ns (65.492%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=23, routed)          1.879     2.115    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/sw[0]
    SLICE_X48Y101        LUT6 (Prop_lut6_I1_O)        0.045     2.160 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[5]_INST_0/O
                         net (fo=1, routed)           1.202     3.362    jc_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         1.343     4.706 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.706    jc[5]
    Y14                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.212ns  (logic 5.639ns (39.680%)  route 8.573ns (60.320%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.946    trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=5, routed)           1.283     4.685    trackforce_block_i/top_0/inst/sevenSegCtl_inst/imu_y_i[2]
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.124     4.809 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.809    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.207 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.207    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.446 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry__0/O[2]
                         net (fo=23, routed)          1.221     6.667    trackforce_block_i/top_0/inst/imux_lfsr_inst/num_i0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.302     6.969 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5/O
                         net (fo=6, routed)           0.899     7.868    trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5_n_0
    SLICE_X48Y100        LUT3 (Prop_lut3_I0_O)        0.150     8.018 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.942     8.961    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd_4_sn_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I2_O)        0.326     9.287 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[4]_INST_0/O
                         net (fo=1, routed)           4.227    13.514    jd_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.644    17.158 r  jd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.158    jd[4]
    U14                                                               r  jd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.873ns  (logic 5.313ns (38.297%)  route 8.560ns (61.703%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.946    trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=5, routed)           1.283     4.685    trackforce_block_i/top_0/inst/sevenSegCtl_inst/imu_y_i[2]
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.124     4.809 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.809    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.207 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.207    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.429 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry__0/O[0]
                         net (fo=23, routed)          1.278     6.707    trackforce_block_i/top_0/inst/imux_lfsr_inst/num_i0[4]
    SLICE_X46Y100        LUT6 (Prop_lut6_I3_O)        0.299     7.006 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[6]_INST_0_i_5/O
                         net (fo=2, routed)           0.721     7.726    trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[6]_INST_0_i_5_n_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.850 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.807     8.657    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd_6_sn_1
    SLICE_X49Y100        LUT5 (Prop_lut5_I2_O)        0.124     8.781 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[6]_INST_0/O
                         net (fo=1, routed)           4.472    13.253    jd_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.566    16.819 r  jd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.819    jd[6]
    V17                                                               r  jd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            je[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.187ns  (logic 4.893ns (37.100%)  route 8.295ns (62.900%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.843     3.137    trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y103        FDRE                                         r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=25, routed)          1.826     5.419    trackforce_block_i/top_0/inst/gps_lfsr_inst/gps_byte_i[4]
    SLICE_X44Y107        LUT6 (Prop_lut6_I4_O)        0.124     5.543 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/je[5]_INST_0_i_9/O
                         net (fo=3, routed)           0.458     6.001    trackforce_block_i/top_0/inst/gps_lfsr_inst/je[5]_INST_0_i_9_n_0
    SLICE_X44Y107        LUT3 (Prop_lut3_I0_O)        0.124     6.125 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/je[4]_INST_0_i_4/O
                         net (fo=5, routed)           0.855     6.980    trackforce_block_i/top_0/inst/gps_lfsr_inst/je[4]_INST_0_i_4_n_0
    SLICE_X43Y107        LUT5 (Prop_lut5_I0_O)        0.124     7.104 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/je[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.104    trackforce_block_i/top_0/inst/gps_lfsr_inst/je[1]_INST_0_i_3_n_0
    SLICE_X43Y107        MUXF7 (Prop_muxf7_I0_O)      0.212     7.316 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/je[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.527     7.843    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/je_1_sn_1
    SLICE_X48Y104        LUT5 (Prop_lut5_I2_O)        0.299     8.142 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/je[1]_INST_0/O
                         net (fo=1, routed)           4.629    12.771    je_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.554    16.324 r  je_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.324    je[1]
    W16                                                               r  je[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.285ns  (logic 5.407ns (40.696%)  route 7.879ns (59.304%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.946    trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=5, routed)           1.283     4.685    trackforce_block_i/top_0/inst/sevenSegCtl_inst/imu_y_i[2]
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.124     4.809 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.809    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.207 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.207    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.446 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry__0/O[2]
                         net (fo=23, routed)          1.221     6.667    trackforce_block_i/top_0/inst/imux_lfsr_inst/num_i0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.302     6.969 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5/O
                         net (fo=6, routed)           0.814     7.783    trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.907 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.294     8.202    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd_5_sn_1
    SLICE_X46Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.326 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[5]_INST_0/O
                         net (fo=1, routed)           4.266    12.592    jd_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.640    16.231 r  jd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.231    jd[5]
    U15                                                               r  jd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.263ns  (logic 5.304ns (39.995%)  route 7.958ns (60.005%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.946    trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=5, routed)           1.283     4.685    trackforce_block_i/top_0/inst/sevenSegCtl_inst/imu_y_i[2]
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.124     4.809 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.809    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.207 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.207    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.429 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry__0/O[0]
                         net (fo=23, routed)          1.222     6.651    trackforce_block_i/top_0/inst/imux_lfsr_inst/num_i0[4]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.299     6.950 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[4]_INST_0_i_3/O
                         net (fo=5, routed)           1.065     8.014    trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[4]_INST_0_i_3_n_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124     8.138 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.941     9.080    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd_2_sn_1
    SLICE_X45Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.204 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[2]_INST_0/O
                         net (fo=1, routed)           3.447    12.651    jd_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.557    16.209 r  jd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.209    jd[2]
    P14                                                               r  jd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.225ns  (logic 5.297ns (40.051%)  route 7.928ns (59.949%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.946    trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=5, routed)           1.283     4.685    trackforce_block_i/top_0/inst/sevenSegCtl_inst/imu_y_i[2]
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.124     4.809 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.809    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.207 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.207    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.446 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry__0/O[2]
                         net (fo=23, routed)          1.221     6.667    trackforce_block_i/top_0/inst/imux_lfsr_inst/num_i0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.302     6.969 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5/O
                         net (fo=6, routed)           1.044     8.013    trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I3_O)        0.124     8.137 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.689     8.826    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd_3_sn_1
    SLICE_X46Y100        LUT5 (Prop_lut5_I2_O)        0.124     8.950 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[3]_INST_0/O
                         net (fo=1, routed)           3.691    12.641    jd_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.530    16.171 r  jd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.171    jd[3]
    R14                                                               r  jd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.176ns  (logic 5.345ns (40.570%)  route 7.830ns (59.430%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.652     2.946    trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  trackforce_block_i/axi_gpio_imuy/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=5, routed)           1.283     4.685    trackforce_block_i/top_0/inst/sevenSegCtl_inst/imu_y_i[2]
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.124     4.809 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.809    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.207 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.207    trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.446 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/num_i0_carry__0/O[2]
                         net (fo=23, routed)          1.221     6.667    trackforce_block_i/top_0/inst/imux_lfsr_inst/num_i0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.302     6.969 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5/O
                         net (fo=6, routed)           0.899     7.868    trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[5]_INST_0_i_5_n_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124     7.992 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jd[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.403     8.396    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd_1_sn_1
    SLICE_X49Y100        LUT5 (Prop_lut5_I2_O)        0.124     8.520 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[1]_INST_0/O
                         net (fo=1, routed)           4.024    12.543    jd_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.578    16.122 r  jd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.122    jd[1]
    T15                                                               r  jd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            je[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.895ns  (logic 4.881ns (37.849%)  route 8.015ns (62.151%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.843     3.137    trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y103        FDRE                                         r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=25, routed)          1.452     5.045    trackforce_block_i/top_0/inst/gps_lfsr_inst/gps_byte_i[3]
    SLICE_X41Y107        LUT6 (Prop_lut6_I1_O)        0.124     5.169 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/je[6]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     5.169    trackforce_block_i/top_0/inst/gps_lfsr_inst/je[6]_INST_0_i_20_n_0
    SLICE_X41Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     5.386 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/je[6]_INST_0_i_14/O
                         net (fo=2, routed)           0.781     6.167    trackforce_block_i/top_0/inst/gps_lfsr_inst/je[6]_INST_0_i_14_n_0
    SLICE_X43Y106        LUT5 (Prop_lut5_I3_O)        0.299     6.466 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/je[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.263     6.729    trackforce_block_i/top_0/inst/gps_lfsr_inst/je[6]_INST_0_i_5_n_0
    SLICE_X43Y106        LUT5 (Prop_lut5_I4_O)        0.124     6.853 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/je[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.943     7.796    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/je_6_sn_1
    SLICE_X44Y102        LUT5 (Prop_lut5_I2_O)        0.124     7.920 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/je[6]_INST_0/O
                         net (fo=1, routed)           4.576    12.496    je_OBUF[6]
    T17                  OBUF (Prop_obuf_I_O)         3.537    16.032 r  je_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.032    je[6]
    T17                                                               r  je[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.855ns  (logic 4.961ns (38.591%)  route 7.894ns (61.409%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.844     3.138    trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y100        FDSE                                         r  trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDSE (Prop_fdse_C_Q)         0.456     3.594 f  trackforce_block_i/axi_gpio_imux/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=5, routed)           0.976     4.570    trackforce_block_i/top_0/inst/imux_lfsr_inst/imu_x_i[0]
    SLICE_X42Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.694 r  trackforce_block_i/top_0/inst/imux_lfsr_inst/jc[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.173     4.867    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[5]_INST_0_i_5_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I2_O)        0.124     4.991 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[5]_INST_0_i_7/O
                         net (fo=2, routed)           1.018     6.009    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[5]_INST_0_i_7_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.133 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[5]_INST_0_i_4/O
                         net (fo=2, routed)           0.897     7.030    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[5]_INST_0_i_4_n_0
    SLICE_X42Y100        LUT5 (Prop_lut5_I0_O)        0.150     7.180 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[5]_INST_0_i_2/O
                         net (fo=2, routed)           0.762     7.942    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[5]_INST_0_i_2_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I2_O)        0.328     8.270 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[4]_INST_0/O
                         net (fo=1, routed)           4.069    12.338    jc_OBUF[4]
    W14                  OBUF (Prop_obuf_I_O)         3.655    15.993 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.993    jc[4]
    W14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            je[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.759ns  (logic 4.577ns (35.873%)  route 8.182ns (64.127%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.843     3.137    trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y103        FDRE                                         r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  trackforce_block_i/axi_gpio_gps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=25, routed)          1.826     5.419    trackforce_block_i/top_0/inst/gps_lfsr_inst/gps_byte_i[4]
    SLICE_X44Y107        LUT6 (Prop_lut6_I4_O)        0.124     5.543 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/je[5]_INST_0_i_9/O
                         net (fo=3, routed)           0.458     6.001    trackforce_block_i/top_0/inst/gps_lfsr_inst/je[5]_INST_0_i_9_n_0
    SLICE_X44Y107        LUT3 (Prop_lut3_I0_O)        0.124     6.125 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/je[4]_INST_0_i_4/O
                         net (fo=5, routed)           0.898     7.023    trackforce_block_i/top_0/inst/gps_lfsr_inst/je[4]_INST_0_i_4_n_0
    SLICE_X42Y107        LUT5 (Prop_lut5_I3_O)        0.124     7.147 r  trackforce_block_i/top_0/inst/gps_lfsr_inst/je[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.010     8.158    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/je_4_sn_1
    SLICE_X44Y102        LUT5 (Prop_lut5_I2_O)        0.124     8.282 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/je[4]_INST_0/O
                         net (fo=1, routed)           3.989    12.271    je_OBUF[4]
    V13                  OBUF (Prop_obuf_I_O)         3.625    15.896 r  je_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.896    je[4]
    V13                                                               r  je[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gps_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.369ns (49.503%)  route 1.397ns (50.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.555     0.891    trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X43Y90         FDSE                                         r  trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDSE (Prop_fdse_C_Q)         0.141     1.032 r  trackforce_block_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.397     2.429    gps_txd_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.228     3.657 r  gps_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.657    gps_txd
    K16                                                               r  gps_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imu_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.465ns (51.752%)  route 1.366ns (48.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.555     0.891    trackforce_block_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X48Y94         FDSE                                         r  trackforce_block_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDSE (Prop_fdse_C_Q)         0.141     1.032 r  trackforce_block_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.366     2.398    imu_txd_OBUF
    K14                  OBUF (Prop_obuf_I_O)         1.324     3.722 r  imu_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.722    imu_txd
    K14                                                               r  imu_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.925ns  (logic 1.524ns (52.105%)  route 1.401ns (47.895%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.556     0.892    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/clk_i
    SLICE_X48Y98         FDRE                                         r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[2]/Q
                         net (fo=11, routed)          0.130     1.149    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg_n_0_[2]
    SLICE_X48Y98         LUT5 (Prop_lut5_I2_O)        0.098     1.247 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[3]_INST_0/O
                         net (fo=1, routed)           1.271     2.519    jc_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.817 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.817    jc[3]
    T10                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.964ns  (logic 1.580ns (53.300%)  route 1.384ns (46.700%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.556     0.892    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/clk_i
    SLICE_X48Y98         FDRE                                         r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[1]/Q
                         net (fo=12, routed)          0.233     1.266    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg_n_0_[1]
    SLICE_X48Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.311 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.129     1.440    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[0]_INST_0_i_1_n_0
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.110     1.550 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[0]_INST_0/O
                         net (fo=1, routed)           1.022     2.572    jd_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.284     3.855 r  jd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.855    jd[0]
    T14                                                               r  jd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/sevenSegCtl_inst/digsel_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.030ns  (logic 1.417ns (46.761%)  route 1.613ns (53.239%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.556     0.892    trackforce_block_i/top_0/inst/sevenSegCtl_inst/clk_i
    SLICE_X49Y97         FDRE                                         r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/digsel_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/digsel_i_reg/Q
                         net (fo=21, routed)          0.305     1.337    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_o_ani_w[0]
    SLICE_X46Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.382 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[3]_INST_0/O
                         net (fo=1, routed)           1.308     2.691    jd_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.921 r  jd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.921    jd[3]
    R14                                                               r  jd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/sevenSegCtl_inst/digsel_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.032ns  (logic 1.511ns (49.847%)  route 1.521ns (50.153%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.556     0.892    trackforce_block_i/top_0/inst/sevenSegCtl_inst/clk_i
    SLICE_X49Y97         FDRE                                         r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/digsel_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/digsel_i_reg/Q
                         net (fo=21, routed)          0.358     1.391    trackforce_block_i/top_0/inst/sevenSegCtl_inst/seg_o_ani_w[7]
    SLICE_X54Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.436 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/jc[7]_INST_0/O
                         net (fo=1, routed)           1.162     2.598    jc_OBUF[7]
    U12                  OBUF (Prop_obuf_I_O)         1.325     3.924 r  jc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.924    jc[7]
    U12                                                               r  jc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.060ns  (logic 1.610ns (52.624%)  route 1.450ns (47.376%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.556     0.892    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/clk_i
    SLICE_X48Y98         FDRE                                         r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[2]/Q
                         net (fo=11, routed)          0.130     1.149    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg_n_0_[2]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.101     1.250 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[6]_INST_0/O
                         net (fo=1, routed)           1.320     2.570    jc_OBUF[6]
    T12                  OBUF (Prop_obuf_I_O)         1.381     3.951 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.951    jc[6]
    T12                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/sevenSegCtl_inst/digsel_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.073ns  (logic 1.444ns (46.994%)  route 1.629ns (53.006%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.556     0.892    trackforce_block_i/top_0/inst/sevenSegCtl_inst/clk_i
    SLICE_X49Y97         FDRE                                         r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/digsel_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/digsel_i_reg/Q
                         net (fo=21, routed)          0.441     1.474    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_o_ani_w[0]
    SLICE_X45Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.519 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jd[2]_INST_0/O
                         net (fo=1, routed)           1.187     2.706    jd_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.964 r  jd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.964    jd[2]
    P14                                                               r  jd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            je[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.143ns  (logic 1.488ns (47.348%)  route 1.655ns (52.652%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.556     0.892    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/clk_i
    SLICE_X48Y98         FDRE                                         r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[1]/Q
                         net (fo=12, routed)          0.233     1.266    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg_n_0_[1]
    SLICE_X48Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.311 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.289     1.600    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[2]_INST_0_i_1_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.045     1.645 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/je[2]_INST_0/O
                         net (fo=1, routed)           1.133     2.777    je_OBUF[2]
    J15                  OBUF (Prop_obuf_I_O)         1.257     4.034 r  je_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.034    je[2]
    J15                                                               r  je[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 1.536ns (48.836%)  route 1.609ns (51.164%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.556     0.892    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/clk_i
    SLICE_X48Y98         FDRE                                         r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg[1]/Q
                         net (fo=12, routed)          0.233     1.266    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/seg_index_reg_n_0_[1]
    SLICE_X48Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.311 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.142     1.453    trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[2]_INST_0_i_1_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.498 r  trackforce_block_i/top_0/inst/sevenSegCtl_inst/aniInst/jc[2]_INST_0/O
                         net (fo=1, routed)           1.234     2.732    jc_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.305     4.036 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.036    jc[2]
    T11                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------





