system_link --xo /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/_x.hw.zedboard_202020_1/lsal.xo -keep --xpfm /opt/Xilinx/Vitis/2020.2/platforms/zedboard_202020_1/zedboard_202020_1.xpfm --target hw --output_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int --temp_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link
cf2sw -sdsl /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/sdsl.dat -rtd /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/cf2sw.rtd -nofilter /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/cf2sw_full.rtd -xclbin /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xclbin_orig.xml -o /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xclbin_orig.1.xml
rtd2SystemDiagram
vpl -t hw -f zedboard_202020_1 -g --remote_ip_cache /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/.ipcache -s --output_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int --log_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/logs/link --report_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/reports/link --config /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/vplConfig.ini -k /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link --no-info --iprepo /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xo/ip_repo/xilinx_com_hls_compute_matrices_1_0 --messageDb /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/run_link/vpl.pb /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/dr.bd.tcl
rtdgen
xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal_xml.rtd --add-section BUILD_METADATA:JSON:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal.xml --add-section SYSTEM_METADATA:RAW:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_zedboard_202020_1_202020_1 --output /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/./build_dir.hw.zedboard_202020_1/lsal.xclbin
xclbinutil --quiet --force --info /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/./build_dir.hw.zedboard_202020_1/lsal.xclbin.info --input /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/./build_dir.hw.zedboard_202020_1/lsal.xclbin

