_cqa_text_report = {
  paths = {
    {
      hint = {
        {
          title = "Type of elements and instruction set",
          txt = "195 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n",
        },
        {
          title = "Matching between your loop (in the source code) and the binary loop",
          txt = "The binary loop is composed of 195 FP arithmetical operations:\n - 70: addition or subtraction\n - 125: multiply\nThe binary loop is loading 1784 bytes (223 double precision FP elements).\nThe binary loop is storing 1720 bytes (215 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.06 FP operations per loaded or stored byte.",
        },
        {
          workaround = "Unroll your loop if trip count is significantly higher than target unroll factor and if some data references are common to consecutive iterations. This can be done manually. Or by recompiling with -funroll-loops and/or -floop-unroll-and-jam.",
          title = "Unroll opportunity",
          txt = "Loop is data access bound.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 583\nnb uops            : 582\nloop length        : 4237\nused x86 registers : 5\nused mmx registers : 0\nused xmm registers : 16\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 149\nADD-SUB / MUL ratio: 0.56\n",
        },
        {
          title = "Front-end",
          txt = "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 145.50 cycles\nfront end            : 145.50 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | P0     | P1    | P2     | P3     | P4     | P5\n----------------------------------------------------------\nuops   | 125.00 | 70.00 | 219.00 | 219.00 | 215.00 | 29.00\ncycles | 125.00 | 70.00 | 219.00 | 219.00 | 215.00 | 29.00\n\nCycles executing div or sqrt instructions: NA\nLongest recurrence chain latency (RecMII): 1.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 145.50\nDispatch  : 219.00\nData deps.: 1.00\nOverall L1: 219.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "all     : 4%\nload    : 0%\nstore   : 0%\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 100%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "all     : 26%\nload    : 25%\nstore   : 25%\nmul     : 25%\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 50%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 219.00 cycles. At this rate:\n - 25% of peak load performance is reached (8.15 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 49% of peak store performance is reached (7.85 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Found no such bottlenecks.",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the loop is: 167db\n\nInstruction                          | Nb FU | P0   | P1   | P2   | P3   | P4 | P5   | Latency | Recip. throughput\n------------------------------------------------------------------------------------------------------------------\nVMOVSD 0x2b8(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x308(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x310(%RSP),%XMM13            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x238(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x318(%RSP),%XMM11            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x8(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x320(%RSP),%XMM10            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM13,0x240(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x330(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM11,0x10(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x338(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM10,0x248(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x340(%RSP),%XMM13            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x250(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x328(%RSP),%XMM9             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x20(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x348(%RSP),%XMM11            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM13,0x258(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x350(%RSP),%XMM10            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM9,0x18(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x370(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM11,0x90(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x380(%RSP),%XMM13            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM10,0x260(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x360(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x270(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM13,0x278(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x358(%RSP),%XMM9             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x368(%RSP),%XMM10            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x268(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x378(%RSP),%XMM11            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x388(%RSP),%XMM13            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x390(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x398(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x280(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3a0(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x28(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3a8(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x288(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3b0(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x30(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3b8(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x290(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3c0(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x38(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3c8(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x298(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3d0(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x40(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3d8(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x2a0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3e0(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x48(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3e8(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x2a8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3f0(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,(%RSP)                 | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3f8(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x300(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x400(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x88(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x408(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x2f8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM12,0x80(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x410(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x418(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x50(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x2f0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x420(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x468(%RSP),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x78(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x2e8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x428(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x430(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x2c8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x460(%RSP),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x70(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x2e0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x438(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x440(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x2c0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM12,0x68(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x448(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x2d8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x450(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x60(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x458(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x2d0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x470(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x58(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,0x2b8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x2b0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x230(%RSP),%XMM7,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nADD $0x258,%RAX                      | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nADD $0xc8,%R14                       | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMULSD 0x160(%RSP),%XMM6,%XMM8       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nADD $0xc8,%R15                       | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMULSD %XMM15,%XMM7,%XMM15           | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM6,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM1,%XMM12           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM8,%XMM12,%XMM2            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x208(%RSP),%XMM7,%XMM12      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD 0x98(%RSP),%XMM2,%XMM1        | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMULSD 0x1d0(%RSP),%XMM6,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM1,-0x258(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM14,%XMM12,%XMM8           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVXORPD %XMM14,%XMM15,%XMM12          | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM2,%XMM8,%XMM1             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x228(%RSP),%XMM7,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM12,%XMM8            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x1a0(%RSP),%XMM7,%XMM0       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM1,-0x230(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x1c0(%RSP),%XMM6,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM8,-0x208(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM14,%XMM2,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD 0x200(%RSP),%XMM6,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM0,%XMM8            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD 0x220(%RSP),%XMM6,%XMM0       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM15,%XMM12           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x180(%RSP),%XMM7,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM8,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x158(%RSP),%XMM7,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM12,-0x1e0(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM14,%XMM1,%XMM12           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM0,%XMM12,%XMM8            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM15,-0x1b8(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x138(%RSP),%XMM6,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM2,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD 0x218(%RSP),%XMM7,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM8,-0x250(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x478(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM15,%XMM12           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x1f8(%RSP),%XMM6,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM2,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM8,%XMM12,%XMM0            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM15,%XMM12           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x198(%RSP),%XMM6,%XMM15      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x228(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x1b8(%RSP),%XMM7,%XMM0       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM12,-0x200(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x210(%RSP),%XMM7,%XMM12      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM0,%XMM2            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM15,%XMM2,%XMM1            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x178(%RSP),%XMM6,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM12,%XMM0           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM1,-0x1d8(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x1f0(%RSP),%XMM7,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x150(%RSP),%XMM6,%XMM0       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM1,%XMM12           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM15,-0x1b0(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM12,%XMM2            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM2,-0x248(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x1c8(%RSP),%XMM7,%XMM15      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x130(%RSP),%XMM6,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x1e8(%RSP),%XMM7,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM15,%XMM12          | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM1,%XMM12,%XMM0            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x1b0(%RSP),%XMM6,%XMM12      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM2,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD 0x190(%RSP),%XMM7,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x220(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM12,%XMM15,%XMM1           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x170(%RSP),%XMM6,%XMM12      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD 0xa0(%RSP),%XMM1,%XMM0        | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVXORPD %XMM14,%XMM2,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM0,-0x1f8(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0xc0(%RSP),%XMM7,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM12,%XMM15,%XMM1           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x148(%RSP),%XMM6,%XMM15      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM1,-0x1d0(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x1e0(%RSP),%XMM7,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM0,%XMM2            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM15,%XMM2,%XMM12           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x128(%RSP),%XMM6,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM1,%XMM0            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM12,-0x1a8(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x1a8(%RSP),%XMM6,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x1d8(%RSP),%XMM7,%XMM12      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM15,-0x240(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x188(%RSP),%XMM7,%XMM15      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM12,%XMM0           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM1,%XMM0,%XMM2             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x168(%RSP),%XMM6,%XMM0       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0x218(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x140(%RSP),%XMM7,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM15,%XMM12          | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM0,%XMM12,%XMM1            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0xd0(%RSP),%XMM6,%XMM12       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM2,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM1,-0x1f0(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x120(%RSP),%XMM7,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM12,%XMM15,%XMM0           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x118(%RSP),%XMM6,%XMM12      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD 0xa8(%RSP),%XMM0,%XMM1        | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVXORPD %XMM14,%XMM2,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM1,-0x1c8(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0xf8(%RSP),%XMM7,%XMM1        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM12,%XMM15,%XMM0           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0xf0(%RSP),%XMM6,%XMM15       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x1a0(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM14,%XMM1,%XMM2            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM15,%XMM2,%XMM12           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM12,-0x238(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0xe0(%RSP),%XMM7,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0xd8(%RSP),%XMM6,%XMM1        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x110(%RSP),%XMM7,%XMM12      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM0,%XMM2            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM1,%XMM2,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x100(%RSP),%XMM6,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM12,%XMM0           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM15,-0x210(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0xe8(%RSP),%XMM7,%XMM15       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM0,%XMM1             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0xb8(%RSP),%XMM6,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM1,-0x1e8(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM14,%XMM15,%XMM12          | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD 0x108(%RSP),%XMM7,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM12,%XMM2            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0xc8(%RSP),%XMM6,%XMM12       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM1,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD 0x8(%RSP),%XMM5,%XMM1         | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0x1c0(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM12,%XMM15,%XMM0           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD 0xb0(%RSP),%XMM0,%XMM2        | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMULSD 0x10(%RSP),%XMM5,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDSD %XMM3,%XMM1,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x20(%RSP),%XMM5,%XMM1        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDSD 0x480(%RSP),%XMM15,%XMM12     | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMOVSD %XMM2,-0x198(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x90(%RSP),%XMM5,%XMM15       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x18(%RSP),%XMM5,%XMM2        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM12,-0x190(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM9,%XMM5,%XMM12            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x168(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM10,%XMM5,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM1,-0x118(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,-0xf0(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM11,%XMM5,%XMM15           | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0x140(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM12,-0x188(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM13,%XMM5,%XMM12           | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVADDSD %XMM3,%XMM0,%XMM2             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x28(%RSP),%XMM5,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDSD 0x488(%RSP),%XMM2,%XMM1       | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMULSD 0x30(%RSP),%XMM5,%XMM2        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM15,-0x138(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,-0x160(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM12,-0x110(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,-0xe8(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,-0x180(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x40(%RSP),%XMM5,%XMM15       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x38(%RSP),%XMM5,%XMM1        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x48(%RSP),%XMM5,%XMM2        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDSD %XMM3,%XMM15,%XMM12           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x88(%RSP),%XMM5,%XMM15       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDSD 0x490(%RSP),%XMM12,%XMM0      | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMOVSD %XMM1,-0x158(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,-0x108(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD (%RSP),%XMM5,%XMM1            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x80(%RSP),%XMM5,%XMM12       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x130(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x78(%RSP),%XMM5,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x70(%RSP),%XMM5,%XMM2        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM15,-0x178(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,-0xe0(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM12,-0x150(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x68(%RSP),%XMM5,%XMM12       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x128(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x60(%RSP),%XMM5,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDSD %XMM3,%XMM2,%XMM1             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x58(%RSP),%XMM5,%XMM2        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDSD 0x498(%RSP),%XMM1,%XMM15      | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMULSD 0x50(%RSP),%XMM5,%XMM1        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM12,-0xd8(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x2b8(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,-0x170(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM4,%XMM5,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM15,-0x100(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM12,%XMM5,%XMM15           | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0x148(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,-0x120(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVADDSD %XMM3,%XMM0,%XMM2             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVADDSD 0x4a0(%RSP),%XMM2,%XMM1       | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMOVSD %XMM15,-0xf8(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0xc8(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0xc8(%R14),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,-0xd0(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM15,0x2b8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,0x308(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0xa0(%R15),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD 0x98(%RSP),%XMM15,%XMM2       | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMOVSD -0xa0(%R14),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x318(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0xc8(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x78(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x310(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM1,%XMM6,%XMM15            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,0x328(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM0,%XMM1            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x78(%R14),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x320(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM15            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM1,-0xa0(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x50(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x338(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM15,%XMM0            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x50(%R14),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x28(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x330(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,-0x78(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,0x348(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x28(%R14),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0xc0(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x340(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,-0x50(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM15            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,0x358(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM15,%XMM0            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0xc0(%R14),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0x98(%R14),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x350(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,-0x28(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,0x360(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x98(%R15),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x368(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,-0xc0(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM1,%XMM6,%XMM15            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM0,%XMM2            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM8,%XMM2,%XMM8             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM8,-0x98(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x70(%R14),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0x70(%R15),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x370(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM1,%XMM7,%XMM2             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM15,0x378(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM6,%XMM8            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x48(%R14),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x380(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM8,%XMM2,%XMM1             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x48(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0x20(%R15),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x388(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,-0x70(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x20(%R14),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x398(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,0x390(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0xb8(%R14),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM8,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0xb8(%R15),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x3a0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,-0x48(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x3a8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x90(%R15),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x3b8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,-0x20(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM8,%XMM6,%XMM15            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x90(%R14),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x3b0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM0,%XMM2            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM8,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0xb8(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM1,%XMM6,%XMM2             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x68(%R14),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x3c0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM2,%XMM0,%XMM8             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM1,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM8,-0x90(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x68(%R15),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x3c8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM8,%XMM6,%XMM2             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM0,%XMM1             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x40(%R14),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD 0xa0(%RSP),%XMM1,%XMM8        | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM2             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM8,-0x68(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x40(%R15),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x3d0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x18(%R14),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x3d8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM6,%XMM1            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x18(%R15),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x3e0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,0x3e8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM2,%XMM8             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM2             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM15,%XMM6,%XMM1            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0xb0(%R15),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,-0x40(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,0x3f8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM2,%XMM8             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0xb0(%R14),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0x88(%R15),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x3f0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM2,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM8,-0x18(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM6,%XMM8            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x88(%R14),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x408(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,0x400(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM8,%XMM0,%XMM2             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x60(%R15),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM1,%XMM6,%XMM8             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x60(%R14),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x418(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,-0xb0(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,0x410(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM8,%XMM0,%XMM2             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM1,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x38(%R15),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x428(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,-0x88(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM6,%XMM2            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x38(%R14),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x420(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM2,%XMM0,%XMM1             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM8,%XMM6,%XMM2             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x10(%R14),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,-0x60(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM2,%XMM0,%XMM1             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x10(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM8,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD 0xa8(%RSP),%XMM1,%XMM15       | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM15,-0x38(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x430(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0xa8(%R14),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x438(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0xa8(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x440(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM8,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x80(%R14),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x448(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x80(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x450(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,-0x10(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,0x458(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,0xc8(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x8(%R15),%XMM4              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0xb8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM8,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x58(%R14),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,-0xa8(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM2,%XMM7,%XMM8             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x58(%R15),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM1,%XMM6,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM15,-0x80(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM8,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x30(%R14),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x460(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM8,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM15,-0x58(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x30(%R15),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x468(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM6,%XMM8            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM8,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x8(%R14),%XMM0              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x470(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM8             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM15,-0x30(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM4,%XMM6,%XMM15            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM8,%XMM0            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x2b0(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD 0xb0(%RSP),%XMM0,%XMM8        | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMOVSD 0x2c0(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x108(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,-0x8(%RAX)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x50(%RSP),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0xe8(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x100(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x58(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x2c8(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0xd8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x60(%RSP),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x110(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x68(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x2d0(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0xf0(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM12,0x118(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x70(%RSP),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0xe0(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x78(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x2d8(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0xd0(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x2e0(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x168(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x80(%RSP),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0xf8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,0x120(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x2e8(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x2f0(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x1a8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,0x140(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD (%RSP),%XMM8                  | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x88(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x188(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x2f8(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x148(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x300(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x128(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,0x1d8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,0x1e0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x2a8(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM13,0x198(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x48(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0xc0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x40(%RSP),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x2a0(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x170(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x1b0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x38(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x190(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x30(%RSP),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x298(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x130(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM11,0x1f8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x28(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x290(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x1e8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x278(%RSP),%XMM13            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM10,0x138(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x288(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x1c8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x270(%RSP),%XMM11            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x150(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x280(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x1f0(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x268(%RSP),%XMM10            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x178(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,0x210(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM13,0x1b8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM11,0x218(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM10,0x158(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM9,0x220(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x260(%RSP),%XMM9             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x258(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x250(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM9,0x180(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x90(%RSP),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x1a0(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x20(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x228(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x10(%RSP),%XMM13             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x200(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x240(%RSP),%XMM11            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x1c0(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x8(%RSP),%XMM10              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM13,0x1d0(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM11,0x208(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x18(%RSP),%XMM0              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x238(%RSP),%XMM9             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM10,0x160(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x248(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM9,0x230(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nCMP %R13,%RAX                        | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nJNE 164d0 <y_solve_._omp_fn.0+0xeb0> | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 0       | 1-2\n",
        },
      },
      header = {
        "11% of peak computational performance is used (0.89 out of 8.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = " - Try another compiler or update/tune your current one:\n  * recompile with fassociative-math (included in Ofast or ffast-math) to extend loop vectorization to FP reductions.\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly:\nFortran storage order is column-major: do i do j a(i,j) = b(i,j) (slow, non stride 1) => do i do j a(j,i) = b(i,j) (fast, stride 1)\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
          details = "Store and arithmetical SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
          title = "Vectorization",
          txt = "Your loop is probably not vectorized.\nOnly 26% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 219.00 to 107.50 cycles (2.04x speedup).",
        },
        {
          workaround = " - Read less array elements\nAll SSE and/or AVX registers are used:\nin that case, try to relax register pressure by reducing the unroll factor or splitting your loop\n - Write less array elements\n - Provide more information to your compiler:\n  * hardcode the bounds of the corresponding 'for' loop\n",
          title = "Execution units bottlenecks",
          txt = "Performance is limited by:\n - reading data from caches/RAM (load units are a bottleneck)\n - writing data to caches/RAM (the store unit is a bottleneck)\n",
        },
      },
      potential = {
      },
    },
  },
  AVG = {
      hint = {
        {
          title = "Type of elements and instruction set",
          txt = "195 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n",
        },
        {
          title = "Matching between your loop (in the source code) and the binary loop",
          txt = "The binary loop is composed of 195 FP arithmetical operations:\n - 70: addition or subtraction\n - 125: multiply\nThe binary loop is loading 1784 bytes (223 double precision FP elements).\nThe binary loop is storing 1720 bytes (215 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.06 FP operations per loaded or stored byte.",
        },
        {
          workaround = "Unroll your loop if trip count is significantly higher than target unroll factor and if some data references are common to consecutive iterations. This can be done manually. Or by recompiling with -funroll-loops and/or -floop-unroll-and-jam.",
          title = "Unroll opportunity",
          txt = "Loop is data access bound.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 583\nnb uops            : 582\nloop length        : 4237\nused x86 registers : 5\nused mmx registers : 0\nused xmm registers : 16\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 149\nADD-SUB / MUL ratio: 0.56\n",
        },
        {
          title = "Front-end",
          txt = "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 145.50 cycles\nfront end            : 145.50 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | P0     | P1    | P2     | P3     | P4     | P5\n----------------------------------------------------------\nuops   | 125.00 | 70.00 | 219.00 | 219.00 | 215.00 | 29.00\ncycles | 125.00 | 70.00 | 219.00 | 219.00 | 215.00 | 29.00\n\nCycles executing div or sqrt instructions: NA\nLongest recurrence chain latency (RecMII): 1.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 145.50\nDispatch  : 219.00\nData deps.: 1.00\nOverall L1: 219.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "all     : 4%\nload    : 0%\nstore   : 0%\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 100%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "all     : 26%\nload    : 25%\nstore   : 25%\nmul     : 25%\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 50%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 219.00 cycles. At this rate:\n - 25% of peak load performance is reached (8.15 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 49% of peak store performance is reached (7.85 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Found no such bottlenecks.",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the loop is: 167db\n\nInstruction                          | Nb FU | P0   | P1   | P2   | P3   | P4 | P5   | Latency | Recip. throughput\n------------------------------------------------------------------------------------------------------------------\nVMOVSD 0x2b8(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x308(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x310(%RSP),%XMM13            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x238(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x318(%RSP),%XMM11            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x8(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x320(%RSP),%XMM10            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM13,0x240(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x330(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM11,0x10(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x338(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM10,0x248(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x340(%RSP),%XMM13            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x250(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x328(%RSP),%XMM9             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x20(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x348(%RSP),%XMM11            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM13,0x258(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x350(%RSP),%XMM10            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM9,0x18(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x370(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM11,0x90(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x380(%RSP),%XMM13            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM10,0x260(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x360(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x270(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM13,0x278(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x358(%RSP),%XMM9             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x368(%RSP),%XMM10            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x268(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x378(%RSP),%XMM11            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x388(%RSP),%XMM13            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x390(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x398(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x280(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3a0(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x28(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3a8(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x288(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3b0(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x30(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3b8(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x290(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3c0(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x38(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3c8(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x298(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3d0(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x40(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3d8(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x2a0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3e0(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x48(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3e8(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x2a8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3f0(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,(%RSP)                 | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x3f8(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x300(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x400(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x88(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x408(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x2f8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM12,0x80(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x410(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x418(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x50(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x2f0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x420(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x468(%RSP),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x78(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x2e8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x428(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x430(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x2c8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x460(%RSP),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x70(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x2e0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x438(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x440(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x2c0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM12,0x68(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x448(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x2d8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x450(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x60(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x458(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x2d0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x470(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x58(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,0x2b8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x2b0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x230(%RSP),%XMM7,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nADD $0x258,%RAX                      | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nADD $0xc8,%R14                       | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMULSD 0x160(%RSP),%XMM6,%XMM8       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nADD $0xc8,%R15                       | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMULSD %XMM15,%XMM7,%XMM15           | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM6,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM1,%XMM12           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM8,%XMM12,%XMM2            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x208(%RSP),%XMM7,%XMM12      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD 0x98(%RSP),%XMM2,%XMM1        | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMULSD 0x1d0(%RSP),%XMM6,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM1,-0x258(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM14,%XMM12,%XMM8           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVXORPD %XMM14,%XMM15,%XMM12          | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM2,%XMM8,%XMM1             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x228(%RSP),%XMM7,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM12,%XMM8            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x1a0(%RSP),%XMM7,%XMM0       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM1,-0x230(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x1c0(%RSP),%XMM6,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM8,-0x208(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM14,%XMM2,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD 0x200(%RSP),%XMM6,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM0,%XMM8            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD 0x220(%RSP),%XMM6,%XMM0       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM15,%XMM12           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x180(%RSP),%XMM7,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM8,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x158(%RSP),%XMM7,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM12,-0x1e0(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM14,%XMM1,%XMM12           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM0,%XMM12,%XMM8            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM15,-0x1b8(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x138(%RSP),%XMM6,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM2,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD 0x218(%RSP),%XMM7,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM8,-0x250(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x478(%RSP),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM15,%XMM12           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x1f8(%RSP),%XMM6,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM2,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM8,%XMM12,%XMM0            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM15,%XMM12           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x198(%RSP),%XMM6,%XMM15      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x228(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x1b8(%RSP),%XMM7,%XMM0       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM12,-0x200(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x210(%RSP),%XMM7,%XMM12      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM0,%XMM2            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM15,%XMM2,%XMM1            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x178(%RSP),%XMM6,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM12,%XMM0           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM1,-0x1d8(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x1f0(%RSP),%XMM7,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x150(%RSP),%XMM6,%XMM0       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM1,%XMM12           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM15,-0x1b0(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM12,%XMM2            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM2,-0x248(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x1c8(%RSP),%XMM7,%XMM15      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x130(%RSP),%XMM6,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x1e8(%RSP),%XMM7,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM15,%XMM12          | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM1,%XMM12,%XMM0            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x1b0(%RSP),%XMM6,%XMM12      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM2,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD 0x190(%RSP),%XMM7,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x220(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM12,%XMM15,%XMM1           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x170(%RSP),%XMM6,%XMM12      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD 0xa0(%RSP),%XMM1,%XMM0        | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVXORPD %XMM14,%XMM2,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM0,-0x1f8(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0xc0(%RSP),%XMM7,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM12,%XMM15,%XMM1           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x148(%RSP),%XMM6,%XMM15      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM1,-0x1d0(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x1e0(%RSP),%XMM7,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM0,%XMM2            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM15,%XMM2,%XMM12           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x128(%RSP),%XMM6,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM1,%XMM0            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM12,-0x1a8(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x1a8(%RSP),%XMM6,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x1d8(%RSP),%XMM7,%XMM12      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM15,-0x240(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x188(%RSP),%XMM7,%XMM15      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM12,%XMM0           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM1,%XMM0,%XMM2             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x168(%RSP),%XMM6,%XMM0       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0x218(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x140(%RSP),%XMM7,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM15,%XMM12          | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM0,%XMM12,%XMM1            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0xd0(%RSP),%XMM6,%XMM12       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM2,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM1,-0x1f0(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x120(%RSP),%XMM7,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM12,%XMM15,%XMM0           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x118(%RSP),%XMM6,%XMM12      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD 0xa8(%RSP),%XMM0,%XMM1        | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVXORPD %XMM14,%XMM2,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM1,-0x1c8(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0xf8(%RSP),%XMM7,%XMM1        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM12,%XMM15,%XMM0           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0xf0(%RSP),%XMM6,%XMM15       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x1a0(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM14,%XMM1,%XMM2            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM15,%XMM2,%XMM12           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM12,-0x238(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0xe0(%RSP),%XMM7,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0xd8(%RSP),%XMM6,%XMM1        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x110(%RSP),%XMM7,%XMM12      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM0,%XMM2            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM1,%XMM2,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x100(%RSP),%XMM6,%XMM2       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM12,%XMM0           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM15,-0x210(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0xe8(%RSP),%XMM7,%XMM15       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM0,%XMM1             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0xb8(%RSP),%XMM6,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM1,-0x1e8(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM14,%XMM15,%XMM12          | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD 0x108(%RSP),%XMM7,%XMM1       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM12,%XMM2            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0xc8(%RSP),%XMM6,%XMM12       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVXORPD %XMM14,%XMM1,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD 0x8(%RSP),%XMM5,%XMM1         | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0x1c0(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM12,%XMM15,%XMM0           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD 0xb0(%RSP),%XMM0,%XMM2        | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMULSD 0x10(%RSP),%XMM5,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDSD %XMM3,%XMM1,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x20(%RSP),%XMM5,%XMM1        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDSD 0x480(%RSP),%XMM15,%XMM12     | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMOVSD %XMM2,-0x198(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x90(%RSP),%XMM5,%XMM15       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x18(%RSP),%XMM5,%XMM2        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM12,-0x190(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM9,%XMM5,%XMM12            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x168(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM10,%XMM5,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM1,-0x118(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,-0xf0(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM11,%XMM5,%XMM15           | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0x140(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM12,-0x188(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM13,%XMM5,%XMM12           | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVADDSD %XMM3,%XMM0,%XMM2             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x28(%RSP),%XMM5,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDSD 0x488(%RSP),%XMM2,%XMM1       | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMULSD 0x30(%RSP),%XMM5,%XMM2        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM15,-0x138(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,-0x160(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM12,-0x110(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,-0xe8(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,-0x180(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x40(%RSP),%XMM5,%XMM15       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x38(%RSP),%XMM5,%XMM1        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x48(%RSP),%XMM5,%XMM2        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDSD %XMM3,%XMM15,%XMM12           | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x88(%RSP),%XMM5,%XMM15       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDSD 0x490(%RSP),%XMM12,%XMM0      | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMOVSD %XMM1,-0x158(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,-0x108(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD (%RSP),%XMM5,%XMM1            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x80(%RSP),%XMM5,%XMM12       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x130(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x78(%RSP),%XMM5,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x70(%RSP),%XMM5,%XMM2        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM15,-0x178(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,-0xe0(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM12,-0x150(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x68(%RSP),%XMM5,%XMM12       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x128(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x60(%RSP),%XMM5,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDSD %XMM3,%XMM2,%XMM1             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x58(%RSP),%XMM5,%XMM2        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVADDSD 0x498(%RSP),%XMM1,%XMM15      | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMULSD 0x50(%RSP),%XMM5,%XMM1        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM12,-0xd8(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x2b8(%RSP),%XMM12            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,-0x170(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM4,%XMM5,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM15,-0x100(%RAX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM12,%XMM5,%XMM15           | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0x148(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,-0x120(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVADDSD %XMM3,%XMM0,%XMM2             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVADDSD 0x4a0(%RSP),%XMM2,%XMM1       | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMOVSD %XMM15,-0xf8(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0xc8(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0xc8(%R14),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,-0xd0(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM15,0x2b8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,0x308(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0xa0(%R15),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD 0x98(%RSP),%XMM15,%XMM2       | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMOVSD -0xa0(%R14),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x318(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0xc8(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x78(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x310(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM1,%XMM6,%XMM15            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,0x328(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM0,%XMM1            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x78(%R14),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x320(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM15            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM1,-0xa0(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x50(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x338(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM15,%XMM0            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x50(%R14),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x28(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x330(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,-0x78(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,0x348(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x28(%R14),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0xc0(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x340(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,-0x50(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM15            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,0x358(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM15,%XMM0            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0xc0(%R14),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0x98(%R14),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x350(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,-0x28(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,0x360(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x98(%R15),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x368(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,-0xc0(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM1,%XMM6,%XMM15            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM0,%XMM2            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM8,%XMM2,%XMM8             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM8,-0x98(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x70(%R14),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0x70(%R15),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x370(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM1,%XMM7,%XMM2             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM15,0x378(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM6,%XMM8            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x48(%R14),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x380(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM8,%XMM2,%XMM1             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x48(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0x20(%R15),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x388(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,-0x70(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x20(%R14),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x398(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,0x390(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0xb8(%R14),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM8,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0xb8(%R15),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x3a0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,-0x48(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x3a8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x90(%R15),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x3b8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,-0x20(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM8,%XMM6,%XMM15            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x90(%R14),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x3b0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM0,%XMM2            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM8,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0xb8(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM1,%XMM6,%XMM2             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x68(%R14),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x3c0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM2,%XMM0,%XMM8             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM1,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM8,-0x90(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x68(%R15),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x3c8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM8,%XMM6,%XMM2             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM0,%XMM1             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x40(%R14),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD 0xa0(%RSP),%XMM1,%XMM8        | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM2             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM8,-0x68(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x40(%R15),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x3d0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x18(%R14),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x3d8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM6,%XMM1            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x18(%R15),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x3e0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,0x3e8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM2,%XMM8             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM2             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM15,%XMM6,%XMM1            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0xb0(%R15),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,-0x40(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,0x3f8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM2,%XMM8             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0xb0(%R14),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0x88(%R15),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x3f0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM2,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM8,-0x18(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM6,%XMM8            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x88(%R14),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x408(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,0x400(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM8,%XMM0,%XMM2             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x60(%R15),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM1,%XMM6,%XMM8             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x60(%R14),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x418(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,-0xb0(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,0x410(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM8,%XMM0,%XMM2             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM1,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x38(%R15),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x428(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,-0x88(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM6,%XMM2            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x38(%R14),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x420(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM2,%XMM0,%XMM1             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM0            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM8,%XMM6,%XMM2             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x10(%R14),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,-0x60(%RAX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM2,%XMM0,%XMM1             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x10(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM8,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD 0xa8(%RSP),%XMM1,%XMM15       | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM15,-0x38(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x430(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0xa8(%R14),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x438(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0xa8(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x440(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM8,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x80(%R14),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x448(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x80(%R15),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x450(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,-0x10(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,0x458(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,0xc8(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x8(%R15),%XMM4              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0xb8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM8,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM2,%XMM6,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x58(%R14),%XMM2             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,-0xa8(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM2,%XMM7,%XMM8             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x58(%R15),%XMM1             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM1,%XMM6,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM15,-0x80(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM8,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x30(%R14),%XMM8             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x460(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM8,%XMM7,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM15,-0x58(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x30(%R15),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x468(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM6,%XMM8            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM8,%XMM0,%XMM15            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x8(%R14),%XMM0              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x470(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM8             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM15,-0x30(%RAX)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM4,%XMM6,%XMM15            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM8,%XMM0            | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x2b0(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD 0xb0(%RSP),%XMM0,%XMM8        | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nVMOVSD 0x2c0(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x108(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,-0x8(%RAX)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x50(%RSP),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0xe8(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x100(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x58(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x2c8(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0xd8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x60(%RSP),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x110(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x68(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x2d0(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0xf0(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM12,0x118(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x70(%RSP),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0xe0(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x78(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x2d8(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0xd0(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x2e0(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x168(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x80(%RSP),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0xf8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,0x120(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x2e8(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x2f0(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x1a8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,0x140(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD (%RSP),%XMM8                  | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x88(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x188(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x2f8(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x148(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x300(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x128(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,0x1d8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,0x1e0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x2a8(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM13,0x198(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x48(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0xc0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x40(%RSP),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x2a0(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x170(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x1b0(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x38(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x190(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x30(%RSP),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x298(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x130(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM11,0x1f8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x28(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x290(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x1e8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x278(%RSP),%XMM13            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM10,0x138(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x288(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x1c8(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x270(%RSP),%XMM11            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x150(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x280(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x1f0(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x268(%RSP),%XMM10            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x178(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,0x210(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM13,0x1b8(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM11,0x218(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM10,0x158(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM9,0x220(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x260(%RSP),%XMM9             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x258(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x250(%RSP),%XMM0             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM9,0x180(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x90(%RSP),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x1a0(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x20(%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x228(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x10(%RSP),%XMM13             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x200(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x240(%RSP),%XMM11            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x1c0(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x8(%RSP),%XMM10              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM13,0x1d0(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM11,0x208(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x18(%RSP),%XMM0              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x238(%RSP),%XMM9             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM10,0x160(%RSP)            | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x248(%RSP),%XMM15            | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM9,0x230(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nCMP %R13,%RAX                        | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nJNE 164d0 <y_solve_._omp_fn.0+0xeb0> | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 0       | 1-2\n",
        },
      },
      header = {
        "11% of peak computational performance is used (0.89 out of 8.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = " - Try another compiler or update/tune your current one:\n  * recompile with fassociative-math (included in Ofast or ffast-math) to extend loop vectorization to FP reductions.\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly:\nFortran storage order is column-major: do i do j a(i,j) = b(i,j) (slow, non stride 1) => do i do j a(j,i) = b(i,j) (fast, stride 1)\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
          details = "Store and arithmetical SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
          title = "Vectorization",
          txt = "Your loop is probably not vectorized.\nOnly 26% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 219.00 to 107.50 cycles (2.04x speedup).",
        },
        {
          workaround = " - Read less array elements\nAll SSE and/or AVX registers are used:\nin that case, try to relax register pressure by reducing the unroll factor or splitting your loop\n - Write less array elements\n - Provide more information to your compiler:\n  * hardcode the bounds of the corresponding 'for' loop\n",
          title = "Execution units bottlenecks",
          txt = "Performance is limited by:\n - reading data from caches/RAM (load units are a bottleneck)\n - writing data to caches/RAM (the store unit is a bottleneck)\n",
        },
      },
      potential = {
      },
    },
  common = {
    header = {
      "The loop is defined in /users/user2210/NPB3.4-MZ-MPI/BT-MZ/y_solve.f90:144,151-307.\n",
      "The related source loop is not unrolled or unrolled with no peel/tail loop.",
    },
    nb_paths = 1,
  },
}
