// Seed: 1960506670
macromodule module_0;
  wire   id_2;
  string id_3 = "";
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wand id_4,
    input wand id_5
    , id_42,
    input tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri id_9,
    input tri0 id_10,
    output supply0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    output supply0 id_14,
    input wand id_15,
    input uwire id_16,
    input supply0 id_17,
    input wand id_18,
    input tri1 id_19,
    output tri1 id_20,
    input wor id_21,
    output wand id_22,
    input supply0 id_23,
    output wor id_24,
    input wor id_25,
    input wire id_26
    , id_43,
    input tri1 id_27,
    input tri1 id_28,
    input tri id_29,
    output tri0 id_30,
    output wor id_31,
    input tri id_32,
    input tri id_33,
    output uwire id_34,
    input tri1 id_35,
    output wor id_36,
    output tri id_37,
    input tri1 id_38,
    output uwire id_39,
    output tri id_40
);
  tri  id_44;
  module_0();
  wire id_45;
  wor  id_46 = id_26;
  id_47 :
  assert property (@(posedge 1) id_44 == id_12 - 1)
  else;
endmodule
