
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALU.Out=>ALUOut_MEM.In                                  Premise(F5)
	S8= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F6)
	S9= LIMMEXT.Out=>B_EX.In                                    Premise(F7)
	S10= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F8)
	S11= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F9)
	S12= FU.Bub_IF=>CU_IF.Bub                                   Premise(F10)
	S13= FU.Halt_IF=>CU_IF.Halt                                 Premise(F11)
	S14= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F13)
	S16= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F14)
	S17= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F15)
	S18= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S20= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F18)
	S21= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F19)
	S22= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F20)
	S23= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F21)
	S24= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F22)
	S25= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F23)
	S26= ICache.Hit=>FU.ICacheHit                               Premise(F24)
	S27= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F25)
	S28= IR_EX.Out=>FU.IR_EX                                    Premise(F26)
	S29= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F27)
	S30= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F28)
	S31= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F29)
	S32= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F30)
	S33= ALU.Out=>FU.InEX                                       Premise(F31)
	S34= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F32)
	S35= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F33)
	S36= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F34)
	S37= IR_WB.Out20_16=>GPR.WReg                               Premise(F35)
	S38= IMMU.Addr=>IAddrReg.In                                 Premise(F36)
	S39= PC.Out=>ICache.IEA                                     Premise(F37)
	S40= ICache.IEA=addr                                        Path(S4,S39)
	S41= ICache.Hit=ICacheHit(addr)                             ICache-Search(S40)
	S42= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S41,S14)
	S43= FU.ICacheHit=ICacheHit(addr)                           Path(S41,S26)
	S44= PC.Out=>ICache.IEA                                     Premise(F38)
	S45= IMem.MEM8WordOut=>ICache.WData                         Premise(F39)
	S46= ICache.Out=>ICacheReg.In                               Premise(F40)
	S47= PC.Out=>IMMU.IEA                                       Premise(F41)
	S48= IMMU.IEA=addr                                          Path(S4,S47)
	S49= CP0.ASID=>IMMU.PID                                     Premise(F42)
	S50= IMMU.PID=pid                                           Path(S3,S49)
	S51= IMMU.Addr={pid,addr}                                   IMMU-Search(S50,S48)
	S52= IAddrReg.In={pid,addr}                                 Path(S51,S38)
	S53= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S50,S48)
	S54= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S53,S15)
	S55= IAddrReg.Out=>IMem.RAddr                               Premise(F43)
	S56= ICacheReg.Out=>IRMux.CacheData                         Premise(F44)
	S57= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F45)
	S58= IMem.Out=>IRMux.MemData                                Premise(F46)
	S59= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F47)
	S60= ICache.Out=>IR_ID.In                                   Premise(F48)
	S61= IRMux.Out=>IR_ID.In                                    Premise(F49)
	S62= ICache.Out=>IR_IMMU.In                                 Premise(F50)
	S63= IR_EX.Out=>IR_MEM.In                                   Premise(F51)
	S64= IR_DMMU2.Out=>IR_WB.In                                 Premise(F52)
	S65= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F53)
	S66= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F54)
	S67= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F55)
	S68= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F56)
	S69= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F57)
	S70= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F58)
	S71= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F59)
	S72= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F60)
	S73= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F61)
	S74= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F62)
	S75= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F63)
	S76= IR_EX.Out31_26=>CU_EX.Op                               Premise(F64)
	S77= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F65)
	S78= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F66)
	S79= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F67)
	S80= IR_ID.Out31_26=>CU_ID.Op                               Premise(F68)
	S81= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F69)
	S82= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F70)
	S83= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F71)
	S84= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F72)
	S85= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F73)
	S86= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F74)
	S87= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F75)
	S88= IR_WB.Out31_26=>CU_WB.Op                               Premise(F76)
	S89= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F77)
	S90= CtrlA_EX=0                                             Premise(F78)
	S91= CtrlB_EX=0                                             Premise(F79)
	S92= CtrlALUOut_MEM=0                                       Premise(F80)
	S93= CtrlALUOut_DMMU1=0                                     Premise(F81)
	S94= CtrlALUOut_DMMU2=0                                     Premise(F82)
	S95= CtrlALUOut_WB=0                                        Premise(F83)
	S96= CtrlA_MEM=0                                            Premise(F84)
	S97= CtrlA_WB=0                                             Premise(F85)
	S98= CtrlB_MEM=0                                            Premise(F86)
	S99= CtrlB_WB=0                                             Premise(F87)
	S100= CtrlICache=0                                          Premise(F88)
	S101= CtrlIMMU=0                                            Premise(F89)
	S102= CtrlIR_DMMU1=0                                        Premise(F90)
	S103= CtrlIR_DMMU2=0                                        Premise(F91)
	S104= CtrlIR_EX=0                                           Premise(F92)
	S105= CtrlIR_ID=0                                           Premise(F93)
	S106= CtrlIR_IMMU=1                                         Premise(F94)
	S107= CtrlIR_MEM=0                                          Premise(F95)
	S108= CtrlIR_WB=0                                           Premise(F96)
	S109= CtrlGPR=0                                             Premise(F97)
	S110= CtrlIAddrReg=1                                        Premise(F98)
	S111= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S52,S110)
	S112= CtrlPC=0                                              Premise(F99)
	S113= CtrlPCInc=0                                           Premise(F100)
	S114= PC[Out]=addr                                          PC-Hold(S1,S112,S113)
	S115= CtrlIMem=0                                            Premise(F101)
	S116= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S115)
	S117= CtrlICacheReg=1                                       Premise(F102)
	S118= CtrlASIDIn=0                                          Premise(F103)
	S119= CtrlCP0=0                                             Premise(F104)
	S120= CP0[ASID]=pid                                         CP0-Hold(S0,S119)
	S121= CtrlEPCIn=0                                           Premise(F105)
	S122= CtrlExCodeIn=0                                        Premise(F106)
	S123= CtrlIRMux=0                                           Premise(F107)
	S124= GPR[rS]=a                                             Premise(F108)

IMMU	S125= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S111)
	S126= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S111)
	S127= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S111)
	S128= PC.Out=addr                                           PC-Out(S114)
	S129= CP0.ASID=pid                                          CP0-Read-ASID(S120)
	S130= A_EX.Out=>ALU.A                                       Premise(F109)
	S131= B_EX.Out=>ALU.B                                       Premise(F110)
	S132= ALU.Out=>ALUOut_MEM.In                                Premise(F111)
	S133= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F112)
	S134= LIMMEXT.Out=>B_EX.In                                  Premise(F113)
	S135= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F114)
	S136= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F115)
	S137= FU.Bub_IF=>CU_IF.Bub                                  Premise(F116)
	S138= FU.Halt_IF=>CU_IF.Halt                                Premise(F117)
	S139= ICache.Hit=>CU_IF.ICacheHit                           Premise(F118)
	S140= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F119)
	S141= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F120)
	S142= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F121)
	S143= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F122)
	S144= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F123)
	S145= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F124)
	S146= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F125)
	S147= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F126)
	S148= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F127)
	S149= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F128)
	S150= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F129)
	S151= ICache.Hit=>FU.ICacheHit                              Premise(F130)
	S152= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F131)
	S153= IR_EX.Out=>FU.IR_EX                                   Premise(F132)
	S154= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F133)
	S155= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F134)
	S156= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F135)
	S157= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F136)
	S158= ALU.Out=>FU.InEX                                      Premise(F137)
	S159= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F138)
	S160= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F139)
	S161= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F140)
	S162= IR_WB.Out20_16=>GPR.WReg                              Premise(F141)
	S163= IMMU.Addr=>IAddrReg.In                                Premise(F142)
	S164= PC.Out=>ICache.IEA                                    Premise(F143)
	S165= ICache.IEA=addr                                       Path(S128,S164)
	S166= ICache.Hit=ICacheHit(addr)                            ICache-Search(S165)
	S167= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S166,S139)
	S168= FU.ICacheHit=ICacheHit(addr)                          Path(S166,S151)
	S169= PC.Out=>ICache.IEA                                    Premise(F144)
	S170= IMem.MEM8WordOut=>ICache.WData                        Premise(F145)
	S171= ICache.Out=>ICacheReg.In                              Premise(F146)
	S172= PC.Out=>IMMU.IEA                                      Premise(F147)
	S173= IMMU.IEA=addr                                         Path(S128,S172)
	S174= CP0.ASID=>IMMU.PID                                    Premise(F148)
	S175= IMMU.PID=pid                                          Path(S129,S174)
	S176= IMMU.Addr={pid,addr}                                  IMMU-Search(S175,S173)
	S177= IAddrReg.In={pid,addr}                                Path(S176,S163)
	S178= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S175,S173)
	S179= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S178,S140)
	S180= IAddrReg.Out=>IMem.RAddr                              Premise(F149)
	S181= IMem.RAddr={pid,addr}                                 Path(S125,S180)
	S182= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S181,S116)
	S183= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S181,S116)
	S184= ICache.WData=IMemGet8Word({pid,addr})                 Path(S183,S170)
	S185= ICacheReg.Out=>IRMux.CacheData                        Premise(F150)
	S186= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F151)
	S187= IMem.Out=>IRMux.MemData                               Premise(F152)
	S188= IRMux.MemData={12,rS,rD,UIMM}                         Path(S182,S187)
	S189= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S188)
	S190= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F153)
	S191= ICache.Out=>IR_ID.In                                  Premise(F154)
	S192= IRMux.Out=>IR_ID.In                                   Premise(F155)
	S193= IR_ID.In={12,rS,rD,UIMM}                              Path(S189,S192)
	S194= ICache.Out=>IR_IMMU.In                                Premise(F156)
	S195= IR_EX.Out=>IR_MEM.In                                  Premise(F157)
	S196= IR_DMMU2.Out=>IR_WB.In                                Premise(F158)
	S197= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F159)
	S198= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F160)
	S199= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F161)
	S200= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F162)
	S201= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F163)
	S202= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F164)
	S203= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F165)
	S204= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F166)
	S205= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F167)
	S206= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F168)
	S207= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F169)
	S208= IR_EX.Out31_26=>CU_EX.Op                              Premise(F170)
	S209= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F171)
	S210= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F172)
	S211= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F173)
	S212= IR_ID.Out31_26=>CU_ID.Op                              Premise(F174)
	S213= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F175)
	S214= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F176)
	S215= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F177)
	S216= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F178)
	S217= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F179)
	S218= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F180)
	S219= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F181)
	S220= IR_WB.Out31_26=>CU_WB.Op                              Premise(F182)
	S221= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F183)
	S222= CtrlA_EX=0                                            Premise(F184)
	S223= CtrlB_EX=0                                            Premise(F185)
	S224= CtrlALUOut_MEM=0                                      Premise(F186)
	S225= CtrlALUOut_DMMU1=0                                    Premise(F187)
	S226= CtrlALUOut_DMMU2=0                                    Premise(F188)
	S227= CtrlALUOut_WB=0                                       Premise(F189)
	S228= CtrlA_MEM=0                                           Premise(F190)
	S229= CtrlA_WB=0                                            Premise(F191)
	S230= CtrlB_MEM=0                                           Premise(F192)
	S231= CtrlB_WB=0                                            Premise(F193)
	S232= CtrlICache=1                                          Premise(F194)
	S233= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S165,S184,S232)
	S234= CtrlIMMU=0                                            Premise(F195)
	S235= CtrlIR_DMMU1=0                                        Premise(F196)
	S236= CtrlIR_DMMU2=0                                        Premise(F197)
	S237= CtrlIR_EX=0                                           Premise(F198)
	S238= CtrlIR_ID=1                                           Premise(F199)
	S239= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S193,S238)
	S240= CtrlIR_IMMU=0                                         Premise(F200)
	S241= CtrlIR_MEM=0                                          Premise(F201)
	S242= CtrlIR_WB=0                                           Premise(F202)
	S243= CtrlGPR=0                                             Premise(F203)
	S244= GPR[rS]=a                                             GPR-Hold(S124,S243)
	S245= CtrlIAddrReg=0                                        Premise(F204)
	S246= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S111,S245)
	S247= CtrlPC=0                                              Premise(F205)
	S248= CtrlPCInc=1                                           Premise(F206)
	S249= PC[Out]=addr+4                                        PC-Inc(S114,S247,S248)
	S250= PC[CIA]=addr                                          PC-Inc(S114,S247,S248)
	S251= CtrlIMem=0                                            Premise(F207)
	S252= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S116,S251)
	S253= CtrlICacheReg=0                                       Premise(F208)
	S254= CtrlASIDIn=0                                          Premise(F209)
	S255= CtrlCP0=0                                             Premise(F210)
	S256= CP0[ASID]=pid                                         CP0-Hold(S120,S255)
	S257= CtrlEPCIn=0                                           Premise(F211)
	S258= CtrlExCodeIn=0                                        Premise(F212)
	S259= CtrlIRMux=0                                           Premise(F213)

ID	S260= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S239)
	S261= IR_ID.Out31_26=12                                     IR-Out(S239)
	S262= IR_ID.Out25_21=rS                                     IR-Out(S239)
	S263= IR_ID.Out20_16=rD                                     IR-Out(S239)
	S264= IR_ID.Out15_0=UIMM                                    IR-Out(S239)
	S265= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S246)
	S266= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S246)
	S267= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S246)
	S268= PC.Out=addr+4                                         PC-Out(S249)
	S269= PC.CIA=addr                                           PC-Out(S250)
	S270= PC.CIA31_28=addr[31:28]                               PC-Out(S250)
	S271= CP0.ASID=pid                                          CP0-Read-ASID(S256)
	S272= A_EX.Out=>ALU.A                                       Premise(F214)
	S273= B_EX.Out=>ALU.B                                       Premise(F215)
	S274= ALU.Out=>ALUOut_MEM.In                                Premise(F216)
	S275= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F217)
	S276= LIMMEXT.Out=>B_EX.In                                  Premise(F218)
	S277= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F219)
	S278= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F220)
	S279= FU.Bub_IF=>CU_IF.Bub                                  Premise(F221)
	S280= FU.Halt_IF=>CU_IF.Halt                                Premise(F222)
	S281= ICache.Hit=>CU_IF.ICacheHit                           Premise(F223)
	S282= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F224)
	S283= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F225)
	S284= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F226)
	S285= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F227)
	S286= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F228)
	S287= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F229)
	S288= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F230)
	S289= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F231)
	S290= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F232)
	S291= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F233)
	S292= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F234)
	S293= ICache.Hit=>FU.ICacheHit                              Premise(F235)
	S294= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F236)
	S295= IR_EX.Out=>FU.IR_EX                                   Premise(F237)
	S296= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F238)
	S297= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F239)
	S298= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F240)
	S299= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F241)
	S300= ALU.Out=>FU.InEX                                      Premise(F242)
	S301= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F243)
	S302= FU.InID2_RReg=5'b00000                                Premise(F244)
	S303= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F245)
	S304= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F246)
	S305= IR_WB.Out20_16=>GPR.WReg                              Premise(F247)
	S306= IMMU.Addr=>IAddrReg.In                                Premise(F248)
	S307= PC.Out=>ICache.IEA                                    Premise(F249)
	S308= ICache.IEA=addr+4                                     Path(S268,S307)
	S309= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S308)
	S310= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S309,S281)
	S311= FU.ICacheHit=ICacheHit(addr+4)                        Path(S309,S293)
	S312= PC.Out=>ICache.IEA                                    Premise(F250)
	S313= IMem.MEM8WordOut=>ICache.WData                        Premise(F251)
	S314= ICache.Out=>ICacheReg.In                              Premise(F252)
	S315= PC.Out=>IMMU.IEA                                      Premise(F253)
	S316= IMMU.IEA=addr+4                                       Path(S268,S315)
	S317= CP0.ASID=>IMMU.PID                                    Premise(F254)
	S318= IMMU.PID=pid                                          Path(S271,S317)
	S319= IMMU.Addr={pid,addr+4}                                IMMU-Search(S318,S316)
	S320= IAddrReg.In={pid,addr+4}                              Path(S319,S306)
	S321= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S318,S316)
	S322= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S321,S282)
	S323= IAddrReg.Out=>IMem.RAddr                              Premise(F255)
	S324= IMem.RAddr={pid,addr}                                 Path(S265,S323)
	S325= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S324,S252)
	S326= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S324,S252)
	S327= ICache.WData=IMemGet8Word({pid,addr})                 Path(S326,S313)
	S328= ICacheReg.Out=>IRMux.CacheData                        Premise(F256)
	S329= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F257)
	S330= IMem.Out=>IRMux.MemData                               Premise(F258)
	S331= IRMux.MemData={12,rS,rD,UIMM}                         Path(S325,S330)
	S332= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S331)
	S333= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F259)
	S334= ICache.Out=>IR_ID.In                                  Premise(F260)
	S335= IRMux.Out=>IR_ID.In                                   Premise(F261)
	S336= IR_ID.In={12,rS,rD,UIMM}                              Path(S332,S335)
	S337= ICache.Out=>IR_IMMU.In                                Premise(F262)
	S338= IR_EX.Out=>IR_MEM.In                                  Premise(F263)
	S339= IR_DMMU2.Out=>IR_WB.In                                Premise(F264)
	S340= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F265)
	S341= LIMMEXT.In=UIMM                                       Path(S264,S340)
	S342= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S341)
	S343= B_EX.In={16{0},UIMM}                                  Path(S342,S276)
	S344= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F266)
	S345= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F267)
	S346= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F268)
	S347= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F269)
	S348= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F270)
	S349= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F271)
	S350= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F272)
	S351= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F273)
	S352= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F274)
	S353= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F275)
	S354= IR_EX.Out31_26=>CU_EX.Op                              Premise(F276)
	S355= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F277)
	S356= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F278)
	S357= CU_ID.IRFunc1=rD                                      Path(S263,S356)
	S358= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F279)
	S359= CU_ID.IRFunc2=rS                                      Path(S262,S358)
	S360= IR_ID.Out31_26=>CU_ID.Op                              Premise(F280)
	S361= CU_ID.Op=12                                           Path(S261,S360)
	S362= CU_ID.Func=alu_add                                    CU_ID(S361)
	S363= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F281)
	S364= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F282)
	S365= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F283)
	S366= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F284)
	S367= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F285)
	S368= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F286)
	S369= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F287)
	S370= IR_WB.Out31_26=>CU_WB.Op                              Premise(F288)
	S371= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F289)
	S372= CtrlA_EX=1                                            Premise(F290)
	S373= CtrlB_EX=1                                            Premise(F291)
	S374= [B_EX]={16{0},UIMM}                                   B_EX-Write(S343,S373)
	S375= CtrlALUOut_MEM=0                                      Premise(F292)
	S376= CtrlALUOut_DMMU1=0                                    Premise(F293)
	S377= CtrlALUOut_DMMU2=0                                    Premise(F294)
	S378= CtrlALUOut_WB=0                                       Premise(F295)
	S379= CtrlA_MEM=0                                           Premise(F296)
	S380= CtrlA_WB=0                                            Premise(F297)
	S381= CtrlB_MEM=0                                           Premise(F298)
	S382= CtrlB_WB=0                                            Premise(F299)
	S383= CtrlICache=0                                          Premise(F300)
	S384= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S233,S383)
	S385= CtrlIMMU=0                                            Premise(F301)
	S386= CtrlIR_DMMU1=0                                        Premise(F302)
	S387= CtrlIR_DMMU2=0                                        Premise(F303)
	S388= CtrlIR_EX=1                                           Premise(F304)
	S389= CtrlIR_ID=0                                           Premise(F305)
	S390= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S239,S389)
	S391= CtrlIR_IMMU=0                                         Premise(F306)
	S392= CtrlIR_MEM=0                                          Premise(F307)
	S393= CtrlIR_WB=0                                           Premise(F308)
	S394= CtrlGPR=0                                             Premise(F309)
	S395= GPR[rS]=a                                             GPR-Hold(S244,S394)
	S396= CtrlIAddrReg=0                                        Premise(F310)
	S397= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S246,S396)
	S398= CtrlPC=0                                              Premise(F311)
	S399= CtrlPCInc=0                                           Premise(F312)
	S400= PC[CIA]=addr                                          PC-Hold(S250,S399)
	S401= PC[Out]=addr+4                                        PC-Hold(S249,S398,S399)
	S402= CtrlIMem=0                                            Premise(F313)
	S403= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S252,S402)
	S404= CtrlICacheReg=0                                       Premise(F314)
	S405= CtrlASIDIn=0                                          Premise(F315)
	S406= CtrlCP0=0                                             Premise(F316)
	S407= CP0[ASID]=pid                                         CP0-Hold(S256,S406)
	S408= CtrlEPCIn=0                                           Premise(F317)
	S409= CtrlExCodeIn=0                                        Premise(F318)
	S410= CtrlIRMux=0                                           Premise(F319)

EX	S411= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S374)
	S412= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S374)
	S413= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S374)
	S414= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S390)
	S415= IR_ID.Out31_26=12                                     IR-Out(S390)
	S416= IR_ID.Out25_21=rS                                     IR-Out(S390)
	S417= IR_ID.Out20_16=rD                                     IR-Out(S390)
	S418= IR_ID.Out15_0=UIMM                                    IR-Out(S390)
	S419= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S397)
	S420= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S397)
	S421= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S397)
	S422= PC.CIA=addr                                           PC-Out(S400)
	S423= PC.CIA31_28=addr[31:28]                               PC-Out(S400)
	S424= PC.Out=addr+4                                         PC-Out(S401)
	S425= CP0.ASID=pid                                          CP0-Read-ASID(S407)
	S426= A_EX.Out=>ALU.A                                       Premise(F320)
	S427= B_EX.Out=>ALU.B                                       Premise(F321)
	S428= ALU.B={16{0},UIMM}                                    Path(S411,S427)
	S429= ALU.Func=6'b000000                                    Premise(F322)
	S430= ALU.Out=>ALUOut_MEM.In                                Premise(F323)
	S431= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F324)
	S432= LIMMEXT.Out=>B_EX.In                                  Premise(F325)
	S433= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F326)
	S434= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F327)
	S435= FU.Bub_IF=>CU_IF.Bub                                  Premise(F328)
	S436= FU.Halt_IF=>CU_IF.Halt                                Premise(F329)
	S437= ICache.Hit=>CU_IF.ICacheHit                           Premise(F330)
	S438= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F331)
	S439= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F332)
	S440= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F333)
	S441= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F334)
	S442= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F335)
	S443= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F336)
	S444= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F337)
	S445= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F338)
	S446= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F339)
	S447= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F340)
	S448= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F341)
	S449= ICache.Hit=>FU.ICacheHit                              Premise(F342)
	S450= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F343)
	S451= IR_EX.Out=>FU.IR_EX                                   Premise(F344)
	S452= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F345)
	S453= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F346)
	S454= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F347)
	S455= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F348)
	S456= ALU.Out=>FU.InEX                                      Premise(F349)
	S457= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F350)
	S458= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F351)
	S459= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F352)
	S460= IR_WB.Out20_16=>GPR.WReg                              Premise(F353)
	S461= IMMU.Addr=>IAddrReg.In                                Premise(F354)
	S462= PC.Out=>ICache.IEA                                    Premise(F355)
	S463= ICache.IEA=addr+4                                     Path(S424,S462)
	S464= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S463)
	S465= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S464,S437)
	S466= FU.ICacheHit=ICacheHit(addr+4)                        Path(S464,S449)
	S467= PC.Out=>ICache.IEA                                    Premise(F356)
	S468= IMem.MEM8WordOut=>ICache.WData                        Premise(F357)
	S469= ICache.Out=>ICacheReg.In                              Premise(F358)
	S470= PC.Out=>IMMU.IEA                                      Premise(F359)
	S471= IMMU.IEA=addr+4                                       Path(S424,S470)
	S472= CP0.ASID=>IMMU.PID                                    Premise(F360)
	S473= IMMU.PID=pid                                          Path(S425,S472)
	S474= IMMU.Addr={pid,addr+4}                                IMMU-Search(S473,S471)
	S475= IAddrReg.In={pid,addr+4}                              Path(S474,S461)
	S476= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S473,S471)
	S477= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S476,S438)
	S478= IAddrReg.Out=>IMem.RAddr                              Premise(F361)
	S479= IMem.RAddr={pid,addr}                                 Path(S419,S478)
	S480= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S479,S403)
	S481= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S479,S403)
	S482= ICache.WData=IMemGet8Word({pid,addr})                 Path(S481,S468)
	S483= ICacheReg.Out=>IRMux.CacheData                        Premise(F362)
	S484= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F363)
	S485= IMem.Out=>IRMux.MemData                               Premise(F364)
	S486= IRMux.MemData={12,rS,rD,UIMM}                         Path(S480,S485)
	S487= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S486)
	S488= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F365)
	S489= ICache.Out=>IR_ID.In                                  Premise(F366)
	S490= IRMux.Out=>IR_ID.In                                   Premise(F367)
	S491= IR_ID.In={12,rS,rD,UIMM}                              Path(S487,S490)
	S492= ICache.Out=>IR_IMMU.In                                Premise(F368)
	S493= IR_EX.Out=>IR_MEM.In                                  Premise(F369)
	S494= IR_DMMU2.Out=>IR_WB.In                                Premise(F370)
	S495= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F371)
	S496= LIMMEXT.In=UIMM                                       Path(S418,S495)
	S497= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S496)
	S498= B_EX.In={16{0},UIMM}                                  Path(S497,S432)
	S499= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F372)
	S500= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F373)
	S501= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F374)
	S502= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F375)
	S503= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F376)
	S504= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F377)
	S505= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F378)
	S506= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F379)
	S507= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F380)
	S508= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F381)
	S509= IR_EX.Out31_26=>CU_EX.Op                              Premise(F382)
	S510= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F383)
	S511= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F384)
	S512= CU_ID.IRFunc1=rD                                      Path(S417,S511)
	S513= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F385)
	S514= CU_ID.IRFunc2=rS                                      Path(S416,S513)
	S515= IR_ID.Out31_26=>CU_ID.Op                              Premise(F386)
	S516= CU_ID.Op=12                                           Path(S415,S515)
	S517= CU_ID.Func=alu_add                                    CU_ID(S516)
	S518= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F387)
	S519= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F388)
	S520= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F389)
	S521= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F390)
	S522= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F391)
	S523= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F392)
	S524= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F393)
	S525= IR_WB.Out31_26=>CU_WB.Op                              Premise(F394)
	S526= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F395)
	S527= CtrlA_EX=0                                            Premise(F396)
	S528= CtrlB_EX=0                                            Premise(F397)
	S529= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S374,S528)
	S530= CtrlALUOut_MEM=1                                      Premise(F398)
	S531= CtrlALUOut_DMMU1=0                                    Premise(F399)
	S532= CtrlALUOut_DMMU2=0                                    Premise(F400)
	S533= CtrlALUOut_WB=0                                       Premise(F401)
	S534= CtrlA_MEM=0                                           Premise(F402)
	S535= CtrlA_WB=0                                            Premise(F403)
	S536= CtrlB_MEM=0                                           Premise(F404)
	S537= CtrlB_WB=0                                            Premise(F405)
	S538= CtrlICache=0                                          Premise(F406)
	S539= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S384,S538)
	S540= CtrlIMMU=0                                            Premise(F407)
	S541= CtrlIR_DMMU1=0                                        Premise(F408)
	S542= CtrlIR_DMMU2=0                                        Premise(F409)
	S543= CtrlIR_EX=0                                           Premise(F410)
	S544= CtrlIR_ID=0                                           Premise(F411)
	S545= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S390,S544)
	S546= CtrlIR_IMMU=0                                         Premise(F412)
	S547= CtrlIR_MEM=1                                          Premise(F413)
	S548= CtrlIR_WB=0                                           Premise(F414)
	S549= CtrlGPR=0                                             Premise(F415)
	S550= GPR[rS]=a                                             GPR-Hold(S395,S549)
	S551= CtrlIAddrReg=0                                        Premise(F416)
	S552= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S397,S551)
	S553= CtrlPC=0                                              Premise(F417)
	S554= CtrlPCInc=0                                           Premise(F418)
	S555= PC[CIA]=addr                                          PC-Hold(S400,S554)
	S556= PC[Out]=addr+4                                        PC-Hold(S401,S553,S554)
	S557= CtrlIMem=0                                            Premise(F419)
	S558= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S403,S557)
	S559= CtrlICacheReg=0                                       Premise(F420)
	S560= CtrlASIDIn=0                                          Premise(F421)
	S561= CtrlCP0=0                                             Premise(F422)
	S562= CP0[ASID]=pid                                         CP0-Hold(S407,S561)
	S563= CtrlEPCIn=0                                           Premise(F423)
	S564= CtrlExCodeIn=0                                        Premise(F424)
	S565= CtrlIRMux=0                                           Premise(F425)

MEM	S566= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S529)
	S567= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S529)
	S568= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S529)
	S569= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S545)
	S570= IR_ID.Out31_26=12                                     IR-Out(S545)
	S571= IR_ID.Out25_21=rS                                     IR-Out(S545)
	S572= IR_ID.Out20_16=rD                                     IR-Out(S545)
	S573= IR_ID.Out15_0=UIMM                                    IR-Out(S545)
	S574= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S552)
	S575= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S552)
	S576= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S552)
	S577= PC.CIA=addr                                           PC-Out(S555)
	S578= PC.CIA31_28=addr[31:28]                               PC-Out(S555)
	S579= PC.Out=addr+4                                         PC-Out(S556)
	S580= CP0.ASID=pid                                          CP0-Read-ASID(S562)
	S581= A_EX.Out=>ALU.A                                       Premise(F426)
	S582= B_EX.Out=>ALU.B                                       Premise(F427)
	S583= ALU.B={16{0},UIMM}                                    Path(S566,S582)
	S584= ALU.Out=>ALUOut_MEM.In                                Premise(F428)
	S585= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F429)
	S586= LIMMEXT.Out=>B_EX.In                                  Premise(F430)
	S587= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F431)
	S588= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F432)
	S589= FU.Bub_IF=>CU_IF.Bub                                  Premise(F433)
	S590= FU.Halt_IF=>CU_IF.Halt                                Premise(F434)
	S591= ICache.Hit=>CU_IF.ICacheHit                           Premise(F435)
	S592= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F436)
	S593= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F437)
	S594= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F438)
	S595= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F439)
	S596= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F440)
	S597= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F441)
	S598= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F442)
	S599= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F443)
	S600= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F444)
	S601= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F445)
	S602= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F446)
	S603= ICache.Hit=>FU.ICacheHit                              Premise(F447)
	S604= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F448)
	S605= IR_EX.Out=>FU.IR_EX                                   Premise(F449)
	S606= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F450)
	S607= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F451)
	S608= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F452)
	S609= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F453)
	S610= ALU.Out=>FU.InEX                                      Premise(F454)
	S611= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F455)
	S612= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F456)
	S613= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F457)
	S614= IR_WB.Out20_16=>GPR.WReg                              Premise(F458)
	S615= IMMU.Addr=>IAddrReg.In                                Premise(F459)
	S616= PC.Out=>ICache.IEA                                    Premise(F460)
	S617= ICache.IEA=addr+4                                     Path(S579,S616)
	S618= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S617)
	S619= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S618,S591)
	S620= FU.ICacheHit=ICacheHit(addr+4)                        Path(S618,S603)
	S621= PC.Out=>ICache.IEA                                    Premise(F461)
	S622= IMem.MEM8WordOut=>ICache.WData                        Premise(F462)
	S623= ICache.Out=>ICacheReg.In                              Premise(F463)
	S624= PC.Out=>IMMU.IEA                                      Premise(F464)
	S625= IMMU.IEA=addr+4                                       Path(S579,S624)
	S626= CP0.ASID=>IMMU.PID                                    Premise(F465)
	S627= IMMU.PID=pid                                          Path(S580,S626)
	S628= IMMU.Addr={pid,addr+4}                                IMMU-Search(S627,S625)
	S629= IAddrReg.In={pid,addr+4}                              Path(S628,S615)
	S630= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S627,S625)
	S631= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S630,S592)
	S632= IAddrReg.Out=>IMem.RAddr                              Premise(F466)
	S633= IMem.RAddr={pid,addr}                                 Path(S574,S632)
	S634= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S633,S558)
	S635= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S633,S558)
	S636= ICache.WData=IMemGet8Word({pid,addr})                 Path(S635,S622)
	S637= ICacheReg.Out=>IRMux.CacheData                        Premise(F467)
	S638= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F468)
	S639= IMem.Out=>IRMux.MemData                               Premise(F469)
	S640= IRMux.MemData={12,rS,rD,UIMM}                         Path(S634,S639)
	S641= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S640)
	S642= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F470)
	S643= ICache.Out=>IR_ID.In                                  Premise(F471)
	S644= IRMux.Out=>IR_ID.In                                   Premise(F472)
	S645= IR_ID.In={12,rS,rD,UIMM}                              Path(S641,S644)
	S646= ICache.Out=>IR_IMMU.In                                Premise(F473)
	S647= IR_EX.Out=>IR_MEM.In                                  Premise(F474)
	S648= IR_DMMU2.Out=>IR_WB.In                                Premise(F475)
	S649= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F476)
	S650= LIMMEXT.In=UIMM                                       Path(S573,S649)
	S651= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S650)
	S652= B_EX.In={16{0},UIMM}                                  Path(S651,S586)
	S653= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F477)
	S654= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F478)
	S655= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F479)
	S656= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F480)
	S657= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F481)
	S658= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F482)
	S659= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F483)
	S660= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F484)
	S661= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F485)
	S662= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F486)
	S663= IR_EX.Out31_26=>CU_EX.Op                              Premise(F487)
	S664= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F488)
	S665= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F489)
	S666= CU_ID.IRFunc1=rD                                      Path(S572,S665)
	S667= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F490)
	S668= CU_ID.IRFunc2=rS                                      Path(S571,S667)
	S669= IR_ID.Out31_26=>CU_ID.Op                              Premise(F491)
	S670= CU_ID.Op=12                                           Path(S570,S669)
	S671= CU_ID.Func=alu_add                                    CU_ID(S670)
	S672= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F492)
	S673= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F493)
	S674= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F494)
	S675= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F495)
	S676= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F496)
	S677= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F497)
	S678= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F498)
	S679= IR_WB.Out31_26=>CU_WB.Op                              Premise(F499)
	S680= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F500)
	S681= CtrlA_EX=0                                            Premise(F501)
	S682= CtrlB_EX=0                                            Premise(F502)
	S683= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S529,S682)
	S684= CtrlALUOut_MEM=0                                      Premise(F503)
	S685= CtrlALUOut_DMMU1=1                                    Premise(F504)
	S686= CtrlALUOut_DMMU2=0                                    Premise(F505)
	S687= CtrlALUOut_WB=1                                       Premise(F506)
	S688= CtrlA_MEM=0                                           Premise(F507)
	S689= CtrlA_WB=1                                            Premise(F508)
	S690= CtrlB_MEM=0                                           Premise(F509)
	S691= CtrlB_WB=1                                            Premise(F510)
	S692= CtrlICache=0                                          Premise(F511)
	S693= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S539,S692)
	S694= CtrlIMMU=0                                            Premise(F512)
	S695= CtrlIR_DMMU1=1                                        Premise(F513)
	S696= CtrlIR_DMMU2=0                                        Premise(F514)
	S697= CtrlIR_EX=0                                           Premise(F515)
	S698= CtrlIR_ID=0                                           Premise(F516)
	S699= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S545,S698)
	S700= CtrlIR_IMMU=0                                         Premise(F517)
	S701= CtrlIR_MEM=0                                          Premise(F518)
	S702= CtrlIR_WB=1                                           Premise(F519)
	S703= CtrlGPR=0                                             Premise(F520)
	S704= GPR[rS]=a                                             GPR-Hold(S550,S703)
	S705= CtrlIAddrReg=0                                        Premise(F521)
	S706= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S552,S705)
	S707= CtrlPC=0                                              Premise(F522)
	S708= CtrlPCInc=0                                           Premise(F523)
	S709= PC[CIA]=addr                                          PC-Hold(S555,S708)
	S710= PC[Out]=addr+4                                        PC-Hold(S556,S707,S708)
	S711= CtrlIMem=0                                            Premise(F524)
	S712= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S558,S711)
	S713= CtrlICacheReg=0                                       Premise(F525)
	S714= CtrlASIDIn=0                                          Premise(F526)
	S715= CtrlCP0=0                                             Premise(F527)
	S716= CP0[ASID]=pid                                         CP0-Hold(S562,S715)
	S717= CtrlEPCIn=0                                           Premise(F528)
	S718= CtrlExCodeIn=0                                        Premise(F529)
	S719= CtrlIRMux=0                                           Premise(F530)

WB	S720= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S683)
	S721= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S683)
	S722= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S683)
	S723= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S699)
	S724= IR_ID.Out31_26=12                                     IR-Out(S699)
	S725= IR_ID.Out25_21=rS                                     IR-Out(S699)
	S726= IR_ID.Out20_16=rD                                     IR-Out(S699)
	S727= IR_ID.Out15_0=UIMM                                    IR-Out(S699)
	S728= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S706)
	S729= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S706)
	S730= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S706)
	S731= PC.CIA=addr                                           PC-Out(S709)
	S732= PC.CIA31_28=addr[31:28]                               PC-Out(S709)
	S733= PC.Out=addr+4                                         PC-Out(S710)
	S734= CP0.ASID=pid                                          CP0-Read-ASID(S716)
	S735= A_EX.Out=>ALU.A                                       Premise(F741)
	S736= B_EX.Out=>ALU.B                                       Premise(F742)
	S737= ALU.B={16{0},UIMM}                                    Path(S720,S736)
	S738= ALU.Out=>ALUOut_MEM.In                                Premise(F743)
	S739= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F744)
	S740= LIMMEXT.Out=>B_EX.In                                  Premise(F745)
	S741= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F746)
	S742= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F747)
	S743= FU.Bub_IF=>CU_IF.Bub                                  Premise(F748)
	S744= FU.Halt_IF=>CU_IF.Halt                                Premise(F749)
	S745= ICache.Hit=>CU_IF.ICacheHit                           Premise(F750)
	S746= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F751)
	S747= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F752)
	S748= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F753)
	S749= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F754)
	S750= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F755)
	S751= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F756)
	S752= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F757)
	S753= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F758)
	S754= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F759)
	S755= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F760)
	S756= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F761)
	S757= ICache.Hit=>FU.ICacheHit                              Premise(F762)
	S758= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F763)
	S759= IR_EX.Out=>FU.IR_EX                                   Premise(F764)
	S760= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F765)
	S761= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F766)
	S762= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F767)
	S763= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F768)
	S764= ALU.Out=>FU.InEX                                      Premise(F769)
	S765= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F770)
	S766= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F771)
	S767= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F772)
	S768= IR_WB.Out20_16=>GPR.WReg                              Premise(F773)
	S769= IMMU.Addr=>IAddrReg.In                                Premise(F774)
	S770= PC.Out=>ICache.IEA                                    Premise(F775)
	S771= ICache.IEA=addr+4                                     Path(S733,S770)
	S772= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S771)
	S773= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S772,S745)
	S774= FU.ICacheHit=ICacheHit(addr+4)                        Path(S772,S757)
	S775= PC.Out=>ICache.IEA                                    Premise(F776)
	S776= IMem.MEM8WordOut=>ICache.WData                        Premise(F777)
	S777= ICache.Out=>ICacheReg.In                              Premise(F778)
	S778= PC.Out=>IMMU.IEA                                      Premise(F779)
	S779= IMMU.IEA=addr+4                                       Path(S733,S778)
	S780= CP0.ASID=>IMMU.PID                                    Premise(F780)
	S781= IMMU.PID=pid                                          Path(S734,S780)
	S782= IMMU.Addr={pid,addr+4}                                IMMU-Search(S781,S779)
	S783= IAddrReg.In={pid,addr+4}                              Path(S782,S769)
	S784= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S781,S779)
	S785= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S784,S746)
	S786= IAddrReg.Out=>IMem.RAddr                              Premise(F781)
	S787= IMem.RAddr={pid,addr}                                 Path(S728,S786)
	S788= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S787,S712)
	S789= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S787,S712)
	S790= ICache.WData=IMemGet8Word({pid,addr})                 Path(S789,S776)
	S791= ICacheReg.Out=>IRMux.CacheData                        Premise(F782)
	S792= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F783)
	S793= IMem.Out=>IRMux.MemData                               Premise(F784)
	S794= IRMux.MemData={12,rS,rD,UIMM}                         Path(S788,S793)
	S795= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S794)
	S796= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F785)
	S797= ICache.Out=>IR_ID.In                                  Premise(F786)
	S798= IRMux.Out=>IR_ID.In                                   Premise(F787)
	S799= IR_ID.In={12,rS,rD,UIMM}                              Path(S795,S798)
	S800= ICache.Out=>IR_IMMU.In                                Premise(F788)
	S801= IR_EX.Out=>IR_MEM.In                                  Premise(F789)
	S802= IR_DMMU2.Out=>IR_WB.In                                Premise(F790)
	S803= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F791)
	S804= LIMMEXT.In=UIMM                                       Path(S727,S803)
	S805= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S804)
	S806= B_EX.In={16{0},UIMM}                                  Path(S805,S740)
	S807= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F792)
	S808= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F793)
	S809= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F794)
	S810= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F795)
	S811= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F796)
	S812= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F797)
	S813= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F798)
	S814= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F799)
	S815= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F800)
	S816= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F801)
	S817= IR_EX.Out31_26=>CU_EX.Op                              Premise(F802)
	S818= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F803)
	S819= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F804)
	S820= CU_ID.IRFunc1=rD                                      Path(S726,S819)
	S821= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F805)
	S822= CU_ID.IRFunc2=rS                                      Path(S725,S821)
	S823= IR_ID.Out31_26=>CU_ID.Op                              Premise(F806)
	S824= CU_ID.Op=12                                           Path(S724,S823)
	S825= CU_ID.Func=alu_add                                    CU_ID(S824)
	S826= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F807)
	S827= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F808)
	S828= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F809)
	S829= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F810)
	S830= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F811)
	S831= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F812)
	S832= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F813)
	S833= IR_WB.Out31_26=>CU_WB.Op                              Premise(F814)
	S834= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F815)
	S835= CtrlA_EX=0                                            Premise(F816)
	S836= CtrlB_EX=0                                            Premise(F817)
	S837= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S683,S836)
	S838= CtrlALUOut_MEM=0                                      Premise(F818)
	S839= CtrlALUOut_DMMU1=0                                    Premise(F819)
	S840= CtrlALUOut_DMMU2=0                                    Premise(F820)
	S841= CtrlALUOut_WB=0                                       Premise(F821)
	S842= CtrlA_MEM=0                                           Premise(F822)
	S843= CtrlA_WB=0                                            Premise(F823)
	S844= CtrlB_MEM=0                                           Premise(F824)
	S845= CtrlB_WB=0                                            Premise(F825)
	S846= CtrlICache=0                                          Premise(F826)
	S847= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S693,S846)
	S848= CtrlIMMU=0                                            Premise(F827)
	S849= CtrlIR_DMMU1=0                                        Premise(F828)
	S850= CtrlIR_DMMU2=0                                        Premise(F829)
	S851= CtrlIR_EX=0                                           Premise(F830)
	S852= CtrlIR_ID=0                                           Premise(F831)
	S853= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S699,S852)
	S854= CtrlIR_IMMU=0                                         Premise(F832)
	S855= CtrlIR_MEM=0                                          Premise(F833)
	S856= CtrlIR_WB=0                                           Premise(F834)
	S857= CtrlGPR=1                                             Premise(F835)
	S858= CtrlIAddrReg=0                                        Premise(F836)
	S859= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S706,S858)
	S860= CtrlPC=0                                              Premise(F837)
	S861= CtrlPCInc=0                                           Premise(F838)
	S862= PC[CIA]=addr                                          PC-Hold(S709,S861)
	S863= PC[Out]=addr+4                                        PC-Hold(S710,S860,S861)
	S864= CtrlIMem=0                                            Premise(F839)
	S865= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S712,S864)
	S866= CtrlICacheReg=0                                       Premise(F840)
	S867= CtrlASIDIn=0                                          Premise(F841)
	S868= CtrlCP0=0                                             Premise(F842)
	S869= CP0[ASID]=pid                                         CP0-Hold(S716,S868)
	S870= CtrlEPCIn=0                                           Premise(F843)
	S871= CtrlExCodeIn=0                                        Premise(F844)
	S872= CtrlIRMux=0                                           Premise(F845)

POST	S837= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S683,S836)
	S847= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S693,S846)
	S853= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S699,S852)
	S859= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S706,S858)
	S862= PC[CIA]=addr                                          PC-Hold(S709,S861)
	S863= PC[Out]=addr+4                                        PC-Hold(S710,S860,S861)
	S865= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S712,S864)
	S869= CP0[ASID]=pid                                         CP0-Hold(S716,S868)

