// Seed: 3968202115
module module_0 #(
    parameter id_5 = 32'd69
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  wire _id_5;
  localparam id_6 = -1;
  wire [-1 : 1] id_7;
  wire id_8;
  assign id_8 = -id_8;
  assign id_1 = id_6;
  logic [1 : 1 'b0] id_9;
  assign id_9 = id_7;
  wire id_10, id_11, id_12, id_13;
  assign id_13 = id_9[1&-1];
endmodule
module module_1 #(
    parameter id_12 = 32'd34,
    parameter id_13 = 32'd69,
    parameter id_23 = 32'd11,
    parameter id_54 = 32'd77
) (
    id_1[id_23-id_54 : id_13],
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    _id_13,
    id_14,
    id_15[id_12 : 1],
    id_16[1 : 1],
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    _id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    _id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    id_59,
    id_60
);
  inout wire id_60;
  input wire id_59;
  inout wire id_58;
  output wire id_57;
  output wire id_56;
  output wire id_55;
  inout wire _id_54;
  inout wire id_53;
  output wire id_52;
  output wire id_51;
  inout wire id_50;
  input wire id_49;
  input wire id_48;
  inout wire id_47;
  inout wire id_46;
  input wire id_45;
  input wire id_44;
  output wire id_43;
  output wire id_42;
  module_0 modCall_1 (
      id_15,
      id_51,
      id_8,
      id_46
  );
  output wire id_41;
  inout wire id_40;
  input wire id_39;
  inout wire id_38;
  inout wire id_37;
  input wire id_36;
  output wire id_35;
  output wire id_34;
  output wire id_33;
  output wire id_32;
  input wire id_31;
  inout wire id_30;
  output wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire _id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout logic [7:0] id_16;
  inout logic [7:0] id_15;
  output wire id_14;
  inout wire _id_13;
  inout wire _id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout tri id_2;
  output logic [7:0] id_1;
  assign id_2 = -1;
  rtran (-1'b0, 1);
endmodule
