# Changelog

All notable changes to this project will be documented in this file.

The format is based on [Keep a Changelog](https://keepachangelog.com/en/1.0.0/).

---

## [Unreleased]

### Phase 2: Hardware Mapping (In Progress)
- Continue with advanced hardware analysis and edge AI benchmarking

---

## [2025-10-24] - Texas Instruments TDA4VM C7x DSP Mapper (Automotive ADAS)

### Added

- **TI TDA4VM Resource Model** (`hardware_mapper.py`, `ti_tda4vm_resource_model()`)
  - Architecture: C7x DSP @ 1.0 GHz + Matrix Multiply Accelerator (MMA)
  - Peak performance: 8 TOPS INT8 (MMA), 80 GFLOPS FP32 (C7x DSP)
  - Power profiles: 10W (front camera ADAS), 20W (full multi-camera system)
  - Memory: LPDDR4x @ 60 GB/s, 8 MB MSMC on-chip SRAM
  - CPU: 2√ó Cortex-A72 @ 2.0 GHz
  - Automotive-grade: ASIL-D/SIL-3, -40¬∞C to 125¬∞C (AEC-Q100)

- **TI TDA4VM Mapper** (`dsp_mapper.py`, `create_ti_tda4vm_mapper()`)
  - Supports 10W and 20W thermal profiles
  - 10W: ~5 TOPS effective (front camera, lane detection)
  - 20W: ~6.5 TOPS effective (multi-camera, sensor fusion)
  - Automotive deterministic scheduling
  - Native INT8/INT16/FP32 support

### Performance Specifications

**10W Mode (Front Camera ADAS):**
- Sustained clock: 850 MHz (85% of peak)
- Effective INT8: ~5 TOPS (62% of 8 TOPS peak)
- Use case: Single front-facing camera, lane detection, object detection

**20W Mode (Full ADAS System):**
- Sustained clock: 950 MHz (95% of peak)
- Effective INT8: ~6.5 TOPS (81% of 8 TOPS peak)
- Use case: 4-6 cameras, radar/lidar fusion, automatic valet parking

### Key Features

1. **Automotive Safety**: ASIL-D/SIL-3 certification with R5F safety cores
2. **Thermal Robustness**: -40¬∞C to 125¬∞C operating range (automotive grade)
3. **Heterogeneous Compute**: CPU + DSP + MMA for flexibility
4. **Sensor Fusion**: Optimized for camera + radar + lidar processing
5. **Deterministic Scheduling**: Real-time guarantees for ADAS applications

### Use Cases

- **ADAS Level 2-3**: Lane keep assist, adaptive cruise control, auto parking
- **Multi-camera Systems**: Surround view (4-6 cameras simultaneously)
- **Sensor Fusion**: Camera + radar + lidar integration
- **Object Detection**: YOLOv5, SSD, RetinaNet for automotive
- **Lane Detection**: Semantic segmentation for lane marking

### Comparison with Other DSPs

| DSP | Peak INT8 | Power | Architecture | Use Case |
|-----|-----------|-------|--------------|----------|
| **TI TDA4VM (C7x)** | 8 TOPS | 10-20W | C7x DSP + MMA | Automotive ADAS |
| **Qualcomm Hexagon 698** | 15 TOPS | 7W | HVX + HTA | Robotics, mobile |

### Files Modified

**Source Code** (2 files):
- `src/graphs/characterize/hardware_mapper.py` - Added ti_tda4vm_resource_model() (297 lines)
- `src/graphs/characterize/dsp_mapper.py` - Added create_ti_tda4vm_mapper() (96 lines)

**Documentation** (1 file):
- `CHANGELOG.md` - This file

**Lines Changed**: ~393 lines added

### Next Steps

**Validation Needed:**
1. Add TDA4VM to automotive ADAS comparison suite
2. Test on automotive workloads (YOLOv5, SegNet, lane detection models)
3. Benchmark against automotive industry standards

**Future Enhancements:**
4. Add TDA4 family variants (TDA4VL, TDA4VH, TDA4AL)
5. Model safety core overhead (R5F lockstep)
6. Add automotive-specific workload benchmarks

---

## [2025-10-24] - Qualcomm QRB5165 Hexagon DSP Mapper

### Added

- **HardwareType.DSP** - New hardware type for Digital Signal Processors (Qualcomm Hexagon, TI C7x, etc.)
  - Follows same pattern as CPU/GPU mappers for classification consistency
  - Extensible for future DSP accelerators

- **QRB5165 Resource Model** (`hardware_mapper.py`, `qrb5165_resource_model()`)
  - Architecture: Hexagon 698 DSP with HVX (vector) + HTA (tensor accelerator)
  - Peak performance: 15 TOPS INT8
  - Power profile: 7W TDP with DVFS (60% throttle factor)
  - Memory: LPDDR5 @ 44 GB/s bandwidth
  - CPU: Kryo 585 (8 cores: 1√ó2.84 GHz + 3√ó2.42 GHz + 4√ó1.81 GHz)
  - Precision support: INT8 (native), INT16 (native), FP16 (emulated), INT4 (experimental)

- **DSP Mapper** (`dsp_mapper.py`, 385 lines)
  - Generic DSPMapper class for all DSP-based accelerators
  - Qualcomm Hexagon 698 implementation (`create_qrb5165_mapper()`)
  - Maps fused subgraphs to 32 equivalent DSP processing elements
  - Accounts for HVX vector units and HTA tensor accelerator
  - Realistic efficiency modeling: 60% efficiency_factor for INT8
  - Placeholders for future DSP mappers (TI C7x, Cadence Tensilica, CEVA NeuPro)

- **Edge AI Comparison Integration**
  - Added QRB5165 to Category 1 (Low Power ‚â§10W)
  - Validated on ResNet-50, DeepLabV3+, ViT-Base
  - Updated `compare_edge_ai_platforms.py`
  - Updated documentation in `edge_ai_categories.md`

### Results (Category 1: Low Power ‚â§10W, Batch=1, INT8)

**ResNet-50:**
| Platform | Latency | FPS | FPS/W | Utilization |
|----------|---------|-----|-------|-------------|
| QRB5165 | 105ms | 9.5 | 1.36 | 47.7% |

**DeepLabV3+ (Segmentation):**
| Platform | Latency | FPS | FPS/W | Utilization |
|----------|---------|-----|-------|-------------|
| QRB5165 | 1229ms | 0.8 | 0.12 | 44.3% |

**ViT-Base (Transformer):**
| Platform | Latency | FPS | FPS/W | Utilization |
|----------|---------|-----|-------|-------------|
| QRB5165 | 32ms | 31 | 4.48 | 3.6% |

### Key Insights

1. **Performance Position**: QRB5165 sits between Hailo-8 (dataflow) and Jetson Orin Nano (GPU)
   - Better than Hailo-8 on DeepLabV3+ (1229ms vs 4149ms)
   - Slower than Jetson Orin Nano despite similar 7W TDP (105ms vs 9.5ms on ResNet-50)

2. **Utilization Analysis**: Low utilization (3.6-47.7%) suggests:
   - Memory bandwidth bottleneck (44 GB/s vs Jetson's 68 GB/s)
   - DSP resource allocation could be optimized
   - Efficiency factors may need calibration with real hardware

3. **Best Use Case**: Multi-modal sensor fusion
   - QRB5165 is optimized for heterogeneous workloads
   - CPU + GPU + DSP architecture suits robotics platforms
   - Integrated sensor processing (camera + IMU + GNSS)

4. **Effective Efficiency**: ~2.1 TOPS/W (comparable to Jetson, lower than Hailo/KPU)
   - Peak: 15 TOPS INT8
   - Effective: ~6 TOPS @ 7W sustained
   - Similar throttling characteristics to Jetson (DVFS limited)

5. **Architectural Trade-offs**:
   - **Hailo**: 10.4 TOPS/W but fixed-function, struggles on large models
   - **Jetson**: Flexible but severe throttling (2.7 TOPS/W effective)
   - **QRB5165**: Balanced heterogeneous compute, Qualcomm ecosystem
   - **KPU**: Best efficiency (10.6 TOPS/W) but hypothetical

### Files Created/Modified

**Source Code** (3 files):
- `src/graphs/characterize/hardware_mapper.py` - Added DSP type and qrb5165_resource_model() (220 lines)
- `src/graphs/characterize/dsp_mapper.py` (NEW - 385 lines) - Generic DSP mapper with Hexagon implementation

**Validation** (1 file):
- `validation/hardware/compare_edge_ai_platforms.py` - Added QRB5165 to comparison

**Documentation** (2 files):
- `docs/edge_ai_categories.md` - Added QRB5165 specifications, benchmarks, and analysis
- `CHANGELOG.md` - This file

**Lines Changed**: ~615 lines added

**Architecture Reorganization**:
- Follows CPU/GPU mapper pattern: `cpu_mapper.py` contains AMD/Intel, `gpu_mapper.py` contains H100/Jetson
- Now `dsp_mapper.py` contains Qualcomm Hexagon (with space for TI C7x, Cadence, CEVA, etc.)
- Classification: `HardwareType.DSP` (consistent with "cpu", "gpu", "tpu", "kpu", etc.)

### Recommendation

**Choose QRB5165 when:**
- Power budget: 7W
- Workload: Multi-modal (vision + sensor fusion)
- Need Qualcomm ecosystem (ROS, Snapdragon SDK)
- Robotics platform with heterogeneous processing needs (not just vision)
- Require integrated CPU + GPU + DSP on single SoC

**Best competitors:**
- **Hailo-8** for pure vision at ultra-low power (2.5W)
- **Jetson Orin Nano** for NVIDIA ecosystem and flexibility
- **KPU-T64** for best power efficiency (hypothetical)

### Next Steps

**Calibration Needed:**
1. Test on actual QRB5165 hardware (Qualcomm RB5 platform)
2. Tune efficiency_factor based on real benchmarks
3. Investigate low utilization (may need better resource allocation)

**Future Enhancements:**
4. Add QRB6490 (next-gen with Hexagon 780, 60 TOPS INT8)
5. Model heterogeneous execution (CPU + GPU + DSP concurrent)
6. Add sensor fusion workload benchmarks (not just vision)

---

## [2025-10-22] - Edge AI / Embodied AI Platform Comparison Framework

### Added

- **Edge AI Hardware Categories** (comprehensive platform comparison)
  - **Category 1**: Computer Vision / Low Power (‚â§10W) - Battery-powered devices
    - Target: Drones, mobile robots, edge cameras
    - Platforms: Hailo-8 (2.5W), Jetson Orin Nano (7W), KPU-T64 (6W)
  - **Category 2**: Transformers / Higher Power (‚â§50W) - Tethered/vehicle systems
    - Target: Autonomous vehicles, edge servers, industrial robotics
    - Platforms: Hailo-10H (2.5W), Jetson Orin AGX (15W), KPU-T256 (30W)

- **Jetson Orin Nano Mapper** (`hardware_mapper.py`, `gpu_mapper.py`)
  - Configuration: 16 Ampere SMs (1024 CUDA cores, 32 Tensor cores)
  - Power profiles: 7W (battery) and 15W (standard edge)
  - Realistic DVFS modeling: 33% throttle @ 7W (300 MHz sustained vs 918 MHz boost)
  - Performance: 21 TOPS INT8 (dense), ~2.7 TOPS/W effective
  - Memory: 8GB LPDDR5 @ 68 GB/s (original) or 102 GB/s (Super)
  - Use case: Battery-powered drones, mobile robots

- **KPU-T64 Mapper** (`hardware_mapper.py`, `kpu_mapper.py`)
  - Architecture: 8√ó8 checkerboard (64 compute tiles + 64 L3 memory tiles)
  - Tile allocation: 44 INT8 (69%) + 13 BF16 (20%) + 7 Matrix (11%)
  - Power profiles: 3W (ultra-low), 6W (standard), 10W (performance)
  - Performance: 6.9 TOPS INT8 @ 900 MHz, ~10.6 TOPS/W estimated
  - Memory: 8GB LPDDR5 @ 64 GB/s, 16MB distributed L3
  - efficiency_factor: 60-70% (vs Jetson's 4-10%)
  - Use case: Edge AI devices requiring balanced CNN + transformer support

- **KPU-T256 Mapper** (`hardware_mapper.py`, `kpu_mapper.py`)
  - Architecture: 16√ó16 checkerboard (256 compute tiles + 256 L3 memory tiles)
  - Tile allocation: 179 INT8 (70%) + 51 BF16 (20%) + 26 Matrix (10%)
  - Power profiles: 15W (efficient), 30W (balanced), 50W (performance)
  - Performance: 33.8 TOPS INT8 @ 1.05 GHz, ~10.9 TOPS/W estimated
  - Memory: 32GB DDR5 @ 256 GB/s, 16MB distributed L3
  - efficiency_factor: 68-78% (vs Jetson's 5-12%)
  - Use case: High-performance edge servers, autonomous vehicles

- **Edge AI Comparison Script** (`validation/hardware/compare_edge_ai_platforms.py`, 359 lines)
  - Tests 6 hardware platforms across 3 models (ResNet-50, DeepLabV3+, ViT-Base)
  - Metrics: Latency, FPS, FPS/W, TOPS/W, utilization
  - Executive summary with recommendations by use case
  - Comprehensive decision matrix and architectural insights

- **Edge AI Categories Documentation** (`docs/EDGE_AI_CATEGORIES.md`, 400+ lines)
  - Complete platform specifications and benchmarks
  - Category 1 & 2 winners with rationale
  - Architectural insights: Hailo vs Jetson vs KPU
  - Decision matrix (when to use each platform)
  - Drone flight time analysis
  - Future work roadmap

### Fixed

- **Hailo Mapper Bottleneck Analysis** (`hailo_mapper.py`)
  - Added missing GraphHardwareAllocation fields:
    - `naive_latency` - 100% utilization baseline
    - `latency_correction_factor` - ratio of actual/naive latency
    - `compute_bound_count`, `memory_bound_count`, `bandwidth_bound_count`, `balanced_count`
  - Now consistent with KPU/GPU/TPU mappers

### Results (Category 1: Computer Vision / Low Power ‚â§10W, Batch=1, INT8)

**ResNet-50 (Computer Vision Backbone)**:
| Platform | Latency | FPS | FPS/W | Utilization |
|----------|---------|-----|-------|-------------|
| Hailo-8 | 354 ms | 2.8 | 1.13 | 14.7% |
| Jetson Nano @ 7W | 9.5 ms | 105 | 15.08 | 97.9% |
| **KPU-T64 @ 6W** | **4.2 ms** | **239** | **39.79** | **98.8%** |

**DeepLabV3+ (Semantic Segmentation)**:
| Platform | Latency | FPS | FPS/W | Utilization |
|----------|---------|-----|-------|-------------|
| Hailo-8 | 4149 ms | 0.2 | 0.10 | 13.6% |
| Jetson Nano @ 7W | 348 ms | 2.9 | 0.41 | 96.5% |
| **KPU-T64 @ 6W** | **88 ms** | **11.4** | **1.89** | **99.6%** |

**ViT-Base (Vision Transformer)**:
| Platform | Latency | FPS | FPS/W | Utilization |
|----------|---------|-----|-------|-------------|
| Hailo-8 | 25 ms | 40 | 15.97 | 1.7% |
| Jetson Nano @ 7W | 7.6 ms | 131 | 18.69 | 25.5% |
| **KPU-T64 @ 6W** | **7.9 ms** | **126** | **21.03** | **100%** |

**üèÜ Category 1 Winner: KPU-T64 @ 6W**
- **39.79 FPS/W** on ResNet-50 (2.6√ó better than Jetson Nano)
- **Best latency** on CNNs (4.19 ms ResNet-50, 88 ms DeepLabV3+)
- **No DVFS throttling** - predictable performance
- **Balanced architecture** - excellent on both CNNs and transformers

### Results (Category 2: Transformers / Higher Power ‚â§50W, Batch=1, INT8)

**ResNet-50 (Computer Vision Backbone)**:
| Platform | Latency | FPS | FPS/W | Utilization |
|----------|---------|-----|-------|-------------|
| Hailo-10H | 1934 ms | 0.5 | 0.21 | 7.3% |
| Jetson AGX @ 15W | 3.0 ms | 329 | 21.94 | 97.6% |
| **KPU-T256 @ 30W** | **1.1 ms** | **893** | **29.77** | **90.9%** |

**DeepLabV3+ (Semantic Segmentation)**:
| Platform | Latency | FPS | FPS/W | Utilization |
|----------|---------|-----|-------|-------------|
| Hailo-10H | 22651 ms | 0.04 | 0.02 | 6.8% |
| Jetson AGX @ 15W | 111 ms | 9.0 | 0.60 | 95.9% |
| **KPU-T256 @ 30W** | **17 ms** | **60** | **2.00** | **99.0%** |

**ViT-Base (Vision Transformer)**:
| Platform | Latency | FPS | FPS/W | Utilization |
|----------|---------|-----|-------|-------------|
| Hailo-10H | 143 ms | 7.0 | 2.80 | 0.8% |
| **Jetson AGX @ 15W** | **2.5 ms** | **395** | **26.30** | 13.1% |
| KPU-T256 @ 30W | 2.0 ms | 505 | 16.82 | 100% |

**üèÜ Category 2 Winner: KPU-T256 @ 30W**
- **29.77 FPS/W** on ResNet-50 (1.36√ó better than Jetson AGX @ 15W)
- **Best absolute latency** on CNNs (1.12 ms ResNet-50, 16.68 ms DeepLabV3+)
- **99% utilization** on large models - excellent resource usage
- **No thermal throttling** - sustained performance at 30W

### Key Insights

1. **Power Efficiency Leadership**:
   - **KPU-T64**: 39.79 FPS/W on ResNet-50 (best in low-power category)
   - **KPU-T256**: 29.77 FPS/W on ResNet-50 (best in high-power category)
   - **Hailo-8**: Highest TOPS/W (10.4) but poor on segmentation workloads
   - **Jetson**: Flexible but DVFS throttling hurts efficiency (2-3 TOPS/W effective)

2. **Architectural Trade-offs**:
   - **Hailo (Dataflow)**: 8-16 TOPS/W, fixed-function, low latency on target workloads
   - **Jetson (GPU)**: 2-3 TOPS/W effective, flexible, severe DVFS throttling at ‚â§15W
   - **KPU (Heterogeneous Tiles)**: 10-11 TOPS/W, balanced, 60-78% efficiency_factor, no throttling

3. **Utilization Analysis**:
   - **KPU**: 90-100% utilization across all models (tile-based processing)
   - **Jetson**: 13-98% utilization (varies by model complexity)
   - **Hailo**: 0.8-14.7% utilization (struggles with large/non-vision models)

4. **Workload Suitability**:
   - **CNNs (ResNet-50)**: KPU dominates both categories
   - **Segmentation (DeepLabV3+)**: KPU excels, Hailo struggles (4-22 seconds!)
   - **Transformers (ViT)**: Jetson AGX wins @ 15W, KPU-T64 wins @ 6W

5. **Drone Flight Time Impact** (3000mAh @ 11.1V, 60W motors):
   - **Baseline (no AI)**: 18.0 minutes
   - **Hailo-8 @ 2.5W**: 16.8 minutes (-6.7%, best for battery life)
   - **KPU-T64 @ 3W**: 16.5 minutes (-8.3%)
   - **KPU-T64 @ 6W**: 14.7 minutes (-18.3%)
   - **Jetson Nano @ 7W**: 14.4 minutes (-20.0%)

### Recommendation Matrix

| Use Case | Best Choice | Runner-up |
|----------|-------------|-----------|
| Drone (battery) | Hailo-8 @ 2.5W | KPU-T64 @ 3W |
| Robot (mobile) | KPU-T64 @ 6W | Hailo-8 @ 2.5W |
| Edge camera | Hailo-8 @ 2.5W | Jetson Nano @ 7W |
| Autonomous vehicle | KPU-T256 @ 30W | Hailo-10H @ 2.5W |
| Edge server | KPU-T256 @ 30W | Jetson AGX @ 15W |

### Files Created

**Source Code** (3 files):
- `src/graphs/characterize/hardware_mapper.py` - Added `jetson_orin_nano_resource_model()`, `kpu_t64_resource_model()`, `kpu_t256_resource_model()`
- `src/graphs/characterize/kpu_mapper.py` - Added `create_kpu_t64_mapper()`, `create_kpu_t256_mapper()`
- `src/graphs/characterize/gpu_mapper.py` - Added `create_jetson_orin_nano_mapper()`

**Modified**:
- `src/graphs/characterize/hailo_mapper.py` - Fixed missing bottleneck analysis fields

**Validation** (1 file):
- `validation/hardware/compare_edge_ai_platforms.py` (359 lines) - Complete comparison framework

**Documentation** (1 file):
- `docs/EDGE_AI_CATEGORIES.md` (400+ lines) - Comprehensive edge AI platform guide

**Lines Changed**: ~1,400 lines added

### Code Statistics (Total Project)

- Source Code: ~3,900 lines (7 hardware mappers)
- Tests: ~2,400 lines
- Documentation: ~6,500 lines
- **Total**: ~12,800 lines

### Validation

- ‚úÖ All 6 platforms tested on 3 models (ResNet-50, DeepLabV3+, ViT-Base)
- ‚úÖ Category 1 (low power) comparison complete
- ‚úÖ Category 2 (high power) comparison complete
- ‚úÖ Executive summary and recommendations generated
- ‚úÖ Hailo mapper bottleneck analysis fixed

### Next Steps

**Category 1 Enhancements**:
- Add Hailo-15 (rumored 2025: 50 TOPS INT8 @ 3W)
- Add Jetson Orin Nano Super (67 TOPS INT8 @ 15W, 102 GB/s)
- Calibrate KPU-T64 on real hardware

**Category 2 Enhancements**:
- Add Hailo-20 (projected: 80-100 TOPS INT4 @ 5W)
- Add Jetson Thor (1000 TOPS INT8, 30-100W)
- Add KPU-T512 variant (datacenter-scale)

**Model Coverage**:
- Add BEVFormer (autonomous driving)
- Add DETR (transformer-based detection)
- Add SAM (Segment Anything Model)
- Add LLaVA-7B (vision-language model)

---

## [2025-10-21] - Phase 2 Hardware Mapping - Embodied AI Analysis Refinement

### Changed
- **Fixed Battery Life Calculation** (`test_all_hardware.py`, EA-2 table)
  - Corrected units conversion error (was showing 0.0 hours for all hardware)
  - Fixed formula: Battery Life = 100 Wh / Power (W)
  - Now correctly shows battery life estimates for edge deployment

- **Removed Sparsity Inflation from Jetson Thor** (`hardware_mapper.py`)
  - Peak TOPS: 2000 ‚Üí 1000 TOPS INT8 (actual datapath)
  - Updated `int8_ops_per_sm_per_clock`: 512 ‚Üí 256
  - Updated `fp16_ops_per_sm_per_clock`: 512 ‚Üí 256
  - Rationale: Marketing specs include workload-dependent sparsity speedups; using speed-of-light datapath performance for fair comparison
  - Documentation updated to note: "NVIDIA claims: 2000 TOPS INT8 (includes sparsity - workload dependent!)"

- **Replaced KPU T250 with T300** (3 files: `hardware_mapper.py`, `kpu_mapper.py`, `test_all_hardware.py`)
  - Tile configuration changed: 250 tiles (175/50/25) ‚Üí 300 tiles (210/60/30)
  - Tile split: 70% INT8 (210 tiles), 20% BF16 (60 tiles), 10% Matrix (30 tiles)
  - Power profiles maintained: 12.5W / 25W / 50W (automotive thermal envelopes)
  - Factory function renamed: `create_kpu_t250_mapper()` ‚Üí `create_kpu_t300_mapper()`
  - ~20% performance improvement over T250 at same power levels

- **Enhanced Testing Table Formatting** (`test_all_hardware.py`)
  - Widened first column: 25 ‚Üí 30 characters
  - Accommodates longer hardware names like "KPU-T300 @ 50W (210/60/30)"
  - Applied to all three precision test result tables (FP32, BF16, INT8)

- **Updated Hardware Costs** (`test_all_hardware.py`)
  - KPU-T300 @ 50W: $1800 ‚Üí $1200 (reflects volume pricing)
  - TPU v4: $5000 ‚Üí $15000 (minimum pod slice configuration)
  - More accurate cost-benefit analysis for embodied AI deployment

### Added
- **Sorted and Ranked Analysis Tables** (`test_all_hardware.py`)
  - **EA-3 (Power vs Performance)**: Added ranking by Perf/Watt metric (inferences/sec/W)
  - **ANALYSIS 5 (Head-to-Head)**: Added ranking by speedup vs CPU, sorted descending
  - **ANALYSIS 6 (Cost-Benefit)**: Added ranking by Perf/$ (inferences/sec/$)
  - All tables now show Rank column with proper sorting (higher is better)

- **KPU-T300 @ 50W to Head-to-Head Comparison**
  - Added to ANALYSIS 5 as high-performance automotive reference
  - Enables direct comparison with Jetson Thor @ 30W
  - Shows trade-offs: raw performance vs efficiency/cost

- **Hardware Labels and Target Categories**
  - Jetson Thor: Added "Auto performance" label in EA-1 table
  - Aligned target categories in ANALYSIS 6:
    - Jetson-Orin ‚Üí "Embodied AI"
    - Jetson-Thor ‚Üí "Automotive"
    - KPU-T100 ‚Üí "Embodied AI"
    - KPU-T300 ‚Üí "Automotive"
  - Consistent terminology throughout analysis

### Results (DeepLabV3-ResNet101, INT8, Batch=1)

**Performance Impact of Jetson Thor TOPS Fix**:
- Before (2000 TOPS): ~5.8 ms latency
- After (1000 TOPS): ~11.6 ms latency (2√ó slower, more realistic)
- Still competitive at 30W edge deployment envelope

**KPU T300 Performance (vs T100 @ 6W baseline)**:
- KPU-T300 @ 12.5W: ~3.3√ó faster than T100 @ 6W
- KPU-T300 @ 25W: ~3.5√ó faster than T100 @ 6W
- KPU-T300 @ 50W: ~3.7√ó faster than T100 @ 6W
- Demonstrates scaling across automotive power envelopes

**Cost-Benefit Rankings (ANALYSIS 6, Perf/$)**:
1. Coral-Edge-TPU: 0.160 inf/sec/$ (IoT champion)
2. KPU-T100 @ 6W: 0.019 inf/sec/$ (embodied AI champion)
3. Intel CPU: 0.003 inf/sec/$ (surprising cost competitiveness)
4. TPU v4: 0.001 inf/sec/$ (cloud pricing penalty, 3√ó worse than before)
5. H100 GPU: 0.001 inf/sec/$ (datacenter premium)

**Battery Life Estimates (100 Wh battery, EA-2)**:
- KPU-T100 @ 6W: 16.7 hours
- Coral-Edge-TPU: 50.0 hours (ultra-low-power champion)
- Jetson-Thor @ 30W: 3.3 hours
- KPU-T300 @ 50W: 2.0 hours (automotive - not battery-optimized)

### Key Insights

1. **Sparsity Inflation in Marketing Specs**:
   - NVIDIA's 2000 TOPS INT8 claim includes workload-dependent sparsity speedups
   - Actual datapath: 1000 TOPS INT8 (speed-of-light without sparsity)
   - Lesson: Always verify if peak specs include algorithmic optimizations vs pure silicon throughput

2. **Jetson Thor vs KPU Performance Trade-offs**:
   - Jetson Thor @ 30W: Faster absolute performance (2.5√ó more TOPS even throttled)
   - Advantage: 3-5√ó more silicon (60-80 SMs, larger die, $3000 price point)
   - KPU-T300 @ 50W: Better efficiency (53% less energy, 50% lower cost)
   - Trade-off: Raw performance (Jetson) vs efficiency/cost (KPU)

3. **KPU SKU Strategy**:
   - T100 (100 tiles, 6-24W): Embodied AI (robots, drones, battery-powered)
   - T300 (300 tiles, 12.5-50W): Automotive AI (vehicles with liquid cooling)
   - Both use same 70/20/10 tile ratio (INT8/BF16/Matrix)
   - 3√ó tile count provides ~3.5√ó performance improvement

4. **Cloud Hardware Cost Penalty**:
   - TPU v4 cost correction ($5K ‚Üí $15K) reveals true economics
   - Cloud accelerators have poor Perf/$ for edge deployment
   - Even with superior performance, cost makes them non-viable for embodied AI

5. **Target Market Alignment**:
   - Embodied AI (6-15W): Battery life critical, cost-sensitive
   - Automotive (25-50W): Performance critical, liquid cooling available
   - Clear SKU differentiation by thermal envelope and use case

### Files Modified

**Source Code** (3 files):
- `src/graphs/characterize/hardware_mapper.py` (updated Jetson Thor resource model, added KPU T300 model)
- `src/graphs/characterize/kpu_mapper.py` (renamed mapper factory function)
- `examples/test_all_hardware.py` (formatting, costs, sorting, ranking)

**Lines Changed**: ~150 lines modified/added

### Documentation Impact

- Session summary: `docs/sessions/2025-10-21_embodied_ai_analysis_refinement.md`
- Updated CHANGELOG.md with detailed technical changes
- Analysis tables now more readable and actionable with rankings

### Validation

- All hardware comparison tests pass
- Battery life calculations verified (Perf/Watt √ó TDP = Power)
- Cost-benefit rankings make sense (Coral best Perf/$, H100 worst)
- Jetson Thor performance now realistic (2√ó slower after sparsity removal)

---

## [2025-10-21] - Phase 2 Hardware Mapping - Day 1

### Added
- **Precision-Aware Hardware Resource Model** (`hardware_mapper.py`, 560 lines)
  - `Precision` enum with 11 types (FP64/32/16, BF16, FP8, FP4, INT32/16/8/4)
  - `PrecisionProfile` dataclass (peak ops/sec, tensor core support, energy)
  - `HardwareResourceModel` with precision-specific profiles
  - Pre-defined models: H100 (750 TFLOPS BF16), TPU v4 (550 TOPS INT8), KPU-T100 (100 TOPS INT8), CPU x86

- **GPU Hardware Mapper** (`gpu_mapper.py`, 250 lines)
  - SM (Streaming Multiprocessor) allocation algorithm
  - Thread ‚Üí warp ‚Üí SM hierarchy mapping
  - Wave quantization (SMs allocated in groups of 4)
  - Occupancy and utilization calculation
  - Precision-aware roofline model for latency

- **Validation Test Script** (`test_hardware_mapping.py`, 350 lines)
  - Tests ResNet-18 on H100 across 3 precisions (FP32, BF16, INT8)
  - Stage-by-stage breakdown and bottleneck analysis
  - Precision comparison table with speedup factors
  - Comprehensive insights summary

- **CPU Hardware Mapper** (`cpu_mapper.py`, 436 lines)
  - Multi-core allocation algorithm (8-16 cores)
  - SIMD vectorization analysis (AVX-2: 8-wide, AVX-512: 16-wide)
  - Advanced Matrix Extensions (AMX) for BF16/INT8
  - Vector Neural Network Instructions (VNNI) for INT8
  - Threading overhead modeling (2% per additional core)
  - Cache hierarchy and memory bandwidth constraints

- **CPU vs GPU Comparison Test** (`test_cpu_vs_gpu_mapping.py`, 297 lines)
  - 4 hardware configs: H100 GPU, Intel CPU (AVX-512), Intel CPU (AVX-2), AMD CPU (AVX-2)
  - 3 precisions tested: FP32, BF16, INT8
  - Comprehensive comparison tables: speedup, SIMD impact, quantization benefits, energy efficiency

- **KPU Hardware Mapper** (`kpu_mapper.py`, 450 lines)
  - Tile-based processing with 256KB scratchpad constraint per tile
  - 64 tiles (compute units), 256 threads per tile
  - Tiling overhead modeling (10% per iteration)
  - Scratchpad memory management (analyze if data fits, calculate tiling strategy)
  - Optimized for INT8/INT4 quantization (10√ó / 20√ó faster than FP32)
  - Energy efficient: 0.1e-12 J/FLOP (10√ó better than CPU)

- **GPU/CPU/KPU Comparison Test** (`test_gpu_cpu_kpu_comparison.py`, 390 lines)
  - 3-way hardware comparison: H100 GPU, Intel/AMD CPU, KPU-T100
  - 4 precisions tested: FP32, BF16, INT8, INT4
  - 20 total hardware/precision combinations
  - Multiple analysis tables: speedup, quantization, energy, bottleneck, utilization

- **TPU Hardware Mapper** (`tpu_mapper.py`, 425 lines)
  - Systolic array allocation (2 TensorCores, 128√ó128 array per core)
  - Matrix vs vector operation routing (Conv/Linear ‚Üí systolic, ReLU ‚Üí vector)
  - Pipeline depth modeling (128 cycles fill overhead)
  - BF16 native support (275 TFLOPS), INT8 2√ó (550 TOPS)
  - Optimized for large-batch inference (batch‚â•64)

- **Complete 4-Way Hardware Comparison** (`test_all_hardware.py`, 355 lines)
  - **Definitive Phase 2 validation**: GPU, TPU, KPU, CPU all tested
  - 5 hardware configs: H100 GPU, TPU v4, KPU-T100, Intel CPU, AMD CPU
  - 3 precisions: FP32, BF16, INT8
  - 6 comprehensive analyses: performance, quantization, energy, utilization, head-to-head, insights
  - **üéâ PHASE 2 COMPLETE**

- **Documentation System**
  - `DOCUMENTATION_GUIDE.md` - How to track and document work
  - `CHANGELOG.md` - This file
  - `docs/sessions/` directory structure
  - `docs/sessions/README.md` - Session summary guide
  - `docs/sessions/template.md` - Template for new sessions
  - `docs/sessions/2025-10-21_phase2_hardware_mapping_start.md` - Today's summary

### Results (ResNet-18 on H100, Batch=1)

**Utilization** (the key fix!):
- Average: 38.3% (not 100% - realistic!)
- Peak: 100% (when 3 subgraphs run in parallel)
- 11 execution stages, max 3 parallel subgraphs

**Latency Correction** (vs naive 100% utilization):
- FP32: 0.220 ms (3.6√ó correction factor)
- BF16: 0.025 ms (5.2√ó correction, 8.7√ó faster than FP32)
- INT8: 0.024 ms (9.9√ó correction, 9.2√ó faster than FP32)
- **This fixes the 1000√ó latency error from Phase 0!**

**Energy Savings**:
- BF16: 30.3% less energy than FP32
- INT8: 60.7% less energy than FP32

**Bottleneck Analysis**:
- GPU: Compute-bound: 20 subgraphs (62.5%), Bandwidth-bound: 11 subgraphs (34.4%)
- CPU: Compute-bound: 3 subgraphs (9.4%), Bandwidth-bound: 29 subgraphs (90.6%)

### Results (CPU vs GPU Comparison, Batch=1)

**GPU vs CPU Performance**:
- GPU (H100) is 3.0√ó faster than CPU (Intel AVX-512) at FP32
- GPU (H100) is 26.1√ó faster than CPU at BF16 (Tensor Cores vs AMX)
- GPU (H100) is 27.4√ó faster than CPU at INT8 (Tensor Cores vs VNNI)
- GPU utilization: 38.3%, CPU utilization: 100% (all 16 cores)

**SIMD Impact on CPU**:
- AVX-512 (16-wide) is 1.08√ó faster than AVX-2 (8-wide) across all precisions
- SIMD width matters, but memory bandwidth is the limiting factor

**Quantization Benefits** (Hardware-Specific!):
- **GPU INT8**: 9.16√ó faster than FP32 (Tensor Cores provide massive speedup)
- **CPU INT8**: 1.00√ó faster than FP32 (bandwidth-bound, no speedup despite VNNI!)
- GPU benefits dramatically from quantization, CPU is limited by 80 GB/s DDR5 memory bandwidth

**Energy Efficiency**:
- CPU FP32: 0.288 J/inference
- GPU FP32: 0.171 J/inference
- KPU FP32: 0.001 J/inference (170√ó better than GPU!)
- **CPU uses 1.7√ó MORE energy than GPU (despite being 3√ó slower!)**
- GPU INT8: 0.067 J (60.7% savings vs FP32)
- CPU INT8: 0.288 J (0% savings - bandwidth-bound)
- KPU INT8: 0.001 J (1.4√ó better than GPU, 288√ó better than CPU!)

### Results (GPU/CPU/KPU 3-Way Comparison, Batch=1)

**Performance Comparison (INT8)**:
- GPU (H100): 0.024 ms (fastest absolute performance)
- KPU (T100): 0.050 ms (middle ground, 2.1√ó slower than GPU, 12.0√ó faster than CPU)
- CPU (Intel AVX-512): 0.602 ms (slowest)

**Quantization Speedup (FP32 ‚Üí INT8)**:
- GPU: 9.16√ó (Tensor Cores provide massive benefit)
- KPU: 4.68√ó (optimized for quantization)
- CPU: 1.00√ó (bandwidth-bound, no benefit from quantization)

**Utilization**:
- GPU: 38.3% (limited by batch=1 parallelism)
- KPU: 100.0% (all 64 tiles used, tile-based processing)
- CPU: 100.0% (all 16 cores used)

**Bottleneck Analysis (FP32)**:
- GPU: 62.5% compute-bound, 34.4% bandwidth-bound
- KPU: 59.4% compute-bound, 37.5% bandwidth-bound (similar profile to GPU!)
- CPU: 0% compute-bound, 90.6% bandwidth-bound

### Results (Complete 4-Way Comparison, INT8, Batch=1)

**üèÜ Performance Rankings**:
1. **GPU (H100)**: 0.024 ms ‚Üí **41,556 inferences/sec** (champion!)
2. **TPU (v4)**: 0.040 ms ‚Üí 24,934 inferences/sec (60% of GPU, 15√ó faster than CPU)
3. **KPU (T100)**: 0.050 ms ‚Üí 20,014 inferences/sec (48% of GPU, 12√ó faster than CPU)
4. **CPU (Intel)**: 0.602 ms ‚Üí 1,662 inferences/sec (baseline)

**Quantization Speedup (FP32 ‚Üí INT8)**:
- GPU: 9.16√ó (MASSIVE - Tensor Cores excel at quantization)
- KPU: 4.68√ó (SIGNIFICANT - optimized for INT8/INT4)
- TPU: 1.15√ó (MINIMAL - already optimized for BF16 natively!)
- CPU: 1.00√ó (NONE - bandwidth-bound regardless of precision)

**Hardware Utilization**:
- GPU: 38.3% (limited by batch=1, needs batching to saturate 132 SMs)
- TPU: 100.0% (systolic array fully utilized)
- KPU: 100.0% (all 64 tiles active)
- CPU: 100.0% (all 16 cores active)

**Bottleneck Analysis (INT8)**:
- GPU: 97% bandwidth-bound (2 TB/s HBM2e not enough!)
- TPU: 100% bandwidth-bound (1.2 TB/s HBM2e)
- KPU: 66% bandwidth-bound (1 TB/s HBM)
- CPU: 91% bandwidth-bound (80 GB/s DDR5)

**Energy Efficiency (INT8)**:
- **KPU: 0.001 J** (champion - 1.4√ó better than GPU, 2.1√ó better than CPU)
- **TPU: 0.001 J** (tied with KPU)
- GPU: 0.001 J
- CPU: 0.002 J (least efficient)

### Key Insights

1. **Quantization provides massive speedups on GPU, not CPU**:
   - GPU INT8 is 9.16√ó faster than FP32 (Tensor Cores)
   - CPU INT8 is 1.00√ó faster than FP32 (bandwidth-bound!)
   - Quantization benefits are hardware-specific

2. **CPU is severely memory-bandwidth-bound**:
   - 90.6% of ops are bandwidth-bound (29/32 subgraphs)
   - 80 GB/s DDR5 vs GPU's 2 TB/s HBM2e (25√ó difference)
   - Even with AMX/VNNI, memory bandwidth is the bottleneck

3. **GPU is more energy-efficient than CPU**:
   - CPU uses 1.7√ó more energy despite being 3√ó slower
   - Specialization matters for both performance AND energy

4. **Limited parallelism is the bottleneck for GPU**: Only 3 subgraphs run in parallel at batch=1

5. **Realistic utilization ~38%, not 100%**: This fixes the 1000√ó latency overestimate!

6. **Precision-aware modeling is critical**: Different precisions have vastly different peak performance

7. **Need dependency tracking**: Fusion partitioner doesn't populate `depends_on` yet (TODO for next session)

8. **KPU is the sweet spot for edge deployment**:
   - 12√ó faster than CPU, 2√ó slower than GPU
   - Similar bottleneck profile to GPU (60% compute-bound vs 90% for CPU)
   - 1.4√ó better energy efficiency than GPU, 288√ó better than CPU
   - Quantization provides 4.7√ó speedup (vs 1.0√ó on CPU, 9.2√ó on GPU)

9. **Hardware-specific quantization strategy needed**:
   - GPU/KPU: Quantization provides massive speedup (9√ó, 5√ó) - use INT8/INT4
   - TPU: Quantization provides minimal speedup (1.15√ó) - BF16 is often best
   - CPU: Quantization provides no speedup (1√ó) - only use for model size reduction
   - Bottleneck type determines quantization benefit

10. **TPU's native BF16 optimization limits INT8 gains**:
   - TPU is optimized for BF16 natively (systolic arrays designed for BF16)
   - INT8 only 1.15√ó faster (not 2√ó as expected)
   - BF16 is the sweet spot for TPU (275 TFLOPS)
   - Action: Use BF16 on TPU, INT8 on GPU/KPU

11. **All hardware is bandwidth-bound at batch=1**:
   - GPU: 97% ops bandwidth-bound (despite 2 TB/s HBM2e!)
   - TPU: 100% ops bandwidth-bound
   - KPU: 66% ops bandwidth-bound (best compute/bandwidth ratio)
   - CPU: 91% ops bandwidth-bound
   - Universal lesson: Memory bandwidth is the ultimate bottleneck for small-batch inference

### Known Issues

- Fusion partitioner doesn't track dependencies properly (all `depends_on=[]`)
- Used workaround (3 ops/stage) for demo, need to fix for accurate stage extraction
- Only tested batch=1, need to test batch scaling
- CPU quantization shows no speedup due to memory bandwidth bottleneck (expected behavior)

### Phase 2 Complete! üéâ

**All 4 Hardware Mappers Implemented**:
- ‚úÖ GPU (H100): SM allocation with wave quantization
- ‚úÖ CPU (Intel/AMD): Multi-core with SIMD (AVX-2, AVX-512, AMX)
- ‚úÖ KPU (T100): Tile-based with 256KB scratchpad constraints
- ‚úÖ TPU (v4): Systolic array allocation (128√ó128)

**Comprehensive Validation**:
- ‚úÖ 4-way hardware comparison complete
- ‚úÖ 3 precisions tested across all hardware (FP32, BF16, INT8)
- ‚úÖ Realistic utilization modeling (38-100%, not naive 100%)
- ‚úÖ Fixed 1000√ó latency error from Phase 0

**Code Statistics**:
- Source code: ~2,100 lines (4 mappers)
- Tests: ~1,700 lines (5 test scripts)
- Documentation: ~2,000 lines
- **Total**: ~5,800 lines

### Next Steps (Phase 3+)

**Immediate**:
- Fix fusion partitioner dependency tracking (populate `depends_on` field)
- Test on MobileNet-V2 and EfficientNet-B0
- Validate latency estimates against published benchmarks

**Phase 3 - Memory Bandwidth Modeling**:
- Implement detailed roofline modeling
- Add cache hierarchy simulation
- Model memory access patterns

**Phase 4 - Advanced Features**:
- Dynamic batch size scaling
- Multi-GPU support
- Hardware recommendation engine (given model, suggest best hardware)

---

## [2025-10-20] - Phase 1 Complete + Fusion Partitioning

### Added
- **Fusion-Based Partitioning** (`fusion_partitioner.py`, 600 lines)
  - Greedy sequential fusion algorithm
  - Boundary detection (fork, join, resource limits)
  - Fusion patterns: Conv+BN+ReLU, Conv+BN, Add+ReLU
  - Results: 1.9-2.1√ó reduction in execution units, 20-42% memory savings

- **Test Scripts**
  - `examples/test_fusion_partitioner.py` - Comprehensive fusion testing
  - Enhanced `examples/quick_start_partitioner.py` with FX graph analysis

- **Documentation**
  - `docs/GRAPH_PARTITIONING_DESIGN.md` - Algorithm design
  - `docs/FUSION_ALGORITHM_PROPOSAL.md` - Concrete proposal
  - `docs/FUSION_RESULTS.md` - Experimental results
  - `docs/FX_GRAPH_PARTITIONING.md` - What gets partitioned
  - `docs/ENHANCED_ATTENTION_FUSION_PLAN.md` - Future transformer work

### Changed
- Enhanced quick start script to show FX node statistics
- Updated documentation with fusion results

### Results
- **ResNet-18**: 60 ops ‚Üí 32 fused subgraphs, 19.6% memory reduction
- **MobileNet-V2**: 141 ops ‚Üí 66 fused subgraphs, 42.0% memory reduction
- Foundation ready for Phase 2 hardware mapping

---

## [2025-10-19] - Graph Partitioning & Concurrency Analysis

### Added
- **Graph Partitioning System** (1,780 lines of code)
  - `src/graphs/characterize/graph_structures.py` (600 lines)
  - `src/graphs/characterize/graph_partitioner.py` (800 lines)
  - `src/graphs/characterize/concurrency_analyzer.py` (380 lines)

- **Testing Framework** (640 lines)
  - `tests/test_graph_partitioner.py` - ResNet-18 specific tests
  - `tests/test_graph_partitioner_general.py` - Universal validation

- **User Documentation** (1,386 lines)
  - `docs/GETTING_STARTED.md` (605 lines) - Quick start guide
  - `docs/graph_partitioner_tutorial.md` (605 lines) - 5 tutorials
  - `docs/graph_partitioner_validation.md` (176 lines) - Validation guide

- **Developer Documentation**
  - `docs/realistic_performance_modeling_plan.md` (1,600 lines) - Full architecture

- **Examples** (695 lines)
  - `examples/quick_start_partitioner.py` - 30-second demo
  - `examples/compare_models.py` - Model comparison tool
  - `examples/README.md` - Examples guide

### Key Insights
- **Problem Identified**: Original pipeline assumed 100% hardware utilization ‚Üí 1000√ó too optimistic
- **Root Cause**: H100 has 132 SMs, but ResNet-18 at batch=1 only has 12 parallel ops ‚Üí ~20% utilization
- **Solution**: Multi-level parallelism analysis (graph + subgraph + hardware)

### Validation Results
- ResNet-18: 4.49 GFLOPs, 60 subgraphs, 12 max parallel ops
- MobileNet-V2: 1.91 GFLOPs, 141 subgraphs, 12 max parallel ops
- EfficientNet-B0: 2.39 GFLOPs, 214 subgraphs, 27 max parallel ops
- 100% test pass rate

---

## [2025-10-17] - Hardware Characterization Pipeline

### Added
- **Real Hardware Profiles**
  - Intel Core i7 (1.5 TFLOPS FP32)
  - AMD Ryzen 7 (1.0 TFLOPS FP32)
  - NVIDIA H100-PCIe (750 TFLOPS BF16, 2 TB/s HBM2e)
  - Google TPU v4 (275 TFLOPS BF16, 1.2 TB/s HBM2e)
  - KPU-T2 (2 TOPS, edge IoT)
  - KPU-T100 (100 TFLOPS, edge server)

- **Validation Scripts**
  - `src/graphs/validation/test_conv2d.py`
  - `src/graphs/validation/test_resnet18.py`
  - `src/graphs/validation/test_resnet_family.py`

- **Documentation**
  - `docs/hardware_characterization_2025-10.md` - Comprehensive hardware analysis

### Performance Results
- H100-PCIe: 1250√ó speedup vs AMD Ryzen 7
- TPU v4: 458√ó speedup, 5√ó energy efficiency
- KPU Family: 10√ó energy efficiency, ideal for edge deployment

### Validation
- ResNet-18/34/50: Within 6% of theoretical FLOPs
- Energy efficiency validated across 6 architectures

---

## [Earlier] - Foundation

### Added
- Core characterization pipeline
  - `src/graphs/characterize/walker.py` - FX graph walker
  - `src/graphs/characterize/arch_profiles.py` - Architecture profiles
  - `src/graphs/characterize/fused_ops.py` - Fusion registry
  - `src/graphs/characterize/tiling.py` - Tiling strategies
  - `src/graphs/characterize/sweep.py` - Batch characterization

- Model definitions
  - `src/graphs/models/mlp.py`
  - `src/graphs/models/conv2d_stack.py`
  - `src/graphs/models/resnet_block.py`

- Experiments
  - `experiments/fx/` - PyTorch FX experiments
  - `experiments/CNN/` - CNN building blocks

- Workloads
  - `workloads/pytorch/` - PyTorch reference models
  - `workloads/jax/` - JAX models
  - `workloads/tensorflow/` - TensorFlow models

---

## Documentation Organization

### Current Structure
```
graphs/
‚îú‚îÄ‚îÄ SUMMARY.md              # High-level project summary (this gets updated regularly)
‚îú‚îÄ‚îÄ CHANGELOG.md            # This file - daily updates
‚îú‚îÄ‚îÄ docs/
‚îÇ   ‚îú‚îÄ‚îÄ sessions/           # Session-by-session work logs
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ 2025-10-20_fusion_partitioning.md
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ 2025-10-19_graph_partitioning.md
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ template.md     # Template for new sessions
‚îÇ   ‚îú‚îÄ‚îÄ GETTING_STARTED.md  # User guide
‚îÇ   ‚îú‚îÄ‚îÄ realistic_performance_modeling_plan.md  # Master plan
‚îÇ   ‚îî‚îÄ‚îÄ ...                 # Other documentation
‚îî‚îÄ‚îÄ ...
```

### How to Use

**Daily Updates**:
1. At end of session, add entry to CHANGELOG.md (top of file)
2. Create detailed session summary in `docs/sessions/YYYY-MM-DD_topic.md`
3. Update SUMMARY.md if major milestones achieved

**Weekly Reviews**:
1. Review CHANGELOG.md to see what was accomplished
2. Update SUMMARY.md roadmap section
3. Plan next week's work

**Onboarding/Review**:
1. Read SUMMARY.md for current state
2. Read CHANGELOG.md for recent changes
3. Dive into `docs/sessions/` for specific details

---

## Statistics

### Code Volume (as of 2025-10-20)
- Source Code: ~2,400 lines
- Tests: ~640 lines
- Examples: ~700 lines
- Documentation: ~4,000 lines
- **Total**: ~7,700 lines

### Validation Status
- Test Pass Rate: 100%
- FLOP Accuracy: ¬±6%
- Models Tested: ResNet-18/34/50, MobileNet-V2, EfficientNet-B0

---

## Versioning

We use semantic versioning: MAJOR.MINOR.PATCH

- **MAJOR**: Incompatible API changes
- **MINOR**: New functionality (backward-compatible)
- **PATCH**: Bug fixes (backward-compatible)

Current version: **0.2.0** (Phase 1 complete, Phase 2 in progress)
