/target

# generated Python and Verilog Verilog
*.v
*.py
