// Seed: 3651459265
module module_0;
  assign id_1 = -1;
  module_3 modCall_1 ();
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output wand id_2,
    input supply0 id_3,
    output tri0 id_4,
    input uwire id_5,
    inout tri id_6,
    input uwire id_7,
    input wire id_8
);
  assign id_4 = 1 ^ -1;
  xor primCall (id_2, id_3, id_5, id_6, id_7, id_8);
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_3;
  wire id_1;
endmodule
module module_4 (
    output supply1 id_0,
    output tri0 id_1
);
  assign id_1 = 1;
  assign id_1 = -1;
  wire id_4;
  `define pp_5 0
  module_3 modCall_1 ();
endmodule
