[{"Start":"HtmlBlock"},{"Html":"<pre><code class=\"hljs hide-boring\"><span style='color:var(--cyan,#0aa)'>half ❯</span> <b>cargo build -q</b>\n<b><span style='color:var(--yellow,#a60)'>warning</span></b><b>: fields `project_name` and `part_name` are never read</b>\n <b><span style='color:#55f'>--> </span></b>/Users/samitbasu/Devel/rhdl/crates/rhdl-toolchains/src/vivado/builder.rs:7:5\n  <b><span style='color:#55f'>|</span></b>\n<b><span style='color:#55f'>6</span></b> <b><span style='color:#55f'>|</span></b> pub struct Builder {\n  <b><span style='color:#55f'>|</span></b>            <b><span style='color:#55f'>-------</span></b> <b><span style='color:#55f'>fields in this struct</span></b>\n<b><span style='color:#55f'>7</span></b> <b><span style='color:#55f'>|</span></b>     project_name: String,\n  <b><span style='color:#55f'>|</span></b>     <b><span style='color:var(--yellow,#a60)'>^^^^^^^^^^^^</span></b>\n<b><span style='color:#55f'>8</span></b> <b><span style='color:#55f'>|</span></b>     part_name: String,\n  <b><span style='color:#55f'>|</span></b>     <b><span style='color:var(--yellow,#a60)'>^^^^^^^^^</span></b>\n  <b><span style='color:#55f'>|</span></b>\n  <b><span style='color:#55f'>= </span></b><b>note</b>: `#[warn(dead_code)]` on by default\n\n<span style='color:var(--cyan,#0aa)'>half ❯</span> <b>cargo test --test test_tb_rtl</b>\n\nrunning 1 test\ntest test_testbench ... ok\n\ntest result: ok. 1 passed; 0 failed; 0 ignored; 0 measured; 0 filtered out; finished in 0.02s\n\n<b><span style='color:var(--yellow,#a60)'>warning</span></b><b>: fields `project_name` and `part_name` are never read</b>\n <b><span style='color:#55f'>--> </span></b>/Users/samitbasu/Devel/rhdl/crates/rhdl-toolchains/src/vivado/builder.rs:7:5\n  <b><span style='color:#55f'>|</span></b>\n<b><span style='color:#55f'>6</span></b> <b><span style='color:#55f'>|</span></b> pub struct Builder {\n  <b><span style='color:#55f'>|</span></b>            <b><span style='color:#55f'>-------</span></b> <b><span style='color:#55f'>fields in this struct</span></b>\n<b><span style='color:#55f'>7</span></b> <b><span style='color:#55f'>|</span></b>     project_name: String,\n  <b><span style='color:#55f'>|</span></b>     <b><span style='color:var(--yellow,#a60)'>^^^^^^^^^^^^</span></b>\n<b><span style='color:#55f'>8</span></b> <b><span style='color:#55f'>|</span></b>     part_name: String,\n  <b><span style='color:#55f'>|</span></b>     <b><span style='color:var(--yellow,#a60)'>^^^^^^^^^</span></b>\n  <b><span style='color:#55f'>|</span></b>\n  <b><span style='color:#55f'>= </span></b><b>note</b>: `#[warn(dead_code)]` on by default\n\n<b><span style='color:var(--yellow,#a60)'>warning</span></b><b>:</b> `rhdl-toolchains` (lib) generated 1 warning\n<b><span style='color:var(--green,#0a0)'>   Compiling</span></b> half v0.1.0 (/private/tmp/rhdl/half)\n<b><span style='color:var(--green,#0a0)'>    Finished</span></b> `test` profile [unoptimized + debuginfo] target(s) in 0.44s\n<b><span style='color:var(--green,#0a0)'>     Running</span></b> tests/test_tb_rtl.rs (target/debug/deps/test_tb_rtl-2ad4377463b36314)\n<span style='color:var(--cyan,#0aa)'>half ❯</span> <b>cat half_rtl_tb.v</b>\nmodule testbench();\n   reg [1:0] i;\n   wire [1:0] o;\n   reg [1:0] rust_out;\n   uut t(.i(i), .o(o));\n   initial begin\n      #0;\n      i = 2'b00;\n      rust_out = 2'b00;\n      #1;\n      if (o !== rust_out) begin\n         $display(\"TESTBENCH FAILED: Expected %b, got %b -- Test 1 at time 100\", rust_out, o);\n         $finish;\n      end\n      #99;\n      i = 2'b10;\n      rust_out = 2'b01;\n      #1;\n      if (o !== rust_out) begin\n         $display(\"TESTBENCH FAILED: Expected %b, got %b -- Test 2 at time 200\", rust_out, o);\n         $finish;\n      end\n      #99;\n      i = 2'b01;\n      rust_out = 2'b01;\n      #1;\n      if (o !== rust_out) begin\n         $display(\"TESTBENCH FAILED: Expected %b, got %b -- Test 3 at time 300\", rust_out, o);\n         $finish;\n      end\n      #99;\n      i = 2'b11;\n      rust_out = 2'b10;\n      #1;\n      if (o !== rust_out) begin\n         $display(\"TESTBENCH FAILED: Expected %b, got %b -- Test 4 at time 400\", rust_out, o);\n         $finish;\n      end\n      #99;\n      i = 2'b00;\n      rust_out = 2'b00;\n      $display(\"TESTBENCH OK\");\n      $finish;\n   end\nendmodule\nmodule uut(input wire [1:0] i, output wire [1:0] o);\n   wire [5:0] od;\n   wire [3:0] d;\n   wire [1:0] q;\n   assign o = od[1:0];\n   uut_and c0(.i(d[3:2]), .o(q[1:1]));\n   uut_xor c1(.i(d[1:0]), .o(q[0:0]));\n   assign d = od[5:2];\n   assign od = kernel_half_adder(i, q);\n   function [5:0] kernel_half_adder(input reg [1:0] arg_0, input reg [1:0] arg_1);\n         reg [1:0] r0;\n         reg [3:0] r1;\n         reg [3:0] r2;\n         reg [0:0] r3;\n         reg [1:0] r4;\n         reg [0:0] r5;\n         reg [1:0] r6;\n         reg [1:0] r7;\n         reg [5:0] r8;\n         localparam l0 = 4'b0000;\n         localparam l1 = 2'b00;\n         begin\n            r0 = arg_0;\n            r4 = arg_1;\n            r1 = l0;\n            r1[1:0] = r0;\n            r2 = r1;\n            r2[3:2] = r0;\n            r3 = r4[0:0];\n            r5 = r4[1:1];\n            r6 = l1;\n            r6[0:0] = r3;\n            r7 = r6;\n            r7[1:1] = r5;\n            r8 = {r2, r7};\n            kernel_half_adder = r8;\n         end\n   endfunction\nendmodule\nmodule uut_and(input wire [1:0] i, output wire [0:0] o);\n   wire [0:0] od;\n   assign o = od[0:0];\n   assign od = kernel_and_gate(i);\n   function [0:0] kernel_and_gate(input reg [1:0] arg_0);\n         reg [1:0] r0;\n         reg [0:0] r1;\n         reg [0:0] r2;\n         reg [0:0] r3;\n         begin\n            r0 = arg_0;\n            r1 = r0[0:0];\n            r2 = r0[1:1];\n            r3 = r1 & r2;\n            kernel_and_gate = r3;\n         end\n   endfunction\nendmodule\nmodule uut_xor(input wire [1:0] i, output wire [0:0] o);\n   wire [0:0] od;\n   assign o = od[0:0];\n   assign od = kernel_xor_gate(i);\n   function [0:0] kernel_xor_gate(input reg [1:0] arg_0);\n         reg [1:0] r0;\n         reg [0:0] r1;\n         reg [0:0] r2;\n         reg [0:0] r3;\n         begin\n            r0 = arg_0;\n            r1 = r0[0:0];\n            r2 = r0[1:1];\n            r3 = r1 ^ r2;\n            kernel_xor_gate = r3;\n         end\n   endfunction\nendmodule\n</code></pre>"},{"End":"HtmlBlock"}]