--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml test_LCD.twx test_LCD.ncd -o test_LCD.twr test_LCD.pcf -ucf
LCD.ucf -ucf GenIO.ucf

Design file:              test_LCD.ncd
Physical constraint file: test_LCD.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3010 paths analyzed, 398 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.402ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/i_12 (SLICE_X14Y55.G2), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/i_0 (FF)
  Destination:          XLXI_7/i_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.397ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.011 - 0.016)
  Source Clock:         Clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/i_0 to XLXI_7/i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.YQ      Tcko                  0.587   XLXI_7/i<1>
                                                       XLXI_7/i_0
    SLICE_X16Y57.G3      net (fanout=3)        0.904   XLXI_7/i<0>
    SLICE_X16Y57.Y       Tilo                  0.759   XLXI_7/N8
                                                       XLXI_7/state_of_init_cmp_eq00001_SW0
    SLICE_X16Y57.F1      net (fanout=2)        0.416   N68
    SLICE_X16Y57.X       Tilo                  0.759   XLXI_7/N8
                                                       XLXI_7/state_of_init_cmp_eq00001
    SLICE_X19Y56.G1      net (fanout=2)        0.822   XLXI_7/N8
    SLICE_X19Y56.Y       Tilo                  0.704   N80
                                                       XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.F2      net (fanout=3)        0.351   XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.X       Tilo                  0.704   N80
                                                       XLXI_7/i_mux0000<0>123_SW0
    SLICE_X17Y56.G2      net (fanout=2)        0.418   N80
    SLICE_X17Y56.Y       Tilo                  0.704   XLXI_7/i<18>
                                                       XLXI_7/i_mux0000<0>125
    SLICE_X14Y55.G2      net (fanout=10)       1.377   XLXI_7/N0
    SLICE_X14Y55.CLK     Tgck                  0.892   XLXI_7/i<13>
                                                       XLXI_7/i_mux0000<12>1
                                                       XLXI_7/i_12
    -------------------------------------------------  ---------------------------
    Total                                      9.397ns (5.109ns logic, 4.288ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/i_15 (FF)
  Destination:          XLXI_7/i_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.351ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/i_15 to XLXI_7/i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.XQ      Tcko                  0.592   XLXI_7/i<15>
                                                       XLXI_7/i_15
    SLICE_X16Y57.G2      net (fanout=3)        0.853   XLXI_7/i<15>
    SLICE_X16Y57.Y       Tilo                  0.759   XLXI_7/N8
                                                       XLXI_7/state_of_init_cmp_eq00001_SW0
    SLICE_X16Y57.F1      net (fanout=2)        0.416   N68
    SLICE_X16Y57.X       Tilo                  0.759   XLXI_7/N8
                                                       XLXI_7/state_of_init_cmp_eq00001
    SLICE_X19Y56.G1      net (fanout=2)        0.822   XLXI_7/N8
    SLICE_X19Y56.Y       Tilo                  0.704   N80
                                                       XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.F2      net (fanout=3)        0.351   XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.X       Tilo                  0.704   N80
                                                       XLXI_7/i_mux0000<0>123_SW0
    SLICE_X17Y56.G2      net (fanout=2)        0.418   N80
    SLICE_X17Y56.Y       Tilo                  0.704   XLXI_7/i<18>
                                                       XLXI_7/i_mux0000<0>125
    SLICE_X14Y55.G2      net (fanout=10)       1.377   XLXI_7/N0
    SLICE_X14Y55.CLK     Tgck                  0.892   XLXI_7/i<13>
                                                       XLXI_7/i_mux0000<12>1
                                                       XLXI_7/i_12
    -------------------------------------------------  ---------------------------
    Total                                      9.351ns (5.114ns logic, 4.237ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/i_19 (FF)
  Destination:          XLXI_7/i_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.161ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/i_19 to XLXI_7/i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y54.XQ      Tcko                  0.592   XLXI_7/i<19>
                                                       XLXI_7/i_19
    SLICE_X16Y54.G1      net (fanout=4)        0.912   XLXI_7/i<19>
    SLICE_X16Y54.Y       Tilo                  0.759   N66
                                                       XLXI_7/state_of_init_cmp_eq000111
    SLICE_X16Y54.F4      net (fanout=2)        0.044   XLXI_7/N12
    SLICE_X16Y54.X       Tilo                  0.759   N66
                                                       XLXI_7/state_of_init_cmp_eq00021_SW0
    SLICE_X19Y56.G3      net (fanout=2)        0.945   N66
    SLICE_X19Y56.Y       Tilo                  0.704   N80
                                                       XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.F2      net (fanout=3)        0.351   XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.X       Tilo                  0.704   N80
                                                       XLXI_7/i_mux0000<0>123_SW0
    SLICE_X17Y56.G2      net (fanout=2)        0.418   N80
    SLICE_X17Y56.Y       Tilo                  0.704   XLXI_7/i<18>
                                                       XLXI_7/i_mux0000<0>125
    SLICE_X14Y55.G2      net (fanout=10)       1.377   XLXI_7/N0
    SLICE_X14Y55.CLK     Tgck                  0.892   XLXI_7/i<13>
                                                       XLXI_7/i_mux0000<12>1
                                                       XLXI_7/i_12
    -------------------------------------------------  ---------------------------
    Total                                      9.161ns (5.114ns logic, 4.047ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/i_19 (SLICE_X14Y54.F1), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/i_0 (FF)
  Destination:          XLXI_7/i_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.125ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.011 - 0.016)
  Source Clock:         Clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/i_0 to XLXI_7/i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.YQ      Tcko                  0.587   XLXI_7/i<1>
                                                       XLXI_7/i_0
    SLICE_X16Y57.G3      net (fanout=3)        0.904   XLXI_7/i<0>
    SLICE_X16Y57.Y       Tilo                  0.759   XLXI_7/N8
                                                       XLXI_7/state_of_init_cmp_eq00001_SW0
    SLICE_X16Y57.F1      net (fanout=2)        0.416   N68
    SLICE_X16Y57.X       Tilo                  0.759   XLXI_7/N8
                                                       XLXI_7/state_of_init_cmp_eq00001
    SLICE_X19Y56.G1      net (fanout=2)        0.822   XLXI_7/N8
    SLICE_X19Y56.Y       Tilo                  0.704   N80
                                                       XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.F2      net (fanout=3)        0.351   XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.X       Tilo                  0.704   N80
                                                       XLXI_7/i_mux0000<0>123_SW0
    SLICE_X18Y56.G3      net (fanout=2)        0.043   N80
    SLICE_X18Y56.Y       Tilo                  0.759   XLXI_7/i<9>
                                                       XLXI_7/i_mux0000<0>125_1
    SLICE_X14Y54.F1      net (fanout=10)       1.425   XLXI_7/i_mux0000<0>125
    SLICE_X14Y54.CLK     Tfck                  0.892   XLXI_7/i<19>
                                                       XLXI_7/i_mux0000<19>1
                                                       XLXI_7/i_19
    -------------------------------------------------  ---------------------------
    Total                                      9.125ns (5.164ns logic, 3.961ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/i_15 (FF)
  Destination:          XLXI_7/i_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.079ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/i_15 to XLXI_7/i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.XQ      Tcko                  0.592   XLXI_7/i<15>
                                                       XLXI_7/i_15
    SLICE_X16Y57.G2      net (fanout=3)        0.853   XLXI_7/i<15>
    SLICE_X16Y57.Y       Tilo                  0.759   XLXI_7/N8
                                                       XLXI_7/state_of_init_cmp_eq00001_SW0
    SLICE_X16Y57.F1      net (fanout=2)        0.416   N68
    SLICE_X16Y57.X       Tilo                  0.759   XLXI_7/N8
                                                       XLXI_7/state_of_init_cmp_eq00001
    SLICE_X19Y56.G1      net (fanout=2)        0.822   XLXI_7/N8
    SLICE_X19Y56.Y       Tilo                  0.704   N80
                                                       XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.F2      net (fanout=3)        0.351   XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.X       Tilo                  0.704   N80
                                                       XLXI_7/i_mux0000<0>123_SW0
    SLICE_X18Y56.G3      net (fanout=2)        0.043   N80
    SLICE_X18Y56.Y       Tilo                  0.759   XLXI_7/i<9>
                                                       XLXI_7/i_mux0000<0>125_1
    SLICE_X14Y54.F1      net (fanout=10)       1.425   XLXI_7/i_mux0000<0>125
    SLICE_X14Y54.CLK     Tfck                  0.892   XLXI_7/i<19>
                                                       XLXI_7/i_mux0000<19>1
                                                       XLXI_7/i_19
    -------------------------------------------------  ---------------------------
    Total                                      9.079ns (5.169ns logic, 3.910ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/i_19 (FF)
  Destination:          XLXI_7/i_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.889ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/i_19 to XLXI_7/i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y54.XQ      Tcko                  0.592   XLXI_7/i<19>
                                                       XLXI_7/i_19
    SLICE_X16Y54.G1      net (fanout=4)        0.912   XLXI_7/i<19>
    SLICE_X16Y54.Y       Tilo                  0.759   N66
                                                       XLXI_7/state_of_init_cmp_eq000111
    SLICE_X16Y54.F4      net (fanout=2)        0.044   XLXI_7/N12
    SLICE_X16Y54.X       Tilo                  0.759   N66
                                                       XLXI_7/state_of_init_cmp_eq00021_SW0
    SLICE_X19Y56.G3      net (fanout=2)        0.945   N66
    SLICE_X19Y56.Y       Tilo                  0.704   N80
                                                       XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.F2      net (fanout=3)        0.351   XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.X       Tilo                  0.704   N80
                                                       XLXI_7/i_mux0000<0>123_SW0
    SLICE_X18Y56.G3      net (fanout=2)        0.043   N80
    SLICE_X18Y56.Y       Tilo                  0.759   XLXI_7/i<9>
                                                       XLXI_7/i_mux0000<0>125_1
    SLICE_X14Y54.F1      net (fanout=10)       1.425   XLXI_7/i_mux0000<0>125
    SLICE_X14Y54.CLK     Tfck                  0.892   XLXI_7/i<19>
                                                       XLXI_7/i_mux0000<19>1
                                                       XLXI_7/i_19
    -------------------------------------------------  ---------------------------
    Total                                      8.889ns (5.169ns logic, 3.720ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/i_7 (SLICE_X14Y53.F1), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/i_0 (FF)
  Destination:          XLXI_7/i_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.117ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.013 - 0.016)
  Source Clock:         Clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/i_0 to XLXI_7/i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.YQ      Tcko                  0.587   XLXI_7/i<1>
                                                       XLXI_7/i_0
    SLICE_X16Y57.G3      net (fanout=3)        0.904   XLXI_7/i<0>
    SLICE_X16Y57.Y       Tilo                  0.759   XLXI_7/N8
                                                       XLXI_7/state_of_init_cmp_eq00001_SW0
    SLICE_X16Y57.F1      net (fanout=2)        0.416   N68
    SLICE_X16Y57.X       Tilo                  0.759   XLXI_7/N8
                                                       XLXI_7/state_of_init_cmp_eq00001
    SLICE_X19Y56.G1      net (fanout=2)        0.822   XLXI_7/N8
    SLICE_X19Y56.Y       Tilo                  0.704   N80
                                                       XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.F2      net (fanout=3)        0.351   XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.X       Tilo                  0.704   N80
                                                       XLXI_7/i_mux0000<0>123_SW0
    SLICE_X18Y56.G3      net (fanout=2)        0.043   N80
    SLICE_X18Y56.Y       Tilo                  0.759   XLXI_7/i<9>
                                                       XLXI_7/i_mux0000<0>125_1
    SLICE_X14Y53.F1      net (fanout=10)       1.417   XLXI_7/i_mux0000<0>125
    SLICE_X14Y53.CLK     Tfck                  0.892   XLXI_7/i<7>
                                                       XLXI_7/i_mux0000<7>1
                                                       XLXI_7/i_7
    -------------------------------------------------  ---------------------------
    Total                                      9.117ns (5.164ns logic, 3.953ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/i_15 (FF)
  Destination:          XLXI_7/i_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.071ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/i_15 to XLXI_7/i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.XQ      Tcko                  0.592   XLXI_7/i<15>
                                                       XLXI_7/i_15
    SLICE_X16Y57.G2      net (fanout=3)        0.853   XLXI_7/i<15>
    SLICE_X16Y57.Y       Tilo                  0.759   XLXI_7/N8
                                                       XLXI_7/state_of_init_cmp_eq00001_SW0
    SLICE_X16Y57.F1      net (fanout=2)        0.416   N68
    SLICE_X16Y57.X       Tilo                  0.759   XLXI_7/N8
                                                       XLXI_7/state_of_init_cmp_eq00001
    SLICE_X19Y56.G1      net (fanout=2)        0.822   XLXI_7/N8
    SLICE_X19Y56.Y       Tilo                  0.704   N80
                                                       XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.F2      net (fanout=3)        0.351   XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.X       Tilo                  0.704   N80
                                                       XLXI_7/i_mux0000<0>123_SW0
    SLICE_X18Y56.G3      net (fanout=2)        0.043   N80
    SLICE_X18Y56.Y       Tilo                  0.759   XLXI_7/i<9>
                                                       XLXI_7/i_mux0000<0>125_1
    SLICE_X14Y53.F1      net (fanout=10)       1.417   XLXI_7/i_mux0000<0>125
    SLICE_X14Y53.CLK     Tfck                  0.892   XLXI_7/i<7>
                                                       XLXI_7/i_mux0000<7>1
                                                       XLXI_7/i_7
    -------------------------------------------------  ---------------------------
    Total                                      9.071ns (5.169ns logic, 3.902ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/i_19 (FF)
  Destination:          XLXI_7/i_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.881ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/i_19 to XLXI_7/i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y54.XQ      Tcko                  0.592   XLXI_7/i<19>
                                                       XLXI_7/i_19
    SLICE_X16Y54.G1      net (fanout=4)        0.912   XLXI_7/i<19>
    SLICE_X16Y54.Y       Tilo                  0.759   N66
                                                       XLXI_7/state_of_init_cmp_eq000111
    SLICE_X16Y54.F4      net (fanout=2)        0.044   XLXI_7/N12
    SLICE_X16Y54.X       Tilo                  0.759   N66
                                                       XLXI_7/state_of_init_cmp_eq00021_SW0
    SLICE_X19Y56.G3      net (fanout=2)        0.945   N66
    SLICE_X19Y56.Y       Tilo                  0.704   N80
                                                       XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.F2      net (fanout=3)        0.351   XLXI_7/state_of_init_cmp_eq0002
    SLICE_X19Y56.X       Tilo                  0.704   N80
                                                       XLXI_7/i_mux0000<0>123_SW0
    SLICE_X18Y56.G3      net (fanout=2)        0.043   N80
    SLICE_X18Y56.Y       Tilo                  0.759   XLXI_7/i<9>
                                                       XLXI_7/i_mux0000<0>125_1
    SLICE_X14Y53.F1      net (fanout=10)       1.417   XLXI_7/i_mux0000<0>125
    SLICE_X14Y53.CLK     Tfck                  0.892   XLXI_7/i<7>
                                                       XLXI_7/i_mux0000<7>1
                                                       XLXI_7/i_7
    -------------------------------------------------  ---------------------------
    Total                                      8.881ns (5.169ns logic, 3.712ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_7/state_of_init_FSM_FFd11 (SLICE_X23Y57.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/state_of_init_FSM_FFd11 (FF)
  Destination:          XLXI_7/state_of_init_FSM_FFd11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.078ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/state_of_init_FSM_FFd11 to XLXI_7/state_of_init_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y57.YQ      Tcko                  0.470   XLXI_7/state_of_init_FSM_FFd11
                                                       XLXI_7/state_of_init_FSM_FFd11
    SLICE_X23Y57.BY      net (fanout=4)        0.473   XLXI_7/state_of_init_FSM_FFd11
    SLICE_X23Y57.CLK     Tckdi       (-Th)    -0.135   XLXI_7/state_of_init_FSM_FFd11
                                                       XLXI_7/state_of_init_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      1.078ns (0.605ns logic, 0.473ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/Ready (SLICE_X30Y64.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/Send (FF)
  Destination:          XLXI_3/Ready (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.004 - 0.005)
  Source Clock:         Clk50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_10/Send to XLXI_3/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y66.XQ      Tcko                  0.474   XLXI_10/Send
                                                       XLXI_10/Send
    SLICE_X30Y64.BY      net (fanout=4)        0.487   XLXI_10/Send
    SLICE_X30Y64.CLK     Tckdi       (-Th)    -0.152   XLXI_3/Ready
                                                       XLXI_3/Ready
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.626ns logic, 0.487ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_14/state_of_LCD_FSM_FFd4 (SLICE_X29Y60.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_14/state_of_LCD_FSM_FFd5 (FF)
  Destination:          XLXI_14/state_of_LCD_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_14/state_of_LCD_FSM_FFd5 to XLXI_14/state_of_LCD_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y60.YQ      Tcko                  0.522   XLXI_14/state_of_LCD_FSM_FFd5
                                                       XLXI_14/state_of_LCD_FSM_FFd5
    SLICE_X29Y60.BY      net (fanout=3)        0.472   XLXI_14/state_of_LCD_FSM_FFd5
    SLICE_X29Y60.CLK     Tckdi       (-Th)    -0.135   XLXI_14/state_of_LCD_FSM_FFd4
                                                       XLXI_14/state_of_LCD_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (0.657ns logic, 0.472ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_7/Nibble<0>/CLK
  Logical resource: XLXI_7/Nibble_0/CK
  Location pin: SLICE_X26Y57.CLK
  Clock network: Clk50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_7/Nibble<0>/CLK
  Logical resource: XLXI_7/Nibble_0/CK
  Location pin: SLICE_X26Y57.CLK
  Clock network: Clk50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_7/Nibble<0>/CLK
  Logical resource: XLXI_7/Nibble_0/CK
  Location pin: SLICE_X26Y57.CLK
  Clock network: Clk50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk50MHz       |    9.402|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3010 paths, 0 nets, and 700 connections

Design statistics:
   Minimum period:   9.402ns{1}   (Maximum frequency: 106.360MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 05 16:27:59 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 126 MB



