//Revision 1
config \16bitadder_tb ;
design final_project.\16bitadder_tb :schematic;
liblist GSCLIB045, analogLib, basic, final_project, gpdk045, gsclib045, gsclib045_tech, lab0, lab2, lab3, sheets;

viewlist abstract, ahdl, autolayout, behavioral, cdsSpice, cmos_sch, functional, hpmns, hspiceS, libra, mharm, schematic, spectre, spectreS, symbol, system;
stoplist spectre;


cell final_project.\16bit_addr_cla  binding :av_extracted;


endconfig
