<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>system_bd_axi_emif_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">system_bd_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">system_bd_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>zynq_req</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>zynq_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ZYNQ_REQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ZYNQ_REQ.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_emif_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jan 03 01:29:57 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d6acf86f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d6acf86f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_bd_axi_emif_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jan 03 01:29:57 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d6acf86f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_emif_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jan 03 01:29:57 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:8982254c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_bd_axi_emif_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jan 03 01:29:57 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:8982254c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jan 03 01:30:00 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d6acf86f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ema_clk_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ema_csn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ema_ba</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ema_a</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ema_wen_dqm</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ema_oen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ema_d_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ema_d_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ema_wen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dsp_io</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>zynq_req</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_dsp_zynq/fifo_dsp_zynq.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_zynq_dsp/fifo_zynq_dsp.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b96f/hdl/axi_emif_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b96f/src/zynq_dsp_emif.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b96f/hdl/axi_emif_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/system_bd_axi_emif_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_dsp_zynq/fifo_dsp_zynq.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_zynq_dsp/fifo_zynq_dsp.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b96f/hdl/axi_emif_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b96f/src/zynq_dsp_emif.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b96f/hdl/axi_emif_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/system_bd_axi_emif_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>system_bd_axi_emif_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_bd_axi_emif_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_bd_axi_emif_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_bd_axi_emif_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_bd_axi_emif_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP axi_emif1.4</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">system_bd_axi_emif_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>axi_emif_v1.4</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f803fe2_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1897448a_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335c83ab_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598fa45c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edccae3_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5218a824_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7b100e_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71168896_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73966da7_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62129e0c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a8a047_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6863e387_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145ddf1b_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176b12ad_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6e2ab0_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41be456a_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e07811c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a851b55_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219451d4_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75fa5e94_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f94d3e8_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36416bf7_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508093a1_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7936896f_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436c3af6_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f9cfe20_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@baa836b_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed1d1c4_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356e599c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18201299_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465d5fcc_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6782fd_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d82419_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf1e2af_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ec6e38_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce1e9b7_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ac608b_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2a99dd_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279804e9_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d197f4_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f348c8_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca2c33d_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b17054_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9bd8ca_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13fb7e81_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb42731_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbeacf1_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed5788c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493cd838_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d55510_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3887080c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34939591_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd8556c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@caaf3b2_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d4dd95_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eeb0001_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d085109_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d29710_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663cbfbb_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5abc32_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7b9a0c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c34ac4_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3329e0ce_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7200b9c2_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22bcfead_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5910b4b3_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60661459_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204b9d37_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c9a416_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701034c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcc78cf_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39288e93_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e489e80_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578c7bef_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6216a192_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409a947c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424437ff_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bdf5fc7_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f410ae3_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dae3940_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447d39b5_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e243f6f_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1efd8d_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3327e6d4_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a014f34_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9992253_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3767880_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ca20f_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ae2604_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541f2ad4_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dddd515_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad0af3f_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c750ac3_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2463d11c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38fb6d96_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@600f6125_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a870f6d_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c390a9_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68575aa3_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20868b5d_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e4be601_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f64d83_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f32ca7d_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e35cd98_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acdcc40_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58834394_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15bd6c6a_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c11b43_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ce874a_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d34a7b_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ac3c4_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2831a810_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c43c35_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64db985c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43495b4c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599ea730_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21dedf0d_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28012d23_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f05087_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7dc21d_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5948863e_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695a3a87_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c65c63_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1cca78_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44756c4c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f51f0b1_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283a3c4b_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d9f62f_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a12bb2_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5231ca9d_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@235453b7_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250d917a_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213e2c17_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a63c8e4_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7baf650c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c2a8a7_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1055110f_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e280f43_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f0a2e6_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e3dd0c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff98594_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1179b_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3869037f_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae7a700_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4671259b_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7751f496_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2cf47_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b9e9ee_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ecb785_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5ca39d_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53fd1468_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b44ef7a_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5681c65_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59974a26_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191a6475_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d55a923_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d54e66_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf12371_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3096fe22_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648f67bc_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a25290a_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae2b294_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f746f51_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71eb5465_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8d9c68_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3aa183_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1161da58_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2787361e_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114e13c7_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a11ff5_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62672202_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd60d42_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cda23ce_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44fd967c_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42178528_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629ec89b_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2911e45f_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbc3d1d_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c43defa_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3926a94f_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3808dd50_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b858a7_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dbd64c6_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ebc5cc6_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fae276_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24fd7105_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3973d664_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b79b044_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df7bf53_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eff5959_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c06af7_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e714773_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724fa2a9_ARCHIVE_LOCATION">e:/PROJECT/ip_repo/axi_emif_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ZYNQ_REQ.PortWidth" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="3b08b793"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="dcbab3c3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e4ec83ce"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f0fbe538"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
