// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_fmaxf (
        ap_ready,
        x,
        ap_return
);


output   ap_ready;
input  [31:0] x;
output  [31:0] ap_return;

wire   [31:0] data_V_fu_28_p1;
wire   [7:0] x_fp_exp_V_fu_40_p4;
wire   [22:0] x_fp_sig_V_fu_50_p1;
wire   [0:0] icmp_ln25_1_fu_60_p2;
wire   [0:0] icmp_ln25_fu_54_p2;
wire   [0:0] icmp_ln1019_fu_72_p2;
wire   [0:0] icmp_ln1023_fu_78_p2;
wire   [0:0] and_ln25_fu_66_p2;
wire   [0:0] and_ln18_fu_84_p2;
wire   [0:0] or_ln18_fu_90_p2;
wire   [0:0] p_Result_s_fu_32_p3;
wire   [0:0] or_ln18_1_fu_96_p2;

assign and_ln18_fu_84_p2 = (icmp_ln1023_fu_78_p2 & icmp_ln1019_fu_72_p2);

assign and_ln25_fu_66_p2 = (icmp_ln25_fu_54_p2 & icmp_ln25_1_fu_60_p2);

assign ap_ready = 1'b1;

assign data_V_fu_28_p1 = x;

assign or_ln18_1_fu_96_p2 = (p_Result_s_fu_32_p3 | or_ln18_fu_90_p2);

assign or_ln18_fu_90_p2 = (and_ln25_fu_66_p2 | and_ln18_fu_84_p2);

assign p_Result_s_fu_32_p3 = data_V_fu_28_p1[32'd31];

assign x_fp_exp_V_fu_40_p4 = {{data_V_fu_28_p1[30:23]}};

assign x_fp_sig_V_fu_50_p1 = data_V_fu_28_p1[22:0];

assign ap_return = ((or_ln18_1_fu_96_p2[0:0] == 1'b1) ? 32'd0 : x);

assign icmp_ln1019_fu_72_p2 = ((x_fp_exp_V_fu_40_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_fu_78_p2 = ((x_fp_sig_V_fu_50_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_1_fu_60_p2 = ((x_fp_sig_V_fu_50_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_54_p2 = ((x_fp_exp_V_fu_40_p4 == 8'd0) ? 1'b1 : 1'b0);

endmodule //activation_accelerator_fmaxf
