// Seed: 1030013562
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input supply1 id_2,
    input uwire id_3
);
  reg id_5;
  assign id_5 = 1;
  reg id_6;
  always @(posedge 1'b0 or 1'b0) begin
    if ((1)) id_6 <= id_3 ? 1 : 1;
    else id_5 = #id_7 1;
    id_6 <= id_6;
  end
endmodule
program module_1 (
    input tri id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    inout wand id_5,
    input uwire id_6,
    input uwire id_7,
    output wire id_8,
    input tri1 id_9,
    input uwire id_10,
    output tri1 id_11,
    output supply0 id_12,
    input wire id_13,
    input wor id_14,
    input tri0 id_15
);
  assign id_11 = (id_1);
  module_0(
      id_6, id_10, id_14, id_5
  );
  wire id_17;
endprogram
