{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714765681691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714765681697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 15:48:01 2024 " "Processing started: Fri May 03 15:48:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714765681697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765681697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SHER_VI_CONTROL -c SHER_VI_CONTROL " "Command: quartus_map --read_settings_files=on --write_settings_files=off SHER_VI_CONTROL -c SHER_VI_CONTROL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765681697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714765682185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714765682185 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rhit-csse232-2324c-labs-rhit-wilsoneb/lab04/tb_counter.v " "Can't analyze file -- file ../rhit-csse232-2324c-labs-rhit-wilsoneb/lab04/tb_counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1714765704120 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "attachments (1)/RISCV_verilog_samples/RISCV_verilog_samples/RISCV_control_unit.v " "Can't analyze file -- file attachments (1)/RISCV_verilog_samples/RISCV_verilog_samples/RISCV_control_unit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1714765704122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sher_vi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sher_vi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHER_VI_CONTROL " "Found entity 1: SHER_VI_CONTROL" {  } { { "db/SHER_VI_CONTROL.v" "" { Text "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/Control/db/SHER_VI_CONTROL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714765704132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765704132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_test.v 1 1 " "Found 1 design units, including 1 entities, in source file control_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_TEST " "Found entity 1: CONTROL_TEST" {  } { { "CONTROL_TEST.v" "" { Text "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/Control/CONTROL_TEST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714765704147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765704147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } 