#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Apr 10 12:51:29 2023
# Process ID: 34996
# Current directory: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent53540 D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module6\lab6\radio_periph_lab\vivado\radio_periph_lab.xpr
# Log file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/vivado/vivado.log
# Journal file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/vivado\vivado.jou
# Running On: DESKTOP-GUH0UB4, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 16, Host memory: 17090 MB
#-----------------------------------------------------------
start_gui
open_project D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/vivado/radio_periph_lab.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name full_radio_v2_0_project -directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/component.xml
update_compile_order -fileset sources_1
create_ip -vlnv xilinx.com:ip:dds_compiler:6.0 -module_name dds_compiler_tune -dir D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module6\lab6\radio_periph_lab\ip_repo\full_radio
create_ip -vlnv xilinx.com:ip:dds_compiler:6.0 -module_name dds_compiler_tune -dir D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module6\lab6\radio_periph_lab\ip_repo\full_radio
create_ip -vlnv xilinx.com:ip:dds_compiler:6.0 -module_name dds_compiler_tune -dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio
set_property -dict [ list \
   CONFIG.Amplitude_Mode {Unit_Circle} \
   CONFIG.DATA_Has_TLAST {Not_Required} \
   CONFIG.DDS_Clock_Rate {125} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Has_Phase_Out {false} \
   CONFIG.Latency {8} \
   CONFIG.M_DATA_Has_TUSER {Not_Required} \
   CONFIG.Noise_Shaping {Taylor_Series_Corrected} \
   CONFIG.Output_Frequency1 {0} \
   CONFIG.Output_Width {16} \
   CONFIG.Parameter_Entry {Hardware_Parameters} \
   CONFIG.Phase_Increment {Programmable} \
   CONFIG.Phase_Width {27} \
   CONFIG.Phase_offset {None} \
   CONFIG.S_PHASE_Has_TUSER {Not_Required} \
 ] $dds_compiler_tune
update_compile_order -fileset sources_1
set_property -dict [ list \
   CONFIG.Amplitude_Mode {Unit_Circle} \
   CONFIG.DATA_Has_TLAST {Not_Required} \
   CONFIG.DDS_Clock_Rate {125} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Has_Phase_Out {false} \
   CONFIG.Latency {8} \
   CONFIG.M_DATA_Has_TUSER {Not_Required} \
   CONFIG.Noise_Shaping {Taylor_Series_Corrected} \
   CONFIG.Output_Frequency1 {0} \
   CONFIG.Output_Width {16} \
   CONFIG.Parameter_Entry {Hardware_Parameters} \
   CONFIG.Phase_Increment {Programmable} \
   CONFIG.Phase_Width {27} \
   CONFIG.Phase_offset {None} \
   CONFIG.S_PHASE_Has_TUSER {Not_Required} \
 ] $dds_compiler_tune
set_property -dict [ list \
   CONFIG.Amplitude_Mode {Unit_Circle} \
   CONFIG.DATA_Has_TLAST {Not_Required} \
   CONFIG.DDS_Clock_Rate {125} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Has_Phase_Out {false} \
   CONFIG.Latency {8} \
   CONFIG.M_DATA_Has_TUSER {Not_Required} \
   CONFIG.Noise_Shaping {Taylor_Series_Corrected} \
   CONFIG.Output_Frequency1 {0} \
   CONFIG.Output_Width {16} \
   CONFIG.Parameter_Entry {Hardware_Parameters} \
   CONFIG.Phase_Increment {Programmable} \
   CONFIG.Phase_Width {27} \
   CONFIG.Phase_offset {None} \
   CONFIG.S_PHASE_Has_TUSER {Not_Required} \
 ]
set_property -dict [ list \
   CONFIG.Amplitude_Mode {Unit_Circle} \
   CONFIG.DATA_Has_TLAST {Not_Required} \
   CONFIG.DDS_Clock_Rate {125} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Has_Phase_Out {false} \
   CONFIG.Latency {8} \
   CONFIG.M_DATA_Has_TUSER {Not_Required} \
   CONFIG.Noise_Shaping {Taylor_Series_Corrected} \
   CONFIG.Output_Frequency1 {0} \
   CONFIG.Output_Width {16} \
   CONFIG.Parameter_Entry {Hardware_Parameters} \
   CONFIG.Phase_Increment {Programmable} \
   CONFIG.Phase_Width {27} \
   CONFIG.Phase_offset {None} \
   CONFIG.S_PHASE_Has_TUSER {Not_Required} \
 ] [get_ips dds_compiler_tune]
generate_target all [get_files  d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/dds_compiler_tune/dds_compiler_tune.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_tune] }
export_ip_user_files -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/dds_compiler_tune/dds_compiler_tune.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/dds_compiler_tune/dds_compiler_tune.xci]
launch_runs dds_compiler_tune_synth_1 -jobs 8
wait_on_run dds_compiler_tune_synth_1
export_simulation -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/dds_compiler_tune/dds_compiler_tune.xci] -directory d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files -ipstatic_source_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/modelsim} {questa=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/questa} {riviera=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/riviera} {activehdl=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_0/dds_compiler_0.xci] -no_script -reset -force -quiet
remove_files  d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_0/dds_compiler_0.xci
create_ip -vlnv xilinx.com:ip:dds_compiler:6.0 -module_name dds_compiler_sig -dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src
set_property -dict [ list \
   CONFIG.Amplitude_Mode {Unit_Circle} \
   CONFIG.DATA_Has_TLAST {Not_Required} \
   CONFIG.DDS_Clock_Rate {125} \
   CONFIG.Frequency_Resolution {0.4} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Has_Phase_Out {false} \
   CONFIG.Latency {8} \
   CONFIG.M_DATA_Has_TUSER {Not_Required} \
   CONFIG.Noise_Shaping {Taylor_Series_Corrected} \
   CONFIG.Output_Frequency1 {0} \
   CONFIG.Output_Selection {Cosine} \
   CONFIG.Output_Width {16} \
   CONFIG.PINC1 {0} \
   CONFIG.Parameter_Entry {Hardware_Parameters} \
   CONFIG.Phase_Increment {Streaming} \
   CONFIG.Phase_Width {27} \
   CONFIG.S_PHASE_Has_TUSER {Not_Required} \
 ] [get_ips dds_compiler_sig]
update_compile_order -fileset sources_1
create_ip -vlnv xilinx.com:ip:cmpy:6.0 cmpy_0 -dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src 
create_ip -vlnv xilinx.com:ip:cmpy:6.0 cmpy_0 -dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src
create_ip -vlnv xilinx.com:ip:cmpy:6.0 -module_name cmpy_0 -dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src
update_compile_order -fileset sources_1
set_property -dict [ list \
   CONFIG.APortWidth {16} \
   CONFIG.ARESETN {true} \
   CONFIG.BPortWidth {16} \
   CONFIG.MinimumLatency {6} \
   CONFIG.OutputWidth {19} \
   CONFIG.RoundMode {Truncate} \
 ] [get_ips cmpy_0]
create_ip -vlnv xilinx.com:ip:fir_compiler:7.2 -module_name fir1 -dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src
update_compile_order -fileset sources_1
set_property -dict [ list \
   CONFIG.BestPrecision {false} \
   CONFIG.Clock_Frequency {125} \
   CONFIG.CoefficientSource {COE_File} \
   CONFIG.Coefficient_File {d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4_analysis/filter1.coe} \
   CONFIG.Coefficient_Fractional_Bits {15} \
   CONFIG.Coefficient_Sets {1} \
   CONFIG.Coefficient_Sign {Signed} \
   CONFIG.Coefficient_Structure {Inferred} \
   CONFIG.Coefficient_Width {18} \
   CONFIG.ColumnConfig {3} \
   CONFIG.Decimation_Rate {40} \
   CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
   CONFIG.Filter_Type {Decimation} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Interpolation_Rate {1} \
   CONFIG.Number_Channels {1} \
   CONFIG.Number_Paths {2} \
   CONFIG.Output_Rounding_Mode {Truncate_LSBs} \
   CONFIG.Output_Width {17} \
   CONFIG.Quantization {Quantize_Only} \
   CONFIG.RateSpecification {Frequency_Specification} \
   CONFIG.Rate_Change_Type {Integer} \
   CONFIG.Sample_Frequency {125} \
   CONFIG.Zero_Pack_Factor {1} \
 ] [get_ips fir1]
create_ip -vlnv xilinx.com:ip:fir_compiler:7.2 -module_name fir2 -dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src
update_compile_order -fileset sources_1
set_property -dict [ list \
   CONFIG.Clock_Frequency {125} \
   CONFIG.CoefficientSource {COE_File} \
   CONFIG.Coefficient_File {d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4_analysis/filter2.coe} \
   CONFIG.Coefficient_Fractional_Bits {15} \
   CONFIG.Coefficient_Sets {1} \
   CONFIG.Coefficient_Sign {Signed} \
   CONFIG.Coefficient_Structure {Inferred} \
   CONFIG.Coefficient_Width {18} \
   CONFIG.Decimation_Rate {64} \
   CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
   CONFIG.Filter_Type {Decimation} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Interpolation_Rate {1} \
   CONFIG.Number_Channels {1} \
   CONFIG.Number_Paths {2} \
   CONFIG.Output_Rounding_Mode {Truncate_LSBs} \
   CONFIG.Output_Width {18} \
   CONFIG.Quantization {Quantize_Only} \
   CONFIG.RateSpecification {Frequency_Specification} \
   CONFIG.Sample_Frequency {3.125} \
   CONFIG.Zero_Pack_Factor {1} \
 ] [get_ips fir2]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/cmpy_0/cmpy_0.xci]
catch { config_ip_cache -export [get_ips -all cmpy_0] }
export_ip_user_files -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/cmpy_0/cmpy_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/cmpy_0/cmpy_0.xci]
launch_runs cmpy_0_synth_1 -jobs 8
wait_on_run cmpy_0_synth_1
export_simulation -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/cmpy_0/cmpy_0.xci] -directory d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files -ipstatic_source_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/modelsim} {questa=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/questa} {riviera=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/riviera} {activehdl=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_sig/dds_compiler_sig.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_sig] }
export_ip_user_files -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_sig/dds_compiler_sig.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_sig/dds_compiler_sig.xci]
launch_runs dds_compiler_sig_synth_1 -jobs 8
wait_on_run dds_compiler_sig_synth_1
export_simulation -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_sig/dds_compiler_sig.xci] -directory d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files -ipstatic_source_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/modelsim} {questa=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/questa} {riviera=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/riviera} {activehdl=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir1/fir1.xci]
catch { config_ip_cache -export [get_ips -all fir1] }
export_ip_user_files -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir1/fir1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir1/fir1.xci]
launch_runs fir1_synth_1 -jobs 8
wait_on_run fir1_synth_1
export_simulation -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir1/fir1.xci] -directory d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files -ipstatic_source_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/modelsim} {questa=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/questa} {riviera=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/riviera} {activehdl=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir2/fir2.xci]
catch { config_ip_cache -export [get_ips -all fir2] }
export_ip_user_files -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir2/fir2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir2/fir2.xci]
launch_runs fir2_synth_1 -jobs 8
wait_on_run fir2_synth_1
export_simulation -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir2/fir2.xci] -directory d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files -ipstatic_source_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/modelsim} {questa=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/questa} {riviera=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/riviera} {activehdl=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
