

================================================================
== Vitis HLS Report for 'mp_mul_152_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:35:11 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        8|       15|         9|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1244|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1178|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1178|   1413|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_406_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_336_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_136_fu_392_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_141_fu_378_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln130_fu_382_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_456_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_192_p2      |         +|   0|  0|  13|           4|           1|
    |tempReg_fu_527_p2        |         +|   0|  0|  71|          64|          64|
    |temp_60_fu_412_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_346_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_623_p2              |         +|   0|  0|  13|           4|           4|
    |v_161_fu_468_p2          |         +|   0|  0|  71|          64|          64|
    |v_fu_542_p2              |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_207_p2      |         -|   0|  0|  11|           3|           3|
    |and_ln147_fu_595_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_186_p2     |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_486_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln147_17_fu_605_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_fu_565_p2       |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_56_fu_480_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_57_fu_492_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_474_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_34_fu_561_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_36_fu_600_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_37_fu_578_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_557_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1244|        1144|        1143|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_32    |   9|          2|    4|          8|
    |j_fu_80                  |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_95_out_o               |  14|          3|   64|        192|
    |v_114_fu_76              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_765                      |  32|   0|   32|          0|
    |add_ln133_reg_775                      |  32|   0|   64|         32|
    |add_ln133_reg_775_pp0_iter7_reg        |  32|   0|   64|         32|
    |ah_reg_678                             |  32|   0|   32|          0|
    |al_reg_668                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |bh_reg_683                             |  32|   0|   32|          0|
    |bl_reg_673                             |  32|   0|   32|          0|
    |icmp_ln144_reg_654                     |   1|   0|    1|          0|
    |j_fu_80                                |   4|   0|    4|          0|
    |tempReg_reg_780                        |  64|   0|   64|          0|
    |tempReg_reg_780_pp0_iter7_reg          |  64|   0|   64|          0|
    |tmp_321_reg_733                        |  32|   0|   32|          0|
    |tmp_322_reg_754                        |   2|   0|    2|          0|
    |tmp_323_reg_738                        |  32|   0|   32|          0|
    |tmp_323_reg_738_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_324_reg_744                        |  32|   0|   32|          0|
    |tmp_324_reg_744_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_325_reg_749                        |  32|   0|   32|          0|
    |tmp_326_reg_770                        |   2|   0|    2|          0|
    |trunc_ln106_183_reg_717                |  32|   0|   32|          0|
    |trunc_ln106_184_reg_722                |  32|   0|   32|          0|
    |trunc_ln106_185_reg_727                |  32|   0|   32|          0|
    |trunc_ln106_185_reg_727_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_712                    |  32|   0|   32|          0|
    |trunc_ln125_reg_759                    |  32|   0|   32|          0|
    |trunc_ln125_reg_759_pp0_iter5_reg      |  32|   0|   32|          0|
    |u_95_out_load_reg_789                  |  64|   0|   64|          0|
    |v_114_fu_76                            |  64|   0|   64|          0|
    |v_reg_794                              |  64|   0|   64|          0|
    |icmp_ln144_reg_654                     |  64|  32|    1|          0|
    |tmp_325_reg_749                        |  64|  32|   32|          0|
    |trunc_ln106_reg_712                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1178|  96| 1115|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_431_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_431_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_431_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_431_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_435_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_435_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_435_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_435_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_439_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_439_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_439_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_439_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_443_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_443_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_443_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_443_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                                 v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                            zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                          indvars_iv31|        scalar|
|a_address0          |  out|    3|   ap_memory|                                     a|         array|
|a_ce0               |  out|    1|   ap_memory|                                     a|         array|
|a_q0                |   in|   64|   ap_memory|                                     a|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|b_address0          |  out|    3|   ap_memory|                                     b|         array|
|b_ce0               |  out|    1|   ap_memory|                                     b|         array|
|b_q0                |   in|   64|   ap_memory|                                     b|         array|
|v_114_out           |  out|   64|      ap_vld|                             v_114_out|       pointer|
|v_114_out_ap_vld    |  out|    1|      ap_vld|                             v_114_out|       pointer|
|u_95_out_i          |   in|   64|     ap_ovld|                              u_95_out|       pointer|
|u_95_out_o          |  out|   64|     ap_ovld|                              u_95_out|       pointer|
|u_95_out_o_ap_vld   |  out|    1|     ap_ovld|                              u_95_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                                 t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                                 t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                                 t_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_114 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'v_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 14 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 15 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 16 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 17 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 18 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 19 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 20 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_95_out" [src/generic/fp_generic.c:140]   --->   Operation 21 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_32 = load i4 %j" [src/generic/fp_generic.c:144]   --->   Operation 24 'load' 'j_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_32, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 25 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_32, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 26 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 27 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i4 %j_32" [src/generic/fp_generic.c:144]   --->   Operation 28 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i3 %trunc_ln144" [src/generic/fp_generic.c:145]   --->   Operation 29 'zext' 'zext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 30 'getelementptr' 'a_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%a_load = load i3 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 31 'load' 'a_load' <Predicate = (!icmp_ln144)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 32 [1/1] (1.65ns)   --->   "%sub_ln145 = sub i3 %tmp, i3 %trunc_ln144" [src/generic/fp_generic.c:145]   --->   Operation 32 'sub' 'sub_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln145_20 = zext i3 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 33 'zext' 'zext_ln145_20' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln145_20" [src/generic/fp_generic.c:145]   --->   Operation 34 'getelementptr' 'b_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%b_load = load i3 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 35 'load' 'b_load' <Predicate = (!icmp_ln144)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 36 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 37 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_load = load i3 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 37 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:145]   --->   Operation 38 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_load = load i3 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 39 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 40 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 41 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 42 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 43 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 44 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln105_123 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 45 'zext' 'zext_ln105_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 46 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_123, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 47 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 48 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_123, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 49 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 50 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 51 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_123, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 51 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 52 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 53 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln106_183 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 54 'trunc' 'trunc_ln106_183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_123, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 55 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln106_184 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 56 'trunc' 'trunc_ln106_184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 57 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106_185 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 58 'trunc' 'trunc_ln106_185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 59 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 60 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 61 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 62 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_321" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 63 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_184" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 64 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln123_113 = zext i32 %trunc_ln106_183" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 65 'zext' 'zext_ln123_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_113" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 66 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln123_114 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 67 'zext' 'zext_ln123_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_114, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 68 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 69 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 70 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln106_148 = zext i2 %tmp_322" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 71 'zext' 'zext_ln106_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln106_149 = zext i32 %tmp_323" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 72 'zext' 'zext_ln106_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln106_150 = zext i32 %tmp_324" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 73 'zext' 'zext_ln106_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_185" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 74 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_141 = add i32 %trunc_ln106_185, i32 %tmp_323" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 75 'add' 'add_ln130_141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_149" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 76 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln130_113 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 77 'zext' 'zext_ln130_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln130_136 = add i33 %zext_ln106_150, i33 %zext_ln106_148" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 78 'add' 'add_ln130_136' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_136" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 79 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln130_114 = zext i33 %add_ln130_136" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 80 'zext' 'zext_ln130_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_141" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 81 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [1/1] (2.59ns)   --->   "%temp_60 = add i34 %zext_ln130_114, i34 %zext_ln130_113" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 82 'add' 'temp_60' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_60, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 83 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%v_114_load = load i64 %v_114" [src/generic/fp_generic.c:146]   --->   Operation 84 'load' 'v_114_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 85 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_325, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 86 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_326, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 87 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 88 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 89 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 90 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (3.52ns)   --->   "%v_161 = add i64 %or_ln, i64 %v_114_load" [src/generic/fp_generic.c:146]   --->   Operation 91 'add' 'v_161' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_161, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 92 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_56 = xor i64 %shl_ln, i64 %v_114_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 93 'xor' 'xor_ln105_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_56" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 94 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_57 = xor i64 %or_ln105, i64 %v_161" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 95 'xor' 'xor_ln105_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_57, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 96 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_124 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 97 'zext' 'zext_ln105_124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 98 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln28 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 99 'bitconcatenate' 'or_ln28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln28, i64 %zext_ln105_124" [src/generic/fp_generic.c:147]   --->   Operation 100 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_161, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 101 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%u_95_out_load = load i64 %u_95_out" [src/generic/fp_generic.c:147]   --->   Operation 102 'load' 'u_95_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_95_out_load" [src/generic/fp_generic.c:147]   --->   Operation 103 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_95_out" [src/generic/fp_generic.c:140]   --->   Operation 104 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%v_114_load_6 = load i64 %v_114"   --->   Operation 124 'load' 'v_114_load_6' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_114_out, i64 %v_114_load_6"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.31>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 105 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 106 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 108 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_36)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 109 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_36)   --->   "%xor_ln147_34 = xor i64 %tempReg, i64 %u_95_out_load" [src/generic/fp_generic.c:147]   --->   Operation 110 'xor' 'xor_ln147_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_36)   --->   "%or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_34" [src/generic/fp_generic.c:147]   --->   Operation 111 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 112 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_37 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 113 'xor' 'xor_ln147_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 114 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_37, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 115 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 116 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_36 = xor i64 %or_ln147, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 117 'xor' 'xor_ln147_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_17 = or i64 %xor_ln147_36, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 118 'or' 'or_ln147_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_17, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 119 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp_138" [src/generic/fp_generic.c:148]   --->   Operation 120 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 121 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 122 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 123 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_114_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_95_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_114                   (alloca           ) [ 0111111110]
j                       (alloca           ) [ 0100000000]
tmp                     (read             ) [ 0000000000]
indvars_iv31_read       (read             ) [ 0000000000]
zext_ln143_read         (read             ) [ 0000000000]
v_017_read              (read             ) [ 0000000000]
zext_ln143_cast         (zext             ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
j_32                    (load             ) [ 0000000000]
icmp_ln144              (icmp             ) [ 0111111110]
add_ln144               (add              ) [ 0000000000]
br_ln144                (br               ) [ 0000000000]
trunc_ln144             (trunc            ) [ 0000000000]
zext_ln145              (zext             ) [ 0000000000]
a_addr                  (getelementptr    ) [ 0110000000]
sub_ln145               (sub              ) [ 0000000000]
zext_ln145_20           (zext             ) [ 0000000000]
b_addr                  (getelementptr    ) [ 0110000000]
store_ln139             (store            ) [ 0000000000]
a_load                  (load             ) [ 0000000000]
al                      (trunc            ) [ 0101000000]
b_load                  (load             ) [ 0000000000]
bl                      (trunc            ) [ 0101000000]
ah                      (partselect       ) [ 0101000000]
bh                      (partselect       ) [ 0101000000]
zext_ln105              (zext             ) [ 0100100000]
zext_ln110              (zext             ) [ 0100100000]
zext_ln105_123          (zext             ) [ 0100100000]
zext_ln112              (zext             ) [ 0100100000]
albl                    (mul              ) [ 0000000000]
trunc_ln106             (trunc            ) [ 0100011100]
albh                    (mul              ) [ 0000000000]
trunc_ln106_183         (trunc            ) [ 0100010000]
ahbl                    (mul              ) [ 0000000000]
trunc_ln106_184         (trunc            ) [ 0100010000]
ahbh                    (mul              ) [ 0000000000]
trunc_ln106_185         (trunc            ) [ 0100011000]
tmp_321                 (partselect       ) [ 0100010000]
tmp_323                 (partselect       ) [ 0100011000]
tmp_324                 (partselect       ) [ 0100011000]
tmp_325                 (partselect       ) [ 0100011100]
zext_ln106              (zext             ) [ 0000000000]
zext_ln123              (zext             ) [ 0000000000]
zext_ln123_113          (zext             ) [ 0000000000]
add_ln123               (add              ) [ 0000000000]
zext_ln123_114          (zext             ) [ 0000000000]
temp                    (add              ) [ 0000000000]
tmp_322                 (partselect       ) [ 0100001000]
trunc_ln125             (trunc            ) [ 0100001100]
zext_ln106_148          (zext             ) [ 0000000000]
zext_ln106_149          (zext             ) [ 0000000000]
zext_ln106_150          (zext             ) [ 0000000000]
zext_ln130              (zext             ) [ 0000000000]
add_ln130_141           (add              ) [ 0000000000]
add_ln130               (add              ) [ 0000000000]
zext_ln130_113          (zext             ) [ 0000000000]
add_ln130_136           (add              ) [ 0000000000]
trunc_ln130             (trunc            ) [ 0000000000]
zext_ln130_114          (zext             ) [ 0000000000]
add_ln105               (add              ) [ 0100000100]
temp_60                 (add              ) [ 0000000000]
tmp_326                 (partselect       ) [ 0100000100]
v_114_load              (load             ) [ 0000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000]
and_ln                  (bitconcatenate   ) [ 0000000000]
and_ln133_s             (bitconcatenate   ) [ 0000000000]
zext_ln133              (zext             ) [ 0000000000]
add_ln133               (add              ) [ 0100000011]
or_ln                   (bitconcatenate   ) [ 0000000000]
v_161                   (add              ) [ 0000000000]
xor_ln105               (xor              ) [ 0000000000]
xor_ln105_56            (xor              ) [ 0000000000]
or_ln105                (or               ) [ 0000000000]
xor_ln105_57            (xor              ) [ 0000000000]
carry                   (bitselect        ) [ 0000000000]
zext_ln105_124          (zext             ) [ 0000000000]
tmp_s                   (partselect       ) [ 0000000000]
or_ln28                 (bitconcatenate   ) [ 0000000000]
tempReg                 (add              ) [ 0100000011]
store_ln140             (store            ) [ 0000000000]
u_95_out_load           (load             ) [ 0100000001]
v                       (add              ) [ 0100000001]
store_ln140             (store            ) [ 0000000000]
t_out_load              (load             ) [ 0000000000]
specpipeline_ln139      (specpipeline     ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln144      (specloopname     ) [ 0000000000]
xor_ln147               (xor              ) [ 0000000000]
xor_ln147_34            (xor              ) [ 0000000000]
or_ln147                (or               ) [ 0000000000]
bit_sel                 (bitselect        ) [ 0000000000]
xor_ln147_37            (xor              ) [ 0000000000]
trunc_ln147             (trunc            ) [ 0000000000]
xor_ln147_s             (bitconcatenate   ) [ 0000000000]
and_ln147               (and              ) [ 0000000000]
xor_ln147_36            (xor              ) [ 0000000000]
or_ln147_17             (or               ) [ 0000000000]
tmp_138                 (bitselect        ) [ 0000000000]
zext_ln148              (zext             ) [ 0000000000]
u                       (add              ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln144                (br               ) [ 0000000000]
v_114_load_6            (load             ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
ret_ln0                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_114_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_114_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_95_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_95_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="v_114_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="j_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="3" slack="0"/>
<pin id="87" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvars_iv31_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln143_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v_017_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln0_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="115" class="1004" name="a_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="3" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="b_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln143_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln139_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln140_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln140_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln140_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="j_32_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_32/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln144_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln144_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln144_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln145_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sub_ln145_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln145_20_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_20/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln139_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="al_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="bl_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="ah_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="0" index="2" bw="7" slack="0"/>
<pin id="235" dir="0" index="3" bw="7" slack="0"/>
<pin id="236" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="bh_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="0"/>
<pin id="244" dir="0" index="2" bw="7" slack="0"/>
<pin id="245" dir="0" index="3" bw="7" slack="0"/>
<pin id="246" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln105_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln110_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln105_123_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_123/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln112_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln106_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln106_183_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_183/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln106_184_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_184/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln106_185_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_185/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_321_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="0" index="3" bw="7" slack="0"/>
<pin id="292" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_321/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_323_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="0" index="3" bw="7" slack="0"/>
<pin id="302" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_323/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_324_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="0" index="3" bw="7" slack="0"/>
<pin id="312" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_324/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_325_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="0" index="3" bw="7" slack="0"/>
<pin id="322" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_325/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln106_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln123_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln123_113_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_113/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln123_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln123_114_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="33" slack="0"/>
<pin id="344" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_114/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="temp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="33" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_322_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="34" slack="0"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="0" index="3" bw="7" slack="0"/>
<pin id="357" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_322/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln125_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="34" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln106_148_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="1"/>
<pin id="368" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_148/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln106_149_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="2"/>
<pin id="371" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_149/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln106_150_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="2"/>
<pin id="374" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_150/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln130_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="2"/>
<pin id="377" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln130_141_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="0" index="1" bw="32" slack="2"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_141/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln130_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln130_113_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="33" slack="0"/>
<pin id="390" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_113/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln130_136_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="2" slack="0"/>
<pin id="395" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_136/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln130_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="33" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln130_114_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="33" slack="0"/>
<pin id="404" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_114/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln105_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="temp_60_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="33" slack="0"/>
<pin id="414" dir="0" index="1" bw="33" slack="0"/>
<pin id="415" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_60/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_326_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="34" slack="0"/>
<pin id="421" dir="0" index="2" bw="7" slack="0"/>
<pin id="422" dir="0" index="3" bw="7" slack="0"/>
<pin id="423" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_326/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="v_114_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="6"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="shl_ln_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="2"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="and_ln_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="3"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="and_ln133_s_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="34" slack="0"/>
<pin id="447" dir="0" index="1" bw="2" slack="1"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln133_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="34" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln133_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="34" slack="0"/>
<pin id="458" dir="0" index="1" bw="64" slack="0"/>
<pin id="459" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="or_ln_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="2"/>
<pin id="465" dir="0" index="2" bw="32" slack="3"/>
<pin id="466" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="v_161_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="0" index="1" bw="64" slack="0"/>
<pin id="471" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_161/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="xor_ln105_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="xor_ln105_56_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="0"/>
<pin id="483" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_56/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="or_ln105_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="0"/>
<pin id="489" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="xor_ln105_57_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="0"/>
<pin id="495" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_57/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="carry_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="0" index="2" bw="7" slack="0"/>
<pin id="502" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln105_124_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_124/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_s_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="0"/>
<pin id="513" dir="0" index="2" bw="7" slack="0"/>
<pin id="514" dir="0" index="3" bw="7" slack="0"/>
<pin id="515" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="or_ln28_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="0" index="2" bw="32" slack="1"/>
<pin id="524" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln28/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tempReg_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="store_ln140_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="0" index="1" bw="64" slack="6"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="u_95_out_load_load_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_95_out_load/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="v_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="1"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/8 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln140_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="t_out_load_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="0"/>
<pin id="555" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/9 "/>
</bind>
</comp>

<comp id="557" class="1004" name="xor_ln147_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="1"/>
<pin id="559" dir="0" index="1" bw="64" slack="2"/>
<pin id="560" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="xor_ln147_34_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="2"/>
<pin id="563" dir="0" index="1" bw="64" slack="1"/>
<pin id="564" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_34/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="or_ln147_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="0"/>
<pin id="567" dir="0" index="1" bw="64" slack="0"/>
<pin id="568" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="bit_sel_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="64" slack="2"/>
<pin id="574" dir="0" index="2" bw="7" slack="0"/>
<pin id="575" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="xor_ln147_37_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_37/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="trunc_ln147_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="2"/>
<pin id="586" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="xor_ln147_s_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="0" index="2" bw="63" slack="0"/>
<pin id="591" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="and_ln147_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="0"/>
<pin id="597" dir="0" index="1" bw="64" slack="2"/>
<pin id="598" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/9 "/>
</bind>
</comp>

<comp id="600" class="1004" name="xor_ln147_36_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="0"/>
<pin id="602" dir="0" index="1" bw="64" slack="1"/>
<pin id="603" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_36/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="or_ln147_17_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="0" index="1" bw="64" slack="0"/>
<pin id="608" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_17/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_138_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="64" slack="0"/>
<pin id="614" dir="0" index="2" bw="7" slack="0"/>
<pin id="615" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_138/9 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln148_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="u_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="4" slack="0"/>
<pin id="626" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="store_ln140_store_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="0"/>
<pin id="631" dir="0" index="1" bw="4" slack="0"/>
<pin id="632" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="635" class="1004" name="v_114_load_6_load_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="7"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load_6/8 "/>
</bind>
</comp>

<comp id="639" class="1005" name="v_114_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_114 "/>
</bind>
</comp>

<comp id="647" class="1005" name="j_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="654" class="1005" name="icmp_ln144_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="7"/>
<pin id="656" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="658" class="1005" name="a_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="1"/>
<pin id="660" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="b_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="3" slack="1"/>
<pin id="665" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="al_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="673" class="1005" name="bl_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="678" class="1005" name="ah_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="683" class="1005" name="bh_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="688" class="1005" name="zext_ln105_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="1"/>
<pin id="690" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="694" class="1005" name="zext_ln110_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="1"/>
<pin id="696" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="700" class="1005" name="zext_ln105_123_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="1"/>
<pin id="702" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_123 "/>
</bind>
</comp>

<comp id="706" class="1005" name="zext_ln112_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="1"/>
<pin id="708" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="712" class="1005" name="trunc_ln106_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="3"/>
<pin id="714" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="717" class="1005" name="trunc_ln106_183_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_183 "/>
</bind>
</comp>

<comp id="722" class="1005" name="trunc_ln106_184_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_184 "/>
</bind>
</comp>

<comp id="727" class="1005" name="trunc_ln106_185_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="2"/>
<pin id="729" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_185 "/>
</bind>
</comp>

<comp id="733" class="1005" name="tmp_321_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_321 "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp_323_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="2"/>
<pin id="740" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_323 "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp_324_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="2"/>
<pin id="746" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_324 "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_325_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="3"/>
<pin id="751" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_325 "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_322_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="2" slack="1"/>
<pin id="756" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_322 "/>
</bind>
</comp>

<comp id="759" class="1005" name="trunc_ln125_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="2"/>
<pin id="761" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="765" class="1005" name="add_ln105_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_326_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="2" slack="1"/>
<pin id="772" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_326 "/>
</bind>
</comp>

<comp id="775" class="1005" name="add_ln133_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="64" slack="2"/>
<pin id="777" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="780" class="1005" name="tempReg_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="64" slack="1"/>
<pin id="782" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="789" class="1005" name="u_95_out_load_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="64" slack="1"/>
<pin id="791" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_95_out_load "/>
</bind>
</comp>

<comp id="794" class="1005" name="v_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="64" slack="1"/>
<pin id="796" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="74" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="160"><net_src comp="96" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="102" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="157" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="90" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="183" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="211"><net_src comp="84" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="198" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="222"><net_src comp="192" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="122" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="135" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="122" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="135" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="274"><net_src comp="141" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="145" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="149" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="153" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="141" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="149" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="313"><net_src comp="32" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="145" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="36" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="153" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="327" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="38" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="34" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="365"><net_src comp="346" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="386"><net_src comp="375" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="369" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="372" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="366" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="392" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="398" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="378" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="402" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="388" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="38" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="34" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="40" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="436"><net_src comp="42" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="30" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="42" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="30" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="44" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="30" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="455"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="438" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="428" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="431" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="431" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="428" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="474" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="468" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="46" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="36" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="32" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="456" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="34" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="36" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="525"><net_src comp="42" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="510" pin="4"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="520" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="506" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="468" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="14" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="14" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="16" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="569"><net_src comp="557" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="561" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="66" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="68" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="70" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="592"><net_src comp="72" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="578" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="584" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="599"><net_src comp="587" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="565" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="595" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="46" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="605" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="36" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="622"><net_src comp="611" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="619" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="553" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="16" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="635" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="642"><net_src comp="76" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="646"><net_src comp="639" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="650"><net_src comp="80" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="657"><net_src comp="186" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="115" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="666"><net_src comp="128" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="671"><net_src comp="223" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="676"><net_src comp="227" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="681"><net_src comp="231" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="686"><net_src comp="241" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="691"><net_src comp="251" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="697"><net_src comp="256" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="703"><net_src comp="261" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="709"><net_src comp="266" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="715"><net_src comp="271" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="720"><net_src comp="275" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="725"><net_src comp="279" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="730"><net_src comp="283" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="736"><net_src comp="287" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="741"><net_src comp="297" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="747"><net_src comp="307" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="752"><net_src comp="317" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="757"><net_src comp="352" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="762"><net_src comp="362" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="768"><net_src comp="406" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="773"><net_src comp="418" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="778"><net_src comp="456" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="783"><net_src comp="527" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="786"><net_src comp="780" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="787"><net_src comp="780" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="788"><net_src comp="780" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="792"><net_src comp="538" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="797"><net_src comp="542" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="600" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: b | {}
	Port: v_114_out | {8 }
	Port: u_95_out | {1 8 }
	Port: t_out | {1 9 }
 - Input state : 
	Port: mp_mul.152_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.152_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.152_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.152_Pipeline_VITIS_LOOP_144_2 : a | {1 2 }
	Port: mp_mul.152_Pipeline_VITIS_LOOP_144_2 : empty | {1 }
	Port: mp_mul.152_Pipeline_VITIS_LOOP_144_2 : b | {1 2 }
	Port: mp_mul.152_Pipeline_VITIS_LOOP_144_2 : u_95_out | {8 }
	Port: mp_mul.152_Pipeline_VITIS_LOOP_144_2 : t_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_32 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		trunc_ln144 : 2
		zext_ln145 : 3
		a_addr : 4
		a_load : 5
		sub_ln145 : 3
		zext_ln145_20 : 4
		b_addr : 5
		b_load : 6
		store_ln139 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_183 : 1
		trunc_ln106_184 : 1
		trunc_ln106_185 : 1
		tmp_321 : 1
		tmp_323 : 1
		tmp_324 : 1
		tmp_325 : 1
	State 5
		add_ln123 : 1
		zext_ln123_114 : 2
		temp : 3
		tmp_322 : 4
		trunc_ln125 : 4
	State 6
		add_ln130 : 1
		zext_ln130_113 : 2
		add_ln130_136 : 1
		trunc_ln130 : 2
		zext_ln130_114 : 2
		add_ln105 : 3
		temp_60 : 3
		tmp_326 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_161 : 1
		xor_ln105 : 2
		xor_ln105_56 : 1
		or_ln105 : 2
		xor_ln105_57 : 2
		carry : 2
		zext_ln105_124 : 3
		tmp_s : 3
		or_ln28 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 9
		xor_ln147_37 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147_17 : 2
		tmp_138 : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_141          |    4    |   165   |    50   |
|    mul   |          grp_fu_145          |    4    |   165   |    50   |
|          |          grp_fu_149          |    4    |   165   |    50   |
|          |          grp_fu_153          |    4    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln144_fu_192       |    0    |    0    |    13   |
|          |       add_ln123_fu_336       |    0    |    0    |    39   |
|          |          temp_fu_346         |    0    |    0    |    40   |
|          |     add_ln130_141_fu_378     |    0    |    0    |    32   |
|          |       add_ln130_fu_382       |    0    |    0    |    39   |
|          |     add_ln130_136_fu_392     |    0    |    0    |    39   |
|    add   |       add_ln105_fu_406       |    0    |    0    |    32   |
|          |        temp_60_fu_412        |    0    |    0    |    40   |
|          |       add_ln133_fu_456       |    0    |    0    |    71   |
|          |         v_161_fu_468         |    0    |    0    |    71   |
|          |        tempReg_fu_527        |    0    |    0    |    71   |
|          |           v_fu_542           |    0    |    0    |    71   |
|          |           u_fu_623           |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln105_fu_474       |    0    |    0    |    64   |
|          |      xor_ln105_56_fu_480     |    0    |    0    |    64   |
|          |      xor_ln105_57_fu_492     |    0    |    0    |    64   |
|    xor   |       xor_ln147_fu_557       |    0    |    0    |    64   |
|          |      xor_ln147_34_fu_561     |    0    |    0    |    64   |
|          |      xor_ln147_37_fu_578     |    0    |    0    |    2    |
|          |      xor_ln147_36_fu_600     |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln105_fu_486       |    0    |    0    |    64   |
|    or    |        or_ln147_fu_565       |    0    |    0    |    64   |
|          |      or_ln147_17_fu_605      |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln147_fu_595       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_186      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln145_fu_207       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_read_fu_84        |    0    |    0    |    0    |
|   read   | indvars_iv31_read_read_fu_90 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_96  |    0    |    0    |    0    |
|          |    v_017_read_read_fu_102    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_108    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    zext_ln143_cast_fu_157    |    0    |    0    |    0    |
|          |       zext_ln145_fu_202      |    0    |    0    |    0    |
|          |     zext_ln145_20_fu_213     |    0    |    0    |    0    |
|          |       zext_ln105_fu_251      |    0    |    0    |    0    |
|          |       zext_ln110_fu_256      |    0    |    0    |    0    |
|          |     zext_ln105_123_fu_261    |    0    |    0    |    0    |
|          |       zext_ln112_fu_266      |    0    |    0    |    0    |
|          |       zext_ln106_fu_327      |    0    |    0    |    0    |
|          |       zext_ln123_fu_330      |    0    |    0    |    0    |
|   zext   |     zext_ln123_113_fu_333    |    0    |    0    |    0    |
|          |     zext_ln123_114_fu_342    |    0    |    0    |    0    |
|          |     zext_ln106_148_fu_366    |    0    |    0    |    0    |
|          |     zext_ln106_149_fu_369    |    0    |    0    |    0    |
|          |     zext_ln106_150_fu_372    |    0    |    0    |    0    |
|          |       zext_ln130_fu_375      |    0    |    0    |    0    |
|          |     zext_ln130_113_fu_388    |    0    |    0    |    0    |
|          |     zext_ln130_114_fu_402    |    0    |    0    |    0    |
|          |       zext_ln133_fu_452      |    0    |    0    |    0    |
|          |     zext_ln105_124_fu_506    |    0    |    0    |    0    |
|          |       zext_ln148_fu_619      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln144_fu_198      |    0    |    0    |    0    |
|          |           al_fu_223          |    0    |    0    |    0    |
|          |           bl_fu_227          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_271      |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_183_fu_275    |    0    |    0    |    0    |
|          |    trunc_ln106_184_fu_279    |    0    |    0    |    0    |
|          |    trunc_ln106_185_fu_283    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_362      |    0    |    0    |    0    |
|          |      trunc_ln130_fu_398      |    0    |    0    |    0    |
|          |      trunc_ln147_fu_584      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           ah_fu_231          |    0    |    0    |    0    |
|          |           bh_fu_241          |    0    |    0    |    0    |
|          |        tmp_321_fu_287        |    0    |    0    |    0    |
|          |        tmp_323_fu_297        |    0    |    0    |    0    |
|partselect|        tmp_324_fu_307        |    0    |    0    |    0    |
|          |        tmp_325_fu_317        |    0    |    0    |    0    |
|          |        tmp_322_fu_352        |    0    |    0    |    0    |
|          |        tmp_326_fu_418        |    0    |    0    |    0    |
|          |         tmp_s_fu_510         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_431        |    0    |    0    |    0    |
|          |         and_ln_fu_438        |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_s_fu_445      |    0    |    0    |    0    |
|          |         or_ln_fu_462         |    0    |    0    |    0    |
|          |        or_ln28_fu_520        |    0    |    0    |    0    |
|          |      xor_ln147_s_fu_587      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         carry_fu_498         |    0    |    0    |    0    |
| bitselect|        bit_sel_fu_571        |    0    |    0    |    0    |
|          |        tmp_138_fu_611        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   660   |   1437  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_658    |    3   |
|   add_ln105_reg_765   |   32   |
|   add_ln133_reg_775   |   64   |
|       ah_reg_678      |   32   |
|       al_reg_668      |   32   |
|     b_addr_reg_663    |    3   |
|       bh_reg_683      |   32   |
|       bl_reg_673      |   32   |
|   icmp_ln144_reg_654  |    1   |
|       j_reg_647       |    4   |
|    tempReg_reg_780    |   64   |
|    tmp_321_reg_733    |   32   |
|    tmp_322_reg_754    |    2   |
|    tmp_323_reg_738    |   32   |
|    tmp_324_reg_744    |   32   |
|    tmp_325_reg_749    |   32   |
|    tmp_326_reg_770    |    2   |
|trunc_ln106_183_reg_717|   32   |
|trunc_ln106_184_reg_722|   32   |
|trunc_ln106_185_reg_727|   32   |
|  trunc_ln106_reg_712  |   32   |
|  trunc_ln125_reg_759  |   32   |
| u_95_out_load_reg_789 |   64   |
|     v_114_reg_639     |   64   |
|       v_reg_794       |   64   |
| zext_ln105_123_reg_700|   64   |
|   zext_ln105_reg_688  |   64   |
|   zext_ln110_reg_694  |   64   |
|   zext_ln112_reg_706  |   64   |
+-----------------------+--------+
|         Total         |  1039  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_135 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_141    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_141    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_145    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_145    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_149    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_149    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_153    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_153    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   524  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1437  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1039  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1699  |  1527  |
+-----------+--------+--------+--------+--------+
