// Seed: 1453228596
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wor id_4;
  assign module_1.id_0 = 0;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_4 = 32'd60
) (
    input supply1 id_0,
    input wand _id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wor _id_4,
    output wire id_5,
    input wor id_6,
    output tri id_7
);
  wire id_9;
  ;
  wire [id_4 : 1 'b0] id_10;
  supply0 [-1 : -1] id_11;
  wire [id_1 : id_1] id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10,
      id_9,
      id_9,
      id_12,
      id_10
  );
  assign id_11 = 1;
  wire id_13;
  ;
  always @(posedge id_4 or -1) begin : LABEL_0
    disable id_14;
    wait (-1);
  end
  assign id_7 = !id_0;
  logic id_15 = id_1;
endmodule
