Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "tube.v" in library work
Compiling verilog file "ipcore_dir/fifo16x1024.v" in library work
Module <Tube> compiled
Compiling verilog file "main.v" in library work
Module <fifo16x1024> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <Tube> in library <work> with parameters.
	prior_clk_cyc = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
WARNING:Xst:2211 - "ipcore_dir/fifo16x1024.v" line 120: Instantiating black box module <fifo16x1024>.
Module <main> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "CLK_FEEDBACK =  2X" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "DSS_MODE =  NONE" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "FACTORY_JF =  C080" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <dcm_clk100> in unit <main>.
    Set user-defined property "INIT =  0" for instance <SCIN_LATCH> in unit <main>.
    Set user-defined property "INIT =  0" for instance <RD_CLK_DELAY_1> in unit <main>.
    Set user-defined property "INIT =  0" for instance <RD_CLK_DELAY_2> in unit <main>.
    Set user-defined property "INIT =  0" for instance <VALID_LATCH> in unit <main>.
Analyzing module <Tube> in library <work>.
	prior_clk_cyc = 32'sb00000000000000000000000000001000
Module <Tube> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <TUBE_LATCH> in unit <Tube>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Tube>.
    Related source file is "tube.v".
    Found 8-bit up counter for signal <cntr>.
    Found 8-bit comparator less for signal <cntr$cmp_lt0000> created at line 62.
    Found 8-bit register for signal <shiftReg>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Tube> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
    Register <din<1>> equivalent to <din<0>> has been removed
    Found 32-bit up counter for signal <busyCntr>.
    Found 1-bit register for signal <CLR>.
    Found 32-bit up counter for signal <cntr>.
    Found 10-bit comparator greater for signal <cntr$cmp_gt0000> created at line 183.
    Found 10-bit comparator lessequal for signal <cntr$cmp_le0000> created at line 183.
    Found 14-bit register for signal <din<15:2>>.
    Found 1-bit register for signal <din<0>>.
    Found 32-bit up counter for signal <scin_cntr>.
    Found 1-bit register for signal <SCIN_COIN>.
    Found 1-bit register for signal <wr_en>.
    Summary:
	inferred   3 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 35
 32-bit up counter                                     : 3
 8-bit up counter                                      : 32
# Registers                                            : 274
 1-bit register                                        : 274
# Comparators                                          : 34
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 8-bit comparator less                                 : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo16x1024.ngc>.
Loading core <fifo16x1024> for timing and area information for instance <fifo>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 35
 32-bit up counter                                     : 3
 8-bit up counter                                      : 32
# Registers                                            : 276
 Flip-Flops                                            : 276
# Comparators                                          : 34
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 8-bit comparator less                                 : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <Tube> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 63.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 

Final Macro Processing ...

Processing Unit <main> :
	Found 8-bit shift register for signal <tube4B7/shiftReg_7>.
	Found 8-bit shift register for signal <tube4B6/shiftReg_7>.
	Found 8-bit shift register for signal <tube4B5/shiftReg_7>.
	Found 8-bit shift register for signal <tube4B4/shiftReg_7>.
	Found 8-bit shift register for signal <tube4B3/shiftReg_7>.
	Found 8-bit shift register for signal <tube4B2/shiftReg_7>.
	Found 8-bit shift register for signal <tube4B1/shiftReg_7>.
	Found 8-bit shift register for signal <tube4B0/shiftReg_7>.
	Found 8-bit shift register for signal <tube4A7/shiftReg_7>.
	Found 8-bit shift register for signal <tube4A6/shiftReg_7>.
	Found 8-bit shift register for signal <tube4A5/shiftReg_7>.
	Found 8-bit shift register for signal <tube4A4/shiftReg_7>.
	Found 8-bit shift register for signal <tube4A3/shiftReg_7>.
	Found 8-bit shift register for signal <tube4A2/shiftReg_7>.
	Found 8-bit shift register for signal <tube4A1/shiftReg_7>.
	Found 8-bit shift register for signal <tube4A0/shiftReg_7>.
	Found 8-bit shift register for signal <tube3B7/shiftReg_7>.
	Found 8-bit shift register for signal <tube3B6/shiftReg_7>.
	Found 8-bit shift register for signal <tube3B5/shiftReg_7>.
	Found 8-bit shift register for signal <tube3B4/shiftReg_7>.
	Found 8-bit shift register for signal <tube3B3/shiftReg_7>.
	Found 8-bit shift register for signal <tube3B2/shiftReg_7>.
	Found 8-bit shift register for signal <tube3B1/shiftReg_7>.
	Found 8-bit shift register for signal <tube3B0/shiftReg_7>.
	Found 8-bit shift register for signal <tube3A7/shiftReg_7>.
	Found 8-bit shift register for signal <tube3A6/shiftReg_7>.
	Found 8-bit shift register for signal <tube3A5/shiftReg_7>.
	Found 8-bit shift register for signal <tube3A4/shiftReg_7>.
	Found 8-bit shift register for signal <tube3A3/shiftReg_7>.
	Found 8-bit shift register for signal <tube3A2/shiftReg_7>.
	Found 8-bit shift register for signal <tube3A1/shiftReg_7>.
	Found 8-bit shift register for signal <tube3A0/shiftReg_7>.
Unit <main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 372
 Flip-Flops                                            : 372
# Shift Registers                                      : 32
 8-bit shift register                                  : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 54

Cell Usage :
# BELS                             : 1765
#      GND                         : 2
#      INV                         : 73
#      LUT1                        : 335
#      LUT2                        : 73
#      LUT3                        : 63
#      LUT4                        : 272
#      LUT4_D                      : 4
#      LUT4_L                      : 32
#      MUXCY                       : 522
#      MUXF5                       : 5
#      VCC                         : 2
#      XORCY                       : 382
# FlipFlops/Latches                : 598
#      FD                          : 37
#      FD_1                        : 9
#      FDC                         : 92
#      FDCE                        : 305
#      FDE                         : 1
#      FDP                         : 12
#      FDPE                        : 5
#      FDR                         : 64
#      FDRE                        : 32
#      FDS_1                       : 7
#      LDCE                        : 34
# RAMS                             : 1
#      RAMB16_S18_S18              : 1
# Shift Registers                  : 32
#      SRL16                       : 32
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 54
#      IBUF                        : 34
#      IBUFG                       : 1
#      OBUF                        : 19
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                      500  out of    960    52%  
 Number of Slice Flip Flops:            598  out of   1920    31%  
 Number of 4 input LUTs:                884  out of   1920    46%  
    Number used as logic:               852
    Number used as Shift registers:      32
 Number of IOs:                          54
 Number of bonded IOBs:                  54  out of    108    50%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         4  out of     24    16%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+-------------------------+-------+
Clock Signal                        | Clock buffer(FF name)   | Load  |
------------------------------------+-------------------------+-------+
clk100                              | dcm_clk100:CLKDV        | 277   |
SCIN_LATCH_Q                        | BUFG                    | 1     |
RD_VALID_OBUF                       | NONE(VALID_LATCH)       | 1     |
tube3A0/tubeclk1(tube4B7/tubeclk1:O)| BUFG(*)(tube4B7/cntr_7) | 256   |
tube4B7/Q                           | NONE(tube4B7/TUBE_LATCH)| 1     |
tube4B6/Q                           | NONE(tube4B6/TUBE_LATCH)| 1     |
tube4B5/Q                           | NONE(tube4B5/TUBE_LATCH)| 1     |
tube4B4/Q                           | NONE(tube4B4/TUBE_LATCH)| 1     |
tube4B3/Q                           | NONE(tube4B3/TUBE_LATCH)| 1     |
tube4B2/Q                           | NONE(tube4B2/TUBE_LATCH)| 1     |
tube4B1/Q                           | NONE(tube4B1/TUBE_LATCH)| 1     |
tube4B0/Q                           | NONE(tube4B0/TUBE_LATCH)| 1     |
tube4A7/Q                           | NONE(tube4A7/TUBE_LATCH)| 1     |
tube4A6/Q                           | NONE(tube4A6/TUBE_LATCH)| 1     |
tube4A5/Q                           | NONE(tube4A5/TUBE_LATCH)| 1     |
tube4A4/Q                           | NONE(tube4A4/TUBE_LATCH)| 1     |
tube4A3/Q                           | NONE(tube4A3/TUBE_LATCH)| 1     |
tube4A2/Q                           | NONE(tube4A2/TUBE_LATCH)| 1     |
tube4A1/Q                           | NONE(tube4A1/TUBE_LATCH)| 1     |
tube4A0/Q                           | NONE(tube4A0/TUBE_LATCH)| 1     |
tube3B7/Q                           | NONE(tube3B7/TUBE_LATCH)| 1     |
tube3B6/Q                           | NONE(tube3B6/TUBE_LATCH)| 1     |
tube3B5/Q                           | NONE(tube3B5/TUBE_LATCH)| 1     |
tube3B4/Q                           | NONE(tube3B4/TUBE_LATCH)| 1     |
tube3B3/Q                           | NONE(tube3B3/TUBE_LATCH)| 1     |
tube3B2/Q                           | NONE(tube3B2/TUBE_LATCH)| 1     |
tube3B1/Q                           | NONE(tube3B1/TUBE_LATCH)| 1     |
tube3B0/Q                           | NONE(tube3B0/TUBE_LATCH)| 1     |
tube3A7/Q                           | NONE(tube3A7/TUBE_LATCH)| 1     |
tube3A6/Q                           | NONE(tube3A6/TUBE_LATCH)| 1     |
tube3A5/Q                           | NONE(tube3A5/TUBE_LATCH)| 1     |
tube3A4/Q                           | NONE(tube3A4/TUBE_LATCH)| 1     |
tube3A3/Q                           | NONE(tube3A3/TUBE_LATCH)| 1     |
tube3A2/Q                           | NONE(tube3A2/TUBE_LATCH)| 1     |
tube3A1/Q                           | NONE(tube3A1/TUBE_LATCH)| 1     |
tube3A0/Q                           | NONE(tube3A0/TUBE_LATCH)| 1     |
clk100                              | IBUFG+BUFG              | 64    |
------------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                           | Buffer(FF name)                                                                                                   | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
CLR(CLR:Q)                                                                                                                               | NONE(SCIN_LATCH)                                                                                                  | 289   |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0)| 40    |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0)| 40    |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0)    | 40    |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)            | 23    |
N0(XST_GND:G)                                                                                                                            | NONE(RD_CLK_DELAY_1)                                                                                              | 8     |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                          | 3     |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                          | 2     |
fifo_rd_en(fifo_rd_en1:O)                                                                                                                | NONE(VALID_LATCH)                                                                                                 | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.354ns (Maximum Frequency: 186.784MHz)
   Minimum input arrival time before clock: 5.481ns
   Maximum output required time after clock: 6.305ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 5.354ns (frequency: 186.784MHz)
  Total number of paths / destination ports: 9500 / 527
-------------------------------------------------------------------------
Delay:               5.354ns (Levels of Logic = 4)
  Source:            fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3 (FF)
  Destination:       cntr_0 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 falling 0.5X

  Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3 to cntr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3 (wr_data_count<3>)
     end scope: 'fifo'
     LUT4:I0->O            1   0.612   0.387  cntr_cmp_gt0000219_SW0 (N131)
     LUT4_D:I2->O          4   0.612   0.529  cntr_cmp_gt0000219 (cntr_cmp_gt0000)
     LUT3:I2->O           32   0.612   1.073  cntr_not00011 (cntr_not0001)
     FDRE:CE                   0.483          cntr_0
    ----------------------------------------
    Total                      5.354ns (2.833ns logic, 2.521ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tube3A0/tubeclk1'
  Clock period: 3.855ns (frequency: 259.417MHz)
  Total number of paths / destination ports: 3200 / 512
-------------------------------------------------------------------------
Delay:               3.855ns (Levels of Logic = 2)
  Source:            tube4B7/cntr_5 (FF)
  Destination:       tube4B7/cntr_7 (FF)
  Source Clock:      tube3A0/tubeclk1 rising
  Destination Clock: tube3A0/tubeclk1 rising

  Data Path: tube4B7/cntr_5 to tube4B7/cntr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.514   0.603  tube4B7/cntr_5 (tube4B7/cntr_5)
     LUT4:I0->O            1   0.612   0.387  tube4B7/cntr_and000012 (tube4B7/cntr_and000012)
     LUT3:I2->O            8   0.612   0.643  tube4B7/cntr_and000040 (tube4B7/cntr_and0000)
     FDCE:CE                   0.483          tube4B7/cntr_0
    ----------------------------------------
    Total                      3.855ns (2.221ns logic, 1.634ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 57 / 57
-------------------------------------------------------------------------
Offset:              5.481ns (Levels of Logic = 5)
  Source:            RD_EN (PAD)
  Destination:       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: RD_EN to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  RD_EN_IBUF (RD_EN_IBUF)
     LUT3:I0->O            4   0.612   0.651  fifo_rd_en1 (fifo_rd_en)
     begin scope: 'fifo'
     LUT2:I0->O           21   0.612   1.111  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en)
     LUT3:I0->O            2   0.612   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or00001 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000)
     FDP:D                     0.268          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      5.481ns (3.210ns logic, 2.271ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 27 / 18
-------------------------------------------------------------------------
Offset:              6.305ns (Levels of Logic = 4)
  Source:            fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7 (FF)
  Destination:       RD_EMPTY (PAD)
  Source Clock:      clk100 rising 0.5X

  Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7 to RD_EMPTY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7 (wr_data_count<7>)
     end scope: 'fifo'
     LUT4:I0->O            1   0.612   0.509  RD_EMPTY37 (RD_EMPTY37)
     LUT4:I0->O            1   0.612   0.357  RD_EMPTY39 (RD_EMPTY_OBUF)
     OBUF:I->O                 3.169          RD_EMPTY_OBUF (RD_EMPTY)
    ----------------------------------------
    Total                      6.305ns (4.907ns logic, 1.398ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RD_VALID_OBUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.137ns (Levels of Logic = 1)
  Source:            VALID_LATCH (LATCH)
  Destination:       RD_VALID (PAD)
  Source Clock:      RD_VALID_OBUF rising

  Data Path: VALID_LATCH to RD_VALID
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.380  VALID_LATCH (RD_VALID_OBUF)
     OBUF:I->O                 3.169          RD_VALID_OBUF (RD_VALID)
    ----------------------------------------
    Total                      4.137ns (3.757ns logic, 0.380ns route)
                                       (90.8% logic, 9.2% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.76 secs
 
--> 

Total memory usage is 285032 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    9 (   0 filtered)

