<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1704" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1704{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_1704{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1704{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1704{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1704{left:96px;bottom:989px;letter-spacing:0.11px;word-spacing:-0.73px;}
#t6_1704{left:96px;bottom:968px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t7_1704{left:96px;bottom:947px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t8_1704{left:96px;bottom:760px;letter-spacing:0.1px;word-spacing:-0.3px;}
#t9_1704{left:96px;bottom:739px;letter-spacing:0.32px;word-spacing:-0.01px;}
#ta_1704{left:96px;bottom:717px;letter-spacing:0.45px;}
#tb_1704{left:96px;bottom:696px;letter-spacing:0.64px;word-spacing:-0.04px;}
#tc_1704{left:96px;bottom:675px;letter-spacing:0.12px;word-spacing:-0.35px;}
#td_1704{left:96px;bottom:653px;letter-spacing:0.1px;word-spacing:-0.67px;}
#te_1704{left:96px;bottom:632px;letter-spacing:0.06px;word-spacing:-0.38px;}
#tf_1704{left:96px;bottom:597px;letter-spacing:0.08px;word-spacing:-0.7px;}
#tg_1704{left:96px;bottom:575px;letter-spacing:0.12px;word-spacing:-0.45px;}
#th_1704{left:96px;bottom:540px;letter-spacing:0.34px;word-spacing:0.08px;}
#ti_1704{left:96px;bottom:519px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tj_1704{left:96px;bottom:484px;letter-spacing:0.12px;word-spacing:-0.43px;}
#tk_1704{left:96px;bottom:462px;letter-spacing:0.13px;word-spacing:-0.68px;}
#tl_1704{left:96px;bottom:441px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_1704{left:96px;bottom:406px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tn_1704{left:96px;bottom:296px;letter-spacing:0.17px;}
#to_1704{left:124px;bottom:278px;letter-spacing:0.13px;}
#tp_1704{left:206px;bottom:278px;letter-spacing:0.12px;}
#tq_1704{left:243px;bottom:278px;letter-spacing:0.17px;}
#tr_1704{left:124px;bottom:259px;letter-spacing:0.16px;}
#ts_1704{left:124px;bottom:241px;letter-spacing:0.16px;}
#tt_1704{left:124px;bottom:223px;letter-spacing:0.16px;}
#tu_1704{left:124px;bottom:204px;letter-spacing:0.16px;}
#tv_1704{left:124px;bottom:168px;letter-spacing:0.14px;word-spacing:-0.09px;}
#tw_1704{left:444px;bottom:168px;letter-spacing:0.16px;word-spacing:-0.09px;}
#tx_1704{left:151px;bottom:149px;letter-spacing:0.16px;}
#ty_1704{left:124px;bottom:113px;letter-spacing:0.16px;}
#tz_1704{left:96px;bottom:1022px;letter-spacing:0.07px;}
#t10_1704{left:551px;bottom:1022px;letter-spacing:0.21px;word-spacing:0.02px;}
#t11_1704{left:103px;bottom:916px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t12_1704{left:177px;bottom:916px;letter-spacing:0.13px;}
#t13_1704{left:539px;bottom:916px;letter-spacing:0.13px;}
#t14_1704{left:102px;bottom:892px;letter-spacing:0.13px;}
#t15_1704{left:177px;bottom:892px;letter-spacing:0.14px;}
#t16_1704{left:102px;bottom:860px;letter-spacing:0.13px;}
#t17_1704{left:177px;bottom:860px;letter-spacing:0.19px;}
#t18_1704{left:375px;bottom:868px;letter-spacing:0.12px;word-spacing:-0.06px;}
#t19_1704{left:375px;bottom:852px;letter-spacing:0.1px;word-spacing:0.04px;}
#t1a_1704{left:102px;bottom:828px;letter-spacing:0.12px;}
#t1b_1704{left:177px;bottom:828px;letter-spacing:0.11px;}
#t1c_1704{left:375px;bottom:828px;letter-spacing:0.12px;word-spacing:0.04px;}
#t1d_1704{left:102px;bottom:803px;letter-spacing:0.11px;}
#t1e_1704{left:177px;bottom:803px;letter-spacing:0.07px;}
#t1f_1704{left:375px;bottom:803px;letter-spacing:-0.07px;word-spacing:0.26px;}
#t1g_1704{left:99px;bottom:368px;letter-spacing:0.16px;}
#t1h_1704{left:336px;bottom:368px;letter-spacing:0.18px;}
#t1i_1704{left:446px;bottom:368px;letter-spacing:0.14px;}
#t1j_1704{left:105px;bottom:340px;letter-spacing:0.04px;}
#t1k_1704{left:342px;bottom:340px;letter-spacing:0.14px;}
#t1l_1704{left:452px;bottom:340px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1m_1704{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1704{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1704{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1704{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1704{font-size:15px;font-family:'Courier New', Courier, monospa;color:#000;}
.s5_1704{font-size:15px;font-family:'Courier New', Courier, monos_1;color:#000;}
.s6_1704{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s7_1704{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s8_1704{font-size:15px;font-family:Arial_61s;color:#000;}
.s9_1704{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1704" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1704Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1704" style="-webkit-user-select: none;"><object width="935" height="1210" data="1704/1704.svg" type="image/svg+xml" id="pdf1704" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1704" class="t s1_1704">System Instruction Reference </span><span id="t2_1704" class="t s1_1704">437 </span>
<span id="t3_1704" class="t s1_1704">24594—Rev. 3.35—June 2023 </span><span id="t4_1704" class="t s1_1704">AMD64 Technology </span>
<span id="t5_1704" class="t s2_1704">Modifies RMP permissions for a guest page. The guest virtual address is specified in the RAX register. </span>
<span id="t6_1704" class="t s2_1704">The page size is specified in RCX[0]. The target VMPL and its permissions are specified in the RDX </span>
<span id="t7_1704" class="t s2_1704">register as follows: </span>
<span id="t8_1704" class="t s2_1704">The RMPADJUST instruction is used by an SNP-active guest to modify RMP permissions of a lesser- </span>
<span id="t9_1704" class="t s2_1704">privileged VMPL. The RMPADJUST instruction will attempt to access the specified page and will </span>
<span id="ta_1704" class="t s2_1704">take a #VMEXIT(NPF) if a nested translation error occurs or the translated address is outside the </span>
<span id="tb_1704" class="t s2_1704">range of memory covered by the RMP. Assuming no such error is detected, the target VMPL is </span>
<span id="tc_1704" class="t s2_1704">numerically higher than the current VMPL, and the specified permissions for the target VMPL are not </span>
<span id="td_1704" class="t s2_1704">greater than the permissions of the current VMPL, the RMPADJUST instruction will modify the target </span>
<span id="te_1704" class="t s2_1704">permission mask in the RMP entry. </span>
<span id="tf_1704" class="t s2_1704">Upon completion, a return code is stored in EAX. rFLAGS bits OF, ZF, AF, PF and SF are set based on </span>
<span id="tg_1704" class="t s2_1704">this return code. </span>
<span id="th_1704" class="t s2_1704">RMPADJUST performs the same segmentation and paging checks as a 1-byte read. RMPADJUST </span>
<span id="ti_1704" class="t s2_1704">does not invalidate TLB caches. </span>
<span id="tj_1704" class="t s2_1704">This is a privileged instruction. Attempted execution at a privilege level other than CPL0 will result in </span>
<span id="tk_1704" class="t s2_1704">a #GP(0) exception. In addition, this instruction is only valid in 64-bit mode in an SNP-active guest; in </span>
<span id="tl_1704" class="t s2_1704">all other modes a #UD exception will be generated. </span>
<span id="tm_1704" class="t s2_1704">Support for this instruction is indicated by CPUID Fn8000_001F_EAX[SNP]=1. </span>
<span id="tn_1704" class="t s3_1704">Action </span>
<span id="to_1704" class="t s4_1704">GUEST_VA </span><span id="tp_1704" class="t s5_1704">RAX </span><span id="tq_1704" class="t s4_1704">~xFFF </span>
<span id="tr_1704" class="t s4_1704">PAGE_SIZE=RCX[] </span>
<span id="ts_1704" class="t s4_1704">TARGET_VMPL=RDX[] </span>
<span id="tt_1704" class="t s4_1704">TARGET_PERM_MASK=RDX[] </span>
<span id="tu_1704" class="t s4_1704">VMSA=RDX[] </span>
<span id="tv_1704" class="t s4_1704">IF BIT_MODE </span><span id="tw_1704" class="t s4_1704">Instructiononlyvalidin bitmode </span>
<span id="tx_1704" class="t s4_1704">EXCEPTION[UD] </span>
<span id="ty_1704" class="t s4_1704">IFSNP_ACTIVE </span>
<span id="tz_1704" class="t s6_1704">RMPADJUST </span><span id="t10_1704" class="t s6_1704">Adjust RMP Permissions </span>
<span id="t11_1704" class="t s7_1704">RDX bits </span><span id="t12_1704" class="t s7_1704">Field </span><span id="t13_1704" class="t s7_1704">Description </span>
<span id="t14_1704" class="t s8_1704">[63:17] </span><span id="t15_1704" class="t s8_1704">RESERVED </span>
<span id="t16_1704" class="t s8_1704">[16] </span><span id="t17_1704" class="t s8_1704">VMSA </span>
<span id="t18_1704" class="t s8_1704">Indicates if the page may be used as a VM Save Area page. </span>
<span id="t19_1704" class="t s8_1704">This bit is ignored whenever the current VMPL is not 0 </span>
<span id="t1a_1704" class="t s8_1704">[15:8] </span><span id="t1b_1704" class="t s8_1704">TARGET_PERM_MASK </span><span id="t1c_1704" class="t s8_1704">Desired permission mask settings </span>
<span id="t1d_1704" class="t s8_1704">[7:0] </span><span id="t1e_1704" class="t s8_1704">TARGET_VMPL </span><span id="t1f_1704" class="t s8_1704">Target VMPL </span>
<span id="t1g_1704" class="t s7_1704">Mnemonic </span><span id="t1h_1704" class="t s7_1704">Opcode </span><span id="t1i_1704" class="t s7_1704">Description </span>
<span id="t1j_1704" class="t s8_1704">RMPADJUST </span><span id="t1k_1704" class="t s8_1704">F3 0F 01 FE </span><span id="t1l_1704" class="t s8_1704">Modifies RMP permissions </span>
<span id="t1m_1704" class="t s9_1704">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
