============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Jan 27 2020  11:27:31 pm
  Module:                 INTER_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                        Type          Fanout Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clock_name)               launch                                          0 R 
reg_line_in_reg[32][1]/CP                                          0             0 R 
reg_line_in_reg[32][1]/Q         HS65_LS_DFPRQX35       11 78.1  119  +254     254 F 
gen_filter[32].U_S0/e5[1] 
  g4842/A                                                               +0     254   
  g4842/Z                        HS65_LS_IVX44           3 25.1   44   +58     311 R 
  g4841/A                                                               +0     312   
  g4841/Z                        HS65_LS_IVX35           3 21.4   23   +34     345 F 
  g4820/A                                                               +0     345   
  g4820/Z                        HS65_LS_NAND2X21        2 25.2   38   +35     380 R 
  g4791/B                                                               +0     380   
  g4791/Z                        HS65_LS_NAND2X21        2 20.5   42   +46     426 F 
  csa_tree_U_S13_add_18_10_groupi/in_1[1] 
    g549/B0                                                             +0     427   
    g549/CO                      HS65_LS_FA1X18          1 11.9   39  +116     543 F 
    g539/A0                                                             +0     543   
    g539/CO                      HS65_LS_FA1X18          1 19.2   48  +130     673 F 
    g537/A0                                                             +0     674   
    g537/CO                      HS65_LS_FA1X35          3 23.7   38  +113     787 F 
    g619/A                                                              +0     787   
    g619/Z                       HS65_LSS_XNOR2X12       1 11.6   63   +78     865 R 
  csa_tree_U_S13_add_18_10_groupi/out_0[4] 
  csa_tree_U_S14_add_18_10_groupi/in_0[4] 
    g1112/A0                                                            +0     865   
    g1112/S0                     HS65_LS_FA1X18          2  9.8   34  +184    1049 R 
    g1075/B                                                             +0    1049   
    g1075/Z                      HS65_LS_NOR2X9          2 10.8   38   +39    1088 F 
    g1069/B                                                             +0    1088   
    g1069/Z                      HS65_LS_NOR2AX13        2  7.1   40   +39    1127 R 
    g1066/A                                                             +0    1127   
    g1066/Z                      HS65_LS_NOR2AX13        2 13.2   58   +89    1216 R 
    g1065/B                                                             +0    1216   
    g1065/Z                      HS65_LS_NAND3AX19       1 10.0   44   +58    1274 F 
    g1062/B                                                             +0    1274   
    g1062/Z                      HS65_LS_NAND2X21        1 11.6   28   +32    1306 R 
    g1060/B                                                             +0    1306   
    g1060/Z                      HS65_LS_NOR2X25         3 17.5   24   +28    1334 F 
    g1058/B                                                             +0    1334   
    g1058/Z                      HS65_LS_NOR3AX13        2  8.0   51   +49    1382 R 
    g2/A                                                                +0    1382   
    g2/Z                         HS65_LS_NAND2AX21       2 18.3   33   +76    1459 R 
    g1047/B                                                             +0    1459   
    g1047/Z                      HS65_LS_AOI12X17        1  7.7   29   +32    1491 F 
    g1041/B                                                             +0    1491   
    g1041/Z                      HS65_LS_XOR2X18         1 15.6   36   +85    1576 F 
  csa_tree_U_S14_add_18_10_groupi/out_0[11] 
  csa_tree_U_S15_add_41_16_groupi/in_0[11] 
    g456/A0                                                             +0    1576   
    g456/S0                      HS65_LS_FA1X27          2 10.8   32  +138    1714 F 
    g444/B                                                              +0    1714   
    g444/Z                       HS65_LS_NOR2X13         3 16.5   68   +56    1770 R 
    g416/B                                                              +0    1770   
    g416/Z                       HS65_LS_OA12X9          1 12.5   56  +107    1877 R 
    g406/A                                                              +0    1877   
    g406/Z                       HS65_LS_NAND2X29        4 20.8   35   +50    1927 F 
    g399/B                                                              +0    1927   
    g399/Z                       HS65_LS_NAND2X7         1  9.8   46   +44    1971 R 
    g383/C                                                              +0    1971   
    g383/Z                       HS65_LS_NAND3X19        1  6.2   36   +42    2014 F 
    g379/B                                                              +0    2014   
    g379/Z                       HS65_LSS_XNOR2X6        1  3.8   38   +74    2088 F 
  csa_tree_U_S15_add_41_16_groupi/out_0[13] 
gen_filter[32].U_S0/f2[7] 
reg_out_inter_reg[97][7]/D  <<<  HS65_LS_DFPRQX4                        +0    2088   
reg_out_inter_reg[97][7]/CP      setup                             0  +112    2200 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)               capture                                      2300 R 
                                 adjustments                          -100    2200   
-------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : reg_line_in_reg[32][1]/CP
End-point    : reg_out_inter_reg[97][7]/D
