[1] A. Al-Azzawi. Photonics: Principles and Practices. CRC Press, 2007.
[2] V. Almeida, C. Barrios, R. Panepucci, M. Lipson, M. Foster, D. Ouzounov, and A. Gaeta. All-optical switching on a silicon chip. Optics Letters, 29:2867–2869, 2004.
[3] J. Balfour and W. J. Dally. Design tradeoffs for tiled CMP on-chip networks. In Proc. of the International Conference on Supercomputing (ICS), pages 187–198, Carns, Queensland, Australia, 2006.
[4] C. A. Barrios, V. R. Almeida, and M. Lipson. Low-power-consumption short-length and high-modulation-depth silicon electro-optic modulator. Journal of Lightwave Technology, 21(4):1089–1098, 2003.
[5] C. Batten, A. Joshi, J. Orcutt, A. Khilo, B. Moss, C. Holzwarth, M. Popovic, H. Li, H. Smith, J. Hoyt, F. Kartner, R. Ram, V. Stojanovic, and K. Asanovic. Building manycore processor-to-dram networks with monolithic silicon photonics. In Proc. of Hot Interconnects, pages 21–30, Stanford, CA, 2008.
[6] S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. Mackay, M. Reif, L. Bao, J. Brown, M. Mattina, C.-C. Miao, C. Ramey, D. Wentzlaff, W. Anderson, E. Berger, N. Fairbanks, D. Khan, F. Montenegro, J. Stickney, and J. Zook. Tile64 processor: A 64-core soc with mesh interconnect. In Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pages 88–598, 2008.
[7] N. Binkert. Personal communication, Aug. 2008.
[8] R. D. Chamberlain, M. A. Franklin, and C. S. Baw.  Gemini: An optical interconnection network for parallel processing. IEEE Trans. on Parallel and Distributed Systems, 13:1038–1055, 2002.
[9] M. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, and S.-W. Tam. CMP network-on-chip overlaid with multi-band rf-interconnect. In International Symposium on High-Performance Computer Architecture (HPCA), pages 191–202, Feb. 2008.
[10] G. Chen, H. Chen, M. Haurylau, N. Nelson, P. M. Fauchet, E. Friedman, and D. Albonesi. Predictions of cmoscompatible on-chip optical interconnect. In 7th International Workshop on System-Level Interconnect Prediction (SLIP), pages 13–20, San Francisco, CA, 2005.
[11] W. J. Dally and T. B. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishing Inc., 2004.
[12] W. J. Dally and B. Towles. Route packets, not wires: on-chip inteconnection networks. In Proc. of Design Automation Conference (DAC), pages 684–689, Las Vegas, NV, Jun 2001.
[13] R. Das, S. Eachempati, A. Mishra, V. Narayanan, and C. Das. Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. In International Symposium on High-Performance Computer Architecture (HPCA), pages 175–186, Raleigh, NC, USA, Feb. 2009.
[14] P. Gratz, C. Kim, R. McDonald, S. Keckler, and D. Burger. Implementation and evaluation of on-chip network architectures. In International Conference on Computer Design (ICCD), pages 477–484, San Jose, CA, 2006.
[15] A. Gubenko, I. Krestnikov, D. Livshtis, S. Mikhrin, A. Kovsh, L. West, C. Bornholdt, N. Grote, and A. Zhukov. Error-free 10 gbit/s transmission using individual fabry-perot modes of low-noise quantum-dot laser. Electronic Letters, 43(25):1430–1431, 2007.
[16] N. Jiang, J. Kim, and W. J. Dally. Indirect adaptive routing on large scale interconnection networks. In Proc. of the International Symposium on Computer Architecture (ISCA), Austin, TX, 2009.
[17] A. Jose and K. Shepard. Distributed loss-compensation techniques for energy-efficient low-latency on-chip communication. Solid-State Circuits, IEEE Journal of, 42(6):1415–1424, June 2007.
[18] P. Kapur and K. C. Saraswat. Comparisons between electrical and optical interconnects for on-chip signaling. In International Interconnect Technology Conference, pages 89–91, Burlingame, CA, Jun. 2002.
[19] P. Kermani and L. Kleinrock. Virtual cut-through: A new computer communication switching technique. Computer Networks, 3:267–286, 1979.
[20] J. Kim, J. Balfour, and W. J. Dally. Flattened butterfly topology for on-chip networks. In IEEE/ACM International Symposium on Microarchitecture (MICRO), Chicago, Illinois, Dec. 2007.
[21] J. Kim, W. J. Dally, S. Scott, and D. Abts. Technology-driven, highly-scalable dragonfly network. In Proc. of the International Symposium on Computer Architecture (ISCA), Beijing, China, 2008.
[22] J. Kim, W. J. Dally, S. Scott, and D. Abts. Cost-efficient dragonfly topology for large-scale system. In Micro’s Top Picks in Computer Architecture Conferences, volume 29, pages 33–40, 2009.
[23] J. Kim, W. J. Dally, B. Towles, and A. Gupta. Microarchitecture of a high-radix router. In Proc. of the International Symposium on Computer Architecture (ISCA), Madison, WI, Jun. 2005.
[24] N. Kirman, M. Kirman, R. K. Dokania, J. F. Martinez, A. B. Apsel, M. A. Watkins, and D. H. Albonesi. Leveraging optical technology in future bus-based chip multiprocessors. In IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 492–503, Orlando, FL, 2006.
[25] A. Kovsh, I. Krestnikov, D. Livshits, S. Mikhrin, J. Weimert, and A. Zhukov. Quantum dot laser with 75nm broad spectrum of emission. Optics Letters, 32(7):793–795, 2007.
[26] T. Krishna, A. Kumar, P. Chiang, M. Erez, and L.-S. Peh. Noc with near-ideal express virtual channels using global-line communication. In Proc. of Hot Interconnects, pages 11–20, Stanford, CA, 2008.
[27] A. Kumar, P. Kundu, A. P. Singh, L.-S. Peh, and N. K. Jha. A 4.6tbits/s 3.6ghz single-cycle NoC router with a novel switch allocator in 65nm CMOS. In International Conference on Computer Design (ICCD), pages 63–70, Lake Tahoe, CA, 2007.
[28] P. Kumar, Y. Pan, J. Kim, G. Memik, and A. Choudhary.  Exploring concentration and channel slicing in on-chip network router. In IEEE International Symposium on Network-on-Chip (NOCS), San Diego, CA, 2009.
[29] A. Louri and A. K. Kodi. An optical interconnection network and a modified snooping protocol for the design of large-scale symmetric multiprocessors (smps). IEEE Trans. on Parallel and Distributed Systems, 15(12):1093–1104, Dec. 2004.
[30] R. Narayanan, B. Ozisikyilmaz, J. Zambreno, G. Memik, and A. Choudhary. Minebench: A benchmark suite for data mining workloads. In IEEE International Symposium on Workload Characterization (IISCW), pages 182–188, San Jose, CA, 2006.
[31] O.I.Dosunmu, M. K. Emsley, M. S. Unlu, D. DCannon, and L. C. Kimerling. High speed resonant cavity enhanced ge photodetectors on si reflecting substrates for 1550 nm operation. In IEEE International Topical Meeting on Microwave Photonics, 2004., pages 266–268, Ogunquit, ME, 2004.
[32] L. Pavesi and D. J. Lockwood. Silicon photonics, 2004. [33] M. Petracca, K. Bergman, and L. Carloni. Photonic networks-on-chip: Opportunities and challenges. pages 2789–2792, Seattle, WA, May 2008.
[34] T. Pinkston. Design considerations for optical interconnects in parallel computers. In Proc. of the First International Workshop on Massively Parallel Processing Using Optical Interconnections, pages 306–322, Cancun, Mexico, Apr. 1994.
[35] A. Shacham, K. Bergman, and L. P. Carloni. The case for low-power photonic networks-on-chip. In Proc. of Design Automation Conference (DAC), pages 132–135, San Diego, CA, 2007.
[36] J. Tatum. Vcsels for 10 gb/s optical interconnects. In IEEE Emerging Technologies Symposium on BroadBand Communications for the Internet Era, pages 58–61, Richardson, TX, 2001.
[37] S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar. An 80-Tile sub-100-w teraflops processor in 65-nm cmos. Solid-State Circuits, IEEE Journal of, 43(1):29–41, 2008.
[38] D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. P. Jouppi, M. Fiorentino, A. Davis, N. L. Binkert, R. G. Beausoleil, and J. H. Ahn. Corona: System implications of emerging nanophotonic technology. In Proc. of the International Symposium on Computer Architecture (ISCA), pages 153–164, Beijing, China, 2008.
[39] Y. Vlasov and S. McNab. Losses in single-mode silicon-on-insulator strip waveguides and bends. Optics Express, 12(8):1622–1631, 2004.
[40] S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proc. of the International Symposium on Computer Architecture (ISCA), pages 24–36, Santa Margherita Ligure, Italy, Jun. 1995.
[41] Q. Xu, S. Manipatruni, B. Schmidt, J. Shakya, and M. Lipson. 12.5 gbit/s carrier-injection-based silicon micro-ring silicon modulators. Opt. Express, 15(2):430–436, Jan. 2007.
[42] T. Yin, R. Cohen, M. M. Morse, G. Sarid, Y. Chetrit, D. Rubin, and M. J. Paniccia. 40gb/s ge-on-soi waveguide photodetectors by selective ge growth. In Conference on Optical Fiber communication/National Fiber Optic Engineers Conference (OFC/NFOEC), pages 24–28, San Diego, CA, 2008.
