
Blitter_Controller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000094c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000008d8  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000003  00800100  00800100  0000094c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000094c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000097c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000188  00000000  00000000  000009bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002103  00000000  00000000  00000b44  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000dce  00000000  00000000  00002c47  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f92  00000000  00000000  00003a15  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000388  00000000  00000000  000049a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000711  00000000  00000000  00004d30  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000d44  00000000  00000000  00005441  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000128  00000000  00000000  00006185  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2e 00 	jmp	0x5c	; 0x5c <__ctors_end>
   4:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
   8:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
   c:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  10:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  14:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  18:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  1c:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  20:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  24:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  28:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  2c:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  30:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  34:	0c 94 07 03 	jmp	0x60e	; 0x60e <__vector_13>
  38:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  3c:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  40:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  44:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  48:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  4c:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  50:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  54:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
  58:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>

0000005c <__ctors_end>:
  5c:	11 24       	eor	r1, r1
  5e:	1f be       	out	0x3f, r1	; 63
  60:	cf ef       	ldi	r28, 0xFF	; 255
  62:	d4 e0       	ldi	r29, 0x04	; 4
  64:	de bf       	out	0x3e, r29	; 62
  66:	cd bf       	out	0x3d, r28	; 61

00000068 <__do_clear_bss>:
  68:	21 e0       	ldi	r18, 0x01	; 1
  6a:	a0 e0       	ldi	r26, 0x00	; 0
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	01 c0       	rjmp	.+2      	; 0x72 <.do_clear_bss_start>

00000070 <.do_clear_bss_loop>:
  70:	1d 92       	st	X+, r1

00000072 <.do_clear_bss_start>:
  72:	a3 30       	cpi	r26, 0x03	; 3
  74:	b2 07       	cpc	r27, r18
  76:	e1 f7       	brne	.-8      	; 0x70 <.do_clear_bss_loop>
  78:	0e 94 ca 02 	call	0x594	; 0x594 <main>
  7c:	0c 94 6a 04 	jmp	0x8d4	; 0x8d4 <_exit>

00000080 <__bad_interrupt>:
  80:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000084 <wrSignal>:
	DC_HIGH;
	WR_BLT_CLK_HIGH;
	data = readDataLines();
	transmitUART((char)data);
	return data;
}
  84:	85 b1       	in	r24, 0x05	; 5
  86:	8f 7e       	andi	r24, 0xEF	; 239
  88:	85 b9       	out	0x05, r24	; 5
  8a:	85 b1       	in	r24, 0x05	; 5
  8c:	80 61       	ori	r24, 0x10	; 16
  8e:	85 b9       	out	0x05, r24	; 5
  90:	08 95       	ret

00000092 <writeIndex>:
  92:	9e b1       	in	r25, 0x0e	; 14
  94:	9f 77       	andi	r25, 0x7F	; 127
  96:	9e b9       	out	0x0e, r25	; 14
  98:	9e b1       	in	r25, 0x0e	; 14
  9a:	90 64       	ori	r25, 0x40	; 64
  9c:	9e b9       	out	0x0e, r25	; 14
  9e:	82 b9       	out	0x02, r24	; 2
  a0:	0e 94 42 00 	call	0x84	; 0x84 <wrSignal>
  a4:	08 95       	ret

000000a6 <writeData>:
  a6:	2e b1       	in	r18, 0x0e	; 14
  a8:	20 68       	ori	r18, 0x80	; 128
  aa:	2e b9       	out	0x0e, r18	; 14
  ac:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <lData>
  b0:	90 93 02 01 	sts	0x0102, r25	; 0x800102 <hData>
  b4:	82 b9       	out	0x02, r24	; 2
  b6:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <hData>
  ba:	88 b9       	out	0x08, r24	; 8
  bc:	0e 94 42 00 	call	0x84	; 0x84 <wrSignal>
  c0:	08 95       	ret

000000c2 <writeToRegister>:
  c2:	cf 93       	push	r28
  c4:	df 93       	push	r29
  c6:	eb 01       	movw	r28, r22
  c8:	25 b1       	in	r18, 0x05	; 5
  ca:	2f 7b       	andi	r18, 0xBF	; 191
  cc:	25 b9       	out	0x05, r18	; 5
  ce:	0e 94 49 00 	call	0x92	; 0x92 <writeIndex>
  d2:	ce 01       	movw	r24, r28
  d4:	0e 94 53 00 	call	0xa6	; 0xa6 <writeData>
  d8:	85 b1       	in	r24, 0x05	; 5
  da:	80 64       	ori	r24, 0x40	; 64
  dc:	85 b9       	out	0x05, r24	; 5
  de:	df 91       	pop	r29
  e0:	cf 91       	pop	r28
  e2:	08 95       	ret

000000e4 <setIOtoOutput>:
  e4:	8f ef       	ldi	r24, 0xFF	; 255
  e6:	81 b9       	out	0x01, r24	; 1
  e8:	87 b9       	out	0x07, r24	; 7
  ea:	08 95       	ret

000000ec <setIOtoInput>:
  ec:	11 b8       	out	0x01, r1	; 1
  ee:	17 b8       	out	0x07, r1	; 7
  f0:	2f ef       	ldi	r18, 0xFF	; 255
  f2:	8f e3       	ldi	r24, 0x3F	; 63
  f4:	92 e0       	ldi	r25, 0x02	; 2
  f6:	21 50       	subi	r18, 0x01	; 1
  f8:	80 40       	sbci	r24, 0x00	; 0
  fa:	90 40       	sbci	r25, 0x00	; 0
  fc:	e1 f7       	brne	.-8      	; 0xf6 <setIOtoInput+0xa>
  fe:	00 c0       	rjmp	.+0      	; 0x100 <setIOtoInput+0x14>
 100:	00 00       	nop
 102:	08 95       	ret

00000104 <fillScreen>:
 104:	cf 92       	push	r12
 106:	df 92       	push	r13
 108:	ef 92       	push	r14
 10a:	ff 92       	push	r15
 10c:	cf 93       	push	r28
 10e:	df 93       	push	r29
 110:	ec 01       	movw	r28, r24
 112:	85 b1       	in	r24, 0x05	; 5
 114:	8f 7b       	andi	r24, 0xBF	; 191
 116:	85 b9       	out	0x05, r24	; 5
 118:	82 e2       	ldi	r24, 0x22	; 34
 11a:	90 e0       	ldi	r25, 0x00	; 0
 11c:	0e 94 49 00 	call	0x92	; 0x92 <writeIndex>
 120:	c1 2c       	mov	r12, r1
 122:	d1 2c       	mov	r13, r1
 124:	76 01       	movw	r14, r12
 126:	08 c0       	rjmp	.+16     	; 0x138 <fillScreen+0x34>
 128:	ce 01       	movw	r24, r28
 12a:	0e 94 53 00 	call	0xa6	; 0xa6 <writeData>
 12e:	8f ef       	ldi	r24, 0xFF	; 255
 130:	c8 1a       	sub	r12, r24
 132:	d8 0a       	sbc	r13, r24
 134:	e8 0a       	sbc	r14, r24
 136:	f8 0a       	sbc	r15, r24
 138:	c1 14       	cp	r12, r1
 13a:	8c e2       	ldi	r24, 0x2C	; 44
 13c:	d8 06       	cpc	r13, r24
 13e:	81 e0       	ldi	r24, 0x01	; 1
 140:	e8 06       	cpc	r14, r24
 142:	f1 04       	cpc	r15, r1
 144:	88 f3       	brcs	.-30     	; 0x128 <fillScreen+0x24>
 146:	85 b1       	in	r24, 0x05	; 5
 148:	80 64       	ori	r24, 0x40	; 64
 14a:	85 b9       	out	0x05, r24	; 5
 14c:	df 91       	pop	r29
 14e:	cf 91       	pop	r28
 150:	ff 90       	pop	r15
 152:	ef 90       	pop	r14
 154:	df 90       	pop	r13
 156:	cf 90       	pop	r12
 158:	08 95       	ret

0000015a <colorTest>:
 15a:	cf 93       	push	r28
 15c:	df 93       	push	r29
 15e:	85 b1       	in	r24, 0x05	; 5
 160:	8f 7b       	andi	r24, 0xBF	; 191
 162:	85 b9       	out	0x05, r24	; 5
 164:	82 e2       	ldi	r24, 0x22	; 34
 166:	90 e0       	ldi	r25, 0x00	; 0
 168:	0e 94 49 00 	call	0x92	; 0x92 <writeIndex>
 16c:	c0 e0       	ldi	r28, 0x00	; 0
 16e:	d0 e0       	ldi	r29, 0x00	; 0
 170:	05 c0       	rjmp	.+10     	; 0x17c <colorTest+0x22>
 172:	8f ef       	ldi	r24, 0xFF	; 255
 174:	9f ef       	ldi	r25, 0xFF	; 255
 176:	0e 94 53 00 	call	0xa6	; 0xa6 <writeData>
 17a:	21 96       	adiw	r28, 0x01	; 1
 17c:	c1 15       	cp	r28, r1
 17e:	8e e1       	ldi	r24, 0x1E	; 30
 180:	d8 07       	cpc	r29, r24
 182:	bc f3       	brlt	.-18     	; 0x172 <colorTest+0x18>
 184:	c0 e0       	ldi	r28, 0x00	; 0
 186:	d0 e0       	ldi	r29, 0x00	; 0
 188:	05 c0       	rjmp	.+10     	; 0x194 <colorTest+0x3a>
 18a:	80 e0       	ldi	r24, 0x00	; 0
 18c:	90 e0       	ldi	r25, 0x00	; 0
 18e:	0e 94 53 00 	call	0xa6	; 0xa6 <writeData>
 192:	21 96       	adiw	r28, 0x01	; 1
 194:	c1 15       	cp	r28, r1
 196:	8e e1       	ldi	r24, 0x1E	; 30
 198:	d8 07       	cpc	r29, r24
 19a:	bc f3       	brlt	.-18     	; 0x18a <colorTest+0x30>
 19c:	c0 e0       	ldi	r28, 0x00	; 0
 19e:	d0 e0       	ldi	r29, 0x00	; 0
 1a0:	05 c0       	rjmp	.+10     	; 0x1ac <colorTest+0x52>
 1a2:	8e ed       	ldi	r24, 0xDE	; 222
 1a4:	97 ef       	ldi	r25, 0xF7	; 247
 1a6:	0e 94 53 00 	call	0xa6	; 0xa6 <writeData>
 1aa:	21 96       	adiw	r28, 0x01	; 1
 1ac:	c1 15       	cp	r28, r1
 1ae:	8e e1       	ldi	r24, 0x1E	; 30
 1b0:	d8 07       	cpc	r29, r24
 1b2:	bc f3       	brlt	.-18     	; 0x1a2 <colorTest+0x48>
 1b4:	c0 e0       	ldi	r28, 0x00	; 0
 1b6:	d0 e0       	ldi	r29, 0x00	; 0
 1b8:	05 c0       	rjmp	.+10     	; 0x1c4 <colorTest+0x6a>
 1ba:	80 e0       	ldi	r24, 0x00	; 0
 1bc:	98 ef       	ldi	r25, 0xF8	; 248
 1be:	0e 94 53 00 	call	0xa6	; 0xa6 <writeData>
 1c2:	21 96       	adiw	r28, 0x01	; 1
 1c4:	c1 15       	cp	r28, r1
 1c6:	8e e1       	ldi	r24, 0x1E	; 30
 1c8:	d8 07       	cpc	r29, r24
 1ca:	bc f3       	brlt	.-18     	; 0x1ba <colorTest+0x60>
 1cc:	c0 e0       	ldi	r28, 0x00	; 0
 1ce:	d0 e0       	ldi	r29, 0x00	; 0
 1d0:	05 c0       	rjmp	.+10     	; 0x1dc <colorTest+0x82>
 1d2:	87 ee       	ldi	r24, 0xE7	; 231
 1d4:	9c ef       	ldi	r25, 0xFC	; 252
 1d6:	0e 94 53 00 	call	0xa6	; 0xa6 <writeData>
 1da:	21 96       	adiw	r28, 0x01	; 1
 1dc:	c1 15       	cp	r28, r1
 1de:	8e e1       	ldi	r24, 0x1E	; 30
 1e0:	d8 07       	cpc	r29, r24
 1e2:	bc f3       	brlt	.-18     	; 0x1d2 <colorTest+0x78>
 1e4:	c0 e0       	ldi	r28, 0x00	; 0
 1e6:	d0 e0       	ldi	r29, 0x00	; 0
 1e8:	05 c0       	rjmp	.+10     	; 0x1f4 <colorTest+0x9a>
 1ea:	8f e1       	ldi	r24, 0x1F	; 31
 1ec:	90 e0       	ldi	r25, 0x00	; 0
 1ee:	0e 94 53 00 	call	0xa6	; 0xa6 <writeData>
 1f2:	21 96       	adiw	r28, 0x01	; 1
 1f4:	c1 15       	cp	r28, r1
 1f6:	8e e1       	ldi	r24, 0x1E	; 30
 1f8:	d8 07       	cpc	r29, r24
 1fa:	bc f3       	brlt	.-18     	; 0x1ea <colorTest+0x90>
 1fc:	c0 e0       	ldi	r28, 0x00	; 0
 1fe:	d0 e0       	ldi	r29, 0x00	; 0
 200:	05 c0       	rjmp	.+10     	; 0x20c <__EEPROM_REGION_LENGTH__+0xc>
 202:	8f e1       	ldi	r24, 0x1F	; 31
 204:	98 ef       	ldi	r25, 0xF8	; 248
 206:	0e 94 53 00 	call	0xa6	; 0xa6 <writeData>
 20a:	21 96       	adiw	r28, 0x01	; 1
 20c:	c1 15       	cp	r28, r1
 20e:	8e e1       	ldi	r24, 0x1E	; 30
 210:	d8 07       	cpc	r29, r24
 212:	bc f3       	brlt	.-18     	; 0x202 <__EEPROM_REGION_LENGTH__+0x2>
 214:	c0 e0       	ldi	r28, 0x00	; 0
 216:	d0 e0       	ldi	r29, 0x00	; 0
 218:	05 c0       	rjmp	.+10     	; 0x224 <__EEPROM_REGION_LENGTH__+0x24>
 21a:	80 ee       	ldi	r24, 0xE0	; 224
 21c:	97 e0       	ldi	r25, 0x07	; 7
 21e:	0e 94 53 00 	call	0xa6	; 0xa6 <writeData>
 222:	21 96       	adiw	r28, 0x01	; 1
 224:	c1 15       	cp	r28, r1
 226:	8e e1       	ldi	r24, 0x1E	; 30
 228:	d8 07       	cpc	r29, r24
 22a:	bc f3       	brlt	.-18     	; 0x21a <__EEPROM_REGION_LENGTH__+0x1a>
 22c:	c0 e0       	ldi	r28, 0x00	; 0
 22e:	d0 e0       	ldi	r29, 0x00	; 0
 230:	05 c0       	rjmp	.+10     	; 0x23c <__EEPROM_REGION_LENGTH__+0x3c>
 232:	80 ee       	ldi	r24, 0xE0	; 224
 234:	9f ef       	ldi	r25, 0xFF	; 255
 236:	0e 94 53 00 	call	0xa6	; 0xa6 <writeData>
 23a:	21 96       	adiw	r28, 0x01	; 1
 23c:	c1 15       	cp	r28, r1
 23e:	8e e1       	ldi	r24, 0x1E	; 30
 240:	d8 07       	cpc	r29, r24
 242:	bc f3       	brlt	.-18     	; 0x232 <__EEPROM_REGION_LENGTH__+0x32>
 244:	c0 e0       	ldi	r28, 0x00	; 0
 246:	d0 e0       	ldi	r29, 0x00	; 0
 248:	05 c0       	rjmp	.+10     	; 0x254 <__EEPROM_REGION_LENGTH__+0x54>
 24a:	8f e1       	ldi	r24, 0x1F	; 31
 24c:	95 e0       	ldi	r25, 0x05	; 5
 24e:	0e 94 53 00 	call	0xa6	; 0xa6 <writeData>
 252:	21 96       	adiw	r28, 0x01	; 1
 254:	c1 15       	cp	r28, r1
 256:	8e e1       	ldi	r24, 0x1E	; 30
 258:	d8 07       	cpc	r29, r24
 25a:	bc f3       	brlt	.-18     	; 0x24a <__EEPROM_REGION_LENGTH__+0x4a>
 25c:	85 b1       	in	r24, 0x05	; 5
 25e:	80 64       	ori	r24, 0x40	; 64
 260:	85 b9       	out	0x05, r24	; 5
 262:	df 91       	pop	r29
 264:	cf 91       	pop	r28
 266:	08 95       	ret

00000268 <initHY32D>:
 268:	2f ef       	ldi	r18, 0xFF	; 255
 26a:	8f e3       	ldi	r24, 0x3F	; 63
 26c:	92 e0       	ldi	r25, 0x02	; 2
 26e:	21 50       	subi	r18, 0x01	; 1
 270:	80 40       	sbci	r24, 0x00	; 0
 272:	90 40       	sbci	r25, 0x00	; 0
 274:	e1 f7       	brne	.-8      	; 0x26e <initHY32D+0x6>
 276:	00 c0       	rjmp	.+0      	; 0x278 <initHY32D+0x10>
 278:	00 00       	nop
 27a:	85 b1       	in	r24, 0x05	; 5
 27c:	81 60       	ori	r24, 0x01	; 1
 27e:	85 b9       	out	0x05, r24	; 5
 280:	8f ef       	ldi	r24, 0xFF	; 255
 282:	93 e2       	ldi	r25, 0x23	; 35
 284:	01 97       	sbiw	r24, 0x01	; 1
 286:	f1 f7       	brne	.-4      	; 0x284 <initHY32D+0x1c>
 288:	00 c0       	rjmp	.+0      	; 0x28a <initHY32D+0x22>
 28a:	00 00       	nop
 28c:	85 b1       	in	r24, 0x05	; 5
 28e:	8e 7f       	andi	r24, 0xFE	; 254
 290:	85 b9       	out	0x05, r24	; 5
 292:	8f ef       	ldi	r24, 0xFF	; 255
 294:	9b e6       	ldi	r25, 0x6B	; 107
 296:	01 97       	sbiw	r24, 0x01	; 1
 298:	f1 f7       	brne	.-4      	; 0x296 <initHY32D+0x2e>
 29a:	00 c0       	rjmp	.+0      	; 0x29c <initHY32D+0x34>
 29c:	00 00       	nop
 29e:	85 b1       	in	r24, 0x05	; 5
 2a0:	81 60       	ori	r24, 0x01	; 1
 2a2:	85 b9       	out	0x05, r24	; 5
 2a4:	8f ef       	ldi	r24, 0xFF	; 255
 2a6:	9b e6       	ldi	r25, 0x6B	; 107
 2a8:	01 97       	sbiw	r24, 0x01	; 1
 2aa:	f1 f7       	brne	.-4      	; 0x2a8 <initHY32D+0x40>
 2ac:	00 c0       	rjmp	.+0      	; 0x2ae <initHY32D+0x46>
 2ae:	00 00       	nop
 2b0:	61 e2       	ldi	r22, 0x21	; 33
 2b2:	70 e0       	ldi	r23, 0x00	; 0
 2b4:	87 e0       	ldi	r24, 0x07	; 7
 2b6:	90 e0       	ldi	r25, 0x00	; 0
 2b8:	0e 94 61 00 	call	0xc2	; 0xc2 <writeToRegister>
 2bc:	61 e0       	ldi	r22, 0x01	; 1
 2be:	70 e0       	ldi	r23, 0x00	; 0
 2c0:	80 e0       	ldi	r24, 0x00	; 0
 2c2:	90 e0       	ldi	r25, 0x00	; 0
 2c4:	0e 94 61 00 	call	0xc2	; 0xc2 <writeToRegister>
 2c8:	63 e2       	ldi	r22, 0x23	; 35
 2ca:	70 e0       	ldi	r23, 0x00	; 0
 2cc:	87 e0       	ldi	r24, 0x07	; 7
 2ce:	90 e0       	ldi	r25, 0x00	; 0
 2d0:	0e 94 61 00 	call	0xc2	; 0xc2 <writeToRegister>
 2d4:	60 e0       	ldi	r22, 0x00	; 0
 2d6:	70 e0       	ldi	r23, 0x00	; 0
 2d8:	80 e1       	ldi	r24, 0x10	; 16
 2da:	90 e0       	ldi	r25, 0x00	; 0
 2dc:	0e 94 61 00 	call	0xc2	; 0xc2 <writeToRegister>
 2e0:	8f ef       	ldi	r24, 0xFF	; 255
 2e2:	97 ed       	ldi	r25, 0xD7	; 215
 2e4:	01 97       	sbiw	r24, 0x01	; 1
 2e6:	f1 f7       	brne	.-4      	; 0x2e4 <initHY32D+0x7c>
 2e8:	00 c0       	rjmp	.+0      	; 0x2ea <initHY32D+0x82>
 2ea:	00 00       	nop
 2ec:	63 e3       	ldi	r22, 0x33	; 51
 2ee:	70 e0       	ldi	r23, 0x00	; 0
 2f0:	87 e0       	ldi	r24, 0x07	; 7
 2f2:	90 e0       	ldi	r25, 0x00	; 0
 2f4:	0e 94 61 00 	call	0xc2	; 0xc2 <writeToRegister>
 2f8:	60 e3       	ldi	r22, 0x30	; 48
 2fa:	78 e6       	ldi	r23, 0x68	; 104
 2fc:	81 e1       	ldi	r24, 0x11	; 17
 2fe:	90 e0       	ldi	r25, 0x00	; 0
 300:	0e 94 61 00 	call	0xc2	; 0xc2 <writeToRegister>
 304:	60 e0       	ldi	r22, 0x00	; 0
 306:	70 e0       	ldi	r23, 0x00	; 0
 308:	82 e0       	ldi	r24, 0x02	; 2
 30a:	90 e0       	ldi	r25, 0x00	; 0
 30c:	0e 94 61 00 	call	0xc2	; 0xc2 <writeToRegister>
 310:	0e 94 ad 00 	call	0x15a	; 0x15a <colorTest>
 314:	08 95       	ret

00000316 <screenTest>:
 316:	85 b1       	in	r24, 0x05	; 5
 318:	8f 7b       	andi	r24, 0xBF	; 191
 31a:	85 b9       	out	0x05, r24	; 5
 31c:	8f ef       	ldi	r24, 0xFF	; 255
 31e:	9f ef       	ldi	r25, 0xFF	; 255
 320:	0e 94 82 00 	call	0x104	; 0x104 <fillScreen>
 324:	80 e0       	ldi	r24, 0x00	; 0
 326:	90 e0       	ldi	r25, 0x00	; 0
 328:	0e 94 82 00 	call	0x104	; 0x104 <fillScreen>
 32c:	8e ed       	ldi	r24, 0xDE	; 222
 32e:	97 ef       	ldi	r25, 0xF7	; 247
 330:	0e 94 82 00 	call	0x104	; 0x104 <fillScreen>
 334:	8f e1       	ldi	r24, 0x1F	; 31
 336:	90 e0       	ldi	r25, 0x00	; 0
 338:	0e 94 82 00 	call	0x104	; 0x104 <fillScreen>
 33c:	8f e1       	ldi	r24, 0x1F	; 31
 33e:	95 e0       	ldi	r25, 0x05	; 5
 340:	0e 94 82 00 	call	0x104	; 0x104 <fillScreen>
 344:	80 e0       	ldi	r24, 0x00	; 0
 346:	98 ef       	ldi	r25, 0xF8	; 248
 348:	0e 94 82 00 	call	0x104	; 0x104 <fillScreen>
 34c:	8f e1       	ldi	r24, 0x1F	; 31
 34e:	98 ef       	ldi	r25, 0xF8	; 248
 350:	0e 94 82 00 	call	0x104	; 0x104 <fillScreen>
 354:	80 ee       	ldi	r24, 0xE0	; 224
 356:	97 e0       	ldi	r25, 0x07	; 7
 358:	0e 94 82 00 	call	0x104	; 0x104 <fillScreen>
 35c:	80 ee       	ldi	r24, 0xE0	; 224
 35e:	9f ef       	ldi	r25, 0xFF	; 255
 360:	0e 94 82 00 	call	0x104	; 0x104 <fillScreen>
 364:	8f ef       	ldi	r24, 0xFF	; 255
 366:	9f e7       	ldi	r25, 0x7F	; 127
 368:	0e 94 82 00 	call	0x104	; 0x104 <fillScreen>
 36c:	87 ee       	ldi	r24, 0xE7	; 231
 36e:	9c ef       	ldi	r25, 0xFC	; 252
 370:	0e 94 82 00 	call	0x104	; 0x104 <fillScreen>
 374:	0e 94 ad 00 	call	0x15a	; 0x15a <colorTest>
 378:	85 b1       	in	r24, 0x05	; 5
 37a:	80 64       	ori	r24, 0x40	; 64
 37c:	85 b9       	out	0x05, r24	; 5
 37e:	08 95       	ret

00000380 <readDataLines>:
 380:	cf 93       	push	r28
 382:	df 93       	push	r29
 384:	0e 94 76 00 	call	0xec	; 0xec <setIOtoInput>
 388:	8e b1       	in	r24, 0x0e	; 14
 38a:	8f 7b       	andi	r24, 0xBF	; 191
 38c:	8e b9       	out	0x0e, r24	; 14
 38e:	86 b1       	in	r24, 0x06	; 6
 390:	80 b1       	in	r24, 0x00	; 0
 392:	c6 b1       	in	r28, 0x06	; 6
 394:	d0 e0       	ldi	r29, 0x00	; 0
 396:	dc 2f       	mov	r29, r28
 398:	cc 27       	eor	r28, r28
 39a:	80 b1       	in	r24, 0x00	; 0
 39c:	c8 2b       	or	r28, r24
 39e:	8e b1       	in	r24, 0x0e	; 14
 3a0:	80 64       	ori	r24, 0x40	; 64
 3a2:	8e b9       	out	0x0e, r24	; 14
 3a4:	0e 94 72 00 	call	0xe4	; 0xe4 <setIOtoOutput>
 3a8:	ce 01       	movw	r24, r28
 3aa:	df 91       	pop	r29
 3ac:	cf 91       	pop	r28
 3ae:	08 95       	ret

000003b0 <lcdStatusRead>:

void lcdStatusRead(void){ // reads SR register
 3b0:	1f 93       	push	r17
 3b2:	cf 93       	push	r28
 3b4:	df 93       	push	r29
	unsigned short data;
	CS_LOW;
 3b6:	85 b1       	in	r24, 0x05	; 5
 3b8:	8f 7b       	andi	r24, 0xBF	; 191
 3ba:	85 b9       	out	0x05, r24	; 5
	DC_LOW;
 3bc:	8e b1       	in	r24, 0x0e	; 14
 3be:	8f 77       	andi	r24, 0x7F	; 127
 3c0:	8e b9       	out	0x0e, r24	; 14
	data = readDataLines();// read data coming through IO lines
 3c2:	0e 94 c0 01 	call	0x380	; 0x380 <readDataLines>
 3c6:	c8 2f       	mov	r28, r24
 3c8:	d9 2f       	mov	r29, r25
	uint8_t udata = ((data >> 8) & 0xFF);
	uint8_t ldata = (data & 0xFF);
	transmitUART(CR);
 3ca:	8d e0       	ldi	r24, 0x0D	; 13
 3cc:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART('S'); 	transmitUART('C'); 	transmitUART('R'); transmitUART('E'); 	transmitUART('E');
 3d0:	83 e5       	ldi	r24, 0x53	; 83
 3d2:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 3d6:	83 e4       	ldi	r24, 0x43	; 67
 3d8:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 3dc:	82 e5       	ldi	r24, 0x52	; 82
 3de:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 3e2:	85 e4       	ldi	r24, 0x45	; 69
 3e4:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 3e8:	85 e4       	ldi	r24, 0x45	; 69
 3ea:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART('N'); 	transmitUART(' '); transmitUART('S'); 	transmitUART('T'); transmitUART('A');
 3ee:	8e e4       	ldi	r24, 0x4E	; 78
 3f0:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 3f4:	80 e2       	ldi	r24, 0x20	; 32
 3f6:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 3fa:	83 e5       	ldi	r24, 0x53	; 83
 3fc:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 400:	84 e5       	ldi	r24, 0x54	; 84
 402:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 406:	81 e4       	ldi	r24, 0x41	; 65
 408:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART('T'); 	transmitUART('U'); transmitUART('S'); 	transmitUART(':'); transmitUART(' ');
 40c:	84 e5       	ldi	r24, 0x54	; 84
 40e:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 412:	85 e5       	ldi	r24, 0x55	; 85
 414:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 418:	83 e5       	ldi	r24, 0x53	; 83
 41a:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 41e:	8a e3       	ldi	r24, 0x3A	; 58
 420:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 424:	80 e2       	ldi	r24, 0x20	; 32
 426:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART('0');
 42a:	80 e3       	ldi	r24, 0x30	; 48
 42c:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART('x');
 430:	88 e7       	ldi	r24, 0x78	; 120
 432:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	uint8_t udatauhex = ((udata >> 4) & 0x0F);
	uint8_t udatalhex = (udata & 0x0F); // xxxx xxxx & 0000 1111 => xxxx 1001
 436:	1d 2f       	mov	r17, r29
 438:	1f 70       	andi	r17, 0x0F	; 15
	transmitUART(toHex(udatauhex));
 43a:	8d 2f       	mov	r24, r29
 43c:	82 95       	swap	r24
 43e:	8f 70       	andi	r24, 0x0F	; 15
 440:	0e 94 70 03 	call	0x6e0	; 0x6e0 <toHex>
 444:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART(toHex(udatalhex));
 448:	81 2f       	mov	r24, r17
 44a:	0e 94 70 03 	call	0x6e0	; 0x6e0 <toHex>
 44e:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	uint8_t ldatauhex = ((ldata >> 4) & 0x0F);
	uint8_t ldatalhex = (ldata & 0x0F); // xxxx xxxx & 0000 1111 => xxxx 1001
 452:	dc 2f       	mov	r29, r28
 454:	df 70       	andi	r29, 0x0F	; 15
	transmitUART(toHex(ldatauhex));
 456:	8c 2f       	mov	r24, r28
 458:	82 95       	swap	r24
 45a:	8f 70       	andi	r24, 0x0F	; 15
 45c:	0e 94 70 03 	call	0x6e0	; 0x6e0 <toHex>
 460:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART(toHex(ldatalhex));
 464:	8d 2f       	mov	r24, r29
 466:	0e 94 70 03 	call	0x6e0	; 0x6e0 <toHex>
 46a:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART(CR);
 46e:	8d e0       	ldi	r24, 0x0D	; 13
 470:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	CS_HIGH;
 474:	85 b1       	in	r24, 0x05	; 5
 476:	80 64       	ori	r24, 0x40	; 64
 478:	85 b9       	out	0x05, r24	; 5
 47a:	df 91       	pop	r29
 47c:	cf 91       	pop	r28
 47e:	1f 91       	pop	r17
 480:	08 95       	ret

00000482 <loadDataToOutputLines>:
uint8_t remoteEcho = 0;
//unsigned char lData; // not redeclaring these variables increases performance a lot
//unsigned char hData;

void loadDataToOutputLines(unsigned short data){
	lData = (data & 0xFF);
 482:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <lData>
	hData = ((data >> 8) & 0xFF);
 486:	90 93 02 01 	sts	0x0102, r25	; 0x800102 <hData>
	D0_D7 = lData; // Write data to GPIO lines (lines should by default be output)
 48a:	82 b9       	out	0x02, r24	; 2
	D8_D15 = hData;
 48c:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <hData>
 490:	88 b9       	out	0x08, r24	; 8
 492:	08 95       	ret

00000494 <readSRAM>:
}

// It looks like a write signal to the CLK ruins something ..
void readSRAM(void){
 494:	cf 92       	push	r12
 496:	df 92       	push	r13
 498:	ef 92       	push	r14
 49a:	ff 92       	push	r15
	SRAMOutputDisable(); // disable SRAM OE, WE
 49c:	0e 94 9f 03 	call	0x73e	; 0x73e <SRAMOutputDisable>
	presetCounters(0); // set counters to 0
 4a0:	60 e0       	ldi	r22, 0x00	; 0
 4a2:	70 e0       	ldi	r23, 0x00	; 0
 4a4:	cb 01       	movw	r24, r22
 4a6:	0e 94 a6 03 	call	0x74c	; 0x74c <presetCounters>
	
	//BLT_RST (PB0), BLT_LD, BLT_EN should all be HIGH
	//Then do BLT_CLK for it to count
	BLT_EN_HIGH; // counters enabled
 4aa:	85 b1       	in	r24, 0x05	; 5
 4ac:	80 68       	ori	r24, 0x80	; 128
 4ae:	85 b9       	out	0x05, r24	; 5
	RESET_HIGH; // for counter BLT_RST
 4b0:	85 b1       	in	r24, 0x05	; 5
 4b2:	81 60       	ori	r24, 0x01	; 1
 4b4:	85 b9       	out	0x05, r24	; 5
	LOAD_HIGH; // for counter BLT_LD
 4b6:	8e b1       	in	r24, 0x0e	; 14
 4b8:	88 60       	ori	r24, 0x08	; 8
 4ba:	8e b9       	out	0x0e, r24	; 14
	CS_LOW; // Select screen and SRAM
 4bc:	85 b1       	in	r24, 0x05	; 5
 4be:	8f 7b       	andi	r24, 0xBF	; 191
 4c0:	85 b9       	out	0x05, r24	; 5
	
	writeIndex(0x22); // ensure writing to screenbuffer
 4c2:	82 e2       	ldi	r24, 0x22	; 34
 4c4:	90 e0       	ldi	r25, 0x00	; 0
 4c6:	0e 94 49 00 	call	0x92	; 0x92 <writeIndex>
	DC_HIGH; // So it can write to screen!
 4ca:	8e b1       	in	r24, 0x0e	; 14
 4cc:	80 68       	ori	r24, 0x80	; 128
 4ce:	8e b9       	out	0x0e, r24	; 14
	setIOtoInput(); // Set D0-D15 to input so it doesn't interfere with SRAM to Screen lines
 4d0:	0e 94 76 00 	call	0xec	; 0xec <setIOtoInput>
	
	for(unsigned long int i = 0; i < (pixels); i++){
 4d4:	c1 2c       	mov	r12, r1
 4d6:	d1 2c       	mov	r13, r1
 4d8:	76 01       	movw	r14, r12
 4da:	09 c0       	rjmp	.+18     	; 0x4ee <readSRAM+0x5a>
		rdSignalSRAM(); // SRAM OE goes LOW-HIGH reading the SRAM values on the address specified by the counters to the screen.
 4dc:	0e 94 98 03 	call	0x730	; 0x730 <rdSignalSRAM>
		// PE4 flip fast as f
		wrSignal(); // counters increment by one and screen updates. BLT_EN and WR
 4e0:	0e 94 42 00 	call	0x84	; 0x84 <wrSignal>
	
	writeIndex(0x22); // ensure writing to screenbuffer
	DC_HIGH; // So it can write to screen!
	setIOtoInput(); // Set D0-D15 to input so it doesn't interfere with SRAM to Screen lines
	
	for(unsigned long int i = 0; i < (pixels); i++){
 4e4:	8f ef       	ldi	r24, 0xFF	; 255
 4e6:	c8 1a       	sub	r12, r24
 4e8:	d8 0a       	sbc	r13, r24
 4ea:	e8 0a       	sbc	r14, r24
 4ec:	f8 0a       	sbc	r15, r24
 4ee:	c1 14       	cp	r12, r1
 4f0:	8c e2       	ldi	r24, 0x2C	; 44
 4f2:	d8 06       	cpc	r13, r24
 4f4:	81 e0       	ldi	r24, 0x01	; 1
 4f6:	e8 06       	cpc	r14, r24
 4f8:	f1 04       	cpc	r15, r1
 4fa:	80 f3       	brcs	.-32     	; 0x4dc <readSRAM+0x48>
		// PE4 flip fast as f
		wrSignal(); // counters increment by one and screen updates. BLT_EN and WR
		// PB4 flip fast as f
	}
	
	CS_HIGH; // deselect LCD and SRAM
 4fc:	85 b1       	in	r24, 0x05	; 5
 4fe:	80 64       	ori	r24, 0x40	; 64
 500:	85 b9       	out	0x05, r24	; 5
	BLT_EN_LOW; // counters disabled
 502:	85 b1       	in	r24, 0x05	; 5
 504:	8f 77       	andi	r24, 0x7F	; 127
 506:	85 b9       	out	0x05, r24	; 5
	SRAMOutputDisable(); // disable SRAM OE, WE
 508:	0e 94 9f 03 	call	0x73e	; 0x73e <SRAMOutputDisable>
	setIOtoOutput();
 50c:	0e 94 72 00 	call	0xe4	; 0xe4 <setIOtoOutput>
}
 510:	ff 90       	pop	r15
 512:	ef 90       	pop	r14
 514:	df 90       	pop	r13
 516:	cf 90       	pop	r12
 518:	08 95       	ret

0000051a <writeSRAM>:

void writeSRAM(void){
 51a:	cf 92       	push	r12
 51c:	df 92       	push	r13
 51e:	ef 92       	push	r14
 520:	ff 92       	push	r15
	SRAMOutputDisable(); // Disable SRAM
 522:	0e 94 9f 03 	call	0x73e	; 0x73e <SRAMOutputDisable>
	presetCounters(0); // Set counters to your desired value (up to 2^20, or about 1 million). Also sets IO to output.
 526:	60 e0       	ldi	r22, 0x00	; 0
 528:	70 e0       	ldi	r23, 0x00	; 0
 52a:	cb 01       	movw	r24, r22
 52c:	0e 94 a6 03 	call	0x74c	; 0x74c <presetCounters>
	BLT_EN_HIGH; // counters enabled
 530:	85 b1       	in	r24, 0x05	; 5
 532:	80 68       	ori	r24, 0x80	; 128
 534:	85 b9       	out	0x05, r24	; 5
	CS_LOW; // Select LCD and SRAM
 536:	85 b1       	in	r24, 0x05	; 5
 538:	8f 7b       	andi	r24, 0xBF	; 191
 53a:	85 b9       	out	0x05, r24	; 5
	writeIndex(0x22); // Set display to write to video ram to avoid it writing to any other register.
 53c:	82 e2       	ldi	r24, 0x22	; 34
 53e:	90 e0       	ldi	r25, 0x00	; 0
 540:	0e 94 49 00 	call	0x92	; 0x92 <writeIndex>
	DC_HIGH;
 544:	8e b1       	in	r24, 0x0e	; 14
 546:	80 68       	ori	r24, 0x80	; 128
 548:	8e b9       	out	0x0e, r24	; 14
	// Loops with data to transfer. This is hardcoded for now

	for(unsigned long int i = 0; i < (pixels); i++){
 54a:	c1 2c       	mov	r12, r1
 54c:	d1 2c       	mov	r13, r1
 54e:	76 01       	movw	r14, r12
 550:	0d c0       	rjmp	.+26     	; 0x56c <writeSRAM+0x52>
		loadDataToOutputLines(Magenta);
 552:	8f e1       	ldi	r24, 0x1F	; 31
 554:	98 ef       	ldi	r25, 0xF8	; 248
 556:	0e 94 41 02 	call	0x482	; 0x482 <loadDataToOutputLines>
		wrSignalSRAM(); // WriteEnable to SRAM
 55a:	0e 94 8d 03 	call	0x71a	; 0x71a <wrSignalSRAM>
		// delay(1us)
		// SRAM read
		// lcdwrite, lcdwritestop
		
		//SRAMOutputDisable();
		wrSignal(); // CLK sends write signal to display, and increment counters by 1.
 55e:	0e 94 42 00 	call	0x84	; 0x84 <wrSignal>
	CS_LOW; // Select LCD and SRAM
	writeIndex(0x22); // Set display to write to video ram to avoid it writing to any other register.
	DC_HIGH;
	// Loops with data to transfer. This is hardcoded for now

	for(unsigned long int i = 0; i < (pixels); i++){
 562:	8f ef       	ldi	r24, 0xFF	; 255
 564:	c8 1a       	sub	r12, r24
 566:	d8 0a       	sbc	r13, r24
 568:	e8 0a       	sbc	r14, r24
 56a:	f8 0a       	sbc	r15, r24
 56c:	c1 14       	cp	r12, r1
 56e:	8c e2       	ldi	r24, 0x2C	; 44
 570:	d8 06       	cpc	r13, r24
 572:	81 e0       	ldi	r24, 0x01	; 1
 574:	e8 06       	cpc	r14, r24
 576:	f1 04       	cpc	r15, r1
 578:	60 f3       	brcs	.-40     	; 0x552 <writeSRAM+0x38>
		loadDataToOutputLines(Blue);
		wrSignalSRAM(); // WriteEnable to SRAM
		wrSignal(); // counters increment by one.
	}*/
	
	CS_HIGH; // deselect LCD and SRAM
 57a:	85 b1       	in	r24, 0x05	; 5
 57c:	80 64       	ori	r24, 0x40	; 64
 57e:	85 b9       	out	0x05, r24	; 5
	BLT_EN_LOW; // counters disabled
 580:	85 b1       	in	r24, 0x05	; 5
 582:	8f 77       	andi	r24, 0x7F	; 127
 584:	85 b9       	out	0x05, r24	; 5
	SRAMOutputDisable(); // disable SRAM
 586:	0e 94 9f 03 	call	0x73e	; 0x73e <SRAMOutputDisable>
}
 58a:	ff 90       	pop	r15
 58c:	ef 90       	pop	r14
 58e:	df 90       	pop	r13
 590:	cf 90       	pop	r12
 592:	08 95       	ret

00000594 <main>:

int main(void)
{	
	// Init IO:
	// PORT B to output
	DDRB |= (1 << RESET);
 594:	84 b1       	in	r24, 0x04	; 4
 596:	81 60       	ori	r24, 0x01	; 1
 598:	84 b9       	out	0x04, r24	; 4
	DDRB |= (1 << CS);
 59a:	84 b1       	in	r24, 0x04	; 4
 59c:	80 64       	ori	r24, 0x40	; 64
 59e:	84 b9       	out	0x04, r24	; 4
	DDRB |= (1 << BL_PWM);
 5a0:	84 b1       	in	r24, 0x04	; 4
 5a2:	80 62       	ori	r24, 0x20	; 32
 5a4:	84 b9       	out	0x04, r24	; 4
	DDRB |= (1 << WR_BLT_CLK);
 5a6:	84 b1       	in	r24, 0x04	; 4
 5a8:	80 61       	ori	r24, 0x10	; 16
 5aa:	84 b9       	out	0x04, r24	; 4
	DDRB |= (1 << BLT_EN); // Setting BLT_EN to output;
 5ac:	84 b1       	in	r24, 0x04	; 4
 5ae:	80 68       	ori	r24, 0x80	; 128
 5b0:	84 b9       	out	0x04, r24	; 4
	// PORT E to output
	DDRE |= (1 << SRAM_OE); // Port 4 to output (/SRAM OE)	(D16)
 5b2:	8d b1       	in	r24, 0x0d	; 13
 5b4:	80 61       	ori	r24, 0x10	; 16
 5b6:	8d b9       	out	0x0d, r24	; 13
	DDRE |= (1 << SRAM_WE); // Port 5 to output (/SRAM WE)	(D17)
 5b8:	8d b1       	in	r24, 0x0d	; 13
 5ba:	80 62       	ori	r24, 0x20	; 32
 5bc:	8d b9       	out	0x0d, r24	; 13
	DDRE |= (1 << RD); // Port 6 to output (RD)			(D18)
 5be:	8d b1       	in	r24, 0x0d	; 13
 5c0:	80 64       	ori	r24, 0x40	; 64
 5c2:	8d b9       	out	0x0d, r24	; 13
	DDRE |= (1 << DC); // Port 7 to output (DC)			(D19)
 5c4:	8d b1       	in	r24, 0x0d	; 13
 5c6:	80 68       	ori	r24, 0x80	; 128
 5c8:	8d b9       	out	0x0d, r24	; 13
	DDRE |= (1 << LOAD); // Setting LOAD to output;
 5ca:	8d b1       	in	r24, 0x0d	; 13
 5cc:	88 60       	ori	r24, 0x08	; 8
 5ce:	8d b9       	out	0x0d, r24	; 13
	// Set outlines
	BLT_EN_LOW; // Setting BLT_EN to low.
 5d0:	85 b1       	in	r24, 0x05	; 5
 5d2:	8f 77       	andi	r24, 0x7F	; 127
 5d4:	85 b9       	out	0x05, r24	; 5
	// All are set to High (disabled). DC doesn't matter.
	CS_HIGH;
 5d6:	85 b1       	in	r24, 0x05	; 5
 5d8:	80 64       	ori	r24, 0x40	; 64
 5da:	85 b9       	out	0x05, r24	; 5
	WR_BLT_CLK_HIGH;
 5dc:	85 b1       	in	r24, 0x05	; 5
 5de:	80 61       	ori	r24, 0x10	; 16
 5e0:	85 b9       	out	0x05, r24	; 5
	RD_HIGH;
 5e2:	8e b1       	in	r24, 0x0e	; 14
 5e4:	80 64       	ori	r24, 0x40	; 64
 5e6:	8e b9       	out	0x0e, r24	; 14
	DC_HIGH;
 5e8:	8e b1       	in	r24, 0x0e	; 14
 5ea:	80 68       	ori	r24, 0x80	; 128
 5ec:	8e b9       	out	0x0e, r24	; 14
	LOAD_HIGH; // Setting LOAD to high (disabled)
 5ee:	8e b1       	in	r24, 0x0e	; 14
 5f0:	88 60       	ori	r24, 0x08	; 8
 5f2:	8e b9       	out	0x0e, r24	; 14
	//PORTB |= (1 << BL_PWM); // Not enabled rn as it turns off display. Handle this pin later (Pwm control)
	
	// Set IO (D0-D15) to output
	DDRA = 0xFF; // D0 - D7
 5f4:	8f ef       	ldi	r24, 0xFF	; 255
 5f6:	81 b9       	out	0x01, r24	; 1
	DDRC = 0xFF; // D8 - D15
 5f8:	87 b9       	out	0x07, r24	; 7

	
    initUART(); // initialize the UART
 5fa:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <initUART>
	initHY32D(); // initialize HY32D screen
 5fe:	0e 94 34 01 	call	0x268	; 0x268 <initHY32D>
	
	sei(); //Enable global interrupt
 602:	78 94       	sei
	systemCheck();
 604:	0e 94 0c 04 	call	0x818	; 0x818 <systemCheck>
	startupMessage();
 608:	0e 94 3f 04 	call	0x87e	; 0x87e <startupMessage>
 60c:	ff cf       	rjmp	.-2      	; 0x60c <main+0x78>

0000060e <__vector_13>:
		- KAN: Krever kanskje innslag av assembly i høynivåkode. Selvstudium.
		- INFO:Utviklingen vil skje på egen maskinvareplattform. */
    }
}

ISR(USART0_RX_vect){
 60e:	1f 92       	push	r1
 610:	0f 92       	push	r0
 612:	0f b6       	in	r0, 0x3f	; 63
 614:	0f 92       	push	r0
 616:	11 24       	eor	r1, r1
 618:	2f 93       	push	r18
 61a:	3f 93       	push	r19
 61c:	4f 93       	push	r20
 61e:	5f 93       	push	r21
 620:	6f 93       	push	r22
 622:	7f 93       	push	r23
 624:	8f 93       	push	r24
 626:	9f 93       	push	r25
 628:	af 93       	push	r26
 62a:	bf 93       	push	r27
 62c:	cf 93       	push	r28
 62e:	ef 93       	push	r30
 630:	ff 93       	push	r31
	// Read received data to variable. This also clears the interrupt flag. If data isn't read a new interrupt will immediately happen. See 19.7.3 datasheet.
	// When the receive complete interrupt enable (RXCIEn) in UCSRnB is set, the USART receive complete interrupt will be executed as long as the RXCn flag is set.
	uint8_t receivedByte = UARTBuffer; // local temporary variable for received byte
 632:	c0 91 c6 00 	lds	r28, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7fc0c6>
	if (receivedByte){
 636:	cc 23       	and	r28, r28
 638:	81 f1       	breq	.+96     	; 0x69a <__vector_13+0x8c>
		if (receivedByte == 45) { // that's the '-' sign.
 63a:	cd 32       	cpi	r28, 0x2D	; 45
 63c:	31 f4       	brne	.+12     	; 0x64a <__vector_13+0x3c>
			remoteEcho = ~remoteEcho;
 63e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 642:	80 95       	com	r24
 644:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 648:	28 c0       	rjmp	.+80     	; 0x69a <__vector_13+0x8c>
		}else if(receivedByte == 's'){
 64a:	c3 37       	cpi	r28, 0x73	; 115
 64c:	19 f4       	brne	.+6      	; 0x654 <__vector_13+0x46>
			systemCheck();
 64e:	0e 94 0c 04 	call	0x818	; 0x818 <systemCheck>
 652:	23 c0       	rjmp	.+70     	; 0x69a <__vector_13+0x8c>
		}else if(receivedByte == 'l'){
 654:	cc 36       	cpi	r28, 0x6C	; 108
 656:	19 f4       	brne	.+6      	; 0x65e <__vector_13+0x50>
			lcdStatusRead();
 658:	0e 94 d8 01 	call	0x3b0	; 0x3b0 <lcdStatusRead>
 65c:	1e c0       	rjmp	.+60     	; 0x69a <__vector_13+0x8c>
		}else if(receivedByte == 'b'){
 65e:	c2 36       	cpi	r28, 0x62	; 98
 660:	29 f4       	brne	.+10     	; 0x66c <__vector_13+0x5e>
			fillScreen(Blue);
 662:	80 e0       	ldi	r24, 0x00	; 0
 664:	98 ef       	ldi	r25, 0xF8	; 248
 666:	0e 94 82 00 	call	0x104	; 0x104 <fillScreen>
 66a:	17 c0       	rjmp	.+46     	; 0x69a <__vector_13+0x8c>
		}else if(receivedByte == 'w'){
 66c:	c7 37       	cpi	r28, 0x77	; 119
 66e:	19 f4       	brne	.+6      	; 0x676 <__vector_13+0x68>
			writeSRAM();
 670:	0e 94 8d 02 	call	0x51a	; 0x51a <writeSRAM>
 674:	12 c0       	rjmp	.+36     	; 0x69a <__vector_13+0x8c>
		}else if(receivedByte == 'r'){
 676:	c2 37       	cpi	r28, 0x72	; 114
 678:	19 f4       	brne	.+6      	; 0x680 <__vector_13+0x72>
			readSRAM();
 67a:	0e 94 4a 02 	call	0x494	; 0x494 <readSRAM>
 67e:	0d c0       	rjmp	.+26     	; 0x69a <__vector_13+0x8c>
		}else if(receivedByte == 'T'){
 680:	c4 35       	cpi	r28, 0x54	; 84
 682:	19 f4       	brne	.+6      	; 0x68a <__vector_13+0x7c>
			screenTest();
 684:	0e 94 8b 01 	call	0x316	; 0x316 <screenTest>
 688:	08 c0       	rjmp	.+16     	; 0x69a <__vector_13+0x8c>
		}else if(receivedByte == 'o'){
 68a:	cf 36       	cpi	r28, 0x6F	; 111
 68c:	31 f4       	brne	.+12     	; 0x69a <__vector_13+0x8c>
			presetCounters(100000);
 68e:	60 ea       	ldi	r22, 0xA0	; 160
 690:	76 e8       	ldi	r23, 0x86	; 134
 692:	81 e0       	ldi	r24, 0x01	; 1
 694:	90 e0       	ldi	r25, 0x00	; 0
 696:	0e 94 a6 03 	call	0x74c	; 0x74c <presetCounters>
		}
	}
	if (remoteEcho && ((receivedByte > 31) || (receivedByte == Bell) || (receivedByte == CR) || (receivedByte == LF) || (receivedByte == backspace))){
 69a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 69e:	88 23       	and	r24, r24
 6a0:	69 f0       	breq	.+26     	; 0x6bc <__vector_13+0xae>
 6a2:	c0 32       	cpi	r28, 0x20	; 32
 6a4:	40 f4       	brcc	.+16     	; 0x6b6 <__vector_13+0xa8>
 6a6:	c7 30       	cpi	r28, 0x07	; 7
 6a8:	31 f0       	breq	.+12     	; 0x6b6 <__vector_13+0xa8>
 6aa:	cd 30       	cpi	r28, 0x0D	; 13
 6ac:	21 f0       	breq	.+8      	; 0x6b6 <__vector_13+0xa8>
 6ae:	ca 30       	cpi	r28, 0x0A	; 10
 6b0:	11 f0       	breq	.+4      	; 0x6b6 <__vector_13+0xa8>
 6b2:	c8 30       	cpi	r28, 0x08	; 8
 6b4:	19 f4       	brne	.+6      	; 0x6bc <__vector_13+0xae>
		transmitUART(receivedByte);
 6b6:	8c 2f       	mov	r24, r28
 6b8:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	}
 6bc:	ff 91       	pop	r31
 6be:	ef 91       	pop	r30
 6c0:	cf 91       	pop	r28
 6c2:	bf 91       	pop	r27
 6c4:	af 91       	pop	r26
 6c6:	9f 91       	pop	r25
 6c8:	8f 91       	pop	r24
 6ca:	7f 91       	pop	r23
 6cc:	6f 91       	pop	r22
 6ce:	5f 91       	pop	r21
 6d0:	4f 91       	pop	r20
 6d2:	3f 91       	pop	r19
 6d4:	2f 91       	pop	r18
 6d6:	0f 90       	pop	r0
 6d8:	0f be       	out	0x3f, r0	; 63
 6da:	0f 90       	pop	r0
 6dc:	1f 90       	pop	r1
 6de:	18 95       	reti

000006e0 <toHex>:
#include "stdint.h"
#include "UART.h"
#include "misc.h"

uint8_t toHex(uint8_t number) {
	uint8_t num = '0'+number;
 6e0:	80 5d       	subi	r24, 0xD0	; 208
	if(num < 58){
 6e2:	8a 33       	cpi	r24, 0x3A	; 58
 6e4:	c8 f0       	brcs	.+50     	; 0x718 <toHex+0x38>
		return num;
	}
	else if(num == 58){
 6e6:	8a 33       	cpi	r24, 0x3A	; 58
 6e8:	61 f0       	breq	.+24     	; 0x702 <toHex+0x22>
		return 'A';
	}
	else if(num == 59){
 6ea:	8b 33       	cpi	r24, 0x3B	; 59
 6ec:	61 f0       	breq	.+24     	; 0x706 <toHex+0x26>
		return 'B';
	}
	else if(num == 60){
 6ee:	8c 33       	cpi	r24, 0x3C	; 60
 6f0:	61 f0       	breq	.+24     	; 0x70a <toHex+0x2a>
		return 'C';
	}
	else if(num == 61){
 6f2:	8d 33       	cpi	r24, 0x3D	; 61
 6f4:	61 f0       	breq	.+24     	; 0x70e <toHex+0x2e>
		return 'D';
	}
	else if(num == 62){
 6f6:	8e 33       	cpi	r24, 0x3E	; 62
 6f8:	61 f0       	breq	.+24     	; 0x712 <toHex+0x32>
		return 'E';
	}
	else if(num == 63){
 6fa:	8f 33       	cpi	r24, 0x3F	; 63
 6fc:	61 f4       	brne	.+24     	; 0x716 <toHex+0x36>
		return 'F';
 6fe:	86 e4       	ldi	r24, 0x46	; 70
 700:	08 95       	ret
	uint8_t num = '0'+number;
	if(num < 58){
		return num;
	}
	else if(num == 58){
		return 'A';
 702:	81 e4       	ldi	r24, 0x41	; 65
 704:	08 95       	ret
	}
	else if(num == 59){
		return 'B';
 706:	82 e4       	ldi	r24, 0x42	; 66
 708:	08 95       	ret
	}
	else if(num == 60){
		return 'C';
 70a:	83 e4       	ldi	r24, 0x43	; 67
 70c:	08 95       	ret
	}
	else if(num == 61){
		return 'D';
 70e:	84 e4       	ldi	r24, 0x44	; 68
 710:	08 95       	ret
	}
	else if(num == 62){
		return 'E';
 712:	85 e4       	ldi	r24, 0x45	; 69
 714:	08 95       	ret
	}
	else if(num == 63){
		return 'F';
	}else{
		return 0;
 716:	80 e0       	ldi	r24, 0x00	; 0
	}
}
 718:	08 95       	ret

0000071a <wrSignalSRAM>:
#include "UART.h"

// Sends write signal to SRAM, so SRAM takes the data on D0-D15 and 
// writes it to the address given by the counters.
void wrSignalSRAM(void){
	SRAM_WE_LOW;
 71a:	8e b1       	in	r24, 0x0e	; 14
 71c:	8f 7d       	andi	r24, 0xDF	; 223
 71e:	8e b9       	out	0x0e, r24	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 720:	82 e0       	ldi	r24, 0x02	; 2
 722:	8a 95       	dec	r24
 724:	f1 f7       	brne	.-4      	; 0x722 <wrSignalSRAM+0x8>
 726:	00 c0       	rjmp	.+0      	; 0x728 <wrSignalSRAM+0xe>
	_delay_us(1); // TODO: needed?
	SRAM_WE_HIGH;
 728:	8e b1       	in	r24, 0x0e	; 14
 72a:	80 62       	ori	r24, 0x20	; 32
 72c:	8e b9       	out	0x0e, r24	; 14
 72e:	08 95       	ret

00000730 <rdSignalSRAM>:
}

// Sends read signal to SRAM.
// SRAM sends data to D0-D15.
void rdSignalSRAM(void){
	SRAM_OE_LOW;
 730:	8e b1       	in	r24, 0x0e	; 14
 732:	8f 7e       	andi	r24, 0xEF	; 239
 734:	8e b9       	out	0x0e, r24	; 14
	//_delay_us(1); // needed?
	SRAM_OE_HIGH;
 736:	8e b1       	in	r24, 0x0e	; 14
 738:	80 61       	ori	r24, 0x10	; 16
 73a:	8e b9       	out	0x0e, r24	; 14
 73c:	08 95       	ret

0000073e <SRAMOutputDisable>:
}

void SRAMOutputDisable(void){
	SRAM_OE_HIGH; // PORTE 4
 73e:	8e b1       	in	r24, 0x0e	; 14
 740:	80 61       	ori	r24, 0x10	; 16
 742:	8e b9       	out	0x0e, r24	; 14
	SRAM_WE_HIGH; // PORTE 5
 744:	8e b1       	in	r24, 0x0e	; 14
 746:	80 62       	ori	r24, 0x20	; 32
 748:	8e b9       	out	0x0e, r24	; 14
 74a:	08 95       	ret

0000074c <presetCounters>:
}

/*
	BLT_RST (to reset counter values is also an option. See counter datasheet.
*/
void presetCounters(uint32_t value){	
 74c:	cf 92       	push	r12
 74e:	df 92       	push	r13
 750:	ef 92       	push	r14
 752:	ff 92       	push	r15
 754:	6b 01       	movw	r12, r22
 756:	7c 01       	movw	r14, r24
	CS_HIGH; // Deselect LCD and SRAM
 758:	85 b1       	in	r24, 0x05	; 5
 75a:	80 64       	ori	r24, 0x40	; 64
 75c:	85 b9       	out	0x05, r24	; 5
	SRAMOutputDisable(); // Disable SRAM
 75e:	0e 94 9f 03 	call	0x73e	; 0x73e <SRAMOutputDisable>
	// Set all lines to output
	setIOtoOutput();
 762:	0e 94 72 00 	call	0xe4	; 0xe4 <setIOtoOutput>
	
	// Calculate the Bytes for the preset
	uint8_t hByte;
	uint8_t mByte;
	uint8_t lByte;
	hByte = ((value >> 16) & 0x0F);
 766:	2e 2d       	mov	r18, r14
 768:	2f 70       	andi	r18, 0x0F	; 15
	mByte = ((value >> 8) & 0xFF);
 76a:	bb 27       	eor	r27, r27
 76c:	af 2d       	mov	r26, r15
 76e:	9e 2d       	mov	r25, r14
 770:	8d 2d       	mov	r24, r13
	lByte = value & 0xFF;
	D0_D7 = lByte;
 772:	c2 b8       	out	0x02, r12	; 2
	D8_D15 = mByte;
 774:	88 b9       	out	0x08, r24	; 8
	// PORTE, set 4 - 7 to correct bits (these are the extra datalines going to counters)
	PORTE &= ~0xF; // clear lower bytes.
 776:	9e b1       	in	r25, 0x0e	; 14
 778:	90 7f       	andi	r25, 0xF0	; 240
 77a:	9e b9       	out	0x0e, r25	; 14
	PORTE |= hByte & 0xF;
 77c:	8e b1       	in	r24, 0x0e	; 14
 77e:	82 2b       	or	r24, r18
 780:	8e b9       	out	0x0e, r24	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 782:	8f ef       	ldi	r24, 0xFF	; 255
 784:	97 e4       	ldi	r25, 0x47	; 71
 786:	01 97       	sbiw	r24, 0x01	; 1
 788:	f1 f7       	brne	.-4      	; 0x786 <presetCounters+0x3a>
 78a:	00 c0       	rjmp	.+0      	; 0x78c <presetCounters+0x40>
 78c:	00 00       	nop
	
	_delay_ms(10);
	// Counter(s) signal lines (For Preset data: (CLR: H, LOAD: L))
	RESET_HIGH; // Set CLR (BLT_RST)(PB0)(RESET) to HIGH
 78e:	85 b1       	in	r24, 0x05	; 5
 790:	81 60       	ori	r24, 0x01	; 1
 792:	85 b9       	out	0x05, r24	; 5
	LOAD_LOW; // Set LOAD (PE3) to LOW, so the counters will accept the data.
 794:	8e b1       	in	r24, 0x0e	; 14
 796:	87 7f       	andi	r24, 0xF7	; 247
 798:	8e b9       	out	0x0e, r24	; 14
 79a:	8f ef       	ldi	r24, 0xFF	; 255
 79c:	97 e4       	ldi	r25, 0x47	; 71
 79e:	01 97       	sbiw	r24, 0x01	; 1
 7a0:	f1 f7       	brne	.-4      	; 0x79e <presetCounters+0x52>
 7a2:	00 c0       	rjmp	.+0      	; 0x7a4 <presetCounters+0x58>
 7a4:	00 00       	nop
	_delay_ms(10);
	wrSignal();// Send blitsignal (aka a clk)
 7a6:	0e 94 42 00 	call	0x84	; 0x84 <wrSignal>
	SRAMOutputDisable(); // SRAM Output disable (PE4 & PE5 are HIGH)
 7aa:	0e 94 9f 03 	call	0x73e	; 0x73e <SRAMOutputDisable>
}
 7ae:	ff 90       	pop	r15
 7b0:	ef 90       	pop	r14
 7b2:	df 90       	pop	r13
 7b4:	cf 90       	pop	r12
 7b6:	08 95       	ret

000007b8 <initUART>:

void initUART (void){
	// calculating the baud rate clock division registers at compile time and setting the baud rate registers properly at run time.
	const uint8_t baudRateReg_low = (uint8_t) ((( F_CPU / ( 16 * uart_bps )) - 1 ) & 0xFF);
	const uint8_t baudRateReg_high = (uint8_t) ((( F_CPU / ( 16 * uart_bps )) - 1 ) >> 8);
	UBRR0L = baudRateReg_low;
 7b8:	8f e2       	ldi	r24, 0x2F	; 47
 7ba:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7fc0c4>
	UBRR0H = baudRateReg_high;
 7be:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7fc0c5>
	
	// Alternative way of calculating the baud rate register, with casting
	//	const uint8_t UBRR_reg_val = (uint8_t) ((sysClk / 16.0 * (float) uart_bps) - 1.0);

	// Setting up the USART control registers. All bits are included for sake of overview. Compiler will optimize.
	UCSR0A = 0x00 | (0 << RXC0) | (0 << TXC0) | (0 << UDRE0) | (0 << FE0) | (0 << DOR0) | (0 << UPE0) | (0 << U2X0) | (0 << MPCM0);  // NOT running 2x mode
 7c2:	10 92 c0 00 	sts	0x00C0, r1	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7fc0c0>
	UCSR0B = 0x00 | (1 << RXCIE0) | (0 << TXCIE0) | (0 << UDRIE0) | (1 << RXEN0) | (1 << TXEN0) | (0 << UCSZ02);  // Enable Rx and Tx setting the ports mux correctly
 7c6:	88 e9       	ldi	r24, 0x98	; 152
 7c8:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7fc0c1>
	UCSR0C = 0x00 | (0 << UMSEL0) | (0 << UPM01) | (0 << UPM00) | (0 << USBS0) | (1 << UCSZ01) | (1 << UCSZ00); // Selecting 8-bit character for the USART
 7cc:	86 e0       	ldi	r24, 0x06	; 6
 7ce:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7fc0c2>
 7d2:	08 95       	ret

000007d4 <puttyCompatibleCheck>:
}

uint8_t puttyCompatibleCheck(uint8_t byte){
	if((byte > 31) || (byte == Bell) || (byte == CR) || (byte == LF) || (byte == backspace)){
 7d4:	80 32       	cpi	r24, 0x20	; 32
 7d6:	48 f4       	brcc	.+18     	; 0x7ea <puttyCompatibleCheck+0x16>
 7d8:	87 30       	cpi	r24, 0x07	; 7
 7da:	39 f0       	breq	.+14     	; 0x7ea <puttyCompatibleCheck+0x16>
 7dc:	8d 30       	cpi	r24, 0x0D	; 13
 7de:	29 f0       	breq	.+10     	; 0x7ea <puttyCompatibleCheck+0x16>
 7e0:	8a 30       	cpi	r24, 0x0A	; 10
 7e2:	19 f0       	breq	.+6      	; 0x7ea <puttyCompatibleCheck+0x16>
 7e4:	88 30       	cpi	r24, 0x08	; 8
 7e6:	09 f0       	breq	.+2      	; 0x7ea <puttyCompatibleCheck+0x16>
		return byte;
		}else{
		return (uint8_t)64;
 7e8:	80 e4       	ldi	r24, 0x40	; 64
	}
}
 7ea:	08 95       	ret

000007ec <transmitUART>:

int transmitUART (char data){
	short timeoutLimit = 1000; // after 1000 tries, just skip it and try next char. This is about 136 microseconds of time at 7.37 Mhz
	short timeout = 0;
 7ec:	20 e0       	ldi	r18, 0x00	; 0
 7ee:	30 e0       	ldi	r19, 0x00	; 0
	while(1){
		if(UCSR0A & (1 << UDRE0)){
 7f0:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7fc0c0>
 7f4:	95 ff       	sbrs	r25, 5
 7f6:	07 c0       	rjmp	.+14     	; 0x806 <transmitUART+0x1a>
			UARTBuffer = puttyCompatibleCheck(data);
 7f8:	0e 94 ea 03 	call	0x7d4	; 0x7d4 <puttyCompatibleCheck>
 7fc:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7fc0c6>
			return 1;
 800:	81 e0       	ldi	r24, 0x01	; 1
 802:	90 e0       	ldi	r25, 0x00	; 0
 804:	08 95       	ret
			}else{
			timeout++;
 806:	2f 5f       	subi	r18, 0xFF	; 255
 808:	3f 4f       	sbci	r19, 0xFF	; 255
			if(timeout > timeoutLimit){
 80a:	29 3e       	cpi	r18, 0xE9	; 233
 80c:	93 e0       	ldi	r25, 0x03	; 3
 80e:	39 07       	cpc	r19, r25
 810:	7c f3       	brlt	.-34     	; 0x7f0 <transmitUART+0x4>
				return 0;
 812:	80 e0       	ldi	r24, 0x00	; 0
 814:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
	}
}
 816:	08 95       	ret

00000818 <systemCheck>:
#include "UART.h"
#include "HY32D.h"

// Type S for system check:
void systemCheck(void){
	transmitUART(CR);
 818:	8d e0       	ldi	r24, 0x0D	; 13
 81a:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART('-');
 81e:	8d e2       	ldi	r24, 0x2D	; 45
 820:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART(CR);
 824:	8d e0       	ldi	r24, 0x0D	; 13
 826:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART('S');	transmitUART('y'); 	transmitUART('s'); 	transmitUART('t'); 	transmitUART('e');
 82a:	83 e5       	ldi	r24, 0x53	; 83
 82c:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 830:	89 e7       	ldi	r24, 0x79	; 121
 832:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 836:	83 e7       	ldi	r24, 0x73	; 115
 838:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 83c:	84 e7       	ldi	r24, 0x74	; 116
 83e:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 842:	85 e6       	ldi	r24, 0x65	; 101
 844:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART('m');	transmitUART(' '); 	transmitUART('c'); 	transmitUART('h'); 	transmitUART('e');
 848:	8d e6       	ldi	r24, 0x6D	; 109
 84a:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 84e:	80 e2       	ldi	r24, 0x20	; 32
 850:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 854:	83 e6       	ldi	r24, 0x63	; 99
 856:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 85a:	88 e6       	ldi	r24, 0x68	; 104
 85c:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 860:	85 e6       	ldi	r24, 0x65	; 101
 862:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART('c');	transmitUART('k'); 	transmitUART(':');
 866:	83 e6       	ldi	r24, 0x63	; 99
 868:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 86c:	8b e6       	ldi	r24, 0x6B	; 107
 86e:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 872:	8a e3       	ldi	r24, 0x3A	; 58
 874:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	lcdStatusRead();
 878:	0e 94 d8 01 	call	0x3b0	; 0x3b0 <lcdStatusRead>
 87c:	08 95       	ret

0000087e <startupMessage>:
	// Check and print results of various components on the blitter board:
}

void startupMessage(void){
	transmitUART('B');	transmitUART('l'); 	transmitUART('i'); 	transmitUART('t'); 	transmitUART('t');
 87e:	82 e4       	ldi	r24, 0x42	; 66
 880:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 884:	8c e6       	ldi	r24, 0x6C	; 108
 886:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 88a:	89 e6       	ldi	r24, 0x69	; 105
 88c:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 890:	84 e7       	ldi	r24, 0x74	; 116
 892:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 896:	84 e7       	ldi	r24, 0x74	; 116
 898:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART('e');	transmitUART('r'); 	transmitUART(' '); 	transmitUART('r'); 	transmitUART('e');
 89c:	85 e6       	ldi	r24, 0x65	; 101
 89e:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 8a2:	82 e7       	ldi	r24, 0x72	; 114
 8a4:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 8a8:	80 e2       	ldi	r24, 0x20	; 32
 8aa:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 8ae:	82 e7       	ldi	r24, 0x72	; 114
 8b0:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 8b4:	85 e6       	ldi	r24, 0x65	; 101
 8b6:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART('a');	transmitUART('d'); 	transmitUART('y');
 8ba:	81 e6       	ldi	r24, 0x61	; 97
 8bc:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 8c0:	84 e6       	ldi	r24, 0x64	; 100
 8c2:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 8c6:	89 e7       	ldi	r24, 0x79	; 121
 8c8:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
	transmitUART(CR);
 8cc:	8d e0       	ldi	r24, 0x0D	; 13
 8ce:	0e 94 f6 03 	call	0x7ec	; 0x7ec <transmitUART>
 8d2:	08 95       	ret

000008d4 <_exit>:
 8d4:	f8 94       	cli

000008d6 <__stop_program>:
 8d6:	ff cf       	rjmp	.-2      	; 0x8d6 <__stop_program>
