A 5-stage pipelined CPU implementing the RV32I instruction set written in SystemVerilog
