Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sun Feb 23 14:58:50 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -file ./report/top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (314)
6. checking no_output_delay (458)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (314)
--------------------------------
 There are 314 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (458)
---------------------------------
 There are 458 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.963        0.000                      0                14558        0.040        0.000                      0                14558        1.958        0.000                       0                  5894  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.963        0.000                      0                14558        0.040        0.000                      0                14558        1.958        0.000                       0                  5894  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 1.177ns (38.974%)  route 1.843ns (61.026%))
  Logic Levels:           12  (CARRY8=6 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5893, unset)         0.028     0.028    bd_0_i/hls_inst/inst/fir_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[6]/Q
                         net (fo=18, unplaced)        0.184     0.289    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/Q[6]
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.359 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103/O
                         net (fo=1, unplaced)         0.253     0.612    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103_n_3
                         CARRY8 (Prop_CARRY8_DI[0]_O[5])
                                                      0.208     0.820 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77/O[5]
                         net (fo=4, unplaced)         0.153     0.973    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77_n_13
                         LUT2 (Prop_LUT2_I0_O)        0.105     1.078 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76/O
                         net (fo=1, unplaced)         0.231     1.309    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76_n_3
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     1.406 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45/CO[7]
                         net (fo=1, unplaced)         0.005     1.411    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45_n_3
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     1.487 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49/O[1]
                         net (fo=3, unplaced)         0.189     1.676    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49_n_17
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.714 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58/O
                         net (fo=2, unplaced)         0.185     1.899    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58_n_3
                         LUT5 (Prop_LUT5_I1_O)        0.038     1.937 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30/O
                         net (fo=2, unplaced)         0.185     2.122    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30_n_3
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.159 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38/O
                         net (fo=1, unplaced)         0.029     2.188    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38_n_3
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     2.354 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9/CO[7]
                         net (fo=1, unplaced)         0.005     2.359    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9_n_3
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.103     2.462 f  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3/O[6]
                         net (fo=4, unplaced)         0.150     2.612    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/mul_ln29_6_fu_544_p2[30]
                         LUT1 (Prop_LUT1_I0_O)        0.068     2.680 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_2/O
                         net (fo=1, unplaced)         0.248     2.928    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_2_n_3
                         CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.094     3.022 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1/O[3]
                         net (fo=1, unplaced)         0.026     3.048    bd_0_i/hls_inst/inst/fir_U0/add_ln29_6_fu_554_p2[32]
                         FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=5893, unset)         0.021     5.021    bd_0_i/hls_inst/inst/fir_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[18]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[18]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  1.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/read_task_U0/N_read_reg_561_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/read_task_U0/N_read_reg_561_pp0_iter32_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.038ns (33.628%)  route 0.075ns (66.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5893, unset)         0.012     0.012    bd_0_i/hls_inst/inst/read_task_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/read_task_U0/N_read_reg_561_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.050 r  bd_0_i/hls_inst/inst/read_task_U0/N_read_reg_561_reg[0]/Q
                         net (fo=1, unplaced)         0.075     0.125    bd_0_i/hls_inst/inst/read_task_U0/N_read_reg_561[0]
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/read_task_U0/N_read_reg_561_pp0_iter32_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5893, unset)         0.039     0.039    bd_0_i/hls_inst/inst/read_task_U0/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/read_task_U0/N_read_reg_561_pp0_iter32_reg_reg[0]_srl32/CLK
                         clock pessimism              0.000     0.039    
                         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.046     0.085    bd_0_i/hls_inst/inst/read_task_U0/N_read_reg_561_pp0_iter32_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431                bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958                bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958                bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK



