{
  "creator": "Yosys 0.33 (git sha1 2584903a060)",
  "invocation": "stat -liberty /home/mantlebao/dist/yosys-sta/scripts/../nangate45/lib/merged.lib -json ",
  "modules": {
    "\\Alu": {
      "num_wires": 1286,
      "num_wire_bits": 1383,
      "num_pub_wires": 7,
      "num_pub_wire_bits": 104,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 1312,
      "area": 1638.294,
      "num_cells_by_type": {
        "AND2_X1": 82,
        "AND2_X2": 8,
        "AND2_X4": 4,
        "AND3_X1": 48,
        "AND3_X2": 2,
        "AND4_X1": 9,
        "AND4_X2": 2,
        "AND4_X4": 1,
        "AOI211_X2": 4,
        "AOI211_X4": 12,
        "AOI21_X1": 120,
        "AOI21_X2": 3,
        "AOI21_X4": 4,
        "AOI221_X2": 1,
        "AOI221_X4": 7,
        "AOI22_X1": 1,
        "BUF_X1": 104,
        "BUF_X2": 5,
        "BUF_X4": 43,
        "BUF_X8": 1,
        "INV_X1": 82,
        "INV_X2": 9,
        "INV_X4": 5,
        "INV_X8": 1,
        "MUX2_X1": 20,
        "NAND2_X1": 124,
        "NAND2_X2": 5,
        "NAND2_X4": 1,
        "NAND3_X1": 81,
        "NAND3_X2": 2,
        "NAND3_X4": 2,
        "NAND4_X1": 64,
        "NAND4_X2": 1,
        "NOR2_X1": 52,
        "NOR2_X2": 8,
        "NOR2_X4": 7,
        "NOR3_X1": 25,
        "NOR3_X2": 3,
        "NOR3_X4": 4,
        "NOR4_X1": 8,
        "NOR4_X4": 3,
        "OAI211_X2": 54,
        "OAI21_X1": 145,
        "OAI21_X2": 3,
        "OAI21_X4": 1,
        "OAI221_X1": 3,
        "OR2_X1": 24,
        "OR2_X4": 2,
        "OR3_X1": 28,
        "OR3_X4": 2,
        "OR4_X1": 8,
        "OR4_X2": 1,
        "OR4_X4": 2,
        "XNOR2_X1": 34,
        "XNOR2_X2": 2,
        "XOR2_X1": 20,
        "XOR2_X2": 15
      }
    },
    "\\Cache": {
      "num_wires": 933,
      "num_wire_bits": 1058,
      "num_pub_wires": 125,
      "num_pub_wire_bits": 250,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 847,
      "area": 1239.294,
      "num_cells_by_type": {
        "AND2_X1": 3,
        "AND2_X2": 4,
        "AND3_X1": 4,
        "AND4_X1": 34,
        "AOI211_X2": 3,
        "AOI211_X4": 7,
        "AOI21_X1": 101,
        "AOI221_X1": 1,
        "AOI22_X1": 5,
        "AOI22_X4": 1,
        "BUF_X1": 323,
        "BUF_X4": 17,
        "BUF_X8": 4,
        "CLKBUF_X2": 9,
        "DFF_X1": 78,
        "INV_X1": 26,
        "INV_X16": 1,
        "INV_X2": 2,
        "INV_X32": 3,
        "INV_X4": 2,
        "LOGIC1_X1": 1,
        "NAND2_X1": 39,
        "NAND2_X4": 1,
        "NAND3_X1": 15,
        "NAND3_X2": 1,
        "NAND4_X1": 20,
        "NAND4_X2": 1,
        "NOR2_X1": 22,
        "NOR2_X4": 3,
        "NOR3_X1": 1,
        "NOR3_X2": 1,
        "NOR4_X1": 2,
        "NOR4_X4": 2,
        "OAI211_X2": 28,
        "OAI211_X4": 1,
        "OAI21_X1": 30,
        "OAI221_X1": 2,
        "OAI22_X1": 4,
        "OAI22_X2": 1,
        "OAI22_X4": 1,
        "OR2_X1": 6,
        "OR3_X1": 1,
        "OR3_X2": 1,
        "OR4_X1": 27,
        "OR4_X4": 1,
        "XNOR2_X2": 2,
        "XOR2_X1": 2,
        "XOR2_X2": 2,
        "lines_sram_16x61": 1
      }
    },
    "\\Clint": {
      "num_wires": 790,
      "num_wire_bits": 853,
      "num_pub_wires": 75,
      "num_pub_wire_bits": 138,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 751,
      "area": 990.052,
      "num_cells_by_type": {
        "AND2_X1": 84,
        "AND2_X2": 2,
        "AND2_X4": 13,
        "AND3_X1": 36,
        "AND3_X4": 1,
        "AND4_X1": 9,
        "AND4_X4": 1,
        "AOI21_X1": 57,
        "BUF_X1": 252,
        "BUF_X8": 1,
        "CLKBUF_X2": 6,
        "DFF_X1": 66,
        "INV_X1": 88,
        "INV_X2": 1,
        "MUX2_X1": 32,
        "NAND2_X1": 20,
        "NAND3_X1": 1,
        "NAND4_X1": 13,
        "NOR2_X1": 11,
        "NOR3_X1": 10,
        "NOR4_X1": 1,
        "OAI21_X1": 19,
        "OR2_X1": 2,
        "OR4_X1": 16,
        "OR4_X4": 2,
        "XNOR2_X1": 7
      }
    },
    "\\Core": {
      "num_wires": 6556,
      "num_wire_bits": 6689,
      "num_pub_wires": 2586,
      "num_pub_wire_bits": 2719,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 3991,
      "area": 7029.848,
      "num_cells_by_type": {
        "AND2_X1": 3,
        "AND2_X4": 1,
        "AOI21_X1": 4,
        "BUF_X1": 2347,
        "BUF_X16": 11,
        "BUF_X32": 1,
        "BUF_X4": 49,
        "BUF_X8": 3,
        "Cache": 1,
        "Clint": 1,
        "CsrFile": 1,
        "DFF_X1": 776,
        "Exu": 1,
        "GenericArbiter": 1,
        "GprFile": 1,
        "HazardCtrl": 1,
        "INV_X1": 3,
        "INV_X16": 1,
        "Idu": 1,
        "Ifu": 1,
        "Lsu": 1,
        "MUX2_X1": 772,
        "NAND2_X1": 4,
        "NOR2_X4": 1,
        "NOR3_X1": 1,
        "Pcu": 1,
        "Wbu": 1,
        "Xbar": 1,
        "Xbar_1": 1
      }
    },
    "\\CsrFile": {
      "num_wires": 2517,
      "num_wire_bits": 2685,
      "num_pub_wires": 206,
      "num_pub_wire_bits": 374,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 2344,
      "area": 3634.092,
      "num_cells_by_type": {
        "AND2_X1": 18,
        "AND2_X2": 33,
        "AND2_X4": 10,
        "AND3_X1": 9,
        "AND4_X1": 3,
        "AND4_X2": 7,
        "AOI21_X1": 265,
        "AOI221_X1": 7,
        "AOI221_X4": 2,
        "AOI22_X1": 36,
        "BUF_X1": 624,
        "BUF_X4": 132,
        "BUF_X8": 22,
        "DFF_X1": 258,
        "INV_X1": 15,
        "INV_X16": 1,
        "INV_X2": 3,
        "INV_X32": 2,
        "INV_X4": 4,
        "INV_X8": 1,
        "MUX2_X1": 34,
        "NAND2_X1": 87,
        "NAND2_X2": 1,
        "NAND3_X1": 193,
        "NAND3_X4": 1,
        "NAND4_X1": 181,
        "NOR2_X1": 48,
        "NOR2_X2": 1,
        "NOR2_X4": 4,
        "NOR3_X2": 2,
        "NOR3_X4": 1,
        "NOR4_X4": 1,
        "OAI211_X2": 86,
        "OAI21_X1": 222,
        "OAI21_X2": 24,
        "OAI221_X1": 1,
        "OR2_X2": 1,
        "OR2_X4": 2,
        "XNOR2_X1": 2
      }
    },
    "\\Exu": {
      "num_wires": 518,
      "num_wire_bits": 1285,
      "num_pub_wires": 68,
      "num_pub_wire_bits": 835,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 850,
      "area": 821.674,
      "num_cells_by_type": {
        "AND2_X1": 1,
        "AND3_X1": 1,
        "AOI21_X1": 2,
        "AOI21_X2": 1,
        "AOI221_X2": 2,
        "Alu": 1,
        "BUF_X1": 615,
        "BUF_X4": 9,
        "DFF_X1": 2,
        "INV_X1": 5,
        "INV_X2": 1,
        "INV_X32": 1,
        "MUX2_X1": 64,
        "NAND2_X1": 2,
        "NAND2_X4": 1,
        "NAND3_X1": 37,
        "NOR2_X1": 34,
        "NOR2_X4": 1,
        "NOR3_X1": 1,
        "NOR3_X4": 1,
        "OAI211_X2": 5,
        "OAI211_X4": 1,
        "OAI21_X1": 60,
        "OR2_X1": 1,
        "OR2_X4": 1
      }
    },
    "\\GenericArbiter": {
      "num_wires": 169,
      "num_wire_bits": 362,
      "num_pub_wires": 29,
      "num_pub_wire_bits": 222,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 250,
      "area": 246.316,
      "num_cells_by_type": {
        "AND2_X1": 4,
        "AOI21_X1": 3,
        "BUF_X1": 190,
        "DFF_X1": 3,
        "INV_X1": 8,
        "MUX2_X1": 34,
        "NAND2_X1": 3,
        "NOR2_X1": 3,
        "OR2_X2": 1,
        "RRArbiter": 1
      }
    },
    "\\GprFile": {
      "num_wires": 696,
      "num_wire_bits": 801,
      "num_pub_wires": 139,
      "num_pub_wire_bits": 244,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 622,
      "area": 795.074,
      "num_cells_by_type": {
        "AND2_X1": 65,
        "AOI21_X1": 64,
        "BUF_X1": 277,
        "BUF_X4": 13,
        "DFF_X1": 65,
        "INV_X1": 1,
        "NAND2_X1": 129,
        "NOR2_X1": 1,
        "OR2_X1": 1,
        "OR2_X4": 2,
        "OR4_X1": 1,
        "OR4_X4": 2,
        "regs_sram_16x32": 1
      }
    },
    "\\HazardCtrl": {
      "num_wires": 702,
      "num_wire_bits": 981,
      "num_pub_wires": 35,
      "num_pub_wire_bits": 314,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 704,
      "area": 841.358,
      "num_cells_by_type": {
        "AND2_X1": 7,
        "AND2_X2": 2,
        "AND3_X1": 34,
        "AND4_X1": 15,
        "AOI211_X2": 2,
        "AOI211_X4": 3,
        "AOI21_X1": 36,
        "AOI22_X1": 3,
        "AOI22_X4": 1,
        "BUF_X1": 314,
        "BUF_X4": 10,
        "BUF_X8": 7,
        "CLKBUF_X2": 6,
        "INV_X1": 13,
        "INV_X2": 2,
        "INV_X4": 1,
        "MUX2_X1": 32,
        "NAND2_X1": 7,
        "NAND2_X2": 2,
        "NAND2_X4": 1,
        "NAND3_X1": 6,
        "NAND4_X1": 3,
        "NOR2_X1": 6,
        "NOR2_X2": 1,
        "NOR2_X4": 1,
        "NOR3_X1": 7,
        "NOR4_X1": 1,
        "OAI211_X2": 40,
        "OAI211_X4": 1,
        "OAI21_X1": 35,
        "OAI21_X2": 1,
        "OAI221_X1": 4,
        "OR2_X1": 8,
        "OR2_X4": 1,
        "OR3_X1": 32,
        "OR4_X1": 2,
        "XNOR2_X1": 52,
        "XOR2_X1": 4,
        "XOR2_X2": 1
      }
    },
    "\\Idu": {
      "num_wires": 150,
      "num_wire_bits": 515,
      "num_pub_wires": 38,
      "num_pub_wire_bits": 403,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 319,
      "area": 287.812,
      "num_cells_by_type": {
        "AND2_X1": 13,
        "AND2_X4": 4,
        "AND3_X1": 5,
        "AND3_X4": 1,
        "AND4_X1": 2,
        "AOI21_X1": 4,
        "AOI221_X2": 1,
        "AOI22_X1": 1,
        "BUF_X1": 224,
        "INV_X1": 16,
        "INV_X4": 2,
        "ImmDec": 1,
        "MUX2_X1": 1,
        "NAND2_X1": 6,
        "NAND3_X1": 7,
        "NAND4_X1": 11,
        "NOR2_X1": 7,
        "NOR2_X4": 1,
        "NOR3_X1": 3,
        "NOR3_X4": 1,
        "NOR4_X1": 2,
        "OR2_X1": 5,
        "OR4_X1": 1
      }
    },
    "\\Ifu": {
      "num_wires": 713,
      "num_wire_bits": 930,
      "num_pub_wires": 53,
      "num_pub_wire_bits": 270,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 761,
      "area": 1178.114,
      "num_cells_by_type": {
        "AND2_X1": 18,
        "AND2_X2": 1,
        "AND2_X4": 11,
        "AND3_X1": 5,
        "AND3_X4": 1,
        "AND4_X1": 2,
        "AOI211_X2": 2,
        "AOI21_X1": 13,
        "BUF_X1": 368,
        "BUF_X4": 7,
        "BUF_X8": 1,
        "DFF_X1": 99,
        "INV_X1": 20,
        "INV_X2": 4,
        "MUX2_X1": 83,
        "MUX2_X2": 2,
        "NAND2_X1": 26,
        "NAND2_X2": 1,
        "NAND3_X1": 6,
        "NAND4_X1": 3,
        "NOR2_X1": 11,
        "NOR3_X1": 1,
        "OAI211_X2": 23,
        "OAI21_X1": 22,
        "OAI221_X1": 2,
        "OAI22_X1": 1,
        "OR2_X1": 2,
        "XNOR2_X1": 16,
        "XOR2_X1": 10
      }
    },
    "\\ImmDec": {
      "num_wires": 119,
      "num_wire_bits": 183,
      "num_pub_wires": 3,
      "num_pub_wire_bits": 67,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 148,
      "area": 206.15,
      "num_cells_by_type": {
        "AND2_X1": 1,
        "AND2_X2": 2,
        "AND2_X4": 5,
        "AND4_X1": 1,
        "AOI21_X1": 6,
        "AOI221_X2": 1,
        "BUF_X1": 60,
        "BUF_X16": 1,
        "BUF_X4": 1,
        "BUF_X8": 2,
        "INV_X1": 16,
        "INV_X32": 3,
        "NAND2_X2": 1,
        "NAND2_X4": 2,
        "NAND3_X1": 5,
        "NAND4_X1": 9,
        "NOR2_X4": 5,
        "OAI211_X2": 13,
        "OAI21_X1": 14
      }
    },
    "\\Lsu": {
      "num_wires": 587,
      "num_wire_bits": 1108,
      "num_pub_wires": 118,
      "num_pub_wire_bits": 639,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 789,
      "area": 921.424,
      "num_cells_by_type": {
        "AND2_X1": 5,
        "AND3_X1": 7,
        "AND4_X1": 2,
        "AOI211_X2": 2,
        "AOI21_X1": 9,
        "AOI221_X1": 2,
        "AOI22_X1": 16,
        "BUF_X1": 487,
        "BUF_X2": 4,
        "BUF_X4": 10,
        "DFF_X1": 39,
        "INV_X1": 44,
        "INV_X2": 1,
        "INV_X32": 3,
        "INV_X4": 1,
        "INV_X8": 1,
        "LOGIC0_X1": 1,
        "MUX2_X1": 33,
        "NAND2_X1": 11,
        "NAND2_X2": 1,
        "NAND3_X1": 18,
        "NAND4_X1": 2,
        "NOR2_X1": 4,
        "NOR2_X4": 3,
        "NOR3_X1": 18,
        "NOR3_X4": 1,
        "NOR4_X1": 1,
        "OAI21_X1": 4,
        "OAI21_X2": 1,
        "OAI21_X4": 1,
        "OAI221_X1": 32,
        "OAI22_X1": 18,
        "OR2_X1": 3,
        "OR3_X1": 1,
        "OR4_X4": 1,
        "SExtender": 1,
        "XNOR2_X1": 1
      }
    },
    "\\Pcu": {
      "num_wires": 637,
      "num_wire_bits": 856,
      "num_pub_wires": 9,
      "num_pub_wire_bits": 228,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 660,
      "area": 736.82,
      "num_cells_by_type": {
        "AND2_X1": 42,
        "AND2_X2": 9,
        "AND3_X1": 7,
        "AND4_X1": 1,
        "AND4_X4": 1,
        "AOI211_X2": 2,
        "AOI211_X4": 2,
        "AOI21_X1": 22,
        "AOI21_X2": 1,
        "AOI21_X4": 1,
        "AOI22_X1": 31,
        "BUF_X1": 228,
        "BUF_X2": 1,
        "BUF_X4": 19,
        "INV_X1": 18,
        "INV_X2": 2,
        "MUX2_X1": 21,
        "MUX2_X2": 2,
        "NAND2_X1": 47,
        "NAND2_X2": 6,
        "NAND2_X4": 1,
        "NAND3_X1": 64,
        "NAND3_X2": 2,
        "NAND4_X1": 30,
        "NOR2_X1": 11,
        "NOR3_X1": 1,
        "OAI211_X2": 5,
        "OAI21_X1": 17,
        "OAI221_X1": 1,
        "OR2_X2": 2,
        "OR3_X1": 2,
        "XNOR2_X1": 22,
        "XOR2_X1": 29,
        "XOR2_X2": 10
      }
    },
    "\\RRArbiter": {
      "num_wires": 22,
      "num_wire_bits": 22,
      "num_pub_wires": 7,
      "num_pub_wire_bits": 7,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 15,
      "area": 34.58,
      "num_cells_by_type": {
        "AOI21_X4": 2,
        "BUF_X1": 8,
        "DFF_X1": 1,
        "INV_X16": 1,
        "INV_X32": 1,
        "NAND2_X4": 1,
        "NOR3_X1": 1
      }
    },
    "\\SExtender": {
      "num_wires": 81,
      "num_wire_bits": 144,
      "num_pub_wires": 4,
      "num_pub_wire_bits": 67,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 109,
      "area": 118.636,
      "num_cells_by_type": {
        "AND2_X4": 2,
        "BUF_X1": 60,
        "BUF_X4": 1,
        "BUF_X8": 1,
        "INV_X1": 1,
        "INV_X32": 1,
        "MUX2_X1": 8,
        "NAND2_X1": 16,
        "NAND2_X4": 1,
        "NAND3_X1": 16,
        "NAND3_X2": 1,
        "NOR2_X4": 1
      }
    },
    "\\Wbu": {
      "num_wires": 297,
      "num_wire_bits": 585,
      "num_pub_wires": 21,
      "num_pub_wire_bits": 309,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 382,
      "area": 384.104,
      "num_cells_by_type": {
        "AND2_X1": 1,
        "AND3_X1": 1,
        "AOI22_X1": 22,
        "AOI22_X2": 10,
        "BUF_X1": 239,
        "BUF_X4": 6,
        "BUF_X8": 3,
        "INV_X1": 1,
        "INV_X32": 1,
        "NAND3_X1": 96,
        "NOR2_X4": 2
      }
    },
    "\\Xbar": {
      "num_wires": 461,
      "num_wire_bits": 654,
      "num_pub_wires": 55,
      "num_pub_wire_bits": 248,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 513,
      "area": 730.17,
      "num_cells_by_type": {
        "AND2_X1": 10,
        "AND2_X4": 1,
        "AND3_X1": 3,
        "AND3_X2": 2,
        "AND4_X1": 5,
        "AND4_X2": 1,
        "AND4_X4": 2,
        "AOI21_X1": 27,
        "AOI21_X4": 1,
        "BUF_X1": 272,
        "BUF_X32": 2,
        "BUF_X8": 3,
        "DFF_X1": 30,
        "INV_X1": 9,
        "INV_X32": 1,
        "INV_X4": 1,
        "INV_X8": 1,
        "MUX2_X1": 38,
        "MUX2_X2": 3,
        "NAND2_X1": 18,
        "NAND2_X2": 12,
        "NAND2_X4": 30,
        "NAND3_X1": 7,
        "NAND4_X1": 2,
        "NAND4_X2": 2,
        "NAND4_X4": 2,
        "NOR2_X1": 6,
        "NOR2_X2": 5,
        "NOR2_X4": 3,
        "NOR3_X1": 2,
        "NOR3_X2": 1,
        "NOR3_X4": 2,
        "NOR4_X1": 1,
        "NOR4_X4": 1,
        "OAI211_X2": 2,
        "OAI21_X1": 3,
        "OR3_X4": 2
      }
    },
    "\\Xbar_1": {
      "num_wires": 298,
      "num_wire_bits": 442,
      "num_pub_wires": 49,
      "num_pub_wire_bits": 193,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 330,
      "area": 432.516,
      "num_cells_by_type": {
        "AND2_X1": 18,
        "AND2_X4": 1,
        "AND3_X1": 2,
        "AND4_X1": 2,
        "AND4_X2": 1,
        "AOI211_X4": 1,
        "AOI21_X1": 15,
        "BUF_X1": 175,
        "BUF_X32": 1,
        "CLKBUF_X2": 1,
        "DFF_X1": 29,
        "INV_X1": 7,
        "INV_X32": 1,
        "MUX2_X1": 14,
        "NAND2_X1": 32,
        "NAND2_X2": 1,
        "NAND3_X1": 3,
        "NAND4_X1": 2,
        "NOR2_X1": 5,
        "NOR2_X4": 1,
        "NOR3_X1": 2,
        "NOR4_X1": 1,
        "OAI21_X1": 3,
        "OAI21_X2": 1,
        "OR2_X1": 7,
        "OR2_X2": 2,
        "OR4_X1": 2
      }
    },
    "\\lines_sram_16x61": {
      "num_wires": 6486,
      "num_wire_bits": 6609,
      "num_pub_wires": 982,
      "num_pub_wire_bits": 1105,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 5561,
      "area": 10138.856,
      "num_cells_by_type": {
        "AND2_X1": 17,
        "AND2_X2": 3,
        "AND2_X4": 1,
        "AND3_X1": 86,
        "AND3_X2": 34,
        "AND3_X4": 1,
        "AOI21_X1": 248,
        "BUF_X1": 2084,
        "BUF_X32": 4,
        "BUF_X4": 144,
        "BUF_X8": 28,
        "CLKBUF_X2": 6,
        "DFF_X1": 980,
        "INV_X1": 4,
        "INV_X2": 1,
        "INV_X32": 2,
        "MUX2_X1": 1509,
        "NAND2_X1": 390,
        "NAND3_X1": 6,
        "NAND4_X1": 1,
        "NOR2_X1": 5,
        "NOR2_X2": 1,
        "OAI21_X1": 6
      }
    },
    "\\regs_sram_16x32": {
      "num_wires": 4179,
      "num_wire_bits": 4281,
      "num_pub_wires": 532,
      "num_pub_wire_bits": 634,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 3711,
      "area": 6467.524,
      "num_cells_by_type": {
        "AND3_X1": 109,
        "AND3_X2": 11,
        "AND4_X1": 3,
        "AOI21_X1": 243,
        "AOI21_X2": 26,
        "AOI21_X4": 1,
        "BUF_X1": 1133,
        "BUF_X16": 4,
        "BUF_X2": 2,
        "BUF_X32": 6,
        "BUF_X4": 97,
        "BUF_X8": 4,
        "CLKBUF_X2": 1,
        "DFF_X1": 520,
        "INV_X1": 3,
        "INV_X2": 3,
        "INV_X32": 6,
        "MUX2_X1": 1042,
        "MUX2_X2": 10,
        "NAND2_X1": 443,
        "NAND3_X1": 10,
        "NAND4_X1": 5,
        "NOR2_X1": 5,
        "NOR2_X4": 8,
        "OAI21_X1": 16
      }
    },
    "\\ysyx_23060288": {
      "num_wires": 62,
      "num_wire_bits": 384,
      "num_pub_wires": 61,
      "num_pub_wire_bits": 383,
      "num_memories": 0,
      "num_memory_bits": 0,
      "num_processes": 0,
      "num_cells": 80,
      "area": 62.776,
      "num_cells_by_type": {
        "BUF_X1": 78,
        "Core": 1,
        "LOGIC0_X1": 1
      }
    }
  },
  "design": {
    "num_wires": 28259,
    "num_wire_bits": 32810,
    "num_pub_wires": 5202,
    "num_pub_wire_bits": 9753,
    "num_memories": 0,
    "num_memory_bits": 0,
    "num_processes": 0,
    "num_cells": 25028,
    "area": 38935.484,
    "num_cells_by_type": {
      "AND2_X1": 392,
      "AND2_X2": 64,
      "AND2_X4": 53,
      "AND3_X1": 357,
      "AND3_X2": 49,
      "AND3_X4": 4,
      "AND4_X1": 88,
      "AND4_X2": 11,
      "AND4_X4": 5,
      "AOI211_X2": 15,
      "AOI211_X4": 25,
      "AOI21_X1": 1239,
      "AOI21_X2": 31,
      "AOI21_X4": 9,
      "AOI221_X1": 10,
      "AOI221_X2": 5,
      "AOI221_X4": 9,
      "AOI22_X1": 115,
      "AOI22_X2": 10,
      "AOI22_X4": 2,
      "BUF_X1": 10462,
      "BUF_X16": 16,
      "BUF_X2": 12,
      "BUF_X32": 14,
      "BUF_X4": 558,
      "BUF_X8": 80,
      "CLKBUF_X2": 29,
      "DFF_X1": 2946,
      "INV_X1": 380,
      "INV_X16": 4,
      "INV_X2": 29,
      "INV_X32": 25,
      "INV_X4": 16,
      "INV_X8": 4,
      "LOGIC0_X1": 2,
      "LOGIC1_X1": 1,
      "MUX2_X1": 3737,
      "MUX2_X2": 17,
      "NAND2_X1": 1404,
      "NAND2_X2": 30,
      "NAND2_X4": 39,
      "NAND3_X1": 571,
      "NAND3_X2": 6,
      "NAND3_X4": 3,
      "NAND4_X1": 346,
      "NAND4_X2": 4,
      "NAND4_X4": 2,
      "NOR2_X1": 231,
      "NOR2_X2": 16,
      "NOR2_X4": 41,
      "NOR3_X1": 73,
      "NOR3_X2": 7,
      "NOR3_X4": 10,
      "NOR4_X1": 17,
      "NOR4_X4": 7,
      "OAI211_X2": 256,
      "OAI211_X4": 3,
      "OAI21_X1": 596,
      "OAI21_X2": 30,
      "OAI21_X4": 2,
      "OAI221_X1": 45,
      "OAI22_X1": 23,
      "OAI22_X2": 1,
      "OAI22_X4": 1,
      "OR2_X1": 59,
      "OR2_X2": 6,
      "OR2_X4": 8,
      "OR3_X1": 64,
      "OR3_X2": 1,
      "OR3_X4": 4,
      "OR4_X1": 57,
      "OR4_X2": 1,
      "OR4_X4": 8,
      "XNOR2_X1": 134,
      "XNOR2_X2": 4,
      "XOR2_X1": 65,
      "XOR2_X2": 28
    }
  }
}
