// Seed: 2835208640
module module_0 (
    output uwire id_0
);
  event id_2;
  ;
  wire id_3;
  ;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1,
    output wand  id_2
);
  always @(posedge id_0) id_1 = -1;
  not primCall (id_2, id_0);
  module_0 modCall_1 (id_2);
endmodule
module module_2 #(
    parameter id_0 = 32'd16,
    parameter id_3 = 32'd69,
    parameter id_5 = 32'd23
) (
    input tri1 _id_0,
    output wor id_1,
    input wand id_2,
    input supply1 _id_3,
    output tri0 id_4,
    input tri0 _id_5,
    output wand id_6
);
  wand [id_3 : (  id_0  )] id_8;
  wire id_9;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
  assign id_8 = -1'h0;
  wire [id_5 : -1] id_10;
  always @(*) release id_4;
endmodule
