---
permalink: /
title: "Juyeop (Solomon) Baek"
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

Hi! I'm an MS Thesis Candidate in Electrical and Computer Engineering at the Georgia Institute of Technology in Atlanta. My research centers on the design optimization of computer systems. I am fortunate to be part of the [PSyLab](https://psylab.ece.gatech.edu/).

Publications
======

[1] Seungmin Woo, __Juyeop Baek__, Pruek Vanna-iampikul, Srujan Penta, Per Viklund, Yang Fan, Bongyoung Yoo and Sung Kyu Lim,  
"AI-Driven Wire Sizing for Signal Integrity Optimization in 2.5D ICs with Nickel-Iron Interconnects", Proc. Design, Automation and Test in Europe Conf. (DATE), 2026.

[2] Jin Woong Kwak*, __Juyeop Baek*__, Muhannad Bakir, Visvesh Sathe,  
“Modeling and Optimization of 2-stage Power Delivery Systems for High-Performance, Large-Area Packages”, IEEE 76th Electronic Components and Technology Conference (ECTC), 2026. (*Equal Contribution)

Education
======

**Georgia Institute of Technology**, Atlanta, GA  
*MS in Electrical and Computer Engineering, 2024–2026 (Expected)*  
*BS in Electrical Engineering, 2018–2022*

Professional Experience
======

**Samsung Electronics** — Hardware Engineering Intern
*Summer 2024*  

**Deloitte** — Consulting Intern
*Summer 2024*  

Teaching
======

**Graduate Teaching Assistant**  
*Digital Design Laboratory , Georgia Tech, 2025*  

**Undergraduate Teaching Assistant**  
*Measurements, Circuits and Microelectronics Laboratory, 2021–2022*
*Digital Design Laboratory, 2019-2022*
*Intro Physics II, 2019-2020*

CV
======

You can find my CV **[here](CV_Juyeop_Baek.pdf)**.
