// Seed: 1812632455
module module_0 ();
  wire id_1, id_2, id_3, id_4;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  wire id_5;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_3 (
    input wire id_0,
    output tri1 id_1,
    input tri id_2,
    output wor id_3,
    output supply0 id_4,
    input supply0 id_5
);
  wire id_7;
  or primCall (id_1, id_2, id_0, id_7);
  module_2 modCall_1 (
      id_7,
      id_7
  );
endmodule
