# Substitution-Permutation-Network-Cryptographic-Unit (SPN-CU)

A comprehensive design and verification implementation of a Simplified Substitution-Permutation Network Cryptographic Unit using SystemVerilog and UVM (Universal Verification Methodology).

## ğŸ” Project Overview

This project implements a cryptographic processing unit based on the Substitution-Permutation Network (SPN) cipher architecture. The SPN-CU supports both encryption and decryption operations with a 16-bit data path and 32-bit key, featuring a 3-round cipher structure.

### Key Features

- **16-bit Data Path**: Processes 16-bit plaintext/ciphertext blocks
- **32-bit Secret Key**: Uses a 32-bit symmetric encryption key
- **3-Round Structure**: Implements a 3-round SPN cipher
- **Bidirectional Operation**: Supports both encryption and decryption
- **Comprehensive Verification**: Full UVM testbench with advanced verification features

## ğŸ—ï¸ Architecture

### Core Components

- **SPN Top Module** (`spn_cu_top.sv`): Main cryptographic unit controller
- **SBox/InvSBox** (`sbox.sv`, `invsbox.sv`): Substitution boxes for encryption/decryption
- **Key Scheduler** (`key_scheduler.sv`): Generates round keys from master key
- **Round Module** (`spn_round.sv`): Implements individual cipher rounds
- **Interface** (`spn_if.sv`): SystemVerilog interface for clean connectivity

### Operation Modes

| Opcode    | Operation    | Description             |
| --------- | ------------ | ----------------------- |
| `2'b00` | No Operation | Idle state              |
| `2'b01` | Encrypt      | Plaintext â†’ Ciphertext |
| `2'b10` | Decrypt      | Ciphertext â†’ Plaintext |
| `2'b11` | Undefined    | Error state             |

## ğŸ“ Project Structure

```
projectFiles/
â”œâ”€â”€ rtl/                    # RTL Design Files
â”‚   â”œâ”€â”€ spn_cu_top.sv      # Top-level SPN cryptographic unit
â”‚   â”œâ”€â”€ spn_cu_pkg.sv      # Package with types and reference model
â”‚   â”œâ”€â”€ spn_if.sv          # SystemVerilog interface
â”‚   â”œâ”€â”€ spn_round.sv       # Individual round implementation
â”‚   â”œâ”€â”€ sbox.sv            # Substitution box (encryption)
â”‚   â”œâ”€â”€ invsbox.sv         # Inverse substitution box (decryption)
â”‚   â”œâ”€â”€ key_scheduler.sv   # Key scheduling unit
â”‚   â””â”€â”€ tb_top.sv          # Testbench top module
â”œâ”€â”€ tb/                    # UVM Testbench Components
â”‚   â”œâ”€â”€ testbench.sv       # Main testbench file
â”‚   â”œâ”€â”€ spn_tb_pkg.sv      # Testbench package
â”‚   â”œâ”€â”€ spn_env.sv         # UVM environment
â”‚   â”œâ”€â”€ spn_agent.sv       # UVM agent
â”‚   â”œâ”€â”€ spn_driver.sv      # UVM driver
â”‚   â”œâ”€â”€ spn_monitor.sv     # UVM monitor
â”‚   â”œâ”€â”€ spn_scoreboard.sv  # UVM scoreboard
â”‚   â”œâ”€â”€ spn_sequencer.sv   # UVM sequencer
â”‚   â”œâ”€â”€ spn_sequence.sv    # UVM sequences
â”‚   â”œâ”€â”€ spn_seq_item.sv    # UVM sequence item
â”‚   â”œâ”€â”€ spn_base_test.sv   # Base UVM test class
â”‚   â””â”€â”€ spn_test.sv        # Specific test implementations
â””â”€â”€ test_py.py            # Python test utilities
```

## ğŸ§ª Verification Strategy

### UVM Testbench Architecture

The verification environment follows UVM methodology with the following components:

- **Agent**: Encapsulates driver, monitor, and sequencer
- **Driver**: Drives stimulus to the DUT
- **Monitor**: Observes DUT behavior and collects coverage
- **Scoreboard**: Implements reference model for result checking
- **Sequences**: Generate various test scenarios
- **Tests**: Define specific verification objectives

### Test Scenarios

- **Basic Functionality**: Encrypt/decrypt operations
- **Corner Cases**: Edge values, key patterns
- **Error Conditions**: Invalid opcodes, reset scenarios
- **Performance**: Throughput and latency measurements

## ğŸ” Key Technical Details

### Cipher Specifications

- **Block Size**: 16 bits
- **Key Size**: 32 bits
- **Rounds**: 3 rounds for both encryption and decryption
- **S-Box Size**: 4Ã—4 substitution table
- **P-Box**: Bit permutation layer

## ğŸ“Š Verification Results

The design has been thoroughly verified with:

- âœ… All encryption/decryption test vectors passed
- âœ… Corner case scenarios validated
